
can_threadx_l4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e28  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  08008fb8  08008fb8  00009fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092e8  080092e8  0000b07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080092e8  080092e8  0000a2e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092f0  080092f0  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092f0  080092f0  0000a2f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092f4  080092f4  0000a2f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  080092f8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a38  2000007c  08009374  0000b07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004ab4  08009374  0000bab4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022d5d  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000608c  00000000  00000000  0002de09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001938  00000000  00000000  00033e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012b4  00000000  00000000  000357d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d4d7  00000000  00000000  00036a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002676f  00000000  00000000  00063f5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102d3d  00000000  00000000  0008a6ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018d407  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067cc  00000000  00000000  0018d44c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000e8  00000000  00000000  00193c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008fa0 	.word	0x08008fa0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08008fa0 	.word	0x08008fa0

080001d0 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 80001d0:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80001d2:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 80001d6:	4919      	ldr	r1, [pc, #100]	@ (800023c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 80001d8:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 80001dc:	4818      	ldr	r0, [pc, #96]	@ (8000240 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 80001de:	4917      	ldr	r1, [pc, #92]	@ (800023c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 80001e0:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 80001e2:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 80001e4:	4817      	ldr	r0, [pc, #92]	@ (8000244 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 80001e6:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 80001e8:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 80001ec:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80001ee:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 80001f2:	4915      	ldr	r1, [pc, #84]	@ (8000248 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 80001f4:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 80001f6:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 80001fa:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 80001fc:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000200:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000204:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000208:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800020c:	490f      	ldr	r1, [pc, #60]	@ (800024c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800020e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000212:	4770      	bx	lr

08000214 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000214:	f7ff bffe 	b.w	8000214 <__tx_BadHandler>

08000218 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000218:	f7ff bffe 	b.w	8000218 <__tx_HardfaultHandler>

0800021c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800021c:	f7ff bffe 	b.w	800021c <__tx_SVCallHandler>

08000220 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000220:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000222:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000226:	4770      	bx	lr

08000228 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000228:	b501      	push	{r0, lr}
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800022a:	f000 f891 	bl	8000350 <_tx_timer_interrupt>
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800022e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000232:	4770      	bx	lr

08000234 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000234:	f7ff bffe 	b.w	8000234 <__tx_NMIHandler>

08000238 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000238:	f7ff bffe 	b.w	8000238 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800023c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000240:	2000435c 	.word	0x2000435c
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000244:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000248:	000c34ff 	.word	0x000c34ff
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800024c:	40ff0000 	.word	0x40ff0000

08000250 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000250:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000254:	4a2a      	ldr	r2, [pc, #168]	@ (8000300 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000256:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000258:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800025c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000260:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000264:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000266:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800026a:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800026e:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000272:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000276:	f3bf 8f6f 	isb	sy

0800027a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800027a:	e7fe      	b.n	800027a <__tx_wait_here>

0800027c <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800027c:	4821      	ldr	r0, [pc, #132]	@ (8000304 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800027e:	4a22      	ldr	r2, [pc, #136]	@ (8000308 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 8000280:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000284:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000286:	b191      	cbz	r1, 80002ae <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000288:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800028a:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800028e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000292:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 8000296:	d101      	bne.n	800029c <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 8000298:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

0800029c <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800029c:	4c1b      	ldr	r4, [pc, #108]	@ (800030c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 800029e:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002a2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002a4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002a8:	b10d      	cbz	r5, 80002ae <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002aa:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002ac:	6023      	str	r3, [r4, #0]

080002ae <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80002ae:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80002b0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80002b2:	b1b1      	cbz	r1, 80002e2 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80002b4:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80002b6:	b662      	cpsie	i

080002b8 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80002b8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002ba:	4c14      	ldr	r4, [pc, #80]	@ (800030c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80002bc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80002be:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 80002c2:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 80002c4:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 80002c6:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 80002ca:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002ce:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 80002d2:	d101      	bne.n	80002d8 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 80002d4:	ecbc 8a10 	vldmia	ip!, {s16-s31}

080002d8 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 80002d8:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 80002dc:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 80002e0:	4770      	bx	lr

080002e2 <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80002e2:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 80002e4:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 80002e6:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 80002e8:	b909      	cbnz	r1, 80002ee <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80002ea:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 80002ec:	e7f9      	b.n	80002e2 <__tx_ts_wait>

080002ee <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 80002ee:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 80002f2:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 80002f6:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80002fa:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 80002fc:	e7dc      	b.n	80002b8 <__tx_ts_restore>

080002fe <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 80002fe:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000300:	200043f8 	.word	0x200043f8
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000304:	20004360 	.word	0x20004360
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000308:	20004364 	.word	0x20004364
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800030c:	20004964 	.word	0x20004964

08000310 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000310:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000312:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000316:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800031a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800031e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000320:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000324:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000326:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000328:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800032a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800032c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800032e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000330:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000332:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000334:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000336:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000338:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800033a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800033c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800033e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000342:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000344:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000346:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800034a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800034c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800034e:	4770      	bx	lr

08000350 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000350:	4922      	ldr	r1, [pc, #136]	@ (80003dc <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000352:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000354:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000358:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800035a:	4b21      	ldr	r3, [pc, #132]	@ (80003e0 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800035c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800035e:	b13a      	cbz	r2, 8000370 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 8000360:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000364:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000366:	b91a      	cbnz	r2, 8000370 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000368:	4b1e      	ldr	r3, [pc, #120]	@ (80003e4 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 800036a:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800036e:	6018      	str	r0, [r3, #0]

08000370 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000370:	491d      	ldr	r1, [pc, #116]	@ (80003e8 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 8000372:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000374:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000376:	b122      	cbz	r2, 8000382 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000378:	4b1c      	ldr	r3, [pc, #112]	@ (80003ec <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 800037a:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800037e:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 8000380:	e008      	b.n	8000394 <__tx_timer_done>

08000382 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 8000382:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000386:	4b1a      	ldr	r3, [pc, #104]	@ (80003f0 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000388:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 800038a:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 800038c:	d101      	bne.n	8000392 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800038e:	4b19      	ldr	r3, [pc, #100]	@ (80003f4 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 8000390:	6818      	ldr	r0, [r3, #0]

08000392 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 8000392:	6008      	str	r0, [r1, #0]

08000394 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 8000394:	4b13      	ldr	r3, [pc, #76]	@ (80003e4 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 8000396:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000398:	b912      	cbnz	r2, 80003a0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 800039a:	4914      	ldr	r1, [pc, #80]	@ (80003ec <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 800039c:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 800039e:	b1d0      	cbz	r0, 80003d6 <__tx_timer_nothing_expired>

080003a0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003a0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003a4:	4911      	ldr	r1, [pc, #68]	@ (80003ec <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003a6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003a8:	b108      	cbz	r0, 80003ae <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003aa:	f006 ff01 	bl	80071b0 <_tx_timer_expiration_process>

080003ae <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003ae:	4b0d      	ldr	r3, [pc, #52]	@ (80003e4 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 80003b0:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 80003b2:	b172      	cbz	r2, 80003d2 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 80003b4:	f006 fe6e 	bl	8007094 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003b8:	480f      	ldr	r0, [pc, #60]	@ (80003f8 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 80003ba:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 80003bc:	b949      	cbnz	r1, 80003d2 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003be:	480f      	ldr	r0, [pc, #60]	@ (80003fc <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 80003c0:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003c2:	4a0f      	ldr	r2, [pc, #60]	@ (8000400 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 80003c4:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 80003c6:	480f      	ldr	r0, [pc, #60]	@ (8000404 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 80003c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 80003cc:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 80003ce:	d000      	beq.n	80003d2 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 80003d0:	6002      	str	r2, [r0, #0]

080003d2 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 80003d2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

080003d6 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 80003d6:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 80003da:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003dc:	20004404 	.word	0x20004404
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003e0:	20004964 	.word	0x20004964
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003e4:	20004408 	.word	0x20004408
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003e8:	20004494 	.word	0x20004494
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003ec:	20004498 	.word	0x20004498
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003f0:	20004490 	.word	0x20004490
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003f4:	2000448c 	.word	0x2000448c
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003f8:	200043f8 	.word	0x200043f8
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003fc:	20004360 	.word	0x20004360
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000400:	20004364 	.word	0x20004364
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000404:	e000ed04 	.word	0xe000ed04
	...

08000410 <memchr>:
 8000410:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000414:	2a10      	cmp	r2, #16
 8000416:	db2b      	blt.n	8000470 <memchr+0x60>
 8000418:	f010 0f07 	tst.w	r0, #7
 800041c:	d008      	beq.n	8000430 <memchr+0x20>
 800041e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000422:	3a01      	subs	r2, #1
 8000424:	428b      	cmp	r3, r1
 8000426:	d02d      	beq.n	8000484 <memchr+0x74>
 8000428:	f010 0f07 	tst.w	r0, #7
 800042c:	b342      	cbz	r2, 8000480 <memchr+0x70>
 800042e:	d1f6      	bne.n	800041e <memchr+0xe>
 8000430:	b4f0      	push	{r4, r5, r6, r7}
 8000432:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000436:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800043a:	f022 0407 	bic.w	r4, r2, #7
 800043e:	f07f 0700 	mvns.w	r7, #0
 8000442:	2300      	movs	r3, #0
 8000444:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000448:	3c08      	subs	r4, #8
 800044a:	ea85 0501 	eor.w	r5, r5, r1
 800044e:	ea86 0601 	eor.w	r6, r6, r1
 8000452:	fa85 f547 	uadd8	r5, r5, r7
 8000456:	faa3 f587 	sel	r5, r3, r7
 800045a:	fa86 f647 	uadd8	r6, r6, r7
 800045e:	faa5 f687 	sel	r6, r5, r7
 8000462:	b98e      	cbnz	r6, 8000488 <memchr+0x78>
 8000464:	d1ee      	bne.n	8000444 <memchr+0x34>
 8000466:	bcf0      	pop	{r4, r5, r6, r7}
 8000468:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800046c:	f002 0207 	and.w	r2, r2, #7
 8000470:	b132      	cbz	r2, 8000480 <memchr+0x70>
 8000472:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000476:	3a01      	subs	r2, #1
 8000478:	ea83 0301 	eor.w	r3, r3, r1
 800047c:	b113      	cbz	r3, 8000484 <memchr+0x74>
 800047e:	d1f8      	bne.n	8000472 <memchr+0x62>
 8000480:	2000      	movs	r0, #0
 8000482:	4770      	bx	lr
 8000484:	3801      	subs	r0, #1
 8000486:	4770      	bx	lr
 8000488:	2d00      	cmp	r5, #0
 800048a:	bf06      	itte	eq
 800048c:	4635      	moveq	r5, r6
 800048e:	3803      	subeq	r0, #3
 8000490:	3807      	subne	r0, #7
 8000492:	f015 0f01 	tst.w	r5, #1
 8000496:	d107      	bne.n	80004a8 <memchr+0x98>
 8000498:	3001      	adds	r0, #1
 800049a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800049e:	bf02      	ittt	eq
 80004a0:	3001      	addeq	r0, #1
 80004a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80004a6:	3001      	addeq	r0, #1
 80004a8:	bcf0      	pop	{r4, r5, r6, r7}
 80004aa:	3801      	subs	r0, #1
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop

080004b0 <__aeabi_uldivmod>:
 80004b0:	b953      	cbnz	r3, 80004c8 <__aeabi_uldivmod+0x18>
 80004b2:	b94a      	cbnz	r2, 80004c8 <__aeabi_uldivmod+0x18>
 80004b4:	2900      	cmp	r1, #0
 80004b6:	bf08      	it	eq
 80004b8:	2800      	cmpeq	r0, #0
 80004ba:	bf1c      	itt	ne
 80004bc:	f04f 31ff 	movne.w	r1, #4294967295
 80004c0:	f04f 30ff 	movne.w	r0, #4294967295
 80004c4:	f000 b988 	b.w	80007d8 <__aeabi_idiv0>
 80004c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80004cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004d0:	f000 f806 	bl	80004e0 <__udivmoddi4>
 80004d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004dc:	b004      	add	sp, #16
 80004de:	4770      	bx	lr

080004e0 <__udivmoddi4>:
 80004e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80004e4:	9d08      	ldr	r5, [sp, #32]
 80004e6:	468e      	mov	lr, r1
 80004e8:	4604      	mov	r4, r0
 80004ea:	4688      	mov	r8, r1
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d14a      	bne.n	8000586 <__udivmoddi4+0xa6>
 80004f0:	428a      	cmp	r2, r1
 80004f2:	4617      	mov	r7, r2
 80004f4:	d962      	bls.n	80005bc <__udivmoddi4+0xdc>
 80004f6:	fab2 f682 	clz	r6, r2
 80004fa:	b14e      	cbz	r6, 8000510 <__udivmoddi4+0x30>
 80004fc:	f1c6 0320 	rsb	r3, r6, #32
 8000500:	fa01 f806 	lsl.w	r8, r1, r6
 8000504:	fa20 f303 	lsr.w	r3, r0, r3
 8000508:	40b7      	lsls	r7, r6
 800050a:	ea43 0808 	orr.w	r8, r3, r8
 800050e:	40b4      	lsls	r4, r6
 8000510:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000514:	fa1f fc87 	uxth.w	ip, r7
 8000518:	fbb8 f1fe 	udiv	r1, r8, lr
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000522:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000526:	fb01 f20c 	mul.w	r2, r1, ip
 800052a:	429a      	cmp	r2, r3
 800052c:	d909      	bls.n	8000542 <__udivmoddi4+0x62>
 800052e:	18fb      	adds	r3, r7, r3
 8000530:	f101 30ff 	add.w	r0, r1, #4294967295
 8000534:	f080 80ea 	bcs.w	800070c <__udivmoddi4+0x22c>
 8000538:	429a      	cmp	r2, r3
 800053a:	f240 80e7 	bls.w	800070c <__udivmoddi4+0x22c>
 800053e:	3902      	subs	r1, #2
 8000540:	443b      	add	r3, r7
 8000542:	1a9a      	subs	r2, r3, r2
 8000544:	b2a3      	uxth	r3, r4
 8000546:	fbb2 f0fe 	udiv	r0, r2, lr
 800054a:	fb0e 2210 	mls	r2, lr, r0, r2
 800054e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000552:	fb00 fc0c 	mul.w	ip, r0, ip
 8000556:	459c      	cmp	ip, r3
 8000558:	d909      	bls.n	800056e <__udivmoddi4+0x8e>
 800055a:	18fb      	adds	r3, r7, r3
 800055c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000560:	f080 80d6 	bcs.w	8000710 <__udivmoddi4+0x230>
 8000564:	459c      	cmp	ip, r3
 8000566:	f240 80d3 	bls.w	8000710 <__udivmoddi4+0x230>
 800056a:	443b      	add	r3, r7
 800056c:	3802      	subs	r0, #2
 800056e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000572:	eba3 030c 	sub.w	r3, r3, ip
 8000576:	2100      	movs	r1, #0
 8000578:	b11d      	cbz	r5, 8000582 <__udivmoddi4+0xa2>
 800057a:	40f3      	lsrs	r3, r6
 800057c:	2200      	movs	r2, #0
 800057e:	e9c5 3200 	strd	r3, r2, [r5]
 8000582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000586:	428b      	cmp	r3, r1
 8000588:	d905      	bls.n	8000596 <__udivmoddi4+0xb6>
 800058a:	b10d      	cbz	r5, 8000590 <__udivmoddi4+0xb0>
 800058c:	e9c5 0100 	strd	r0, r1, [r5]
 8000590:	2100      	movs	r1, #0
 8000592:	4608      	mov	r0, r1
 8000594:	e7f5      	b.n	8000582 <__udivmoddi4+0xa2>
 8000596:	fab3 f183 	clz	r1, r3
 800059a:	2900      	cmp	r1, #0
 800059c:	d146      	bne.n	800062c <__udivmoddi4+0x14c>
 800059e:	4573      	cmp	r3, lr
 80005a0:	d302      	bcc.n	80005a8 <__udivmoddi4+0xc8>
 80005a2:	4282      	cmp	r2, r0
 80005a4:	f200 8105 	bhi.w	80007b2 <__udivmoddi4+0x2d2>
 80005a8:	1a84      	subs	r4, r0, r2
 80005aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80005ae:	2001      	movs	r0, #1
 80005b0:	4690      	mov	r8, r2
 80005b2:	2d00      	cmp	r5, #0
 80005b4:	d0e5      	beq.n	8000582 <__udivmoddi4+0xa2>
 80005b6:	e9c5 4800 	strd	r4, r8, [r5]
 80005ba:	e7e2      	b.n	8000582 <__udivmoddi4+0xa2>
 80005bc:	2a00      	cmp	r2, #0
 80005be:	f000 8090 	beq.w	80006e2 <__udivmoddi4+0x202>
 80005c2:	fab2 f682 	clz	r6, r2
 80005c6:	2e00      	cmp	r6, #0
 80005c8:	f040 80a4 	bne.w	8000714 <__udivmoddi4+0x234>
 80005cc:	1a8a      	subs	r2, r1, r2
 80005ce:	0c03      	lsrs	r3, r0, #16
 80005d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005d4:	b280      	uxth	r0, r0
 80005d6:	b2bc      	uxth	r4, r7
 80005d8:	2101      	movs	r1, #1
 80005da:	fbb2 fcfe 	udiv	ip, r2, lr
 80005de:	fb0e 221c 	mls	r2, lr, ip, r2
 80005e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80005e6:	fb04 f20c 	mul.w	r2, r4, ip
 80005ea:	429a      	cmp	r2, r3
 80005ec:	d907      	bls.n	80005fe <__udivmoddi4+0x11e>
 80005ee:	18fb      	adds	r3, r7, r3
 80005f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80005f4:	d202      	bcs.n	80005fc <__udivmoddi4+0x11c>
 80005f6:	429a      	cmp	r2, r3
 80005f8:	f200 80e0 	bhi.w	80007bc <__udivmoddi4+0x2dc>
 80005fc:	46c4      	mov	ip, r8
 80005fe:	1a9b      	subs	r3, r3, r2
 8000600:	fbb3 f2fe 	udiv	r2, r3, lr
 8000604:	fb0e 3312 	mls	r3, lr, r2, r3
 8000608:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800060c:	fb02 f404 	mul.w	r4, r2, r4
 8000610:	429c      	cmp	r4, r3
 8000612:	d907      	bls.n	8000624 <__udivmoddi4+0x144>
 8000614:	18fb      	adds	r3, r7, r3
 8000616:	f102 30ff 	add.w	r0, r2, #4294967295
 800061a:	d202      	bcs.n	8000622 <__udivmoddi4+0x142>
 800061c:	429c      	cmp	r4, r3
 800061e:	f200 80ca 	bhi.w	80007b6 <__udivmoddi4+0x2d6>
 8000622:	4602      	mov	r2, r0
 8000624:	1b1b      	subs	r3, r3, r4
 8000626:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800062a:	e7a5      	b.n	8000578 <__udivmoddi4+0x98>
 800062c:	f1c1 0620 	rsb	r6, r1, #32
 8000630:	408b      	lsls	r3, r1
 8000632:	fa22 f706 	lsr.w	r7, r2, r6
 8000636:	431f      	orrs	r7, r3
 8000638:	fa0e f401 	lsl.w	r4, lr, r1
 800063c:	fa20 f306 	lsr.w	r3, r0, r6
 8000640:	fa2e fe06 	lsr.w	lr, lr, r6
 8000644:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000648:	4323      	orrs	r3, r4
 800064a:	fa00 f801 	lsl.w	r8, r0, r1
 800064e:	fa1f fc87 	uxth.w	ip, r7
 8000652:	fbbe f0f9 	udiv	r0, lr, r9
 8000656:	0c1c      	lsrs	r4, r3, #16
 8000658:	fb09 ee10 	mls	lr, r9, r0, lr
 800065c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000660:	fb00 fe0c 	mul.w	lr, r0, ip
 8000664:	45a6      	cmp	lr, r4
 8000666:	fa02 f201 	lsl.w	r2, r2, r1
 800066a:	d909      	bls.n	8000680 <__udivmoddi4+0x1a0>
 800066c:	193c      	adds	r4, r7, r4
 800066e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000672:	f080 809c 	bcs.w	80007ae <__udivmoddi4+0x2ce>
 8000676:	45a6      	cmp	lr, r4
 8000678:	f240 8099 	bls.w	80007ae <__udivmoddi4+0x2ce>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	eba4 040e 	sub.w	r4, r4, lr
 8000684:	fa1f fe83 	uxth.w	lr, r3
 8000688:	fbb4 f3f9 	udiv	r3, r4, r9
 800068c:	fb09 4413 	mls	r4, r9, r3, r4
 8000690:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000694:	fb03 fc0c 	mul.w	ip, r3, ip
 8000698:	45a4      	cmp	ip, r4
 800069a:	d908      	bls.n	80006ae <__udivmoddi4+0x1ce>
 800069c:	193c      	adds	r4, r7, r4
 800069e:	f103 3eff 	add.w	lr, r3, #4294967295
 80006a2:	f080 8082 	bcs.w	80007aa <__udivmoddi4+0x2ca>
 80006a6:	45a4      	cmp	ip, r4
 80006a8:	d97f      	bls.n	80007aa <__udivmoddi4+0x2ca>
 80006aa:	3b02      	subs	r3, #2
 80006ac:	443c      	add	r4, r7
 80006ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80006b2:	eba4 040c 	sub.w	r4, r4, ip
 80006b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80006ba:	4564      	cmp	r4, ip
 80006bc:	4673      	mov	r3, lr
 80006be:	46e1      	mov	r9, ip
 80006c0:	d362      	bcc.n	8000788 <__udivmoddi4+0x2a8>
 80006c2:	d05f      	beq.n	8000784 <__udivmoddi4+0x2a4>
 80006c4:	b15d      	cbz	r5, 80006de <__udivmoddi4+0x1fe>
 80006c6:	ebb8 0203 	subs.w	r2, r8, r3
 80006ca:	eb64 0409 	sbc.w	r4, r4, r9
 80006ce:	fa04 f606 	lsl.w	r6, r4, r6
 80006d2:	fa22 f301 	lsr.w	r3, r2, r1
 80006d6:	431e      	orrs	r6, r3
 80006d8:	40cc      	lsrs	r4, r1
 80006da:	e9c5 6400 	strd	r6, r4, [r5]
 80006de:	2100      	movs	r1, #0
 80006e0:	e74f      	b.n	8000582 <__udivmoddi4+0xa2>
 80006e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80006e6:	0c01      	lsrs	r1, r0, #16
 80006e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80006ec:	b280      	uxth	r0, r0
 80006ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80006f2:	463b      	mov	r3, r7
 80006f4:	4638      	mov	r0, r7
 80006f6:	463c      	mov	r4, r7
 80006f8:	46b8      	mov	r8, r7
 80006fa:	46be      	mov	lr, r7
 80006fc:	2620      	movs	r6, #32
 80006fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000702:	eba2 0208 	sub.w	r2, r2, r8
 8000706:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800070a:	e766      	b.n	80005da <__udivmoddi4+0xfa>
 800070c:	4601      	mov	r1, r0
 800070e:	e718      	b.n	8000542 <__udivmoddi4+0x62>
 8000710:	4610      	mov	r0, r2
 8000712:	e72c      	b.n	800056e <__udivmoddi4+0x8e>
 8000714:	f1c6 0220 	rsb	r2, r6, #32
 8000718:	fa2e f302 	lsr.w	r3, lr, r2
 800071c:	40b7      	lsls	r7, r6
 800071e:	40b1      	lsls	r1, r6
 8000720:	fa20 f202 	lsr.w	r2, r0, r2
 8000724:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000728:	430a      	orrs	r2, r1
 800072a:	fbb3 f8fe 	udiv	r8, r3, lr
 800072e:	b2bc      	uxth	r4, r7
 8000730:	fb0e 3318 	mls	r3, lr, r8, r3
 8000734:	0c11      	lsrs	r1, r2, #16
 8000736:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800073a:	fb08 f904 	mul.w	r9, r8, r4
 800073e:	40b0      	lsls	r0, r6
 8000740:	4589      	cmp	r9, r1
 8000742:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000746:	b280      	uxth	r0, r0
 8000748:	d93e      	bls.n	80007c8 <__udivmoddi4+0x2e8>
 800074a:	1879      	adds	r1, r7, r1
 800074c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000750:	d201      	bcs.n	8000756 <__udivmoddi4+0x276>
 8000752:	4589      	cmp	r9, r1
 8000754:	d81f      	bhi.n	8000796 <__udivmoddi4+0x2b6>
 8000756:	eba1 0109 	sub.w	r1, r1, r9
 800075a:	fbb1 f9fe 	udiv	r9, r1, lr
 800075e:	fb09 f804 	mul.w	r8, r9, r4
 8000762:	fb0e 1119 	mls	r1, lr, r9, r1
 8000766:	b292      	uxth	r2, r2
 8000768:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800076c:	4542      	cmp	r2, r8
 800076e:	d229      	bcs.n	80007c4 <__udivmoddi4+0x2e4>
 8000770:	18ba      	adds	r2, r7, r2
 8000772:	f109 31ff 	add.w	r1, r9, #4294967295
 8000776:	d2c4      	bcs.n	8000702 <__udivmoddi4+0x222>
 8000778:	4542      	cmp	r2, r8
 800077a:	d2c2      	bcs.n	8000702 <__udivmoddi4+0x222>
 800077c:	f1a9 0102 	sub.w	r1, r9, #2
 8000780:	443a      	add	r2, r7
 8000782:	e7be      	b.n	8000702 <__udivmoddi4+0x222>
 8000784:	45f0      	cmp	r8, lr
 8000786:	d29d      	bcs.n	80006c4 <__udivmoddi4+0x1e4>
 8000788:	ebbe 0302 	subs.w	r3, lr, r2
 800078c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000790:	3801      	subs	r0, #1
 8000792:	46e1      	mov	r9, ip
 8000794:	e796      	b.n	80006c4 <__udivmoddi4+0x1e4>
 8000796:	eba7 0909 	sub.w	r9, r7, r9
 800079a:	4449      	add	r1, r9
 800079c:	f1a8 0c02 	sub.w	ip, r8, #2
 80007a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80007a4:	fb09 f804 	mul.w	r8, r9, r4
 80007a8:	e7db      	b.n	8000762 <__udivmoddi4+0x282>
 80007aa:	4673      	mov	r3, lr
 80007ac:	e77f      	b.n	80006ae <__udivmoddi4+0x1ce>
 80007ae:	4650      	mov	r0, sl
 80007b0:	e766      	b.n	8000680 <__udivmoddi4+0x1a0>
 80007b2:	4608      	mov	r0, r1
 80007b4:	e6fd      	b.n	80005b2 <__udivmoddi4+0xd2>
 80007b6:	443b      	add	r3, r7
 80007b8:	3a02      	subs	r2, #2
 80007ba:	e733      	b.n	8000624 <__udivmoddi4+0x144>
 80007bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80007c0:	443b      	add	r3, r7
 80007c2:	e71c      	b.n	80005fe <__udivmoddi4+0x11e>
 80007c4:	4649      	mov	r1, r9
 80007c6:	e79c      	b.n	8000702 <__udivmoddi4+0x222>
 80007c8:	eba1 0109 	sub.w	r1, r1, r9
 80007cc:	46c4      	mov	ip, r8
 80007ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80007d2:	fb09 f804 	mul.w	r8, r9, r4
 80007d6:	e7c4      	b.n	8000762 <__udivmoddi4+0x282>

080007d8 <__aeabi_idiv0>:
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop

080007dc <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af02      	add	r7, sp, #8
 80007e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 80007e8:	2334      	movs	r3, #52	@ 0x34
 80007ea:	9300      	str	r3, [sp, #0]
 80007ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80007f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000820 <tx_application_define+0x44>)
 80007f2:	490c      	ldr	r1, [pc, #48]	@ (8000824 <tx_application_define+0x48>)
 80007f4:	480c      	ldr	r0, [pc, #48]	@ (8000828 <tx_application_define+0x4c>)
 80007f6:	f006 ff85 	bl	8007704 <_txe_byte_pool_create>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d10a      	bne.n	8000816 <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000800:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <tx_application_define+0x4c>)
 8000802:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000804:	68b8      	ldr	r0, [r7, #8]
 8000806:	f000 f811 	bl	800082c <App_ThreadX_Init>
 800080a:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8000812:	bf00      	nop
 8000814:	e7fd      	b.n	8000812 <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 8000816:	bf00      	nop
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20000098 	.word	0x20000098
 8000824:	08008fb8 	.word	0x08008fb8
 8000828:	20004098 	.word	0x20004098

0800082c <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08c      	sub	sp, #48	@ 0x30
 8000830:	af08      	add	r7, sp, #32
 8000832:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000834:	2300      	movs	r3, #0
 8000836:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	60bb      	str	r3, [r7, #8]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */

  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */
  printf("App_ThreadX_Init: Started\r\n");
 800083c:	4825      	ldr	r0, [pc, #148]	@ (80008d4 <App_ThreadX_Init+0xa8>)
 800083e:	f007 fb61 	bl	8007f04 <puts>

  // Allocate stack memory for the thread
     ret = tx_byte_allocate(byte_pool, (VOID **) &i2c_can_thread_stack, 1024, TX_NO_WAIT);
 8000842:	2300      	movs	r3, #0
 8000844:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000848:	4923      	ldr	r1, [pc, #140]	@ (80008d8 <App_ThreadX_Init+0xac>)
 800084a:	68b8      	ldr	r0, [r7, #8]
 800084c:	f006 fee6 	bl	800761c <_txe_byte_allocate>
 8000850:	60f8      	str	r0, [r7, #12]
     if (ret != TX_SUCCESS)
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d005      	beq.n	8000864 <App_ThreadX_Init+0x38>
     {
     	printf("Stack allocation failed: %u\r\n", ret);
 8000858:	68f9      	ldr	r1, [r7, #12]
 800085a:	4820      	ldr	r0, [pc, #128]	@ (80008dc <App_ThreadX_Init+0xb0>)
 800085c:	f007 faea 	bl	8007e34 <iprintf>
         return TX_POOL_ERROR;
 8000860:	2302      	movs	r3, #2
 8000862:	e033      	b.n	80008cc <App_ThreadX_Init+0xa0>
     }
     printf("Stack allocated\r\n");
 8000864:	481e      	ldr	r0, [pc, #120]	@ (80008e0 <App_ThreadX_Init+0xb4>)
 8000866:	f007 fb4d 	bl	8007f04 <puts>

     /* Init CAN RX module (module will create its own queue and start CAN + notifications) */
       ret = can_rx_init(byte_pool);
 800086a:	68b8      	ldr	r0, [r7, #8]
 800086c:	f000 f8f0 	bl	8000a50 <can_rx_init>
 8000870:	60f8      	str	r0, [r7, #12]
       if (ret != TX_SUCCESS)
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d005      	beq.n	8000884 <App_ThreadX_Init+0x58>
       {
         printf("can_rx_init failed: %u\r\n", ret);
 8000878:	68f9      	ldr	r1, [r7, #12]
 800087a:	481a      	ldr	r0, [pc, #104]	@ (80008e4 <App_ThreadX_Init+0xb8>)
 800087c:	f007 fada 	bl	8007e34 <iprintf>
         return ret;
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	e023      	b.n	80008cc <App_ThreadX_Init+0xa0>
       }

       /* Create thread */
       ret = tx_thread_create(&i2c_can_thread,
 8000884:	4b14      	ldr	r3, [pc, #80]	@ (80008d8 <App_ThreadX_Init+0xac>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	22b0      	movs	r2, #176	@ 0xb0
 800088a:	9206      	str	r2, [sp, #24]
 800088c:	2201      	movs	r2, #1
 800088e:	9205      	str	r2, [sp, #20]
 8000890:	2200      	movs	r2, #0
 8000892:	9204      	str	r2, [sp, #16]
 8000894:	2201      	movs	r2, #1
 8000896:	9203      	str	r2, [sp, #12]
 8000898:	2201      	movs	r2, #1
 800089a:	9202      	str	r2, [sp, #8]
 800089c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008a0:	9201      	str	r2, [sp, #4]
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	2300      	movs	r3, #0
 80008a6:	4a10      	ldr	r2, [pc, #64]	@ (80008e8 <App_ThreadX_Init+0xbc>)
 80008a8:	4910      	ldr	r1, [pc, #64]	@ (80008ec <App_ThreadX_Init+0xc0>)
 80008aa:	4811      	ldr	r0, [pc, #68]	@ (80008f0 <App_ThreadX_Init+0xc4>)
 80008ac:	f007 f90e 	bl	8007acc <_txe_thread_create>
 80008b0:	60f8      	str	r0, [r7, #12]
                              1024,
                              1,
                              1,
                              TX_NO_TIME_SLICE,
                              TX_AUTO_START);
       if (ret != TX_SUCCESS)
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d005      	beq.n	80008c4 <App_ThreadX_Init+0x98>
       {
         printf("Thread creation failed: %u\r\n", ret);
 80008b8:	68f9      	ldr	r1, [r7, #12]
 80008ba:	480e      	ldr	r0, [pc, #56]	@ (80008f4 <App_ThreadX_Init+0xc8>)
 80008bc:	f007 faba 	bl	8007e34 <iprintf>
         return TX_THREAD_ERROR;
 80008c0:	230e      	movs	r3, #14
 80008c2:	e003      	b.n	80008cc <App_ThreadX_Init+0xa0>
       }

       printf("Thread created successfully\r\n");
 80008c4:	480c      	ldr	r0, [pc, #48]	@ (80008f8 <App_ThreadX_Init+0xcc>)
 80008c6:	f007 fb1d 	bl	8007f04 <puts>
       /* USER CODE END App_ThreadX_Init */
       return ret;
 80008ca:	68fb      	ldr	r3, [r7, #12]
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	3710      	adds	r7, #16
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	08008fcc 	.word	0x08008fcc
 80008d8:	2000417c 	.word	0x2000417c
 80008dc:	08008fe8 	.word	0x08008fe8
 80008e0:	08009008 	.word	0x08009008
 80008e4:	0800901c 	.word	0x0800901c
 80008e8:	08000909 	.word	0x08000909
 80008ec:	08009038 	.word	0x08009038
 80008f0:	200040cc 	.word	0x200040cc
 80008f4:	08009048 	.word	0x08009048
 80008f8:	08009068 	.word	0x08009068

080008fc <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000900:	f005 fbe2 	bl	80060c8 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000904:	bf00      	nop
 8000906:	bd80      	pop	{r7, pc}

08000908 <App_ThreadX_Entry>:

/* USER CODE BEGIN 1 */
VOID App_ThreadX_Entry(ULONG arg)
{
 8000908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800090a:	b08f      	sub	sp, #60	@ 0x3c
 800090c:	af02      	add	r7, sp, #8
 800090e:	6078      	str	r0, [r7, #4]
  (void)arg;

  can_pot_msg_t msg;

//  uint32_t last_isr = 0;		debug for ISR
  uint32_t rx_cnt = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	62fb      	str	r3, [r7, #44]	@ 0x2c

//  uint32_t last_err = 0;		debug for I2C error
  uint16_t last_val = 0xFFFF;
 8000914:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000918:	857b      	strh	r3, [r7, #42]	@ 0x2a

  printf("[APP] Thread started\r\n");
 800091a:	4833      	ldr	r0, [pc, #204]	@ (80009e8 <App_ThreadX_Entry+0xe0>)
 800091c:	f007 faf2 	bl	8007f04 <puts>
  lcd_init();
 8000920:	f000 fb90 	bl	8001044 <lcd_init>
  printf("[LCD] init done\r\n");
 8000924:	4831      	ldr	r0, [pc, #196]	@ (80009ec <App_ThreadX_Entry+0xe4>)
 8000926:	f007 faed 	bl	8007f04 <puts>

  lcd_set_cursor(0,0);
 800092a:	2100      	movs	r1, #0
 800092c:	2000      	movs	r0, #0
 800092e:	f000 fb94 	bl	800105a <lcd_set_cursor>
  lcd_print("Pot via CAN     ");
 8000932:	482f      	ldr	r0, [pc, #188]	@ (80009f0 <App_ThreadX_Entry+0xe8>)
 8000934:	f000 fba3 	bl	800107e <lcd_print>
  lcd_set_cursor(1,0);
 8000938:	2100      	movs	r1, #0
 800093a:	2001      	movs	r0, #1
 800093c:	f000 fb8d 	bl	800105a <lcd_set_cursor>
  lcd_print("Scaled: ---     ");
 8000940:	482c      	ldr	r0, [pc, #176]	@ (80009f4 <App_ThreadX_Entry+0xec>)
 8000942:	f000 fb9c 	bl	800107e <lcd_print>

  while (1)
  {
      if (can_rx_receive(&msg, TX_TIMER_TICKS_PER_SECOND) == TX_SUCCESS)
 8000946:	f107 0320 	add.w	r3, r7, #32
 800094a:	2164      	movs	r1, #100	@ 0x64
 800094c:	4618      	mov	r0, r3
 800094e:	f000 f95f 	bl	8000c10 <can_rx_receive>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d1f6      	bne.n	8000946 <App_ThreadX_Entry+0x3e>
      {
          rx_cnt++;
 8000958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800095a:	3301      	adds	r3, #1
 800095c:	62fb      	str	r3, [r7, #44]	@ 0x2c

          uint16_t v = (uint16_t)msg.pot_raw;
 800095e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000960:	853b      	strh	r3, [r7, #40]	@ 0x28

          /* Only update LCD when value changes */
              if (v != last_val)
 8000962:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000964:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000966:	429a      	cmp	r2, r3
 8000968:	d01d      	beq.n	80009a6 <App_ThreadX_Entry+0x9e>
              {
                  last_val = v;
 800096a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800096c:	857b      	strh	r3, [r7, #42]	@ 0x2a
                  char line[17];
                  unsigned vv = (unsigned)(v % 1000U);
 800096e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000970:	4a21      	ldr	r2, [pc, #132]	@ (80009f8 <App_ThreadX_Entry+0xf0>)
 8000972:	fba2 1203 	umull	r1, r2, r2, r3
 8000976:	0992      	lsrs	r2, r2, #6
 8000978:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800097c:	fb01 f202 	mul.w	r2, r1, r2
 8000980:	1a9b      	subs	r3, r3, r2
 8000982:	b29b      	uxth	r3, r3
 8000984:	627b      	str	r3, [r7, #36]	@ 0x24
                  snprintf(line, sizeof(line), "Scaled:%03u      ", vv);
 8000986:	f107 000c 	add.w	r0, r7, #12
 800098a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800098c:	4a1b      	ldr	r2, [pc, #108]	@ (80009fc <App_ThreadX_Entry+0xf4>)
 800098e:	2111      	movs	r1, #17
 8000990:	f007 fac0 	bl	8007f14 <sniprintf>



				  lcd_set_cursor(1,0);
 8000994:	2100      	movs	r1, #0
 8000996:	2001      	movs	r0, #1
 8000998:	f000 fb5f 	bl	800105a <lcd_set_cursor>
				  lcd_print(line);
 800099c:	f107 030c 	add.w	r3, r7, #12
 80009a0:	4618      	mov	r0, r3
 80009a2:	f000 fb6c 	bl	800107e <lcd_print>
              }

			  if ((rx_cnt % 10U) == 0U)
 80009a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80009a8:	4b15      	ldr	r3, [pc, #84]	@ (8000a00 <App_ThreadX_Entry+0xf8>)
 80009aa:	fba3 2301 	umull	r2, r3, r3, r1
 80009ae:	08da      	lsrs	r2, r3, #3
 80009b0:	4613      	mov	r3, r2
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	4413      	add	r3, r2
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	1aca      	subs	r2, r1, r3
 80009ba:	2a00      	cmp	r2, #0
 80009bc:	d1c3      	bne.n	8000946 <App_ThreadX_Entry+0x3e>
			  {
				  printf("[APP] rx=%lu pot=%u isr=%lu mis=%lu qfull=%lu\r\n",
						 (unsigned long)rx_cnt,
						 (unsigned)msg.pot_raw,
 80009be:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
				  printf("[APP] rx=%lu pot=%u isr=%lu mis=%lu qfull=%lu\r\n",
 80009c0:	461e      	mov	r6, r3
						 (unsigned long)can_rx_get_isr_hit_cnt(),
 80009c2:	f000 f821 	bl	8000a08 <can_rx_get_isr_hit_cnt>
 80009c6:	4605      	mov	r5, r0
						 (unsigned long)can_rx_get_id_mismatch_cnt(),
 80009c8:	f000 f82a 	bl	8000a20 <can_rx_get_id_mismatch_cnt>
 80009cc:	4604      	mov	r4, r0
						 (unsigned long)can_rx_get_q_full_cnt());
 80009ce:	f000 f833 	bl	8000a38 <can_rx_get_q_full_cnt>
 80009d2:	4603      	mov	r3, r0
				  printf("[APP] rx=%lu pot=%u isr=%lu mis=%lu qfull=%lu\r\n",
 80009d4:	9301      	str	r3, [sp, #4]
 80009d6:	9400      	str	r4, [sp, #0]
 80009d8:	462b      	mov	r3, r5
 80009da:	4632      	mov	r2, r6
 80009dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80009de:	4809      	ldr	r0, [pc, #36]	@ (8000a04 <App_ThreadX_Entry+0xfc>)
 80009e0:	f007 fa28 	bl	8007e34 <iprintf>
      if (can_rx_receive(&msg, TX_TIMER_TICKS_PER_SECOND) == TX_SUCCESS)
 80009e4:	e7af      	b.n	8000946 <App_ThreadX_Entry+0x3e>
 80009e6:	bf00      	nop
 80009e8:	08009088 	.word	0x08009088
 80009ec:	080090a0 	.word	0x080090a0
 80009f0:	080090b4 	.word	0x080090b4
 80009f4:	080090c8 	.word	0x080090c8
 80009f8:	10624dd3 	.word	0x10624dd3
 80009fc:	080090dc 	.word	0x080090dc
 8000a00:	cccccccd 	.word	0xcccccccd
 8000a04:	080090f0 	.word	0x080090f0

08000a08 <can_rx_get_isr_hit_cnt>:

static volatile uint32_t isr_hit_cnt = 0;
static volatile uint32_t isr_id_mismatch_cnt = 0;
static volatile uint32_t isr_q_full_cnt = 0;

uint32_t can_rx_get_isr_hit_cnt(void) { return isr_hit_cnt; }
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	4b03      	ldr	r3, [pc, #12]	@ (8000a1c <can_rx_get_isr_hit_cnt+0x14>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4618      	mov	r0, r3
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	200041bc 	.word	0x200041bc

08000a20 <can_rx_get_id_mismatch_cnt>:
uint32_t can_rx_get_id_mismatch_cnt(void) { return isr_id_mismatch_cnt; }
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	4b03      	ldr	r3, [pc, #12]	@ (8000a34 <can_rx_get_id_mismatch_cnt+0x14>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	200041c0 	.word	0x200041c0

08000a38 <can_rx_get_q_full_cnt>:
uint32_t can_rx_get_q_full_cnt(void) { return isr_q_full_cnt; }
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	4b03      	ldr	r3, [pc, #12]	@ (8000a4c <can_rx_get_q_full_cnt+0x14>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4618      	mov	r0, r3
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	200041c4 	.word	0x200041c4

08000a50 <can_rx_init>:



UINT can_rx_init(TX_BYTE_POOL *pool)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b090      	sub	sp, #64	@ 0x40
 8000a54:	af02      	add	r7, sp, #8
 8000a56:	6078      	str	r0, [r7, #4]
    UINT ret;

    printf("[CAN] init: creating queue...\r\n");
 8000a58:	483c      	ldr	r0, [pc, #240]	@ (8000b4c <can_rx_init+0xfc>)
 8000a5a:	f007 fa53 	bl	8007f04 <puts>

    ret = tx_byte_allocate(pool, (VOID**)&queue_mem,
 8000a5e:	2300      	movs	r3, #0
 8000a60:	2240      	movs	r2, #64	@ 0x40
 8000a62:	493b      	ldr	r1, [pc, #236]	@ (8000b50 <can_rx_init+0x100>)
 8000a64:	6878      	ldr	r0, [r7, #4]
 8000a66:	f006 fdd9 	bl	800761c <_txe_byte_allocate>
 8000a6a:	6378      	str	r0, [r7, #52]	@ 0x34
                               sizeof(can_pot_msg_t) * 16U, TX_NO_WAIT);
        if (ret != TX_SUCCESS) {
 8000a6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d005      	beq.n	8000a7e <can_rx_init+0x2e>
            printf("[CAN] queue mem alloc FAIL ret=%u\r\n", (unsigned)ret);
 8000a72:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000a74:	4837      	ldr	r0, [pc, #220]	@ (8000b54 <can_rx_init+0x104>)
 8000a76:	f007 f9dd 	bl	8007e34 <iprintf>
            return ret;
 8000a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a7c:	e061      	b.n	8000b42 <can_rx_init+0xf2>
        }

        ret = tx_queue_create(&can_rx_queue, "can_rx_queue",
 8000a7e:	4b34      	ldr	r3, [pc, #208]	@ (8000b50 <can_rx_init+0x100>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	2238      	movs	r2, #56	@ 0x38
 8000a84:	9201      	str	r2, [sp, #4]
 8000a86:	2240      	movs	r2, #64	@ 0x40
 8000a88:	9200      	str	r2, [sp, #0]
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	4932      	ldr	r1, [pc, #200]	@ (8000b58 <can_rx_init+0x108>)
 8000a8e:	4833      	ldr	r0, [pc, #204]	@ (8000b5c <can_rx_init+0x10c>)
 8000a90:	f006 fed8 	bl	8007844 <_txe_queue_create>
 8000a94:	6378      	str	r0, [r7, #52]	@ 0x34
                                  (UINT)(sizeof(can_pot_msg_t)/sizeof(ULONG)),
                                  queue_mem, (UINT)(sizeof(can_pot_msg_t) * 16U));
            if (ret != TX_SUCCESS) {
 8000a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d005      	beq.n	8000aa8 <can_rx_init+0x58>
                printf("[CAN] queue create FAIL ret=%u\r\n", (unsigned)ret);
 8000a9c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000a9e:	4830      	ldr	r0, [pc, #192]	@ (8000b60 <can_rx_init+0x110>)
 8000aa0:	f007 f9c8 	bl	8007e34 <iprintf>
                return ret;
 8000aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000aa6:	e04c      	b.n	8000b42 <can_rx_init+0xf2>
            }

            printf("[CAN] queue create OK\r\n");
 8000aa8:	482e      	ldr	r0, [pc, #184]	@ (8000b64 <can_rx_init+0x114>)
 8000aaa:	f007 fa2b 	bl	8007f04 <puts>

    CAN_FilterTypeDef filter = {0};
 8000aae:	f107 030c 	add.w	r3, r7, #12
 8000ab2:	2228      	movs	r2, #40	@ 0x28
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f007 fb3a 	bl	8008130 <memset>
    filter.FilterBank = 10;
 8000abc:	230a      	movs	r3, #10
 8000abe:	623b      	str	r3, [r7, #32]
    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
    filter.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	61fb      	str	r3, [r7, #28]
    filter.FilterActivation = ENABLE;
 8000acc:	2301      	movs	r3, #1
 8000ace:	62fb      	str	r3, [r7, #44]	@ 0x2c

    filter.FilterIdHigh     = (uint16_t)(CAN_RX_STDID << 5);
 8000ad0:	f648 03c0 	movw	r3, #35008	@ 0x88c0
 8000ad4:	60fb      	str	r3, [r7, #12]
    filter.FilterIdLow      = 0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	613b      	str	r3, [r7, #16]
    filter.FilterMaskIdHigh = (uint16_t)(0x7FFU << 5);
 8000ada:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000ade:	617b      	str	r3, [r7, #20]
    filter.FilterMaskIdLow  = 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	61bb      	str	r3, [r7, #24]

#if defined(CAN_FILTERBANK_DUAL)
    filter.SlaveStartFilterBank = 14;
#endif

    if (HAL_CAN_ConfigFilter(&hcan1, &filter) != HAL_OK) {
 8000ae4:	f107 030c 	add.w	r3, r7, #12
 8000ae8:	4619      	mov	r1, r3
 8000aea:	481f      	ldr	r0, [pc, #124]	@ (8000b68 <can_rx_init+0x118>)
 8000aec:	f001 f86b 	bl	8001bc6 <HAL_CAN_ConfigFilter>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d004      	beq.n	8000b00 <can_rx_init+0xb0>
        printf("[CAN] ConfigFilter FAIL\r\n");
 8000af6:	481d      	ldr	r0, [pc, #116]	@ (8000b6c <can_rx_init+0x11c>)
 8000af8:	f007 fa04 	bl	8007f04 <puts>
        return TX_NOT_DONE;
 8000afc:	2320      	movs	r3, #32
 8000afe:	e020      	b.n	8000b42 <can_rx_init+0xf2>
    }
    printf("[CAN] ConfigFilter OK FIFO1\r\n");
 8000b00:	481b      	ldr	r0, [pc, #108]	@ (8000b70 <can_rx_init+0x120>)
 8000b02:	f007 f9ff 	bl	8007f04 <puts>

    if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8000b06:	4818      	ldr	r0, [pc, #96]	@ (8000b68 <can_rx_init+0x118>)
 8000b08:	f001 f927 	bl	8001d5a <HAL_CAN_Start>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d004      	beq.n	8000b1c <can_rx_init+0xcc>
        printf("[CAN] Start FAIL\r\n");
 8000b12:	4818      	ldr	r0, [pc, #96]	@ (8000b74 <can_rx_init+0x124>)
 8000b14:	f007 f9f6 	bl	8007f04 <puts>
        return TX_NOT_DONE;
 8000b18:	2320      	movs	r3, #32
 8000b1a:	e012      	b.n	8000b42 <can_rx_init+0xf2>
    }
    printf("[CAN] Start OK\r\n");
 8000b1c:	4816      	ldr	r0, [pc, #88]	@ (8000b78 <can_rx_init+0x128>)
 8000b1e:	f007 f9f1 	bl	8007f04 <puts>

    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK) {
 8000b22:	2110      	movs	r1, #16
 8000b24:	4810      	ldr	r0, [pc, #64]	@ (8000b68 <can_rx_init+0x118>)
 8000b26:	f001 fa7e 	bl	8002026 <HAL_CAN_ActivateNotification>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d004      	beq.n	8000b3a <can_rx_init+0xea>
        printf("[CAN] Notify FAIL\r\n");
 8000b30:	4812      	ldr	r0, [pc, #72]	@ (8000b7c <can_rx_init+0x12c>)
 8000b32:	f007 f9e7 	bl	8007f04 <puts>
        return TX_NOT_DONE;
 8000b36:	2320      	movs	r3, #32
 8000b38:	e003      	b.n	8000b42 <can_rx_init+0xf2>
    }
    printf("[CAN] Notify OK (FIFO1 pending)\r\n");
 8000b3a:	4811      	ldr	r0, [pc, #68]	@ (8000b80 <can_rx_init+0x130>)
 8000b3c:	f007 f9e2 	bl	8007f04 <puts>


    return TX_SUCCESS;
 8000b40:	2300      	movs	r3, #0
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3738      	adds	r7, #56	@ 0x38
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	08009120 	.word	0x08009120
 8000b50:	200041b8 	.word	0x200041b8
 8000b54:	08009140 	.word	0x08009140
 8000b58:	08009164 	.word	0x08009164
 8000b5c:	20004180 	.word	0x20004180
 8000b60:	08009174 	.word	0x08009174
 8000b64:	08009198 	.word	0x08009198
 8000b68:	200041d0 	.word	0x200041d0
 8000b6c:	080091b0 	.word	0x080091b0
 8000b70:	080091cc 	.word	0x080091cc
 8000b74:	080091ec 	.word	0x080091ec
 8000b78:	08009200 	.word	0x08009200
 8000b7c:	08009210 	.word	0x08009210
 8000b80:	08009224 	.word	0x08009224

08000b84 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b08c      	sub	sp, #48	@ 0x30
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
    isr_hit_cnt++;
 8000b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8000c00 <HAL_CAN_RxFifo1MsgPendingCallback+0x7c>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	3301      	adds	r3, #1
 8000b92:	4a1b      	ldr	r2, [pc, #108]	@ (8000c00 <HAL_CAN_RxFifo1MsgPendingCallback+0x7c>)
 8000b94:	6013      	str	r3, [r2, #0]

    CAN_RxHeaderTypeDef hdr;
    uint8_t data[8];

    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &hdr, data) != HAL_OK) return;
 8000b96:	f107 030c 	add.w	r3, r7, #12
 8000b9a:	f107 0214 	add.w	r2, r7, #20
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f001 f91e 	bl	8001de2 <HAL_CAN_GetRxMessage>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d122      	bne.n	8000bf2 <HAL_CAN_RxFifo1MsgPendingCallback+0x6e>

    if (hdr.IDE != CAN_ID_STD) return;
 8000bac:	69fb      	ldr	r3, [r7, #28]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d121      	bne.n	8000bf6 <HAL_CAN_RxFifo1MsgPendingCallback+0x72>
    if (hdr.StdId != CAN_RX_STDID) { isr_id_mismatch_cnt++; return; }
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	f240 4246 	movw	r2, #1094	@ 0x446
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d005      	beq.n	8000bc8 <HAL_CAN_RxFifo1MsgPendingCallback+0x44>
 8000bbc:	4b11      	ldr	r3, [pc, #68]	@ (8000c04 <HAL_CAN_RxFifo1MsgPendingCallback+0x80>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	4a10      	ldr	r2, [pc, #64]	@ (8000c04 <HAL_CAN_RxFifo1MsgPendingCallback+0x80>)
 8000bc4:	6013      	str	r3, [r2, #0]
 8000bc6:	e017      	b.n	8000bf8 <HAL_CAN_RxFifo1MsgPendingCallback+0x74>

    can_pot_msg_t msg;
    msg.stdid = (uint16_t)hdr.StdId;
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	813b      	strh	r3, [r7, #8]
    msg.pot_raw = (uint16_t)data[7];   // 0..255
 8000bce:	7cfb      	ldrb	r3, [r7, #19]
 8000bd0:	817b      	strh	r3, [r7, #10]

    if (tx_queue_send(&can_rx_queue, &msg, TX_NO_WAIT) != TX_SUCCESS)
 8000bd2:	f107 0308 	add.w	r3, r7, #8
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	4619      	mov	r1, r3
 8000bda:	480b      	ldr	r0, [pc, #44]	@ (8000c08 <HAL_CAN_RxFifo1MsgPendingCallback+0x84>)
 8000bdc:	f006 ff2c 	bl	8007a38 <_txe_queue_send>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d008      	beq.n	8000bf8 <HAL_CAN_RxFifo1MsgPendingCallback+0x74>
        isr_q_full_cnt++;
 8000be6:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <HAL_CAN_RxFifo1MsgPendingCallback+0x88>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	3301      	adds	r3, #1
 8000bec:	4a07      	ldr	r2, [pc, #28]	@ (8000c0c <HAL_CAN_RxFifo1MsgPendingCallback+0x88>)
 8000bee:	6013      	str	r3, [r2, #0]
 8000bf0:	e002      	b.n	8000bf8 <HAL_CAN_RxFifo1MsgPendingCallback+0x74>
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &hdr, data) != HAL_OK) return;
 8000bf2:	bf00      	nop
 8000bf4:	e000      	b.n	8000bf8 <HAL_CAN_RxFifo1MsgPendingCallback+0x74>
    if (hdr.IDE != CAN_ID_STD) return;
 8000bf6:	bf00      	nop
}
 8000bf8:	3730      	adds	r7, #48	@ 0x30
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	200041bc 	.word	0x200041bc
 8000c04:	200041c0 	.word	0x200041c0
 8000c08:	20004180 	.word	0x20004180
 8000c0c:	200041c4 	.word	0x200041c4

08000c10 <can_rx_receive>:

UINT can_rx_receive(can_pot_msg_t *msg, ULONG timeout)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
    return tx_queue_receive(&can_rx_queue, msg, timeout);
 8000c1a:	683a      	ldr	r2, [r7, #0]
 8000c1c:	6879      	ldr	r1, [r7, #4]
 8000c1e:	4804      	ldr	r0, [pc, #16]	@ (8000c30 <can_rx_receive+0x20>)
 8000c20:	f006 fec0 	bl	80079a4 <_txe_queue_receive>
 8000c24:	4603      	mov	r3, r0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	20004180 	.word	0x20004180

08000c34 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000c3e:	4a38      	ldr	r2, [pc, #224]	@ (8000d20 <HD44780_Init+0xec>)
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000c44:	4b37      	ldr	r3, [pc, #220]	@ (8000d24 <HD44780_Init+0xf0>)
 8000c46:	2208      	movs	r2, #8
 8000c48:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000c4a:	4b37      	ldr	r3, [pc, #220]	@ (8000d28 <HD44780_Init+0xf4>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000c50:	4b33      	ldr	r3, [pc, #204]	@ (8000d20 <HD44780_Init+0xec>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d907      	bls.n	8000c68 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000c58:	4b33      	ldr	r3, [pc, #204]	@ (8000d28 <HD44780_Init+0xf4>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	f043 0308 	orr.w	r3, r3, #8
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	4b31      	ldr	r3, [pc, #196]	@ (8000d28 <HD44780_Init+0xf4>)
 8000c64:	701a      	strb	r2, [r3, #0]
 8000c66:	e006      	b.n	8000c76 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000c68:	4b2f      	ldr	r3, [pc, #188]	@ (8000d28 <HD44780_Init+0xf4>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	f043 0304 	orr.w	r3, r3, #4
 8000c70:	b2da      	uxtb	r2, r3
 8000c72:	4b2d      	ldr	r3, [pc, #180]	@ (8000d28 <HD44780_Init+0xf4>)
 8000c74:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000c76:	f000 f993 	bl	8000fa0 <DelayInit>
  HAL_Delay(50);
 8000c7a:	2032      	movs	r0, #50	@ 0x32
 8000c7c:	f000 fe84 	bl	8001988 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000c80:	4b28      	ldr	r3, [pc, #160]	@ (8000d24 <HD44780_Init+0xf0>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f000 f951 	bl	8000f2c <ExpanderWrite>
  HAL_Delay(1000);
 8000c8a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c8e:	f000 fe7b 	bl	8001988 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000c92:	2030      	movs	r0, #48	@ 0x30
 8000c94:	f000 f939 	bl	8000f0a <Write4Bits>
  DelayUS(4500);
 8000c98:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000c9c:	f000 f9aa 	bl	8000ff4 <DelayUS>

  Write4Bits(0x03 << 4);
 8000ca0:	2030      	movs	r0, #48	@ 0x30
 8000ca2:	f000 f932 	bl	8000f0a <Write4Bits>
  DelayUS(4500);
 8000ca6:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000caa:	f000 f9a3 	bl	8000ff4 <DelayUS>

  Write4Bits(0x03 << 4);
 8000cae:	2030      	movs	r0, #48	@ 0x30
 8000cb0:	f000 f92b 	bl	8000f0a <Write4Bits>
  DelayUS(4500);
 8000cb4:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000cb8:	f000 f99c 	bl	8000ff4 <DelayUS>

  Write4Bits(0x02 << 4);
 8000cbc:	2020      	movs	r0, #32
 8000cbe:	f000 f924 	bl	8000f0a <Write4Bits>
  DelayUS(100);
 8000cc2:	2064      	movs	r0, #100	@ 0x64
 8000cc4:	f000 f996 	bl	8000ff4 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000cc8:	4b17      	ldr	r3, [pc, #92]	@ (8000d28 <HD44780_Init+0xf4>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	f043 0320 	orr.w	r3, r3, #32
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f000 f8dc 	bl	8000e90 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000cd8:	4b14      	ldr	r3, [pc, #80]	@ (8000d2c <HD44780_Init+0xf8>)
 8000cda:	2204      	movs	r2, #4
 8000cdc:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000cde:	f000 f875 	bl	8000dcc <HD44780_Display>
  HD44780_Clear();
 8000ce2:	f000 f82b 	bl	8000d3c <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000ce6:	4b12      	ldr	r3, [pc, #72]	@ (8000d30 <HD44780_Init+0xfc>)
 8000ce8:	2202      	movs	r2, #2
 8000cea:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000cec:	4b10      	ldr	r3, [pc, #64]	@ (8000d30 <HD44780_Init+0xfc>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	f043 0304 	orr.w	r3, r3, #4
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f000 f8ca 	bl	8000e90 <SendCommand>
  DelayUS(4500);
 8000cfc:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000d00:	f000 f978 	bl	8000ff4 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000d04:	490b      	ldr	r1, [pc, #44]	@ (8000d34 <HD44780_Init+0x100>)
 8000d06:	2000      	movs	r0, #0
 8000d08:	f000 f876 	bl	8000df8 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000d0c:	490a      	ldr	r1, [pc, #40]	@ (8000d38 <HD44780_Init+0x104>)
 8000d0e:	2001      	movs	r0, #1
 8000d10:	f000 f872 	bl	8000df8 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000d14:	f000 f81d 	bl	8000d52 <HD44780_Home>
}
 8000d18:	bf00      	nop
 8000d1a:	3708      	adds	r7, #8
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	200041cb 	.word	0x200041cb
 8000d24:	200041cc 	.word	0x200041cc
 8000d28:	200041c8 	.word	0x200041c8
 8000d2c:	200041c9 	.word	0x200041c9
 8000d30:	200041ca 	.word	0x200041ca
 8000d34:	20000000 	.word	0x20000000
 8000d38:	20000008 	.word	0x20000008

08000d3c <HD44780_Clear>:

void HD44780_Clear()
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000d40:	2001      	movs	r0, #1
 8000d42:	f000 f8a5 	bl	8000e90 <SendCommand>
  DelayUS(2000);
 8000d46:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000d4a:	f000 f953 	bl	8000ff4 <DelayUS>
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <HD44780_Home>:

void HD44780_Home()
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000d56:	2002      	movs	r0, #2
 8000d58:	f000 f89a 	bl	8000e90 <SendCommand>
  DelayUS(2000);
 8000d5c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000d60:	f000 f948 	bl	8000ff4 <DelayUS>
}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8000d68:	b590      	push	{r4, r7, lr}
 8000d6a:	b087      	sub	sp, #28
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	460a      	mov	r2, r1
 8000d72:	71fb      	strb	r3, [r7, #7]
 8000d74:	4613      	mov	r3, r2
 8000d76:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000d78:	4b12      	ldr	r3, [pc, #72]	@ (8000dc4 <HD44780_SetCursor+0x5c>)
 8000d7a:	f107 0408 	add.w	r4, r7, #8
 8000d7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8000d84:	4b10      	ldr	r3, [pc, #64]	@ (8000dc8 <HD44780_SetCursor+0x60>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	79ba      	ldrb	r2, [r7, #6]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d303      	bcc.n	8000d96 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <HD44780_SetCursor+0x60>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	3b01      	subs	r3, #1
 8000d94:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000d96:	79bb      	ldrb	r3, [r7, #6]
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	3318      	adds	r3, #24
 8000d9c:	443b      	add	r3, r7
 8000d9e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000da2:	b2da      	uxtb	r2, r3
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	4413      	add	r3, r2
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	b25b      	sxtb	r3, r3
 8000dac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000db0:	b25b      	sxtb	r3, r3
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	4618      	mov	r0, r3
 8000db6:	f000 f86b 	bl	8000e90 <SendCommand>
}
 8000dba:	bf00      	nop
 8000dbc:	371c      	adds	r7, #28
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd90      	pop	{r4, r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	08009248 	.word	0x08009248
 8000dc8:	200041cb 	.word	0x200041cb

08000dcc <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8000dd0:	4b08      	ldr	r3, [pc, #32]	@ (8000df4 <HD44780_Display+0x28>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	f043 0304 	orr.w	r3, r3, #4
 8000dd8:	b2da      	uxtb	r2, r3
 8000dda:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <HD44780_Display+0x28>)
 8000ddc:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000dde:	4b05      	ldr	r3, [pc, #20]	@ (8000df4 <HD44780_Display+0x28>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	f043 0308 	orr.w	r3, r3, #8
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	4618      	mov	r0, r3
 8000dea:	f000 f851 	bl	8000e90 <SendCommand>
}
 8000dee:	bf00      	nop
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	200041c9 	.word	0x200041c9

08000df8 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	6039      	str	r1, [r7, #0]
 8000e02:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	f003 0307 	and.w	r3, r3, #7
 8000e0a:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8000e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e10:	00db      	lsls	r3, r3, #3
 8000e12:	b25b      	sxtb	r3, r3
 8000e14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e18:	b25b      	sxtb	r3, r3
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f000 f837 	bl	8000e90 <SendCommand>
  for (int i=0; i<8; i++)
 8000e22:	2300      	movs	r3, #0
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	e009      	b.n	8000e3c <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	683a      	ldr	r2, [r7, #0]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f000 f83b 	bl	8000eac <SendChar>
  for (int i=0; i<8; i++)
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	2b07      	cmp	r3, #7
 8000e40:	ddf2      	ble.n	8000e28 <HD44780_CreateSpecialChar+0x30>
  }
}
 8000e42:	bf00      	nop
 8000e44:	bf00      	nop
 8000e46:	3710      	adds	r7, #16
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8000e54:	e006      	b.n	8000e64 <HD44780_PrintStr+0x18>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	1c5a      	adds	r2, r3, #1
 8000e5a:	607a      	str	r2, [r7, #4]
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f000 f824 	bl	8000eac <SendChar>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d1f4      	bne.n	8000e56 <HD44780_PrintStr+0xa>
}
 8000e6c:	bf00      	nop
 8000e6e:	bf00      	nop
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
	...

08000e78 <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 8000e7c:	4b03      	ldr	r3, [pc, #12]	@ (8000e8c <HD44780_Backlight+0x14>)
 8000e7e:	2208      	movs	r2, #8
 8000e80:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 8000e82:	2000      	movs	r0, #0
 8000e84:	f000 f852 	bl	8000f2c <ExpanderWrite>
}
 8000e88:	bf00      	nop
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	200041cc 	.word	0x200041cc

08000e90 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f000 f812 	bl	8000ec8 <Send>
}
 8000ea4:	bf00      	nop
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <SendChar>:

static void SendChar(uint8_t ch)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	2101      	movs	r1, #1
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f000 f804 	bl	8000ec8 <Send>
}
 8000ec0:	bf00      	nop
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	460a      	mov	r2, r1
 8000ed2:	71fb      	strb	r3, [r7, #7]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8000ed8:	79fb      	ldrb	r3, [r7, #7]
 8000eda:	f023 030f 	bic.w	r3, r3, #15
 8000ede:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	011b      	lsls	r3, r3, #4
 8000ee4:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8000ee6:	7bfa      	ldrb	r2, [r7, #15]
 8000ee8:	79bb      	ldrb	r3, [r7, #6]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 f80b 	bl	8000f0a <Write4Bits>
  Write4Bits((lownib)|mode);
 8000ef4:	7bba      	ldrb	r2, [r7, #14]
 8000ef6:	79bb      	ldrb	r3, [r7, #6]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	4618      	mov	r0, r3
 8000efe:	f000 f804 	bl	8000f0a <Write4Bits>
}
 8000f02:	bf00      	nop
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b082      	sub	sp, #8
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	4603      	mov	r3, r0
 8000f12:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 f808 	bl	8000f2c <ExpanderWrite>
  PulseEnable(value);
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f000 f820 	bl	8000f64 <PulseEnable>
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af02      	add	r7, sp, #8
 8000f32:	4603      	mov	r3, r0
 8000f34:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8000f36:	4b09      	ldr	r3, [pc, #36]	@ (8000f5c <ExpanderWrite+0x30>)
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8000f42:	f107 020f 	add.w	r2, r7, #15
 8000f46:	230a      	movs	r3, #10
 8000f48:	9300      	str	r3, [sp, #0]
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	217e      	movs	r1, #126	@ 0x7e
 8000f4e:	4804      	ldr	r0, [pc, #16]	@ (8000f60 <ExpanderWrite+0x34>)
 8000f50:	f001 fdfe 	bl	8002b50 <HAL_I2C_Master_Transmit>
}
 8000f54:	bf00      	nop
 8000f56:	3710      	adds	r7, #16
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	200041cc 	.word	0x200041cc
 8000f60:	200041f8 	.word	0x200041f8

08000f64 <PulseEnable>:
//  }
//}


static void PulseEnable(uint8_t _data)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	f043 0304 	orr.w	r3, r3, #4
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff ffd8 	bl	8000f2c <ExpanderWrite>
  DelayUS(20);
 8000f7c:	2014      	movs	r0, #20
 8000f7e:	f000 f839 	bl	8000ff4 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	f023 0304 	bic.w	r3, r3, #4
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff ffce 	bl	8000f2c <ExpanderWrite>
  DelayUS(20);
 8000f90:	2014      	movs	r0, #20
 8000f92:	f000 f82f 	bl	8000ff4 <DelayUS>
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
	...

08000fa0 <DelayInit>:

static void DelayInit(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000fa4:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <DelayInit+0x4c>)
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	4a10      	ldr	r2, [pc, #64]	@ (8000fec <DelayInit+0x4c>)
 8000faa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000fae:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8000fb0:	4b0e      	ldr	r3, [pc, #56]	@ (8000fec <DelayInit+0x4c>)
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000fec <DelayInit+0x4c>)
 8000fb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000fba:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff0 <DelayInit+0x50>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a0b      	ldr	r2, [pc, #44]	@ (8000ff0 <DelayInit+0x50>)
 8000fc2:	f023 0301 	bic.w	r3, r3, #1
 8000fc6:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000fc8:	4b09      	ldr	r3, [pc, #36]	@ (8000ff0 <DelayInit+0x50>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a08      	ldr	r2, [pc, #32]	@ (8000ff0 <DelayInit+0x50>)
 8000fce:	f043 0301 	orr.w	r3, r3, #1
 8000fd2:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8000fd4:	4b06      	ldr	r3, [pc, #24]	@ (8000ff0 <DelayInit+0x50>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8000fda:	bf00      	nop
  __ASM volatile ("NOP");
 8000fdc:	bf00      	nop
  __ASM volatile ("NOP");
 8000fde:	bf00      	nop
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e000edf0 	.word	0xe000edf0
 8000ff0:	e0001000 	.word	0xe0001000

08000ff4 <DelayUS>:

static void DelayUS(uint32_t us) {
 8000ff4:	b480      	push	{r7}
 8000ff6:	b087      	sub	sp, #28
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8000ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8001038 <DelayUS+0x44>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a0e      	ldr	r2, [pc, #56]	@ (800103c <DelayUS+0x48>)
 8001002:	fba2 2303 	umull	r2, r3, r2, r3
 8001006:	0c9a      	lsrs	r2, r3, #18
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	fb02 f303 	mul.w	r3, r2, r3
 800100e:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001010:	4b0b      	ldr	r3, [pc, #44]	@ (8001040 <DelayUS+0x4c>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8001016:	4b0a      	ldr	r3, [pc, #40]	@ (8001040 <DelayUS+0x4c>)
 8001018:	685a      	ldr	r2, [r3, #4]
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	697a      	ldr	r2, [r7, #20]
 8001024:	429a      	cmp	r2, r3
 8001026:	d8f6      	bhi.n	8001016 <DelayUS+0x22>
}
 8001028:	bf00      	nop
 800102a:	bf00      	nop
 800102c:	371c      	adds	r7, #28
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	20000010 	.word	0x20000010
 800103c:	431bde83 	.word	0x431bde83
 8001040:	e0001000 	.word	0xe0001000

08001044 <lcd_init>:

/* ===== Simple wrapper API to match app_threadx.c ===== */

void lcd_init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
    HD44780_Init(2);        // LCD 16x2
 8001048:	2002      	movs	r0, #2
 800104a:	f7ff fdf3 	bl	8000c34 <HD44780_Init>
    HD44780_Backlight();
 800104e:	f7ff ff13 	bl	8000e78 <HD44780_Backlight>
    HD44780_Clear();
 8001052:	f7ff fe73 	bl	8000d3c <HD44780_Clear>
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}

0800105a <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t col)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
 8001060:	4603      	mov	r3, r0
 8001062:	460a      	mov	r2, r1
 8001064:	71fb      	strb	r3, [r7, #7]
 8001066:	4613      	mov	r3, r2
 8001068:	71bb      	strb	r3, [r7, #6]
    /* Library API is (col, row) */
    HD44780_SetCursor(col, row);
 800106a:	79fa      	ldrb	r2, [r7, #7]
 800106c:	79bb      	ldrb	r3, [r7, #6]
 800106e:	4611      	mov	r1, r2
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff fe79 	bl	8000d68 <HD44780_SetCursor>
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <lcd_print>:

void lcd_print(const char *s)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	b082      	sub	sp, #8
 8001082:	af00      	add	r7, sp, #0
 8001084:	6078      	str	r0, [r7, #4]
    if (s) HD44780_PrintStr(s);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d002      	beq.n	8001092 <lcd_print+0x14>
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff fedd 	bl	8000e4c <HD44780_PrintStr>
}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
	...

0800109c <_write>:
static void MX_GPIO_Init(void);
static void MX_CAN1_Init(void);
static void MX_I2C1_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	b29a      	uxth	r2, r3
 80010ac:	f04f 33ff 	mov.w	r3, #4294967295
 80010b0:	68b9      	ldr	r1, [r7, #8]
 80010b2:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <_write+0x28>)
 80010b4:	f003 ff76 	bl	8004fa4 <HAL_UART_Transmit>
    return len;
 80010b8:	687b      	ldr	r3, [r7, #4]
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3710      	adds	r7, #16
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	2000424c 	.word	0x2000424c

080010c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010cc:	f000 fc1c 	bl	8001908 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d0:	f000 f80c 	bl	80010ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d4:	f000 f902 	bl	80012dc <MX_GPIO_Init>
  MX_CAN1_Init();
 80010d8:	f000 f85a 	bl	8001190 <MX_CAN1_Init>
  MX_I2C1_Init();
 80010dc:	f000 f88e 	bl	80011fc <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80010e0:	f000 f8cc 	bl	800127c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 80010e4:	f7ff fc0a 	bl	80008fc <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <main+0x20>

080010ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b096      	sub	sp, #88	@ 0x58
 80010f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f2:	f107 0314 	add.w	r3, r7, #20
 80010f6:	2244      	movs	r2, #68	@ 0x44
 80010f8:	2100      	movs	r1, #0
 80010fa:	4618      	mov	r0, r3
 80010fc:	f007 f818 	bl	8008130 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001100:	463b      	mov	r3, r7
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]
 800110c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800110e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001112:	f002 f8f5 	bl	8003300 <HAL_PWREx_ControlVoltageScaling>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800111c:	f000 f956 	bl	80013cc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001120:	2302      	movs	r3, #2
 8001122:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001124:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001128:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800112a:	2310      	movs	r3, #16
 800112c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800112e:	2302      	movs	r3, #2
 8001130:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001132:	2302      	movs	r3, #2
 8001134:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001136:	2301      	movs	r3, #1
 8001138:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800113a:	230a      	movs	r3, #10
 800113c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800113e:	2307      	movs	r3, #7
 8001140:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001142:	2302      	movs	r3, #2
 8001144:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001146:	2302      	movs	r3, #2
 8001148:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4618      	mov	r0, r3
 8001150:	f002 f92c 	bl	80033ac <HAL_RCC_OscConfig>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800115a:	f000 f937 	bl	80013cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800115e:	230f      	movs	r3, #15
 8001160:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001162:	2303      	movs	r3, #3
 8001164:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001166:	2300      	movs	r3, #0
 8001168:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800116e:	2300      	movs	r3, #0
 8001170:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001172:	463b      	mov	r3, r7
 8001174:	2104      	movs	r1, #4
 8001176:	4618      	mov	r0, r3
 8001178:	f002 fcf4 	bl	8003b64 <HAL_RCC_ClockConfig>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001182:	f000 f923 	bl	80013cc <Error_Handler>
  }
}
 8001186:	bf00      	nop
 8001188:	3758      	adds	r7, #88	@ 0x58
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001194:	4b17      	ldr	r3, [pc, #92]	@ (80011f4 <MX_CAN1_Init+0x64>)
 8001196:	4a18      	ldr	r2, [pc, #96]	@ (80011f8 <MX_CAN1_Init+0x68>)
 8001198:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 800119a:	4b16      	ldr	r3, [pc, #88]	@ (80011f4 <MX_CAN1_Init+0x64>)
 800119c:	220a      	movs	r2, #10
 800119e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80011a0:	4b14      	ldr	r3, [pc, #80]	@ (80011f4 <MX_CAN1_Init+0x64>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80011a6:	4b13      	ldr	r3, [pc, #76]	@ (80011f4 <MX_CAN1_Init+0x64>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80011ac:	4b11      	ldr	r3, [pc, #68]	@ (80011f4 <MX_CAN1_Init+0x64>)
 80011ae:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 80011b2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80011b4:	4b0f      	ldr	r3, [pc, #60]	@ (80011f4 <MX_CAN1_Init+0x64>)
 80011b6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80011ba:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80011bc:	4b0d      	ldr	r3, [pc, #52]	@ (80011f4 <MX_CAN1_Init+0x64>)
 80011be:	2200      	movs	r2, #0
 80011c0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80011c2:	4b0c      	ldr	r3, [pc, #48]	@ (80011f4 <MX_CAN1_Init+0x64>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80011c8:	4b0a      	ldr	r3, [pc, #40]	@ (80011f4 <MX_CAN1_Init+0x64>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80011ce:	4b09      	ldr	r3, [pc, #36]	@ (80011f4 <MX_CAN1_Init+0x64>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80011d4:	4b07      	ldr	r3, [pc, #28]	@ (80011f4 <MX_CAN1_Init+0x64>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80011da:	4b06      	ldr	r3, [pc, #24]	@ (80011f4 <MX_CAN1_Init+0x64>)
 80011dc:	2200      	movs	r2, #0
 80011de:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80011e0:	4804      	ldr	r0, [pc, #16]	@ (80011f4 <MX_CAN1_Init+0x64>)
 80011e2:	f000 fbf5 	bl	80019d0 <HAL_CAN_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80011ec:	f000 f8ee 	bl	80013cc <Error_Handler>
//
//  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);

  /* USER CODE END CAN1_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	200041d0 	.word	0x200041d0
 80011f8:	40006400 	.word	0x40006400

080011fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001200:	4b1b      	ldr	r3, [pc, #108]	@ (8001270 <MX_I2C1_Init+0x74>)
 8001202:	4a1c      	ldr	r2, [pc, #112]	@ (8001274 <MX_I2C1_Init+0x78>)
 8001204:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8001206:	4b1a      	ldr	r3, [pc, #104]	@ (8001270 <MX_I2C1_Init+0x74>)
 8001208:	4a1b      	ldr	r2, [pc, #108]	@ (8001278 <MX_I2C1_Init+0x7c>)
 800120a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800120c:	4b18      	ldr	r3, [pc, #96]	@ (8001270 <MX_I2C1_Init+0x74>)
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001212:	4b17      	ldr	r3, [pc, #92]	@ (8001270 <MX_I2C1_Init+0x74>)
 8001214:	2201      	movs	r2, #1
 8001216:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001218:	4b15      	ldr	r3, [pc, #84]	@ (8001270 <MX_I2C1_Init+0x74>)
 800121a:	2200      	movs	r2, #0
 800121c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800121e:	4b14      	ldr	r3, [pc, #80]	@ (8001270 <MX_I2C1_Init+0x74>)
 8001220:	2200      	movs	r2, #0
 8001222:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001224:	4b12      	ldr	r3, [pc, #72]	@ (8001270 <MX_I2C1_Init+0x74>)
 8001226:	2200      	movs	r2, #0
 8001228:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800122a:	4b11      	ldr	r3, [pc, #68]	@ (8001270 <MX_I2C1_Init+0x74>)
 800122c:	2200      	movs	r2, #0
 800122e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001230:	4b0f      	ldr	r3, [pc, #60]	@ (8001270 <MX_I2C1_Init+0x74>)
 8001232:	2200      	movs	r2, #0
 8001234:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001236:	480e      	ldr	r0, [pc, #56]	@ (8001270 <MX_I2C1_Init+0x74>)
 8001238:	f001 fbee 	bl	8002a18 <HAL_I2C_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001242:	f000 f8c3 	bl	80013cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001246:	2100      	movs	r1, #0
 8001248:	4809      	ldr	r0, [pc, #36]	@ (8001270 <MX_I2C1_Init+0x74>)
 800124a:	f001 ffb3 	bl	80031b4 <HAL_I2CEx_ConfigAnalogFilter>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001254:	f000 f8ba 	bl	80013cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001258:	2100      	movs	r1, #0
 800125a:	4805      	ldr	r0, [pc, #20]	@ (8001270 <MX_I2C1_Init+0x74>)
 800125c:	f001 fff5 	bl	800324a <HAL_I2CEx_ConfigDigitalFilter>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001266:	f000 f8b1 	bl	80013cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200041f8 	.word	0x200041f8
 8001274:	40005400 	.word	0x40005400
 8001278:	10d19ce4 	.word	0x10d19ce4

0800127c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001280:	4b14      	ldr	r3, [pc, #80]	@ (80012d4 <MX_USART2_UART_Init+0x58>)
 8001282:	4a15      	ldr	r2, [pc, #84]	@ (80012d8 <MX_USART2_UART_Init+0x5c>)
 8001284:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001286:	4b13      	ldr	r3, [pc, #76]	@ (80012d4 <MX_USART2_UART_Init+0x58>)
 8001288:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800128c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800128e:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <MX_USART2_UART_Init+0x58>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001294:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <MX_USART2_UART_Init+0x58>)
 8001296:	2200      	movs	r2, #0
 8001298:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800129a:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <MX_USART2_UART_Init+0x58>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <MX_USART2_UART_Init+0x58>)
 80012a2:	220c      	movs	r2, #12
 80012a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012a6:	4b0b      	ldr	r3, [pc, #44]	@ (80012d4 <MX_USART2_UART_Init+0x58>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012ac:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MX_USART2_UART_Init+0x58>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012b2:	4b08      	ldr	r3, [pc, #32]	@ (80012d4 <MX_USART2_UART_Init+0x58>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <MX_USART2_UART_Init+0x58>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012be:	4805      	ldr	r0, [pc, #20]	@ (80012d4 <MX_USART2_UART_Init+0x58>)
 80012c0:	f003 fe22 	bl	8004f08 <HAL_UART_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012ca:	f000 f87f 	bl	80013cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	2000424c 	.word	0x2000424c
 80012d8:	40004400 	.word	0x40004400

080012dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08a      	sub	sp, #40	@ 0x28
 80012e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e2:	f107 0314 	add.w	r3, r7, #20
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
 80012f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f2:	4b2b      	ldr	r3, [pc, #172]	@ (80013a0 <MX_GPIO_Init+0xc4>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f6:	4a2a      	ldr	r2, [pc, #168]	@ (80013a0 <MX_GPIO_Init+0xc4>)
 80012f8:	f043 0304 	orr.w	r3, r3, #4
 80012fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fe:	4b28      	ldr	r3, [pc, #160]	@ (80013a0 <MX_GPIO_Init+0xc4>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	f003 0304 	and.w	r3, r3, #4
 8001306:	613b      	str	r3, [r7, #16]
 8001308:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800130a:	4b25      	ldr	r3, [pc, #148]	@ (80013a0 <MX_GPIO_Init+0xc4>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	4a24      	ldr	r2, [pc, #144]	@ (80013a0 <MX_GPIO_Init+0xc4>)
 8001310:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001314:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001316:	4b22      	ldr	r3, [pc, #136]	@ (80013a0 <MX_GPIO_Init+0xc4>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001322:	4b1f      	ldr	r3, [pc, #124]	@ (80013a0 <MX_GPIO_Init+0xc4>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	4a1e      	ldr	r2, [pc, #120]	@ (80013a0 <MX_GPIO_Init+0xc4>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800132e:	4b1c      	ldr	r3, [pc, #112]	@ (80013a0 <MX_GPIO_Init+0xc4>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	60bb      	str	r3, [r7, #8]
 8001338:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800133a:	4b19      	ldr	r3, [pc, #100]	@ (80013a0 <MX_GPIO_Init+0xc4>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	4a18      	ldr	r2, [pc, #96]	@ (80013a0 <MX_GPIO_Init+0xc4>)
 8001340:	f043 0302 	orr.w	r3, r3, #2
 8001344:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001346:	4b16      	ldr	r3, [pc, #88]	@ (80013a0 <MX_GPIO_Init+0xc4>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	2120      	movs	r1, #32
 8001356:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800135a:	f001 fb45 	bl	80029e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800135e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001362:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001364:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001368:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800136e:	f107 0314 	add.w	r3, r7, #20
 8001372:	4619      	mov	r1, r3
 8001374:	480b      	ldr	r0, [pc, #44]	@ (80013a4 <MX_GPIO_Init+0xc8>)
 8001376:	f001 f98d 	bl	8002694 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800137a:	2320      	movs	r3, #32
 800137c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137e:	2301      	movs	r3, #1
 8001380:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001386:	2300      	movs	r3, #0
 8001388:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800138a:	f107 0314 	add.w	r3, r7, #20
 800138e:	4619      	mov	r1, r3
 8001390:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001394:	f001 f97e 	bl	8002694 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001398:	bf00      	nop
 800139a:	3728      	adds	r7, #40	@ 0x28
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40021000 	.word	0x40021000
 80013a4:	48000800 	.word	0x48000800

080013a8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a04      	ldr	r2, [pc, #16]	@ (80013c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d101      	bne.n	80013be <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80013ba:	f000 fac5 	bl	8001948 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40001000 	.word	0x40001000

080013cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d0:	b672      	cpsid	i
}
 80013d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013d4:	bf00      	nop
 80013d6:	e7fd      	b.n	80013d4 <Error_Handler+0x8>

080013d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013de:	4b0f      	ldr	r3, [pc, #60]	@ (800141c <HAL_MspInit+0x44>)
 80013e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013e2:	4a0e      	ldr	r2, [pc, #56]	@ (800141c <HAL_MspInit+0x44>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80013ea:	4b0c      	ldr	r3, [pc, #48]	@ (800141c <HAL_MspInit+0x44>)
 80013ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f6:	4b09      	ldr	r3, [pc, #36]	@ (800141c <HAL_MspInit+0x44>)
 80013f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013fa:	4a08      	ldr	r2, [pc, #32]	@ (800141c <HAL_MspInit+0x44>)
 80013fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001400:	6593      	str	r3, [r2, #88]	@ 0x58
 8001402:	4b06      	ldr	r3, [pc, #24]	@ (800141c <HAL_MspInit+0x44>)
 8001404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800140a:	603b      	str	r3, [r7, #0]
 800140c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40021000 	.word	0x40021000

08001420 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08a      	sub	sp, #40	@ 0x28
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 0314 	add.w	r3, r7, #20
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a1c      	ldr	r2, [pc, #112]	@ (80014b0 <HAL_CAN_MspInit+0x90>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d131      	bne.n	80014a6 <HAL_CAN_MspInit+0x86>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001442:	4b1c      	ldr	r3, [pc, #112]	@ (80014b4 <HAL_CAN_MspInit+0x94>)
 8001444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001446:	4a1b      	ldr	r2, [pc, #108]	@ (80014b4 <HAL_CAN_MspInit+0x94>)
 8001448:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800144c:	6593      	str	r3, [r2, #88]	@ 0x58
 800144e:	4b19      	ldr	r3, [pc, #100]	@ (80014b4 <HAL_CAN_MspInit+0x94>)
 8001450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145a:	4b16      	ldr	r3, [pc, #88]	@ (80014b4 <HAL_CAN_MspInit+0x94>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145e:	4a15      	ldr	r2, [pc, #84]	@ (80014b4 <HAL_CAN_MspInit+0x94>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001466:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <HAL_CAN_MspInit+0x94>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001472:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001476:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001478:	2302      	movs	r3, #2
 800147a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001480:	2303      	movs	r3, #3
 8001482:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001484:	2309      	movs	r3, #9
 8001486:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001488:	f107 0314 	add.w	r3, r7, #20
 800148c:	4619      	mov	r1, r3
 800148e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001492:	f001 f8ff 	bl	8002694 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001496:	2200      	movs	r2, #0
 8001498:	2100      	movs	r1, #0
 800149a:	2015      	movs	r0, #21
 800149c:	f001 f8d0 	bl	8002640 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80014a0:	2015      	movs	r0, #21
 80014a2:	f001 f8e9 	bl	8002678 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80014a6:	bf00      	nop
 80014a8:	3728      	adds	r7, #40	@ 0x28
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40006400 	.word	0x40006400
 80014b4:	40021000 	.word	0x40021000

080014b8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b0ac      	sub	sp, #176	@ 0xb0
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	2288      	movs	r2, #136	@ 0x88
 80014d6:	2100      	movs	r1, #0
 80014d8:	4618      	mov	r0, r3
 80014da:	f006 fe29 	bl	8008130 <memset>
  if(hi2c->Instance==I2C1)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a21      	ldr	r2, [pc, #132]	@ (8001568 <HAL_I2C_MspInit+0xb0>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d13a      	bne.n	800155e <HAL_I2C_MspInit+0xa6>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014e8:	2340      	movs	r3, #64	@ 0x40
 80014ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014ec:	2300      	movs	r3, #0
 80014ee:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	4618      	mov	r0, r3
 80014f6:	f002 fd8b 	bl	8004010 <HAL_RCCEx_PeriphCLKConfig>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001500:	f7ff ff64 	bl	80013cc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001504:	4b19      	ldr	r3, [pc, #100]	@ (800156c <HAL_I2C_MspInit+0xb4>)
 8001506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001508:	4a18      	ldr	r2, [pc, #96]	@ (800156c <HAL_I2C_MspInit+0xb4>)
 800150a:	f043 0302 	orr.w	r3, r3, #2
 800150e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001510:	4b16      	ldr	r3, [pc, #88]	@ (800156c <HAL_I2C_MspInit+0xb4>)
 8001512:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	613b      	str	r3, [r7, #16]
 800151a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800151c:	23c0      	movs	r3, #192	@ 0xc0
 800151e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001522:	2312      	movs	r3, #18
 8001524:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152e:	2303      	movs	r3, #3
 8001530:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001534:	2304      	movs	r3, #4
 8001536:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800153a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800153e:	4619      	mov	r1, r3
 8001540:	480b      	ldr	r0, [pc, #44]	@ (8001570 <HAL_I2C_MspInit+0xb8>)
 8001542:	f001 f8a7 	bl	8002694 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001546:	4b09      	ldr	r3, [pc, #36]	@ (800156c <HAL_I2C_MspInit+0xb4>)
 8001548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800154a:	4a08      	ldr	r2, [pc, #32]	@ (800156c <HAL_I2C_MspInit+0xb4>)
 800154c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001550:	6593      	str	r3, [r2, #88]	@ 0x58
 8001552:	4b06      	ldr	r3, [pc, #24]	@ (800156c <HAL_I2C_MspInit+0xb4>)
 8001554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001556:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800155e:	bf00      	nop
 8001560:	37b0      	adds	r7, #176	@ 0xb0
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40005400 	.word	0x40005400
 800156c:	40021000 	.word	0x40021000
 8001570:	48000400 	.word	0x48000400

08001574 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b0ac      	sub	sp, #176	@ 0xb0
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
 8001588:	60da      	str	r2, [r3, #12]
 800158a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	2288      	movs	r2, #136	@ 0x88
 8001592:	2100      	movs	r1, #0
 8001594:	4618      	mov	r0, r3
 8001596:	f006 fdcb 	bl	8008130 <memset>
  if(huart->Instance==USART2)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a21      	ldr	r2, [pc, #132]	@ (8001624 <HAL_UART_MspInit+0xb0>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d13b      	bne.n	800161c <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015a4:	2302      	movs	r3, #2
 80015a6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015a8:	2300      	movs	r3, #0
 80015aa:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	4618      	mov	r0, r3
 80015b2:	f002 fd2d 	bl	8004010 <HAL_RCCEx_PeriphCLKConfig>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015bc:	f7ff ff06 	bl	80013cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015c0:	4b19      	ldr	r3, [pc, #100]	@ (8001628 <HAL_UART_MspInit+0xb4>)
 80015c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015c4:	4a18      	ldr	r2, [pc, #96]	@ (8001628 <HAL_UART_MspInit+0xb4>)
 80015c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80015cc:	4b16      	ldr	r3, [pc, #88]	@ (8001628 <HAL_UART_MspInit+0xb4>)
 80015ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d4:	613b      	str	r3, [r7, #16]
 80015d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d8:	4b13      	ldr	r3, [pc, #76]	@ (8001628 <HAL_UART_MspInit+0xb4>)
 80015da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015dc:	4a12      	ldr	r2, [pc, #72]	@ (8001628 <HAL_UART_MspInit+0xb4>)
 80015de:	f043 0301 	orr.w	r3, r3, #1
 80015e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015e4:	4b10      	ldr	r3, [pc, #64]	@ (8001628 <HAL_UART_MspInit+0xb4>)
 80015e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80015f0:	230c      	movs	r3, #12
 80015f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f6:	2302      	movs	r3, #2
 80015f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001602:	2303      	movs	r3, #3
 8001604:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001608:	2307      	movs	r3, #7
 800160a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001612:	4619      	mov	r1, r3
 8001614:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001618:	f001 f83c 	bl	8002694 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800161c:	bf00      	nop
 800161e:	37b0      	adds	r7, #176	@ 0xb0
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40004400 	.word	0x40004400
 8001628:	40021000 	.word	0x40021000

0800162c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b08e      	sub	sp, #56	@ 0x38
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001634:	2300      	movs	r3, #0
 8001636:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800163a:	4b34      	ldr	r3, [pc, #208]	@ (800170c <HAL_InitTick+0xe0>)
 800163c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800163e:	4a33      	ldr	r2, [pc, #204]	@ (800170c <HAL_InitTick+0xe0>)
 8001640:	f043 0310 	orr.w	r3, r3, #16
 8001644:	6593      	str	r3, [r2, #88]	@ 0x58
 8001646:	4b31      	ldr	r3, [pc, #196]	@ (800170c <HAL_InitTick+0xe0>)
 8001648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800164a:	f003 0310 	and.w	r3, r3, #16
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001652:	f107 0210 	add.w	r2, r7, #16
 8001656:	f107 0314 	add.w	r3, r7, #20
 800165a:	4611      	mov	r1, r2
 800165c:	4618      	mov	r0, r3
 800165e:	f002 fc45 	bl	8003eec <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001662:	6a3b      	ldr	r3, [r7, #32]
 8001664:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001668:	2b00      	cmp	r3, #0
 800166a:	d103      	bne.n	8001674 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800166c:	f002 fc12 	bl	8003e94 <HAL_RCC_GetPCLK1Freq>
 8001670:	6378      	str	r0, [r7, #52]	@ 0x34
 8001672:	e004      	b.n	800167e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001674:	f002 fc0e 	bl	8003e94 <HAL_RCC_GetPCLK1Freq>
 8001678:	4603      	mov	r3, r0
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800167e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001680:	4a23      	ldr	r2, [pc, #140]	@ (8001710 <HAL_InitTick+0xe4>)
 8001682:	fba2 2303 	umull	r2, r3, r2, r3
 8001686:	0c9b      	lsrs	r3, r3, #18
 8001688:	3b01      	subs	r3, #1
 800168a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800168c:	4b21      	ldr	r3, [pc, #132]	@ (8001714 <HAL_InitTick+0xe8>)
 800168e:	4a22      	ldr	r2, [pc, #136]	@ (8001718 <HAL_InitTick+0xec>)
 8001690:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001692:	4b20      	ldr	r3, [pc, #128]	@ (8001714 <HAL_InitTick+0xe8>)
 8001694:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001698:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800169a:	4a1e      	ldr	r2, [pc, #120]	@ (8001714 <HAL_InitTick+0xe8>)
 800169c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800169e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80016a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001714 <HAL_InitTick+0xe8>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001714 <HAL_InitTick+0xe8>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ac:	4b19      	ldr	r3, [pc, #100]	@ (8001714 <HAL_InitTick+0xe8>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80016b2:	4818      	ldr	r0, [pc, #96]	@ (8001714 <HAL_InitTick+0xe8>)
 80016b4:	f003 f968 	bl	8004988 <HAL_TIM_Base_Init>
 80016b8:	4603      	mov	r3, r0
 80016ba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80016be:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d11b      	bne.n	80016fe <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80016c6:	4813      	ldr	r0, [pc, #76]	@ (8001714 <HAL_InitTick+0xe8>)
 80016c8:	f003 f9c0 	bl	8004a4c <HAL_TIM_Base_Start_IT>
 80016cc:	4603      	mov	r3, r0
 80016ce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80016d2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d111      	bne.n	80016fe <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80016da:	2036      	movs	r0, #54	@ 0x36
 80016dc:	f000 ffcc 	bl	8002678 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b0f      	cmp	r3, #15
 80016e4:	d808      	bhi.n	80016f8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80016e6:	2200      	movs	r2, #0
 80016e8:	6879      	ldr	r1, [r7, #4]
 80016ea:	2036      	movs	r0, #54	@ 0x36
 80016ec:	f000 ffa8 	bl	8002640 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016f0:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <HAL_InitTick+0xf0>)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6013      	str	r3, [r2, #0]
 80016f6:	e002      	b.n	80016fe <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80016fe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001702:	4618      	mov	r0, r3
 8001704:	3738      	adds	r7, #56	@ 0x38
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40021000 	.word	0x40021000
 8001710:	431bde83 	.word	0x431bde83
 8001714:	200042d4 	.word	0x200042d4
 8001718:	40001000 	.word	0x40001000
 800171c:	20000014 	.word	0x20000014

08001720 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <NMI_Handler+0x4>

08001728 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <HardFault_Handler+0x4>

08001730 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001734:	bf00      	nop
 8001736:	e7fd      	b.n	8001734 <MemManage_Handler+0x4>

08001738 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800173c:	bf00      	nop
 800173e:	e7fd      	b.n	800173c <BusFault_Handler+0x4>

08001740 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001744:	bf00      	nop
 8001746:	e7fd      	b.n	8001744 <UsageFault_Handler+0x4>

08001748 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
	...

08001758 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800175c:	4802      	ldr	r0, [pc, #8]	@ (8001768 <CAN1_RX1_IRQHandler+0x10>)
 800175e:	f000 fc88 	bl	8002072 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	200041d0 	.word	0x200041d0

0800176c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001770:	4802      	ldr	r0, [pc, #8]	@ (800177c <TIM6_DAC_IRQHandler+0x10>)
 8001772:	f003 f9db 	bl	8004b2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	200042d4 	.word	0x200042d4

08001780 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]
 8001790:	e00a      	b.n	80017a8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001792:	f3af 8000 	nop.w
 8001796:	4601      	mov	r1, r0
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	1c5a      	adds	r2, r3, #1
 800179c:	60ba      	str	r2, [r7, #8]
 800179e:	b2ca      	uxtb	r2, r1
 80017a0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	3301      	adds	r3, #1
 80017a6:	617b      	str	r3, [r7, #20]
 80017a8:	697a      	ldr	r2, [r7, #20]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	dbf0      	blt.n	8001792 <_read+0x12>
  }

  return len;
 80017b0:	687b      	ldr	r3, [r7, #4]
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3718      	adds	r7, #24
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <_close>:
  }
  return len;
}

int _close(int file)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017d2:	b480      	push	{r7}
 80017d4:	b083      	sub	sp, #12
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
 80017da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017e2:	605a      	str	r2, [r3, #4]
  return 0;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr

080017f2 <_isatty>:

int _isatty(int file)
{
 80017f2:	b480      	push	{r7}
 80017f4:	b083      	sub	sp, #12
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017fa:	2301      	movs	r3, #1
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3714      	adds	r7, #20
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
	...

08001824 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800182c:	4a14      	ldr	r2, [pc, #80]	@ (8001880 <_sbrk+0x5c>)
 800182e:	4b15      	ldr	r3, [pc, #84]	@ (8001884 <_sbrk+0x60>)
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001838:	4b13      	ldr	r3, [pc, #76]	@ (8001888 <_sbrk+0x64>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d102      	bne.n	8001846 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001840:	4b11      	ldr	r3, [pc, #68]	@ (8001888 <_sbrk+0x64>)
 8001842:	4a12      	ldr	r2, [pc, #72]	@ (800188c <_sbrk+0x68>)
 8001844:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001846:	4b10      	ldr	r3, [pc, #64]	@ (8001888 <_sbrk+0x64>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4413      	add	r3, r2
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	429a      	cmp	r2, r3
 8001852:	d207      	bcs.n	8001864 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001854:	f006 fcba 	bl	80081cc <__errno>
 8001858:	4603      	mov	r3, r0
 800185a:	220c      	movs	r2, #12
 800185c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800185e:	f04f 33ff 	mov.w	r3, #4294967295
 8001862:	e009      	b.n	8001878 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001864:	4b08      	ldr	r3, [pc, #32]	@ (8001888 <_sbrk+0x64>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800186a:	4b07      	ldr	r3, [pc, #28]	@ (8001888 <_sbrk+0x64>)
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4413      	add	r3, r2
 8001872:	4a05      	ldr	r2, [pc, #20]	@ (8001888 <_sbrk+0x64>)
 8001874:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001876:	68fb      	ldr	r3, [r7, #12]
}
 8001878:	4618      	mov	r0, r3
 800187a:	3718      	adds	r7, #24
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20018000 	.word	0x20018000
 8001884:	00000400 	.word	0x00000400
 8001888:	20004320 	.word	0x20004320
 800188c:	20004ab8 	.word	0x20004ab8

08001890 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <SystemInit+0x20>)
 8001896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800189a:	4a05      	ldr	r2, [pc, #20]	@ (80018b0 <SystemInit+0x20>)
 800189c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	e000ed00 	.word	0xe000ed00

080018b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018b8:	f7ff ffea 	bl	8001890 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018bc:	480c      	ldr	r0, [pc, #48]	@ (80018f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80018be:	490d      	ldr	r1, [pc, #52]	@ (80018f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018c0:	4a0d      	ldr	r2, [pc, #52]	@ (80018f8 <LoopForever+0xe>)
  movs r3, #0
 80018c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018c4:	e002      	b.n	80018cc <LoopCopyDataInit>

080018c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ca:	3304      	adds	r3, #4

080018cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018d0:	d3f9      	bcc.n	80018c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018d2:	4a0a      	ldr	r2, [pc, #40]	@ (80018fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80018d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001900 <LoopForever+0x16>)
  movs r3, #0
 80018d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018d8:	e001      	b.n	80018de <LoopFillZerobss>

080018da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018dc:	3204      	adds	r2, #4

080018de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018e0:	d3fb      	bcc.n	80018da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018e2:	f006 fc79 	bl	80081d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018e6:	f7ff fbef 	bl	80010c8 <main>

080018ea <LoopForever>:

LoopForever:
    b LoopForever
 80018ea:	e7fe      	b.n	80018ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018ec:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80018f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f4:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80018f8:	080092f8 	.word	0x080092f8
  ldr r2, =_sbss
 80018fc:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001900:	20004ab4 	.word	0x20004ab4

08001904 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001904:	e7fe      	b.n	8001904 <ADC1_2_IRQHandler>
	...

08001908 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800190e:	2300      	movs	r3, #0
 8001910:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001912:	4b0c      	ldr	r3, [pc, #48]	@ (8001944 <HAL_Init+0x3c>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a0b      	ldr	r2, [pc, #44]	@ (8001944 <HAL_Init+0x3c>)
 8001918:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800191c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800191e:	2003      	movs	r0, #3
 8001920:	f000 fe83 	bl	800262a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001924:	200f      	movs	r0, #15
 8001926:	f7ff fe81 	bl	800162c <HAL_InitTick>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d002      	beq.n	8001936 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	71fb      	strb	r3, [r7, #7]
 8001934:	e001      	b.n	800193a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001936:	f7ff fd4f 	bl	80013d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800193a:	79fb      	ldrb	r3, [r7, #7]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40022000 	.word	0x40022000

08001948 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800194c:	4b06      	ldr	r3, [pc, #24]	@ (8001968 <HAL_IncTick+0x20>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	461a      	mov	r2, r3
 8001952:	4b06      	ldr	r3, [pc, #24]	@ (800196c <HAL_IncTick+0x24>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4413      	add	r3, r2
 8001958:	4a04      	ldr	r2, [pc, #16]	@ (800196c <HAL_IncTick+0x24>)
 800195a:	6013      	str	r3, [r2, #0]
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	20000018 	.word	0x20000018
 800196c:	20004324 	.word	0x20004324

08001970 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  return uwTick;
 8001974:	4b03      	ldr	r3, [pc, #12]	@ (8001984 <HAL_GetTick+0x14>)
 8001976:	681b      	ldr	r3, [r3, #0]
}
 8001978:	4618      	mov	r0, r3
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	20004324 	.word	0x20004324

08001988 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001990:	f7ff ffee 	bl	8001970 <HAL_GetTick>
 8001994:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019a0:	d005      	beq.n	80019ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80019a2:	4b0a      	ldr	r3, [pc, #40]	@ (80019cc <HAL_Delay+0x44>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	461a      	mov	r2, r3
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	4413      	add	r3, r2
 80019ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019ae:	bf00      	nop
 80019b0:	f7ff ffde 	bl	8001970 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d8f7      	bhi.n	80019b0 <HAL_Delay+0x28>
  {
  }
}
 80019c0:	bf00      	nop
 80019c2:	bf00      	nop
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	20000018 	.word	0x20000018

080019d0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d101      	bne.n	80019e2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e0ed      	b.n	8001bbe <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d102      	bne.n	80019f4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f7ff fd16 	bl	8001420 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f042 0201 	orr.w	r2, r2, #1
 8001a02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a04:	f7ff ffb4 	bl	8001970 <HAL_GetTick>
 8001a08:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001a0a:	e012      	b.n	8001a32 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001a0c:	f7ff ffb0 	bl	8001970 <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b0a      	cmp	r3, #10
 8001a18:	d90b      	bls.n	8001a32 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a1e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2205      	movs	r2, #5
 8001a2a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e0c5      	b.n	8001bbe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f003 0301 	and.w	r3, r3, #1
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d0e5      	beq.n	8001a0c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f022 0202 	bic.w	r2, r2, #2
 8001a4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a50:	f7ff ff8e 	bl	8001970 <HAL_GetTick>
 8001a54:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001a56:	e012      	b.n	8001a7e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001a58:	f7ff ff8a 	bl	8001970 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b0a      	cmp	r3, #10
 8001a64:	d90b      	bls.n	8001a7e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a6a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2205      	movs	r2, #5
 8001a76:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e09f      	b.n	8001bbe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d1e5      	bne.n	8001a58 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	7e1b      	ldrb	r3, [r3, #24]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d108      	bne.n	8001aa6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	e007      	b.n	8001ab6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ab4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	7e5b      	ldrb	r3, [r3, #25]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d108      	bne.n	8001ad0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	e007      	b.n	8001ae0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001ade:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	7e9b      	ldrb	r3, [r3, #26]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d108      	bne.n	8001afa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f042 0220 	orr.w	r2, r2, #32
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	e007      	b.n	8001b0a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 0220 	bic.w	r2, r2, #32
 8001b08:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	7edb      	ldrb	r3, [r3, #27]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d108      	bne.n	8001b24 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f022 0210 	bic.w	r2, r2, #16
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	e007      	b.n	8001b34 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f042 0210 	orr.w	r2, r2, #16
 8001b32:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	7f1b      	ldrb	r3, [r3, #28]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d108      	bne.n	8001b4e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 0208 	orr.w	r2, r2, #8
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	e007      	b.n	8001b5e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f022 0208 	bic.w	r2, r2, #8
 8001b5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	7f5b      	ldrb	r3, [r3, #29]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d108      	bne.n	8001b78 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f042 0204 	orr.w	r2, r2, #4
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	e007      	b.n	8001b88 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f022 0204 	bic.w	r2, r2, #4
 8001b86:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689a      	ldr	r2, [r3, #8]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	431a      	orrs	r2, r3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	691b      	ldr	r3, [r3, #16]
 8001b96:	431a      	orrs	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	695b      	ldr	r3, [r3, #20]
 8001b9c:	ea42 0103 	orr.w	r1, r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	1e5a      	subs	r2, r3, #1
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	430a      	orrs	r2, r1
 8001bac:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b087      	sub	sp, #28
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bd6:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8001bd8:	7dfb      	ldrb	r3, [r7, #23]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d003      	beq.n	8001be6 <HAL_CAN_ConfigFilter+0x20>
 8001bde:	7dfb      	ldrb	r3, [r7, #23]
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	f040 80ad 	bne.w	8001d40 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->FilterBank));
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
#else
    /* CAN1 is single instance with 14 dedicated filters banks */
    can_ip = hcan->Instance;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001bf2:	f043 0201 	orr.w	r2, r3, #1
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	f003 031f 	and.w	r3, r3, #31
 8001c04:	2201      	movs	r2, #1
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	43db      	mvns	r3, r3
 8001c16:	401a      	ands	r2, r3
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	69db      	ldr	r3, [r3, #28]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d123      	bne.n	8001c6e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	401a      	ands	r2, r3
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c44:	683a      	ldr	r2, [r7, #0]
 8001c46:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001c48:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	3248      	adds	r2, #72	@ 0x48
 8001c4e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c62:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c64:	6939      	ldr	r1, [r7, #16]
 8001c66:	3348      	adds	r3, #72	@ 0x48
 8001c68:	00db      	lsls	r3, r3, #3
 8001c6a:	440b      	add	r3, r1
 8001c6c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d122      	bne.n	8001cbc <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	431a      	orrs	r2, r3
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c92:	683a      	ldr	r2, [r7, #0]
 8001c94:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c96:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	3248      	adds	r2, #72	@ 0x48
 8001c9c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001cb0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001cb2:	6939      	ldr	r1, [r7, #16]
 8001cb4:	3348      	adds	r3, #72	@ 0x48
 8001cb6:	00db      	lsls	r3, r3, #3
 8001cb8:	440b      	add	r3, r1
 8001cba:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d109      	bne.n	8001cd8 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	401a      	ands	r2, r3
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001cd6:	e007      	b.n	8001ce8 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	431a      	orrs	r2, r3
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	691b      	ldr	r3, [r3, #16]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d109      	bne.n	8001d04 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	401a      	ands	r2, r3
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001d02:	e007      	b.n	8001d14 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	431a      	orrs	r2, r3
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	6a1b      	ldr	r3, [r3, #32]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d107      	bne.n	8001d2c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	431a      	orrs	r2, r3
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001d32:	f023 0201 	bic.w	r2, r3, #1
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	e006      	b.n	8001d4e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d44:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
  }
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	371c      	adds	r7, #28
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b084      	sub	sp, #16
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d12e      	bne.n	8001dcc <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2202      	movs	r2, #2
 8001d72:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f022 0201 	bic.w	r2, r2, #1
 8001d84:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001d86:	f7ff fdf3 	bl	8001970 <HAL_GetTick>
 8001d8a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d8c:	e012      	b.n	8001db4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d8e:	f7ff fdef 	bl	8001970 <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b0a      	cmp	r3, #10
 8001d9a:	d90b      	bls.n	8001db4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2205      	movs	r2, #5
 8001dac:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e012      	b.n	8001dda <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d1e5      	bne.n	8001d8e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	e006      	b.n	8001dda <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
  }
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001de2:	b480      	push	{r7}
 8001de4:	b087      	sub	sp, #28
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	60f8      	str	r0, [r7, #12]
 8001dea:	60b9      	str	r1, [r7, #8]
 8001dec:	607a      	str	r2, [r7, #4]
 8001dee:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001df6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001df8:	7dfb      	ldrb	r3, [r7, #23]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d003      	beq.n	8001e06 <HAL_CAN_GetRxMessage+0x24>
 8001dfe:	7dfb      	ldrb	r3, [r7, #23]
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	f040 8103 	bne.w	800200c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d10e      	bne.n	8001e2a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	f003 0303 	and.w	r3, r3, #3
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d116      	bne.n	8001e48 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e1e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e0f7      	b.n	800201a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	691b      	ldr	r3, [r3, #16]
 8001e30:	f003 0303 	and.w	r3, r3, #3
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d107      	bne.n	8001e48 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e3c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e0e8      	b.n	800201a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	331b      	adds	r3, #27
 8001e50:	011b      	lsls	r3, r3, #4
 8001e52:	4413      	add	r3, r2
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0204 	and.w	r2, r3, #4
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d10c      	bne.n	8001e80 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	331b      	adds	r3, #27
 8001e6e:	011b      	lsls	r3, r3, #4
 8001e70:	4413      	add	r3, r2
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	0d5b      	lsrs	r3, r3, #21
 8001e76:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	e00b      	b.n	8001e98 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	331b      	adds	r3, #27
 8001e88:	011b      	lsls	r3, r3, #4
 8001e8a:	4413      	add	r3, r2
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	08db      	lsrs	r3, r3, #3
 8001e90:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	331b      	adds	r3, #27
 8001ea0:	011b      	lsls	r3, r3, #4
 8001ea2:	4413      	add	r3, r2
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0202 	and.w	r2, r3, #2
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	331b      	adds	r3, #27
 8001eb6:	011b      	lsls	r3, r3, #4
 8001eb8:	4413      	add	r3, r2
 8001eba:	3304      	adds	r3, #4
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0308 	and.w	r3, r3, #8
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2208      	movs	r2, #8
 8001eca:	611a      	str	r2, [r3, #16]
 8001ecc:	e00b      	b.n	8001ee6 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	331b      	adds	r3, #27
 8001ed6:	011b      	lsls	r3, r3, #4
 8001ed8:	4413      	add	r3, r2
 8001eda:	3304      	adds	r3, #4
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 020f 	and.w	r2, r3, #15
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	331b      	adds	r3, #27
 8001eee:	011b      	lsls	r3, r3, #4
 8001ef0:	4413      	add	r3, r2
 8001ef2:	3304      	adds	r3, #4
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	0a1b      	lsrs	r3, r3, #8
 8001ef8:	b2da      	uxtb	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	331b      	adds	r3, #27
 8001f06:	011b      	lsls	r3, r3, #4
 8001f08:	4413      	add	r3, r2
 8001f0a:	3304      	adds	r3, #4
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	0c1b      	lsrs	r3, r3, #16
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	011b      	lsls	r3, r3, #4
 8001f1e:	4413      	add	r3, r2
 8001f20:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	b2da      	uxtb	r2, r3
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	011b      	lsls	r3, r3, #4
 8001f34:	4413      	add	r3, r2
 8001f36:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	0a1a      	lsrs	r2, r3, #8
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	3301      	adds	r3, #1
 8001f42:	b2d2      	uxtb	r2, r2
 8001f44:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	011b      	lsls	r3, r3, #4
 8001f4e:	4413      	add	r3, r2
 8001f50:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	0c1a      	lsrs	r2, r3, #16
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	3302      	adds	r3, #2
 8001f5c:	b2d2      	uxtb	r2, r2
 8001f5e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	011b      	lsls	r3, r3, #4
 8001f68:	4413      	add	r3, r2
 8001f6a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	0e1a      	lsrs	r2, r3, #24
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	3303      	adds	r3, #3
 8001f76:	b2d2      	uxtb	r2, r2
 8001f78:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	011b      	lsls	r3, r3, #4
 8001f82:	4413      	add	r3, r2
 8001f84:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	3304      	adds	r3, #4
 8001f8e:	b2d2      	uxtb	r2, r2
 8001f90:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	011b      	lsls	r3, r3, #4
 8001f9a:	4413      	add	r3, r2
 8001f9c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	0a1a      	lsrs	r2, r3, #8
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	3305      	adds	r3, #5
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	011b      	lsls	r3, r3, #4
 8001fb4:	4413      	add	r3, r2
 8001fb6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	0c1a      	lsrs	r2, r3, #16
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	3306      	adds	r3, #6
 8001fc2:	b2d2      	uxtb	r2, r2
 8001fc4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	011b      	lsls	r3, r3, #4
 8001fce:	4413      	add	r3, r2
 8001fd0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	0e1a      	lsrs	r2, r3, #24
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	3307      	adds	r3, #7
 8001fdc:	b2d2      	uxtb	r2, r2
 8001fde:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d108      	bne.n	8001ff8 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68da      	ldr	r2, [r3, #12]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f042 0220 	orr.w	r2, r2, #32
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	e007      	b.n	8002008 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	691a      	ldr	r2, [r3, #16]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f042 0220 	orr.w	r2, r2, #32
 8002006:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002008:	2300      	movs	r3, #0
 800200a:	e006      	b.n	800201a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002010:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
  }
}
 800201a:	4618      	mov	r0, r3
 800201c:	371c      	adds	r7, #28
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002026:	b480      	push	{r7}
 8002028:	b085      	sub	sp, #20
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
 800202e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002036:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002038:	7bfb      	ldrb	r3, [r7, #15]
 800203a:	2b01      	cmp	r3, #1
 800203c:	d002      	beq.n	8002044 <HAL_CAN_ActivateNotification+0x1e>
 800203e:	7bfb      	ldrb	r3, [r7, #15]
 8002040:	2b02      	cmp	r3, #2
 8002042:	d109      	bne.n	8002058 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6959      	ldr	r1, [r3, #20]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	430a      	orrs	r2, r1
 8002052:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002054:	2300      	movs	r3, #0
 8002056:	e006      	b.n	8002066 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800205c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
  }
}
 8002066:	4618      	mov	r0, r3
 8002068:	3714      	adds	r7, #20
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b08a      	sub	sp, #40	@ 0x28
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800207a:	2300      	movs	r3, #0
 800207c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	695b      	ldr	r3, [r3, #20]
 8002084:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	691b      	ldr	r3, [r3, #16]
 80020a4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80020ae:	6a3b      	ldr	r3, [r7, #32]
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d07c      	beq.n	80021b2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d023      	beq.n	800210a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	2201      	movs	r2, #1
 80020c8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	f003 0302 	and.w	r3, r3, #2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d003      	beq.n	80020dc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 f983 	bl	80023e0 <HAL_CAN_TxMailbox0CompleteCallback>
 80020da:	e016      	b.n	800210a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	f003 0304 	and.w	r3, r3, #4
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d004      	beq.n	80020f0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80020e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80020ee:	e00c      	b.n	800210a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	f003 0308 	and.w	r3, r3, #8
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d004      	beq.n	8002104 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80020fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002100:	627b      	str	r3, [r7, #36]	@ 0x24
 8002102:	e002      	b.n	800210a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f000 f989 	bl	800241c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002110:	2b00      	cmp	r3, #0
 8002112:	d024      	beq.n	800215e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800211c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002124:	2b00      	cmp	r3, #0
 8002126:	d003      	beq.n	8002130 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f000 f963 	bl	80023f4 <HAL_CAN_TxMailbox1CompleteCallback>
 800212e:	e016      	b.n	800215e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002136:	2b00      	cmp	r3, #0
 8002138:	d004      	beq.n	8002144 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800213a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002140:	627b      	str	r3, [r7, #36]	@ 0x24
 8002142:	e00c      	b.n	800215e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800214a:	2b00      	cmp	r3, #0
 800214c:	d004      	beq.n	8002158 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800214e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002150:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002154:	627b      	str	r3, [r7, #36]	@ 0x24
 8002156:	e002      	b.n	800215e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f000 f969 	bl	8002430 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d024      	beq.n	80021b2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002170:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d003      	beq.n	8002184 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f000 f943 	bl	8002408 <HAL_CAN_TxMailbox2CompleteCallback>
 8002182:	e016      	b.n	80021b2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d004      	beq.n	8002198 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800218e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002190:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002194:	627b      	str	r3, [r7, #36]	@ 0x24
 8002196:	e00c      	b.n	80021b2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d004      	beq.n	80021ac <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80021a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80021aa:	e002      	b.n	80021b2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f000 f949 	bl	8002444 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80021b2:	6a3b      	ldr	r3, [r7, #32]
 80021b4:	f003 0308 	and.w	r3, r3, #8
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d00c      	beq.n	80021d6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	f003 0310 	and.w	r3, r3, #16
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d007      	beq.n	80021d6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80021c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021cc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2210      	movs	r2, #16
 80021d4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80021d6:	6a3b      	ldr	r3, [r7, #32]
 80021d8:	f003 0304 	and.w	r3, r3, #4
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00b      	beq.n	80021f8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	f003 0308 	and.w	r3, r3, #8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d006      	beq.n	80021f8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2208      	movs	r2, #8
 80021f0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f93a 	bl	800246c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80021f8:	6a3b      	ldr	r3, [r7, #32]
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d009      	beq.n	8002216 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	f003 0303 	and.w	r3, r3, #3
 800220c:	2b00      	cmp	r3, #0
 800220e:	d002      	beq.n	8002216 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f000 f921 	bl	8002458 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002216:	6a3b      	ldr	r3, [r7, #32]
 8002218:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00c      	beq.n	800223a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	f003 0310 	and.w	r3, r3, #16
 8002226:	2b00      	cmp	r3, #0
 8002228:	d007      	beq.n	800223a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800222a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002230:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2210      	movs	r2, #16
 8002238:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800223a:	6a3b      	ldr	r3, [r7, #32]
 800223c:	f003 0320 	and.w	r3, r3, #32
 8002240:	2b00      	cmp	r3, #0
 8002242:	d00b      	beq.n	800225c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	2b00      	cmp	r3, #0
 800224c:	d006      	beq.n	800225c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2208      	movs	r2, #8
 8002254:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f912 	bl	8002480 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800225c:	6a3b      	ldr	r3, [r7, #32]
 800225e:	f003 0310 	and.w	r3, r3, #16
 8002262:	2b00      	cmp	r3, #0
 8002264:	d009      	beq.n	800227a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	f003 0303 	and.w	r3, r3, #3
 8002270:	2b00      	cmp	r3, #0
 8002272:	d002      	beq.n	800227a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f7fe fc85 	bl	8000b84 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800227a:	6a3b      	ldr	r3, [r7, #32]
 800227c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d00b      	beq.n	800229c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	f003 0310 	and.w	r3, r3, #16
 800228a:	2b00      	cmp	r3, #0
 800228c:	d006      	beq.n	800229c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2210      	movs	r2, #16
 8002294:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f000 f8fc 	bl	8002494 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800229c:	6a3b      	ldr	r3, [r7, #32]
 800229e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d00b      	beq.n	80022be <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	f003 0308 	and.w	r3, r3, #8
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d006      	beq.n	80022be <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2208      	movs	r2, #8
 80022b6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f000 f8f5 	bl	80024a8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80022be:	6a3b      	ldr	r3, [r7, #32]
 80022c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d07b      	beq.n	80023c0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	f003 0304 	and.w	r3, r3, #4
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d072      	beq.n	80023b8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80022d2:	6a3b      	ldr	r3, [r7, #32]
 80022d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d008      	beq.n	80022ee <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80022e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e8:	f043 0301 	orr.w	r3, r3, #1
 80022ec:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80022ee:	6a3b      	ldr	r3, [r7, #32]
 80022f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d008      	beq.n	800230a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d003      	beq.n	800230a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002304:	f043 0302 	orr.w	r3, r3, #2
 8002308:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800230a:	6a3b      	ldr	r3, [r7, #32]
 800230c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002310:	2b00      	cmp	r3, #0
 8002312:	d008      	beq.n	8002326 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800231e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002320:	f043 0304 	orr.w	r3, r3, #4
 8002324:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002326:	6a3b      	ldr	r3, [r7, #32]
 8002328:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800232c:	2b00      	cmp	r3, #0
 800232e:	d043      	beq.n	80023b8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002336:	2b00      	cmp	r3, #0
 8002338:	d03e      	beq.n	80023b8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002340:	2b60      	cmp	r3, #96	@ 0x60
 8002342:	d02b      	beq.n	800239c <HAL_CAN_IRQHandler+0x32a>
 8002344:	2b60      	cmp	r3, #96	@ 0x60
 8002346:	d82e      	bhi.n	80023a6 <HAL_CAN_IRQHandler+0x334>
 8002348:	2b50      	cmp	r3, #80	@ 0x50
 800234a:	d022      	beq.n	8002392 <HAL_CAN_IRQHandler+0x320>
 800234c:	2b50      	cmp	r3, #80	@ 0x50
 800234e:	d82a      	bhi.n	80023a6 <HAL_CAN_IRQHandler+0x334>
 8002350:	2b40      	cmp	r3, #64	@ 0x40
 8002352:	d019      	beq.n	8002388 <HAL_CAN_IRQHandler+0x316>
 8002354:	2b40      	cmp	r3, #64	@ 0x40
 8002356:	d826      	bhi.n	80023a6 <HAL_CAN_IRQHandler+0x334>
 8002358:	2b30      	cmp	r3, #48	@ 0x30
 800235a:	d010      	beq.n	800237e <HAL_CAN_IRQHandler+0x30c>
 800235c:	2b30      	cmp	r3, #48	@ 0x30
 800235e:	d822      	bhi.n	80023a6 <HAL_CAN_IRQHandler+0x334>
 8002360:	2b10      	cmp	r3, #16
 8002362:	d002      	beq.n	800236a <HAL_CAN_IRQHandler+0x2f8>
 8002364:	2b20      	cmp	r3, #32
 8002366:	d005      	beq.n	8002374 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002368:	e01d      	b.n	80023a6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800236a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800236c:	f043 0308 	orr.w	r3, r3, #8
 8002370:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002372:	e019      	b.n	80023a8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002376:	f043 0310 	orr.w	r3, r3, #16
 800237a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800237c:	e014      	b.n	80023a8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800237e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002380:	f043 0320 	orr.w	r3, r3, #32
 8002384:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002386:	e00f      	b.n	80023a8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800238a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800238e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002390:	e00a      	b.n	80023a8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002394:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002398:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800239a:	e005      	b.n	80023a8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800239c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023a2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80023a4:	e000      	b.n	80023a8 <HAL_CAN_IRQHandler+0x336>
            break;
 80023a6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	699a      	ldr	r2, [r3, #24]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80023b6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2204      	movs	r2, #4
 80023be:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80023c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d008      	beq.n	80023d8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023cc:	431a      	orrs	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f872 	bl	80024bc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80023d8:	bf00      	nop
 80023da:	3728      	adds	r7, #40	@ 0x28
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80023fc:	bf00      	nop
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002438:	bf00      	nop
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002460:	bf00      	nop
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f003 0307 	and.w	r3, r3, #7
 80024de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002514 <__NVIC_SetPriorityGrouping+0x44>)
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024e6:	68ba      	ldr	r2, [r7, #8]
 80024e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024ec:	4013      	ands	r3, r2
 80024ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002500:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002502:	4a04      	ldr	r2, [pc, #16]	@ (8002514 <__NVIC_SetPriorityGrouping+0x44>)
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	60d3      	str	r3, [r2, #12]
}
 8002508:	bf00      	nop
 800250a:	3714      	adds	r7, #20
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr
 8002514:	e000ed00 	.word	0xe000ed00

08002518 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800251c:	4b04      	ldr	r3, [pc, #16]	@ (8002530 <__NVIC_GetPriorityGrouping+0x18>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	0a1b      	lsrs	r3, r3, #8
 8002522:	f003 0307 	and.w	r3, r3, #7
}
 8002526:	4618      	mov	r0, r3
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	e000ed00 	.word	0xe000ed00

08002534 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	4603      	mov	r3, r0
 800253c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800253e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002542:	2b00      	cmp	r3, #0
 8002544:	db0b      	blt.n	800255e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	f003 021f 	and.w	r2, r3, #31
 800254c:	4907      	ldr	r1, [pc, #28]	@ (800256c <__NVIC_EnableIRQ+0x38>)
 800254e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002552:	095b      	lsrs	r3, r3, #5
 8002554:	2001      	movs	r0, #1
 8002556:	fa00 f202 	lsl.w	r2, r0, r2
 800255a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800255e:	bf00      	nop
 8002560:	370c      	adds	r7, #12
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	e000e100 	.word	0xe000e100

08002570 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	4603      	mov	r3, r0
 8002578:	6039      	str	r1, [r7, #0]
 800257a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800257c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002580:	2b00      	cmp	r3, #0
 8002582:	db0a      	blt.n	800259a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	b2da      	uxtb	r2, r3
 8002588:	490c      	ldr	r1, [pc, #48]	@ (80025bc <__NVIC_SetPriority+0x4c>)
 800258a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258e:	0112      	lsls	r2, r2, #4
 8002590:	b2d2      	uxtb	r2, r2
 8002592:	440b      	add	r3, r1
 8002594:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002598:	e00a      	b.n	80025b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	b2da      	uxtb	r2, r3
 800259e:	4908      	ldr	r1, [pc, #32]	@ (80025c0 <__NVIC_SetPriority+0x50>)
 80025a0:	79fb      	ldrb	r3, [r7, #7]
 80025a2:	f003 030f 	and.w	r3, r3, #15
 80025a6:	3b04      	subs	r3, #4
 80025a8:	0112      	lsls	r2, r2, #4
 80025aa:	b2d2      	uxtb	r2, r2
 80025ac:	440b      	add	r3, r1
 80025ae:	761a      	strb	r2, [r3, #24]
}
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr
 80025bc:	e000e100 	.word	0xe000e100
 80025c0:	e000ed00 	.word	0xe000ed00

080025c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b089      	sub	sp, #36	@ 0x24
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f003 0307 	and.w	r3, r3, #7
 80025d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	f1c3 0307 	rsb	r3, r3, #7
 80025de:	2b04      	cmp	r3, #4
 80025e0:	bf28      	it	cs
 80025e2:	2304      	movcs	r3, #4
 80025e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	3304      	adds	r3, #4
 80025ea:	2b06      	cmp	r3, #6
 80025ec:	d902      	bls.n	80025f4 <NVIC_EncodePriority+0x30>
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	3b03      	subs	r3, #3
 80025f2:	e000      	b.n	80025f6 <NVIC_EncodePriority+0x32>
 80025f4:	2300      	movs	r3, #0
 80025f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f8:	f04f 32ff 	mov.w	r2, #4294967295
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002602:	43da      	mvns	r2, r3
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	401a      	ands	r2, r3
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800260c:	f04f 31ff 	mov.w	r1, #4294967295
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	fa01 f303 	lsl.w	r3, r1, r3
 8002616:	43d9      	mvns	r1, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800261c:	4313      	orrs	r3, r2
         );
}
 800261e:	4618      	mov	r0, r3
 8002620:	3724      	adds	r7, #36	@ 0x24
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr

0800262a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b082      	sub	sp, #8
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f7ff ff4c 	bl	80024d0 <__NVIC_SetPriorityGrouping>
}
 8002638:	bf00      	nop
 800263a:	3708      	adds	r7, #8
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
 800264c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800264e:	2300      	movs	r3, #0
 8002650:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002652:	f7ff ff61 	bl	8002518 <__NVIC_GetPriorityGrouping>
 8002656:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	68b9      	ldr	r1, [r7, #8]
 800265c:	6978      	ldr	r0, [r7, #20]
 800265e:	f7ff ffb1 	bl	80025c4 <NVIC_EncodePriority>
 8002662:	4602      	mov	r2, r0
 8002664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002668:	4611      	mov	r1, r2
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff ff80 	bl	8002570 <__NVIC_SetPriority>
}
 8002670:	bf00      	nop
 8002672:	3718      	adds	r7, #24
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff ff54 	bl	8002534 <__NVIC_EnableIRQ>
}
 800268c:	bf00      	nop
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002694:	b480      	push	{r7}
 8002696:	b087      	sub	sp, #28
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800269e:	2300      	movs	r3, #0
 80026a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026a2:	e17f      	b.n	80029a4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	2101      	movs	r1, #1
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	fa01 f303 	lsl.w	r3, r1, r3
 80026b0:	4013      	ands	r3, r2
 80026b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 8171 	beq.w	800299e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 0303 	and.w	r3, r3, #3
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d005      	beq.n	80026d4 <HAL_GPIO_Init+0x40>
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f003 0303 	and.w	r3, r3, #3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d130      	bne.n	8002736 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	2203      	movs	r2, #3
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	43db      	mvns	r3, r3
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	4013      	ands	r3, r2
 80026ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	68da      	ldr	r2, [r3, #12]
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	693a      	ldr	r2, [r7, #16]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800270a:	2201      	movs	r2, #1
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	43db      	mvns	r3, r3
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	4013      	ands	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	091b      	lsrs	r3, r3, #4
 8002720:	f003 0201 	and.w	r2, r3, #1
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	fa02 f303 	lsl.w	r3, r2, r3
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	4313      	orrs	r3, r2
 800272e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f003 0303 	and.w	r3, r3, #3
 800273e:	2b03      	cmp	r3, #3
 8002740:	d118      	bne.n	8002774 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002746:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002748:	2201      	movs	r2, #1
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	43db      	mvns	r3, r3
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	4013      	ands	r3, r2
 8002756:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	08db      	lsrs	r3, r3, #3
 800275e:	f003 0201 	and.w	r2, r3, #1
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	4313      	orrs	r3, r2
 800276c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 0303 	and.w	r3, r3, #3
 800277c:	2b03      	cmp	r3, #3
 800277e:	d017      	beq.n	80027b0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	2203      	movs	r2, #3
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43db      	mvns	r3, r3
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	4013      	ands	r3, r2
 8002796:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f003 0303 	and.w	r3, r3, #3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d123      	bne.n	8002804 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	08da      	lsrs	r2, r3, #3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3208      	adds	r2, #8
 80027c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	f003 0307 	and.w	r3, r3, #7
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	220f      	movs	r2, #15
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	4013      	ands	r3, r2
 80027de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	08da      	lsrs	r2, r3, #3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	3208      	adds	r2, #8
 80027fe:	6939      	ldr	r1, [r7, #16]
 8002800:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	2203      	movs	r2, #3
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	4013      	ands	r3, r2
 800281a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 0203 	and.w	r2, r3, #3
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	4313      	orrs	r3, r2
 8002830:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 80ac 	beq.w	800299e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002846:	4b5f      	ldr	r3, [pc, #380]	@ (80029c4 <HAL_GPIO_Init+0x330>)
 8002848:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800284a:	4a5e      	ldr	r2, [pc, #376]	@ (80029c4 <HAL_GPIO_Init+0x330>)
 800284c:	f043 0301 	orr.w	r3, r3, #1
 8002850:	6613      	str	r3, [r2, #96]	@ 0x60
 8002852:	4b5c      	ldr	r3, [pc, #368]	@ (80029c4 <HAL_GPIO_Init+0x330>)
 8002854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	60bb      	str	r3, [r7, #8]
 800285c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800285e:	4a5a      	ldr	r2, [pc, #360]	@ (80029c8 <HAL_GPIO_Init+0x334>)
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	089b      	lsrs	r3, r3, #2
 8002864:	3302      	adds	r3, #2
 8002866:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800286a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	f003 0303 	and.w	r3, r3, #3
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	220f      	movs	r2, #15
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	4013      	ands	r3, r2
 8002880:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002888:	d025      	beq.n	80028d6 <HAL_GPIO_Init+0x242>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a4f      	ldr	r2, [pc, #316]	@ (80029cc <HAL_GPIO_Init+0x338>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d01f      	beq.n	80028d2 <HAL_GPIO_Init+0x23e>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a4e      	ldr	r2, [pc, #312]	@ (80029d0 <HAL_GPIO_Init+0x33c>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d019      	beq.n	80028ce <HAL_GPIO_Init+0x23a>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a4d      	ldr	r2, [pc, #308]	@ (80029d4 <HAL_GPIO_Init+0x340>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d013      	beq.n	80028ca <HAL_GPIO_Init+0x236>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a4c      	ldr	r2, [pc, #304]	@ (80029d8 <HAL_GPIO_Init+0x344>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d00d      	beq.n	80028c6 <HAL_GPIO_Init+0x232>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a4b      	ldr	r2, [pc, #300]	@ (80029dc <HAL_GPIO_Init+0x348>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d007      	beq.n	80028c2 <HAL_GPIO_Init+0x22e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a4a      	ldr	r2, [pc, #296]	@ (80029e0 <HAL_GPIO_Init+0x34c>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d101      	bne.n	80028be <HAL_GPIO_Init+0x22a>
 80028ba:	2306      	movs	r3, #6
 80028bc:	e00c      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028be:	2307      	movs	r3, #7
 80028c0:	e00a      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028c2:	2305      	movs	r3, #5
 80028c4:	e008      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028c6:	2304      	movs	r3, #4
 80028c8:	e006      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028ca:	2303      	movs	r3, #3
 80028cc:	e004      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028ce:	2302      	movs	r3, #2
 80028d0:	e002      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028d2:	2301      	movs	r3, #1
 80028d4:	e000      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028d6:	2300      	movs	r3, #0
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	f002 0203 	and.w	r2, r2, #3
 80028de:	0092      	lsls	r2, r2, #2
 80028e0:	4093      	lsls	r3, r2
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80028e8:	4937      	ldr	r1, [pc, #220]	@ (80029c8 <HAL_GPIO_Init+0x334>)
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	089b      	lsrs	r3, r3, #2
 80028ee:	3302      	adds	r3, #2
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80028f6:	4b3b      	ldr	r3, [pc, #236]	@ (80029e4 <HAL_GPIO_Init+0x350>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	43db      	mvns	r3, r3
 8002900:	693a      	ldr	r2, [r7, #16]
 8002902:	4013      	ands	r3, r2
 8002904:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d003      	beq.n	800291a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002912:	693a      	ldr	r2, [r7, #16]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	4313      	orrs	r3, r2
 8002918:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800291a:	4a32      	ldr	r2, [pc, #200]	@ (80029e4 <HAL_GPIO_Init+0x350>)
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002920:	4b30      	ldr	r3, [pc, #192]	@ (80029e4 <HAL_GPIO_Init+0x350>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	43db      	mvns	r3, r3
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	4013      	ands	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d003      	beq.n	8002944 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4313      	orrs	r3, r2
 8002942:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002944:	4a27      	ldr	r2, [pc, #156]	@ (80029e4 <HAL_GPIO_Init+0x350>)
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800294a:	4b26      	ldr	r3, [pc, #152]	@ (80029e4 <HAL_GPIO_Init+0x350>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	43db      	mvns	r3, r3
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4013      	ands	r3, r2
 8002958:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	4313      	orrs	r3, r2
 800296c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800296e:	4a1d      	ldr	r2, [pc, #116]	@ (80029e4 <HAL_GPIO_Init+0x350>)
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002974:	4b1b      	ldr	r3, [pc, #108]	@ (80029e4 <HAL_GPIO_Init+0x350>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	43db      	mvns	r3, r3
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	4013      	ands	r3, r2
 8002982:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d003      	beq.n	8002998 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	4313      	orrs	r3, r2
 8002996:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002998:	4a12      	ldr	r2, [pc, #72]	@ (80029e4 <HAL_GPIO_Init+0x350>)
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	3301      	adds	r3, #1
 80029a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	fa22 f303 	lsr.w	r3, r2, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f47f ae78 	bne.w	80026a4 <HAL_GPIO_Init+0x10>
  }
}
 80029b4:	bf00      	nop
 80029b6:	bf00      	nop
 80029b8:	371c      	adds	r7, #28
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40010000 	.word	0x40010000
 80029cc:	48000400 	.word	0x48000400
 80029d0:	48000800 	.word	0x48000800
 80029d4:	48000c00 	.word	0x48000c00
 80029d8:	48001000 	.word	0x48001000
 80029dc:	48001400 	.word	0x48001400
 80029e0:	48001800 	.word	0x48001800
 80029e4:	40010400 	.word	0x40010400

080029e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	460b      	mov	r3, r1
 80029f2:	807b      	strh	r3, [r7, #2]
 80029f4:	4613      	mov	r3, r2
 80029f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029f8:	787b      	ldrb	r3, [r7, #1]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d003      	beq.n	8002a06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029fe:	887a      	ldrh	r2, [r7, #2]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a04:	e002      	b.n	8002a0c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a06:	887a      	ldrh	r2, [r7, #2]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d101      	bne.n	8002a2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e08d      	b.n	8002b46 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d106      	bne.n	8002a44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f7fe fd3a 	bl	80014b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2224      	movs	r2, #36	@ 0x24
 8002a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0201 	bic.w	r2, r2, #1
 8002a5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685a      	ldr	r2, [r3, #4]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a68:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a78:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d107      	bne.n	8002a92 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	689a      	ldr	r2, [r3, #8]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a8e:	609a      	str	r2, [r3, #8]
 8002a90:	e006      	b.n	8002aa0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002a9e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d108      	bne.n	8002aba <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ab6:	605a      	str	r2, [r3, #4]
 8002ab8:	e007      	b.n	8002aca <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	685a      	ldr	r2, [r3, #4]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ac8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	6812      	ldr	r2, [r2, #0]
 8002ad4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002ad8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002adc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68da      	ldr	r2, [r3, #12]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002aec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	691a      	ldr	r2, [r3, #16]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	699b      	ldr	r3, [r3, #24]
 8002afe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	430a      	orrs	r2, r1
 8002b06:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	69d9      	ldr	r1, [r3, #28]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a1a      	ldr	r2, [r3, #32]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	430a      	orrs	r2, r1
 8002b16:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f042 0201 	orr.w	r2, r2, #1
 8002b26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2220      	movs	r2, #32
 8002b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
	...

08002b50 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b088      	sub	sp, #32
 8002b54:	af02      	add	r7, sp, #8
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	607a      	str	r2, [r7, #4]
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	460b      	mov	r3, r1
 8002b5e:	817b      	strh	r3, [r7, #10]
 8002b60:	4613      	mov	r3, r2
 8002b62:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b20      	cmp	r3, #32
 8002b6e:	f040 80fd 	bne.w	8002d6c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d101      	bne.n	8002b80 <HAL_I2C_Master_Transmit+0x30>
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	e0f6      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x21e>
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b88:	f7fe fef2 	bl	8001970 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	9300      	str	r3, [sp, #0]
 8002b92:	2319      	movs	r3, #25
 8002b94:	2201      	movs	r2, #1
 8002b96:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b9a:	68f8      	ldr	r0, [r7, #12]
 8002b9c:	f000 f914 	bl	8002dc8 <I2C_WaitOnFlagUntilTimeout>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e0e1      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2221      	movs	r2, #33	@ 0x21
 8002bae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2210      	movs	r2, #16
 8002bb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	893a      	ldrh	r2, [r7, #8]
 8002bca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	2bff      	cmp	r3, #255	@ 0xff
 8002bda:	d906      	bls.n	8002bea <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	22ff      	movs	r2, #255	@ 0xff
 8002be0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002be2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	e007      	b.n	8002bfa <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002bf4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bf8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d024      	beq.n	8002c4c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c06:	781a      	ldrb	r2, [r3, #0]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c12:	1c5a      	adds	r2, r3, #1
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	b29a      	uxth	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	3301      	adds	r3, #1
 8002c3a:	b2da      	uxtb	r2, r3
 8002c3c:	8979      	ldrh	r1, [r7, #10]
 8002c3e:	4b4e      	ldr	r3, [pc, #312]	@ (8002d78 <HAL_I2C_Master_Transmit+0x228>)
 8002c40:	9300      	str	r3, [sp, #0]
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f000 fa83 	bl	8003150 <I2C_TransferConfig>
 8002c4a:	e066      	b.n	8002d1a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c50:	b2da      	uxtb	r2, r3
 8002c52:	8979      	ldrh	r1, [r7, #10]
 8002c54:	4b48      	ldr	r3, [pc, #288]	@ (8002d78 <HAL_I2C_Master_Transmit+0x228>)
 8002c56:	9300      	str	r3, [sp, #0]
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f000 fa78 	bl	8003150 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002c60:	e05b      	b.n	8002d1a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	6a39      	ldr	r1, [r7, #32]
 8002c66:	68f8      	ldr	r0, [r7, #12]
 8002c68:	f000 f907 	bl	8002e7a <I2C_WaitOnTXISFlagUntilTimeout>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e07b      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7a:	781a      	ldrb	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c86:	1c5a      	adds	r2, r3, #1
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	3b01      	subs	r3, #1
 8002c94:	b29a      	uxth	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	b29a      	uxth	r2, r3
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d034      	beq.n	8002d1a <HAL_I2C_Master_Transmit+0x1ca>
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d130      	bne.n	8002d1a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	9300      	str	r3, [sp, #0]
 8002cbc:	6a3b      	ldr	r3, [r7, #32]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	2180      	movs	r1, #128	@ 0x80
 8002cc2:	68f8      	ldr	r0, [r7, #12]
 8002cc4:	f000 f880 	bl	8002dc8 <I2C_WaitOnFlagUntilTimeout>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e04d      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	2bff      	cmp	r3, #255	@ 0xff
 8002cda:	d90e      	bls.n	8002cfa <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	22ff      	movs	r2, #255	@ 0xff
 8002ce0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce6:	b2da      	uxtb	r2, r3
 8002ce8:	8979      	ldrh	r1, [r7, #10]
 8002cea:	2300      	movs	r3, #0
 8002cec:	9300      	str	r3, [sp, #0]
 8002cee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f000 fa2c 	bl	8003150 <I2C_TransferConfig>
 8002cf8:	e00f      	b.n	8002d1a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d08:	b2da      	uxtb	r2, r3
 8002d0a:	8979      	ldrh	r1, [r7, #10]
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	9300      	str	r3, [sp, #0]
 8002d10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f000 fa1b 	bl	8003150 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d19e      	bne.n	8002c62 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	6a39      	ldr	r1, [r7, #32]
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f000 f8ed 	bl	8002f08 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e01a      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2220      	movs	r2, #32
 8002d3e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	6859      	ldr	r1, [r3, #4]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002d7c <HAL_I2C_Master_Transmit+0x22c>)
 8002d4c:	400b      	ands	r3, r1
 8002d4e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2220      	movs	r2, #32
 8002d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	e000      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002d6c:	2302      	movs	r3, #2
  }
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	80002000 	.word	0x80002000
 8002d7c:	fe00e800 	.word	0xfe00e800

08002d80 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d103      	bne.n	8002d9e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d007      	beq.n	8002dbc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	699a      	ldr	r2, [r3, #24]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 0201 	orr.w	r2, r2, #1
 8002dba:	619a      	str	r2, [r3, #24]
  }
}
 8002dbc:	bf00      	nop
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	603b      	str	r3, [r7, #0]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dd8:	e03b      	b.n	8002e52 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dda:	69ba      	ldr	r2, [r7, #24]
 8002ddc:	6839      	ldr	r1, [r7, #0]
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 f8d6 	bl	8002f90 <I2C_IsErrorOccurred>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e041      	b.n	8002e72 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df4:	d02d      	beq.n	8002e52 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002df6:	f7fe fdbb 	bl	8001970 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d302      	bcc.n	8002e0c <I2C_WaitOnFlagUntilTimeout+0x44>
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d122      	bne.n	8002e52 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	699a      	ldr	r2, [r3, #24]
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	4013      	ands	r3, r2
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	bf0c      	ite	eq
 8002e1c:	2301      	moveq	r3, #1
 8002e1e:	2300      	movne	r3, #0
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	461a      	mov	r2, r3
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d113      	bne.n	8002e52 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2e:	f043 0220 	orr.w	r2, r3, #32
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2220      	movs	r2, #32
 8002e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e00f      	b.n	8002e72 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	699a      	ldr	r2, [r3, #24]
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	68ba      	ldr	r2, [r7, #8]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	bf0c      	ite	eq
 8002e62:	2301      	moveq	r3, #1
 8002e64:	2300      	movne	r3, #0
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	461a      	mov	r2, r3
 8002e6a:	79fb      	ldrb	r3, [r7, #7]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d0b4      	beq.n	8002dda <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b084      	sub	sp, #16
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	60f8      	str	r0, [r7, #12]
 8002e82:	60b9      	str	r1, [r7, #8]
 8002e84:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e86:	e033      	b.n	8002ef0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	68b9      	ldr	r1, [r7, #8]
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f000 f87f 	bl	8002f90 <I2C_IsErrorOccurred>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e031      	b.n	8002f00 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea2:	d025      	beq.n	8002ef0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ea4:	f7fe fd64 	bl	8001970 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	68ba      	ldr	r2, [r7, #8]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d302      	bcc.n	8002eba <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d11a      	bne.n	8002ef0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d013      	beq.n	8002ef0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ecc:	f043 0220 	orr.w	r2, r3, #32
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e007      	b.n	8002f00 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d1c4      	bne.n	8002e88 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3710      	adds	r7, #16
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f14:	e02f      	b.n	8002f76 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	68b9      	ldr	r1, [r7, #8]
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	f000 f838 	bl	8002f90 <I2C_IsErrorOccurred>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e02d      	b.n	8002f86 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f2a:	f7fe fd21 	bl	8001970 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	68ba      	ldr	r2, [r7, #8]
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d302      	bcc.n	8002f40 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d11a      	bne.n	8002f76 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	699b      	ldr	r3, [r3, #24]
 8002f46:	f003 0320 	and.w	r3, r3, #32
 8002f4a:	2b20      	cmp	r3, #32
 8002f4c:	d013      	beq.n	8002f76 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f52:	f043 0220 	orr.w	r2, r3, #32
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2220      	movs	r2, #32
 8002f5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e007      	b.n	8002f86 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	f003 0320 	and.w	r3, r3, #32
 8002f80:	2b20      	cmp	r3, #32
 8002f82:	d1c8      	bne.n	8002f16 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
	...

08002f90 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b08a      	sub	sp, #40	@ 0x28
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002faa:	2300      	movs	r3, #0
 8002fac:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	f003 0310 	and.w	r3, r3, #16
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d068      	beq.n	800308e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2210      	movs	r2, #16
 8002fc2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002fc4:	e049      	b.n	800305a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fcc:	d045      	beq.n	800305a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002fce:	f7fe fccf 	bl	8001970 <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	68ba      	ldr	r2, [r7, #8]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d302      	bcc.n	8002fe4 <I2C_IsErrorOccurred+0x54>
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d13a      	bne.n	800305a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fee:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002ff6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003002:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003006:	d121      	bne.n	800304c <I2C_IsErrorOccurred+0xbc>
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800300e:	d01d      	beq.n	800304c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003010:	7cfb      	ldrb	r3, [r7, #19]
 8003012:	2b20      	cmp	r3, #32
 8003014:	d01a      	beq.n	800304c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	685a      	ldr	r2, [r3, #4]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003024:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003026:	f7fe fca3 	bl	8001970 <HAL_GetTick>
 800302a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800302c:	e00e      	b.n	800304c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800302e:	f7fe fc9f 	bl	8001970 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b19      	cmp	r3, #25
 800303a:	d907      	bls.n	800304c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800303c:	6a3b      	ldr	r3, [r7, #32]
 800303e:	f043 0320 	orr.w	r3, r3, #32
 8003042:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800304a:	e006      	b.n	800305a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	f003 0320 	and.w	r3, r3, #32
 8003056:	2b20      	cmp	r3, #32
 8003058:	d1e9      	bne.n	800302e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	f003 0320 	and.w	r3, r3, #32
 8003064:	2b20      	cmp	r3, #32
 8003066:	d003      	beq.n	8003070 <I2C_IsErrorOccurred+0xe0>
 8003068:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800306c:	2b00      	cmp	r3, #0
 800306e:	d0aa      	beq.n	8002fc6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003070:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003074:	2b00      	cmp	r3, #0
 8003076:	d103      	bne.n	8003080 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2220      	movs	r2, #32
 800307e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003080:	6a3b      	ldr	r3, [r7, #32]
 8003082:	f043 0304 	orr.w	r3, r3, #4
 8003086:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00b      	beq.n	80030b8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80030a0:	6a3b      	ldr	r3, [r7, #32]
 80030a2:	f043 0301 	orr.w	r3, r3, #1
 80030a6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00b      	beq.n	80030da <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80030c2:	6a3b      	ldr	r3, [r7, #32]
 80030c4:	f043 0308 	orr.w	r3, r3, #8
 80030c8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030d2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d00b      	beq.n	80030fc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80030e4:	6a3b      	ldr	r3, [r7, #32]
 80030e6:	f043 0302 	orr.w	r3, r3, #2
 80030ea:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80030fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003100:	2b00      	cmp	r3, #0
 8003102:	d01c      	beq.n	800313e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f7ff fe3b 	bl	8002d80 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6859      	ldr	r1, [r3, #4]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	4b0d      	ldr	r3, [pc, #52]	@ (800314c <I2C_IsErrorOccurred+0x1bc>)
 8003116:	400b      	ands	r3, r1
 8003118:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800311e:	6a3b      	ldr	r3, [r7, #32]
 8003120:	431a      	orrs	r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2220      	movs	r2, #32
 800312a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800313e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003142:	4618      	mov	r0, r3
 8003144:	3728      	adds	r7, #40	@ 0x28
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	fe00e800 	.word	0xfe00e800

08003150 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003150:	b480      	push	{r7}
 8003152:	b087      	sub	sp, #28
 8003154:	af00      	add	r7, sp, #0
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	607b      	str	r3, [r7, #4]
 800315a:	460b      	mov	r3, r1
 800315c:	817b      	strh	r3, [r7, #10]
 800315e:	4613      	mov	r3, r2
 8003160:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003162:	897b      	ldrh	r3, [r7, #10]
 8003164:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003168:	7a7b      	ldrb	r3, [r7, #9]
 800316a:	041b      	lsls	r3, r3, #16
 800316c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003170:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	4313      	orrs	r3, r2
 800317a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800317e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	685a      	ldr	r2, [r3, #4]
 8003186:	6a3b      	ldr	r3, [r7, #32]
 8003188:	0d5b      	lsrs	r3, r3, #21
 800318a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800318e:	4b08      	ldr	r3, [pc, #32]	@ (80031b0 <I2C_TransferConfig+0x60>)
 8003190:	430b      	orrs	r3, r1
 8003192:	43db      	mvns	r3, r3
 8003194:	ea02 0103 	and.w	r1, r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	697a      	ldr	r2, [r7, #20]
 800319e:	430a      	orrs	r2, r1
 80031a0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80031a2:	bf00      	nop
 80031a4:	371c      	adds	r7, #28
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	03ff63ff 	.word	0x03ff63ff

080031b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b20      	cmp	r3, #32
 80031c8:	d138      	bne.n	800323c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d101      	bne.n	80031d8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80031d4:	2302      	movs	r3, #2
 80031d6:	e032      	b.n	800323e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2224      	movs	r2, #36	@ 0x24
 80031e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f022 0201 	bic.w	r2, r2, #1
 80031f6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003206:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	6819      	ldr	r1, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	683a      	ldr	r2, [r7, #0]
 8003214:	430a      	orrs	r2, r1
 8003216:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f042 0201 	orr.w	r2, r2, #1
 8003226:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2220      	movs	r2, #32
 800322c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003238:	2300      	movs	r3, #0
 800323a:	e000      	b.n	800323e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800323c:	2302      	movs	r3, #2
  }
}
 800323e:	4618      	mov	r0, r3
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr

0800324a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800324a:	b480      	push	{r7}
 800324c:	b085      	sub	sp, #20
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
 8003252:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800325a:	b2db      	uxtb	r3, r3
 800325c:	2b20      	cmp	r3, #32
 800325e:	d139      	bne.n	80032d4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800326a:	2302      	movs	r3, #2
 800326c:	e033      	b.n	80032d6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2224      	movs	r2, #36	@ 0x24
 800327a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 0201 	bic.w	r2, r2, #1
 800328c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800329c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	021b      	lsls	r3, r3, #8
 80032a2:	68fa      	ldr	r2, [r7, #12]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f042 0201 	orr.w	r2, r2, #1
 80032be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2220      	movs	r2, #32
 80032c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	e000      	b.n	80032d6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80032d4:	2302      	movs	r3, #2
  }
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3714      	adds	r7, #20
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
	...

080032e4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80032e8:	4b04      	ldr	r3, [pc, #16]	@ (80032fc <HAL_PWREx_GetVoltageRange+0x18>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	40007000 	.word	0x40007000

08003300 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800330e:	d130      	bne.n	8003372 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003310:	4b23      	ldr	r3, [pc, #140]	@ (80033a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800331c:	d038      	beq.n	8003390 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800331e:	4b20      	ldr	r3, [pc, #128]	@ (80033a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003326:	4a1e      	ldr	r2, [pc, #120]	@ (80033a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003328:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800332c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800332e:	4b1d      	ldr	r3, [pc, #116]	@ (80033a4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2232      	movs	r2, #50	@ 0x32
 8003334:	fb02 f303 	mul.w	r3, r2, r3
 8003338:	4a1b      	ldr	r2, [pc, #108]	@ (80033a8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800333a:	fba2 2303 	umull	r2, r3, r2, r3
 800333e:	0c9b      	lsrs	r3, r3, #18
 8003340:	3301      	adds	r3, #1
 8003342:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003344:	e002      	b.n	800334c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	3b01      	subs	r3, #1
 800334a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800334c:	4b14      	ldr	r3, [pc, #80]	@ (80033a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800334e:	695b      	ldr	r3, [r3, #20]
 8003350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003354:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003358:	d102      	bne.n	8003360 <HAL_PWREx_ControlVoltageScaling+0x60>
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d1f2      	bne.n	8003346 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003360:	4b0f      	ldr	r3, [pc, #60]	@ (80033a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003362:	695b      	ldr	r3, [r3, #20]
 8003364:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003368:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800336c:	d110      	bne.n	8003390 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e00f      	b.n	8003392 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003372:	4b0b      	ldr	r3, [pc, #44]	@ (80033a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800337a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800337e:	d007      	beq.n	8003390 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003380:	4b07      	ldr	r3, [pc, #28]	@ (80033a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003388:	4a05      	ldr	r2, [pc, #20]	@ (80033a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800338a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800338e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3714      	adds	r7, #20
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	40007000 	.word	0x40007000
 80033a4:	20000010 	.word	0x20000010
 80033a8:	431bde83 	.word	0x431bde83

080033ac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b088      	sub	sp, #32
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e3ca      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033be:	4b97      	ldr	r3, [pc, #604]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 030c 	and.w	r3, r3, #12
 80033c6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033c8:	4b94      	ldr	r3, [pc, #592]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	f003 0303 	and.w	r3, r3, #3
 80033d0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0310 	and.w	r3, r3, #16
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f000 80e4 	beq.w	80035a8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d007      	beq.n	80033f6 <HAL_RCC_OscConfig+0x4a>
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	2b0c      	cmp	r3, #12
 80033ea:	f040 808b 	bne.w	8003504 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	f040 8087 	bne.w	8003504 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033f6:	4b89      	ldr	r3, [pc, #548]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d005      	beq.n	800340e <HAL_RCC_OscConfig+0x62>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e3a2      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a1a      	ldr	r2, [r3, #32]
 8003412:	4b82      	ldr	r3, [pc, #520]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0308 	and.w	r3, r3, #8
 800341a:	2b00      	cmp	r3, #0
 800341c:	d004      	beq.n	8003428 <HAL_RCC_OscConfig+0x7c>
 800341e:	4b7f      	ldr	r3, [pc, #508]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003426:	e005      	b.n	8003434 <HAL_RCC_OscConfig+0x88>
 8003428:	4b7c      	ldr	r3, [pc, #496]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800342a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800342e:	091b      	lsrs	r3, r3, #4
 8003430:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003434:	4293      	cmp	r3, r2
 8003436:	d223      	bcs.n	8003480 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	4618      	mov	r0, r3
 800343e:	f000 fd87 	bl	8003f50 <RCC_SetFlashLatencyFromMSIRange>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d001      	beq.n	800344c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e383      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800344c:	4b73      	ldr	r3, [pc, #460]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a72      	ldr	r2, [pc, #456]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003452:	f043 0308 	orr.w	r3, r3, #8
 8003456:	6013      	str	r3, [r2, #0]
 8003458:	4b70      	ldr	r3, [pc, #448]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	496d      	ldr	r1, [pc, #436]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003466:	4313      	orrs	r3, r2
 8003468:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800346a:	4b6c      	ldr	r3, [pc, #432]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	69db      	ldr	r3, [r3, #28]
 8003476:	021b      	lsls	r3, r3, #8
 8003478:	4968      	ldr	r1, [pc, #416]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800347a:	4313      	orrs	r3, r2
 800347c:	604b      	str	r3, [r1, #4]
 800347e:	e025      	b.n	80034cc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003480:	4b66      	ldr	r3, [pc, #408]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a65      	ldr	r2, [pc, #404]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003486:	f043 0308 	orr.w	r3, r3, #8
 800348a:	6013      	str	r3, [r2, #0]
 800348c:	4b63      	ldr	r3, [pc, #396]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a1b      	ldr	r3, [r3, #32]
 8003498:	4960      	ldr	r1, [pc, #384]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800349a:	4313      	orrs	r3, r2
 800349c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800349e:	4b5f      	ldr	r3, [pc, #380]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	69db      	ldr	r3, [r3, #28]
 80034aa:	021b      	lsls	r3, r3, #8
 80034ac:	495b      	ldr	r1, [pc, #364]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d109      	bne.n	80034cc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	4618      	mov	r0, r3
 80034be:	f000 fd47 	bl	8003f50 <RCC_SetFlashLatencyFromMSIRange>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d001      	beq.n	80034cc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e343      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034cc:	f000 fc4a 	bl	8003d64 <HAL_RCC_GetSysClockFreq>
 80034d0:	4602      	mov	r2, r0
 80034d2:	4b52      	ldr	r3, [pc, #328]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	091b      	lsrs	r3, r3, #4
 80034d8:	f003 030f 	and.w	r3, r3, #15
 80034dc:	4950      	ldr	r1, [pc, #320]	@ (8003620 <HAL_RCC_OscConfig+0x274>)
 80034de:	5ccb      	ldrb	r3, [r1, r3]
 80034e0:	f003 031f 	and.w	r3, r3, #31
 80034e4:	fa22 f303 	lsr.w	r3, r2, r3
 80034e8:	4a4e      	ldr	r2, [pc, #312]	@ (8003624 <HAL_RCC_OscConfig+0x278>)
 80034ea:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80034ec:	4b4e      	ldr	r3, [pc, #312]	@ (8003628 <HAL_RCC_OscConfig+0x27c>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7fe f89b 	bl	800162c <HAL_InitTick>
 80034f6:	4603      	mov	r3, r0
 80034f8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80034fa:	7bfb      	ldrb	r3, [r7, #15]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d052      	beq.n	80035a6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003500:	7bfb      	ldrb	r3, [r7, #15]
 8003502:	e327      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d032      	beq.n	8003572 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800350c:	4b43      	ldr	r3, [pc, #268]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a42      	ldr	r2, [pc, #264]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003512:	f043 0301 	orr.w	r3, r3, #1
 8003516:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003518:	f7fe fa2a 	bl	8001970 <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003520:	f7fe fa26 	bl	8001970 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e310      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003532:	4b3a      	ldr	r3, [pc, #232]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d0f0      	beq.n	8003520 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800353e:	4b37      	ldr	r3, [pc, #220]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a36      	ldr	r2, [pc, #216]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003544:	f043 0308 	orr.w	r3, r3, #8
 8003548:	6013      	str	r3, [r2, #0]
 800354a:	4b34      	ldr	r3, [pc, #208]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a1b      	ldr	r3, [r3, #32]
 8003556:	4931      	ldr	r1, [pc, #196]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003558:	4313      	orrs	r3, r2
 800355a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800355c:	4b2f      	ldr	r3, [pc, #188]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	69db      	ldr	r3, [r3, #28]
 8003568:	021b      	lsls	r3, r3, #8
 800356a:	492c      	ldr	r1, [pc, #176]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800356c:	4313      	orrs	r3, r2
 800356e:	604b      	str	r3, [r1, #4]
 8003570:	e01a      	b.n	80035a8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003572:	4b2a      	ldr	r3, [pc, #168]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a29      	ldr	r2, [pc, #164]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003578:	f023 0301 	bic.w	r3, r3, #1
 800357c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800357e:	f7fe f9f7 	bl	8001970 <HAL_GetTick>
 8003582:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003584:	e008      	b.n	8003598 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003586:	f7fe f9f3 	bl	8001970 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d901      	bls.n	8003598 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e2dd      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003598:	4b20      	ldr	r3, [pc, #128]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1f0      	bne.n	8003586 <HAL_RCC_OscConfig+0x1da>
 80035a4:	e000      	b.n	80035a8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80035a6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d074      	beq.n	800369e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	2b08      	cmp	r3, #8
 80035b8:	d005      	beq.n	80035c6 <HAL_RCC_OscConfig+0x21a>
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	2b0c      	cmp	r3, #12
 80035be:	d10e      	bne.n	80035de <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	2b03      	cmp	r3, #3
 80035c4:	d10b      	bne.n	80035de <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c6:	4b15      	ldr	r3, [pc, #84]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d064      	beq.n	800369c <HAL_RCC_OscConfig+0x2f0>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d160      	bne.n	800369c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e2ba      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035e6:	d106      	bne.n	80035f6 <HAL_RCC_OscConfig+0x24a>
 80035e8:	4b0c      	ldr	r3, [pc, #48]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a0b      	ldr	r2, [pc, #44]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 80035ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035f2:	6013      	str	r3, [r2, #0]
 80035f4:	e026      	b.n	8003644 <HAL_RCC_OscConfig+0x298>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035fe:	d115      	bne.n	800362c <HAL_RCC_OscConfig+0x280>
 8003600:	4b06      	ldr	r3, [pc, #24]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a05      	ldr	r2, [pc, #20]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003606:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800360a:	6013      	str	r3, [r2, #0]
 800360c:	4b03      	ldr	r3, [pc, #12]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a02      	ldr	r2, [pc, #8]	@ (800361c <HAL_RCC_OscConfig+0x270>)
 8003612:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003616:	6013      	str	r3, [r2, #0]
 8003618:	e014      	b.n	8003644 <HAL_RCC_OscConfig+0x298>
 800361a:	bf00      	nop
 800361c:	40021000 	.word	0x40021000
 8003620:	0800926c 	.word	0x0800926c
 8003624:	20000010 	.word	0x20000010
 8003628:	20000014 	.word	0x20000014
 800362c:	4ba0      	ldr	r3, [pc, #640]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a9f      	ldr	r2, [pc, #636]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003632:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003636:	6013      	str	r3, [r2, #0]
 8003638:	4b9d      	ldr	r3, [pc, #628]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a9c      	ldr	r2, [pc, #624]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 800363e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003642:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d013      	beq.n	8003674 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364c:	f7fe f990 	bl	8001970 <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003654:	f7fe f98c 	bl	8001970 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b64      	cmp	r3, #100	@ 0x64
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e276      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003666:	4b92      	ldr	r3, [pc, #584]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0f0      	beq.n	8003654 <HAL_RCC_OscConfig+0x2a8>
 8003672:	e014      	b.n	800369e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003674:	f7fe f97c 	bl	8001970 <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800367c:	f7fe f978 	bl	8001970 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b64      	cmp	r3, #100	@ 0x64
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e262      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800368e:	4b88      	ldr	r3, [pc, #544]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1f0      	bne.n	800367c <HAL_RCC_OscConfig+0x2d0>
 800369a:	e000      	b.n	800369e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800369c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d060      	beq.n	800376c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	2b04      	cmp	r3, #4
 80036ae:	d005      	beq.n	80036bc <HAL_RCC_OscConfig+0x310>
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	2b0c      	cmp	r3, #12
 80036b4:	d119      	bne.n	80036ea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	2b02      	cmp	r3, #2
 80036ba:	d116      	bne.n	80036ea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036bc:	4b7c      	ldr	r3, [pc, #496]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d005      	beq.n	80036d4 <HAL_RCC_OscConfig+0x328>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d101      	bne.n	80036d4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e23f      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036d4:	4b76      	ldr	r3, [pc, #472]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	061b      	lsls	r3, r3, #24
 80036e2:	4973      	ldr	r1, [pc, #460]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036e8:	e040      	b.n	800376c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d023      	beq.n	800373a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036f2:	4b6f      	ldr	r3, [pc, #444]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a6e      	ldr	r2, [pc, #440]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 80036f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036fe:	f7fe f937 	bl	8001970 <HAL_GetTick>
 8003702:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003704:	e008      	b.n	8003718 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003706:	f7fe f933 	bl	8001970 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	2b02      	cmp	r3, #2
 8003712:	d901      	bls.n	8003718 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e21d      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003718:	4b65      	ldr	r3, [pc, #404]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003720:	2b00      	cmp	r3, #0
 8003722:	d0f0      	beq.n	8003706 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003724:	4b62      	ldr	r3, [pc, #392]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	061b      	lsls	r3, r3, #24
 8003732:	495f      	ldr	r1, [pc, #380]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003734:	4313      	orrs	r3, r2
 8003736:	604b      	str	r3, [r1, #4]
 8003738:	e018      	b.n	800376c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800373a:	4b5d      	ldr	r3, [pc, #372]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a5c      	ldr	r2, [pc, #368]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003740:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003744:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003746:	f7fe f913 	bl	8001970 <HAL_GetTick>
 800374a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800374c:	e008      	b.n	8003760 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800374e:	f7fe f90f 	bl	8001970 <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	2b02      	cmp	r3, #2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e1f9      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003760:	4b53      	ldr	r3, [pc, #332]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1f0      	bne.n	800374e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0308 	and.w	r3, r3, #8
 8003774:	2b00      	cmp	r3, #0
 8003776:	d03c      	beq.n	80037f2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	695b      	ldr	r3, [r3, #20]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d01c      	beq.n	80037ba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003780:	4b4b      	ldr	r3, [pc, #300]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003782:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003786:	4a4a      	ldr	r2, [pc, #296]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003788:	f043 0301 	orr.w	r3, r3, #1
 800378c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003790:	f7fe f8ee 	bl	8001970 <HAL_GetTick>
 8003794:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003796:	e008      	b.n	80037aa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003798:	f7fe f8ea 	bl	8001970 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e1d4      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80037aa:	4b41      	ldr	r3, [pc, #260]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 80037ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0ef      	beq.n	8003798 <HAL_RCC_OscConfig+0x3ec>
 80037b8:	e01b      	b.n	80037f2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037ba:	4b3d      	ldr	r3, [pc, #244]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 80037bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037c0:	4a3b      	ldr	r2, [pc, #236]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 80037c2:	f023 0301 	bic.w	r3, r3, #1
 80037c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ca:	f7fe f8d1 	bl	8001970 <HAL_GetTick>
 80037ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80037d0:	e008      	b.n	80037e4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037d2:	f7fe f8cd 	bl	8001970 <HAL_GetTick>
 80037d6:	4602      	mov	r2, r0
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d901      	bls.n	80037e4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e1b7      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80037e4:	4b32      	ldr	r3, [pc, #200]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 80037e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1ef      	bne.n	80037d2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0304 	and.w	r3, r3, #4
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	f000 80a6 	beq.w	800394c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003800:	2300      	movs	r3, #0
 8003802:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003804:	4b2a      	ldr	r3, [pc, #168]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003808:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d10d      	bne.n	800382c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003810:	4b27      	ldr	r3, [pc, #156]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003814:	4a26      	ldr	r2, [pc, #152]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003816:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800381a:	6593      	str	r3, [r2, #88]	@ 0x58
 800381c:	4b24      	ldr	r3, [pc, #144]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 800381e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003820:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003824:	60bb      	str	r3, [r7, #8]
 8003826:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003828:	2301      	movs	r3, #1
 800382a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800382c:	4b21      	ldr	r3, [pc, #132]	@ (80038b4 <HAL_RCC_OscConfig+0x508>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003834:	2b00      	cmp	r3, #0
 8003836:	d118      	bne.n	800386a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003838:	4b1e      	ldr	r3, [pc, #120]	@ (80038b4 <HAL_RCC_OscConfig+0x508>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a1d      	ldr	r2, [pc, #116]	@ (80038b4 <HAL_RCC_OscConfig+0x508>)
 800383e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003842:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003844:	f7fe f894 	bl	8001970 <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800384c:	f7fe f890 	bl	8001970 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e17a      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800385e:	4b15      	ldr	r3, [pc, #84]	@ (80038b4 <HAL_RCC_OscConfig+0x508>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003866:	2b00      	cmp	r3, #0
 8003868:	d0f0      	beq.n	800384c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d108      	bne.n	8003884 <HAL_RCC_OscConfig+0x4d8>
 8003872:	4b0f      	ldr	r3, [pc, #60]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003874:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003878:	4a0d      	ldr	r2, [pc, #52]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 800387a:	f043 0301 	orr.w	r3, r3, #1
 800387e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003882:	e029      	b.n	80038d8 <HAL_RCC_OscConfig+0x52c>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	2b05      	cmp	r3, #5
 800388a:	d115      	bne.n	80038b8 <HAL_RCC_OscConfig+0x50c>
 800388c:	4b08      	ldr	r3, [pc, #32]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 800388e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003892:	4a07      	ldr	r2, [pc, #28]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 8003894:	f043 0304 	orr.w	r3, r3, #4
 8003898:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800389c:	4b04      	ldr	r3, [pc, #16]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 800389e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a2:	4a03      	ldr	r2, [pc, #12]	@ (80038b0 <HAL_RCC_OscConfig+0x504>)
 80038a4:	f043 0301 	orr.w	r3, r3, #1
 80038a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038ac:	e014      	b.n	80038d8 <HAL_RCC_OscConfig+0x52c>
 80038ae:	bf00      	nop
 80038b0:	40021000 	.word	0x40021000
 80038b4:	40007000 	.word	0x40007000
 80038b8:	4b9c      	ldr	r3, [pc, #624]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 80038ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038be:	4a9b      	ldr	r2, [pc, #620]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 80038c0:	f023 0301 	bic.w	r3, r3, #1
 80038c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038c8:	4b98      	ldr	r3, [pc, #608]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 80038ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ce:	4a97      	ldr	r2, [pc, #604]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 80038d0:	f023 0304 	bic.w	r3, r3, #4
 80038d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d016      	beq.n	800390e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e0:	f7fe f846 	bl	8001970 <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038e6:	e00a      	b.n	80038fe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e8:	f7fe f842 	bl	8001970 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e12a      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038fe:	4b8b      	ldr	r3, [pc, #556]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003900:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d0ed      	beq.n	80038e8 <HAL_RCC_OscConfig+0x53c>
 800390c:	e015      	b.n	800393a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800390e:	f7fe f82f 	bl	8001970 <HAL_GetTick>
 8003912:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003914:	e00a      	b.n	800392c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003916:	f7fe f82b 	bl	8001970 <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003924:	4293      	cmp	r3, r2
 8003926:	d901      	bls.n	800392c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e113      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800392c:	4b7f      	ldr	r3, [pc, #508]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 800392e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1ed      	bne.n	8003916 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800393a:	7ffb      	ldrb	r3, [r7, #31]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d105      	bne.n	800394c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003940:	4b7a      	ldr	r3, [pc, #488]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003944:	4a79      	ldr	r2, [pc, #484]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003946:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800394a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003950:	2b00      	cmp	r3, #0
 8003952:	f000 80fe 	beq.w	8003b52 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800395a:	2b02      	cmp	r3, #2
 800395c:	f040 80d0 	bne.w	8003b00 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003960:	4b72      	ldr	r3, [pc, #456]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	f003 0203 	and.w	r2, r3, #3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003970:	429a      	cmp	r2, r3
 8003972:	d130      	bne.n	80039d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800397e:	3b01      	subs	r3, #1
 8003980:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003982:	429a      	cmp	r2, r3
 8003984:	d127      	bne.n	80039d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003990:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003992:	429a      	cmp	r2, r3
 8003994:	d11f      	bne.n	80039d6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80039a0:	2a07      	cmp	r2, #7
 80039a2:	bf14      	ite	ne
 80039a4:	2201      	movne	r2, #1
 80039a6:	2200      	moveq	r2, #0
 80039a8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d113      	bne.n	80039d6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b8:	085b      	lsrs	r3, r3, #1
 80039ba:	3b01      	subs	r3, #1
 80039bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80039be:	429a      	cmp	r2, r3
 80039c0:	d109      	bne.n	80039d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039cc:	085b      	lsrs	r3, r3, #1
 80039ce:	3b01      	subs	r3, #1
 80039d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d06e      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	2b0c      	cmp	r3, #12
 80039da:	d069      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80039dc:	4b53      	ldr	r3, [pc, #332]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d105      	bne.n	80039f4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80039e8:	4b50      	ldr	r3, [pc, #320]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e0ad      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80039f8:	4b4c      	ldr	r3, [pc, #304]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a4b      	ldr	r2, [pc, #300]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 80039fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a02:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a04:	f7fd ffb4 	bl	8001970 <HAL_GetTick>
 8003a08:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a0a:	e008      	b.n	8003a1e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a0c:	f7fd ffb0 	bl	8001970 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d901      	bls.n	8003a1e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e09a      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a1e:	4b43      	ldr	r3, [pc, #268]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1f0      	bne.n	8003a0c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a2a:	4b40      	ldr	r3, [pc, #256]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003a2c:	68da      	ldr	r2, [r3, #12]
 8003a2e:	4b40      	ldr	r3, [pc, #256]	@ (8003b30 <HAL_RCC_OscConfig+0x784>)
 8003a30:	4013      	ands	r3, r2
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003a3a:	3a01      	subs	r2, #1
 8003a3c:	0112      	lsls	r2, r2, #4
 8003a3e:	4311      	orrs	r1, r2
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003a44:	0212      	lsls	r2, r2, #8
 8003a46:	4311      	orrs	r1, r2
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003a4c:	0852      	lsrs	r2, r2, #1
 8003a4e:	3a01      	subs	r2, #1
 8003a50:	0552      	lsls	r2, r2, #21
 8003a52:	4311      	orrs	r1, r2
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003a58:	0852      	lsrs	r2, r2, #1
 8003a5a:	3a01      	subs	r2, #1
 8003a5c:	0652      	lsls	r2, r2, #25
 8003a5e:	4311      	orrs	r1, r2
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a64:	0912      	lsrs	r2, r2, #4
 8003a66:	0452      	lsls	r2, r2, #17
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	4930      	ldr	r1, [pc, #192]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003a70:	4b2e      	ldr	r3, [pc, #184]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a2d      	ldr	r2, [pc, #180]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003a76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a7a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a7c:	4b2b      	ldr	r3, [pc, #172]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	4a2a      	ldr	r2, [pc, #168]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003a82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a86:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a88:	f7fd ff72 	bl	8001970 <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a90:	f7fd ff6e 	bl	8001970 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e058      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aa2:	4b22      	ldr	r3, [pc, #136]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d0f0      	beq.n	8003a90 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003aae:	e050      	b.n	8003b52 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e04f      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ab4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d148      	bne.n	8003b52 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a19      	ldr	r2, [pc, #100]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003ac6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003aca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003acc:	4b17      	ldr	r3, [pc, #92]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	4a16      	ldr	r2, [pc, #88]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003ad2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ad6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ad8:	f7fd ff4a 	bl	8001970 <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ae0:	f7fd ff46 	bl	8001970 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e030      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003af2:	4b0e      	ldr	r3, [pc, #56]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d0f0      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x734>
 8003afe:	e028      	b.n	8003b52 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	2b0c      	cmp	r3, #12
 8003b04:	d023      	beq.n	8003b4e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b06:	4b09      	ldr	r3, [pc, #36]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a08      	ldr	r2, [pc, #32]	@ (8003b2c <HAL_RCC_OscConfig+0x780>)
 8003b0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b12:	f7fd ff2d 	bl	8001970 <HAL_GetTick>
 8003b16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b18:	e00c      	b.n	8003b34 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b1a:	f7fd ff29 	bl	8001970 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d905      	bls.n	8003b34 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e013      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
 8003b2c:	40021000 	.word	0x40021000
 8003b30:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b34:	4b09      	ldr	r3, [pc, #36]	@ (8003b5c <HAL_RCC_OscConfig+0x7b0>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1ec      	bne.n	8003b1a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003b40:	4b06      	ldr	r3, [pc, #24]	@ (8003b5c <HAL_RCC_OscConfig+0x7b0>)
 8003b42:	68da      	ldr	r2, [r3, #12]
 8003b44:	4905      	ldr	r1, [pc, #20]	@ (8003b5c <HAL_RCC_OscConfig+0x7b0>)
 8003b46:	4b06      	ldr	r3, [pc, #24]	@ (8003b60 <HAL_RCC_OscConfig+0x7b4>)
 8003b48:	4013      	ands	r3, r2
 8003b4a:	60cb      	str	r3, [r1, #12]
 8003b4c:	e001      	b.n	8003b52 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e000      	b.n	8003b54 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3720      	adds	r7, #32
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	40021000 	.word	0x40021000
 8003b60:	feeefffc 	.word	0xfeeefffc

08003b64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d101      	bne.n	8003b78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e0e7      	b.n	8003d48 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b78:	4b75      	ldr	r3, [pc, #468]	@ (8003d50 <HAL_RCC_ClockConfig+0x1ec>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	683a      	ldr	r2, [r7, #0]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d910      	bls.n	8003ba8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b86:	4b72      	ldr	r3, [pc, #456]	@ (8003d50 <HAL_RCC_ClockConfig+0x1ec>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f023 0207 	bic.w	r2, r3, #7
 8003b8e:	4970      	ldr	r1, [pc, #448]	@ (8003d50 <HAL_RCC_ClockConfig+0x1ec>)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b96:	4b6e      	ldr	r3, [pc, #440]	@ (8003d50 <HAL_RCC_ClockConfig+0x1ec>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0307 	and.w	r3, r3, #7
 8003b9e:	683a      	ldr	r2, [r7, #0]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d001      	beq.n	8003ba8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e0cf      	b.n	8003d48 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d010      	beq.n	8003bd6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689a      	ldr	r2, [r3, #8]
 8003bb8:	4b66      	ldr	r3, [pc, #408]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d908      	bls.n	8003bd6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bc4:	4b63      	ldr	r3, [pc, #396]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	4960      	ldr	r1, [pc, #384]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d04c      	beq.n	8003c7c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	2b03      	cmp	r3, #3
 8003be8:	d107      	bne.n	8003bfa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bea:	4b5a      	ldr	r3, [pc, #360]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d121      	bne.n	8003c3a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e0a6      	b.n	8003d48 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d107      	bne.n	8003c12 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c02:	4b54      	ldr	r3, [pc, #336]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d115      	bne.n	8003c3a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e09a      	b.n	8003d48 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d107      	bne.n	8003c2a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c1a:	4b4e      	ldr	r3, [pc, #312]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d109      	bne.n	8003c3a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e08e      	b.n	8003d48 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c2a:	4b4a      	ldr	r3, [pc, #296]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d101      	bne.n	8003c3a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e086      	b.n	8003d48 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c3a:	4b46      	ldr	r3, [pc, #280]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f023 0203 	bic.w	r2, r3, #3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	4943      	ldr	r1, [pc, #268]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c4c:	f7fd fe90 	bl	8001970 <HAL_GetTick>
 8003c50:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c52:	e00a      	b.n	8003c6a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c54:	f7fd fe8c 	bl	8001970 <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e06e      	b.n	8003d48 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c6a:	4b3a      	ldr	r3, [pc, #232]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f003 020c 	and.w	r2, r3, #12
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d1eb      	bne.n	8003c54 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d010      	beq.n	8003caa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689a      	ldr	r2, [r3, #8]
 8003c8c:	4b31      	ldr	r3, [pc, #196]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d208      	bcs.n	8003caa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c98:	4b2e      	ldr	r3, [pc, #184]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	492b      	ldr	r1, [pc, #172]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003caa:	4b29      	ldr	r3, [pc, #164]	@ (8003d50 <HAL_RCC_ClockConfig+0x1ec>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0307 	and.w	r3, r3, #7
 8003cb2:	683a      	ldr	r2, [r7, #0]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d210      	bcs.n	8003cda <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cb8:	4b25      	ldr	r3, [pc, #148]	@ (8003d50 <HAL_RCC_ClockConfig+0x1ec>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f023 0207 	bic.w	r2, r3, #7
 8003cc0:	4923      	ldr	r1, [pc, #140]	@ (8003d50 <HAL_RCC_ClockConfig+0x1ec>)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cc8:	4b21      	ldr	r3, [pc, #132]	@ (8003d50 <HAL_RCC_ClockConfig+0x1ec>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0307 	and.w	r3, r3, #7
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d001      	beq.n	8003cda <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e036      	b.n	8003d48 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0304 	and.w	r3, r3, #4
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d008      	beq.n	8003cf8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ce6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	4918      	ldr	r1, [pc, #96]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0308 	and.w	r3, r3, #8
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d009      	beq.n	8003d18 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d04:	4b13      	ldr	r3, [pc, #76]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	00db      	lsls	r3, r3, #3
 8003d12:	4910      	ldr	r1, [pc, #64]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d18:	f000 f824 	bl	8003d64 <HAL_RCC_GetSysClockFreq>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d54 <HAL_RCC_ClockConfig+0x1f0>)
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	091b      	lsrs	r3, r3, #4
 8003d24:	f003 030f 	and.w	r3, r3, #15
 8003d28:	490b      	ldr	r1, [pc, #44]	@ (8003d58 <HAL_RCC_ClockConfig+0x1f4>)
 8003d2a:	5ccb      	ldrb	r3, [r1, r3]
 8003d2c:	f003 031f 	and.w	r3, r3, #31
 8003d30:	fa22 f303 	lsr.w	r3, r2, r3
 8003d34:	4a09      	ldr	r2, [pc, #36]	@ (8003d5c <HAL_RCC_ClockConfig+0x1f8>)
 8003d36:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003d38:	4b09      	ldr	r3, [pc, #36]	@ (8003d60 <HAL_RCC_ClockConfig+0x1fc>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7fd fc75 	bl	800162c <HAL_InitTick>
 8003d42:	4603      	mov	r3, r0
 8003d44:	72fb      	strb	r3, [r7, #11]

  return status;
 8003d46:	7afb      	ldrb	r3, [r7, #11]
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3710      	adds	r7, #16
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	40022000 	.word	0x40022000
 8003d54:	40021000 	.word	0x40021000
 8003d58:	0800926c 	.word	0x0800926c
 8003d5c:	20000010 	.word	0x20000010
 8003d60:	20000014 	.word	0x20000014

08003d64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b089      	sub	sp, #36	@ 0x24
 8003d68:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	61fb      	str	r3, [r7, #28]
 8003d6e:	2300      	movs	r3, #0
 8003d70:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d72:	4b3e      	ldr	r3, [pc, #248]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	f003 030c 	and.w	r3, r3, #12
 8003d7a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d7c:	4b3b      	ldr	r3, [pc, #236]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	f003 0303 	and.w	r3, r3, #3
 8003d84:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d005      	beq.n	8003d98 <HAL_RCC_GetSysClockFreq+0x34>
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	2b0c      	cmp	r3, #12
 8003d90:	d121      	bne.n	8003dd6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d11e      	bne.n	8003dd6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003d98:	4b34      	ldr	r3, [pc, #208]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0308 	and.w	r3, r3, #8
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d107      	bne.n	8003db4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003da4:	4b31      	ldr	r3, [pc, #196]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003da6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003daa:	0a1b      	lsrs	r3, r3, #8
 8003dac:	f003 030f 	and.w	r3, r3, #15
 8003db0:	61fb      	str	r3, [r7, #28]
 8003db2:	e005      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003db4:	4b2d      	ldr	r3, [pc, #180]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	091b      	lsrs	r3, r3, #4
 8003dba:	f003 030f 	and.w	r3, r3, #15
 8003dbe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003dc0:	4a2b      	ldr	r2, [pc, #172]	@ (8003e70 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dc8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10d      	bne.n	8003dec <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003dd4:	e00a      	b.n	8003dec <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	2b04      	cmp	r3, #4
 8003dda:	d102      	bne.n	8003de2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003ddc:	4b25      	ldr	r3, [pc, #148]	@ (8003e74 <HAL_RCC_GetSysClockFreq+0x110>)
 8003dde:	61bb      	str	r3, [r7, #24]
 8003de0:	e004      	b.n	8003dec <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	2b08      	cmp	r3, #8
 8003de6:	d101      	bne.n	8003dec <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003de8:	4b23      	ldr	r3, [pc, #140]	@ (8003e78 <HAL_RCC_GetSysClockFreq+0x114>)
 8003dea:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	2b0c      	cmp	r3, #12
 8003df0:	d134      	bne.n	8003e5c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003df2:	4b1e      	ldr	r3, [pc, #120]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f003 0303 	and.w	r3, r3, #3
 8003dfa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d003      	beq.n	8003e0a <HAL_RCC_GetSysClockFreq+0xa6>
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	2b03      	cmp	r3, #3
 8003e06:	d003      	beq.n	8003e10 <HAL_RCC_GetSysClockFreq+0xac>
 8003e08:	e005      	b.n	8003e16 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8003e74 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e0c:	617b      	str	r3, [r7, #20]
      break;
 8003e0e:	e005      	b.n	8003e1c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003e10:	4b19      	ldr	r3, [pc, #100]	@ (8003e78 <HAL_RCC_GetSysClockFreq+0x114>)
 8003e12:	617b      	str	r3, [r7, #20]
      break;
 8003e14:	e002      	b.n	8003e1c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	617b      	str	r3, [r7, #20]
      break;
 8003e1a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e1c:	4b13      	ldr	r3, [pc, #76]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	091b      	lsrs	r3, r3, #4
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	3301      	adds	r3, #1
 8003e28:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003e2a:	4b10      	ldr	r3, [pc, #64]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	0a1b      	lsrs	r3, r3, #8
 8003e30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	fb03 f202 	mul.w	r2, r3, r2
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e40:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e42:	4b0a      	ldr	r3, [pc, #40]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0x108>)
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	0e5b      	lsrs	r3, r3, #25
 8003e48:	f003 0303 	and.w	r3, r3, #3
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	005b      	lsls	r3, r3, #1
 8003e50:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003e52:	697a      	ldr	r2, [r7, #20]
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e5a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003e5c:	69bb      	ldr	r3, [r7, #24]
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3724      	adds	r7, #36	@ 0x24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	40021000 	.word	0x40021000
 8003e70:	08009284 	.word	0x08009284
 8003e74:	00f42400 	.word	0x00f42400
 8003e78:	007a1200 	.word	0x007a1200

08003e7c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e80:	4b03      	ldr	r3, [pc, #12]	@ (8003e90 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e82:	681b      	ldr	r3, [r3, #0]
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	20000010 	.word	0x20000010

08003e94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003e98:	f7ff fff0 	bl	8003e7c <HAL_RCC_GetHCLKFreq>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	4b06      	ldr	r3, [pc, #24]	@ (8003eb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	0a1b      	lsrs	r3, r3, #8
 8003ea4:	f003 0307 	and.w	r3, r3, #7
 8003ea8:	4904      	ldr	r1, [pc, #16]	@ (8003ebc <HAL_RCC_GetPCLK1Freq+0x28>)
 8003eaa:	5ccb      	ldrb	r3, [r1, r3]
 8003eac:	f003 031f 	and.w	r3, r3, #31
 8003eb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40021000 	.word	0x40021000
 8003ebc:	0800927c 	.word	0x0800927c

08003ec0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003ec4:	f7ff ffda 	bl	8003e7c <HAL_RCC_GetHCLKFreq>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	4b06      	ldr	r3, [pc, #24]	@ (8003ee4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	0adb      	lsrs	r3, r3, #11
 8003ed0:	f003 0307 	and.w	r3, r3, #7
 8003ed4:	4904      	ldr	r1, [pc, #16]	@ (8003ee8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ed6:	5ccb      	ldrb	r3, [r1, r3]
 8003ed8:	f003 031f 	and.w	r3, r3, #31
 8003edc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	40021000 	.word	0x40021000
 8003ee8:	0800927c 	.word	0x0800927c

08003eec <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	220f      	movs	r2, #15
 8003efa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003efc:	4b12      	ldr	r3, [pc, #72]	@ (8003f48 <HAL_RCC_GetClockConfig+0x5c>)
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 0203 	and.w	r2, r3, #3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003f08:	4b0f      	ldr	r3, [pc, #60]	@ (8003f48 <HAL_RCC_GetClockConfig+0x5c>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003f14:	4b0c      	ldr	r3, [pc, #48]	@ (8003f48 <HAL_RCC_GetClockConfig+0x5c>)
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003f20:	4b09      	ldr	r3, [pc, #36]	@ (8003f48 <HAL_RCC_GetClockConfig+0x5c>)
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	08db      	lsrs	r3, r3, #3
 8003f26:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003f2e:	4b07      	ldr	r3, [pc, #28]	@ (8003f4c <HAL_RCC_GetClockConfig+0x60>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0207 	and.w	r2, r3, #7
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	601a      	str	r2, [r3, #0]
}
 8003f3a:	bf00      	nop
 8003f3c:	370c      	adds	r7, #12
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	40022000 	.word	0x40022000

08003f50 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b086      	sub	sp, #24
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f58:	2300      	movs	r3, #0
 8003f5a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f5c:	4b2a      	ldr	r3, [pc, #168]	@ (8004008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d003      	beq.n	8003f70 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003f68:	f7ff f9bc 	bl	80032e4 <HAL_PWREx_GetVoltageRange>
 8003f6c:	6178      	str	r0, [r7, #20]
 8003f6e:	e014      	b.n	8003f9a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f70:	4b25      	ldr	r3, [pc, #148]	@ (8004008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f74:	4a24      	ldr	r2, [pc, #144]	@ (8004008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f7c:	4b22      	ldr	r3, [pc, #136]	@ (8004008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f84:	60fb      	str	r3, [r7, #12]
 8003f86:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003f88:	f7ff f9ac 	bl	80032e4 <HAL_PWREx_GetVoltageRange>
 8003f8c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8004008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f92:	4a1d      	ldr	r2, [pc, #116]	@ (8004008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f98:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fa0:	d10b      	bne.n	8003fba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2b80      	cmp	r3, #128	@ 0x80
 8003fa6:	d919      	bls.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2ba0      	cmp	r3, #160	@ 0xa0
 8003fac:	d902      	bls.n	8003fb4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003fae:	2302      	movs	r3, #2
 8003fb0:	613b      	str	r3, [r7, #16]
 8003fb2:	e013      	b.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	613b      	str	r3, [r7, #16]
 8003fb8:	e010      	b.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2b80      	cmp	r3, #128	@ 0x80
 8003fbe:	d902      	bls.n	8003fc6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	613b      	str	r3, [r7, #16]
 8003fc4:	e00a      	b.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2b80      	cmp	r3, #128	@ 0x80
 8003fca:	d102      	bne.n	8003fd2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003fcc:	2302      	movs	r3, #2
 8003fce:	613b      	str	r3, [r7, #16]
 8003fd0:	e004      	b.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2b70      	cmp	r3, #112	@ 0x70
 8003fd6:	d101      	bne.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fd8:	2301      	movs	r3, #1
 8003fda:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800400c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f023 0207 	bic.w	r2, r3, #7
 8003fe4:	4909      	ldr	r1, [pc, #36]	@ (800400c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003fec:	4b07      	ldr	r3, [pc, #28]	@ (800400c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0307 	and.w	r3, r3, #7
 8003ff4:	693a      	ldr	r2, [r7, #16]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d001      	beq.n	8003ffe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e000      	b.n	8004000 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	3718      	adds	r7, #24
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	40021000 	.word	0x40021000
 800400c:	40022000 	.word	0x40022000

08004010 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b086      	sub	sp, #24
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004018:	2300      	movs	r3, #0
 800401a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800401c:	2300      	movs	r3, #0
 800401e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004028:	2b00      	cmp	r3, #0
 800402a:	d041      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004030:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004034:	d02a      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004036:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800403a:	d824      	bhi.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800403c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004040:	d008      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004042:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004046:	d81e      	bhi.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00a      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800404c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004050:	d010      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004052:	e018      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004054:	4b86      	ldr	r3, [pc, #536]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	4a85      	ldr	r2, [pc, #532]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800405a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800405e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004060:	e015      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	3304      	adds	r3, #4
 8004066:	2100      	movs	r1, #0
 8004068:	4618      	mov	r0, r3
 800406a:	f000 fabb 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 800406e:	4603      	mov	r3, r0
 8004070:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004072:	e00c      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	3320      	adds	r3, #32
 8004078:	2100      	movs	r1, #0
 800407a:	4618      	mov	r0, r3
 800407c:	f000 fba6 	bl	80047cc <RCCEx_PLLSAI2_Config>
 8004080:	4603      	mov	r3, r0
 8004082:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004084:	e003      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	74fb      	strb	r3, [r7, #19]
      break;
 800408a:	e000      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800408c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800408e:	7cfb      	ldrb	r3, [r7, #19]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d10b      	bne.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004094:	4b76      	ldr	r3, [pc, #472]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800409a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040a2:	4973      	ldr	r1, [pc, #460]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80040aa:	e001      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ac:	7cfb      	ldrb	r3, [r7, #19]
 80040ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d041      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040c4:	d02a      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80040c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040ca:	d824      	bhi.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80040cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040d0:	d008      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80040d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040d6:	d81e      	bhi.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00a      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80040dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040e0:	d010      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040e2:	e018      	b.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040e4:	4b62      	ldr	r3, [pc, #392]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	4a61      	ldr	r2, [pc, #388]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040f0:	e015      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	3304      	adds	r3, #4
 80040f6:	2100      	movs	r1, #0
 80040f8:	4618      	mov	r0, r3
 80040fa:	f000 fa73 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 80040fe:	4603      	mov	r3, r0
 8004100:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004102:	e00c      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	3320      	adds	r3, #32
 8004108:	2100      	movs	r1, #0
 800410a:	4618      	mov	r0, r3
 800410c:	f000 fb5e 	bl	80047cc <RCCEx_PLLSAI2_Config>
 8004110:	4603      	mov	r3, r0
 8004112:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004114:	e003      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	74fb      	strb	r3, [r7, #19]
      break;
 800411a:	e000      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800411c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800411e:	7cfb      	ldrb	r3, [r7, #19]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d10b      	bne.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004124:	4b52      	ldr	r3, [pc, #328]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800412a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004132:	494f      	ldr	r1, [pc, #316]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004134:	4313      	orrs	r3, r2
 8004136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800413a:	e001      	b.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800413c:	7cfb      	ldrb	r3, [r7, #19]
 800413e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 80a0 	beq.w	800428e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800414e:	2300      	movs	r3, #0
 8004150:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004152:	4b47      	ldr	r3, [pc, #284]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d101      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800415e:	2301      	movs	r3, #1
 8004160:	e000      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004162:	2300      	movs	r3, #0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00d      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004168:	4b41      	ldr	r3, [pc, #260]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800416a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800416c:	4a40      	ldr	r2, [pc, #256]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800416e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004172:	6593      	str	r3, [r2, #88]	@ 0x58
 8004174:	4b3e      	ldr	r3, [pc, #248]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004178:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800417c:	60bb      	str	r3, [r7, #8]
 800417e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004180:	2301      	movs	r3, #1
 8004182:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004184:	4b3b      	ldr	r3, [pc, #236]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a3a      	ldr	r2, [pc, #232]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800418a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800418e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004190:	f7fd fbee 	bl	8001970 <HAL_GetTick>
 8004194:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004196:	e009      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004198:	f7fd fbea 	bl	8001970 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d902      	bls.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	74fb      	strb	r3, [r7, #19]
        break;
 80041aa:	e005      	b.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80041ac:	4b31      	ldr	r3, [pc, #196]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d0ef      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80041b8:	7cfb      	ldrb	r3, [r7, #19]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d15c      	bne.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80041be:	4b2c      	ldr	r3, [pc, #176]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041c8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d01f      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041d6:	697a      	ldr	r2, [r7, #20]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d019      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80041dc:	4b24      	ldr	r3, [pc, #144]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80041e8:	4b21      	ldr	r3, [pc, #132]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ee:	4a20      	ldr	r2, [pc, #128]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80041f8:	4b1d      	ldr	r3, [pc, #116]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041fe:	4a1c      	ldr	r2, [pc, #112]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004200:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004204:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004208:	4a19      	ldr	r2, [pc, #100]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d016      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800421a:	f7fd fba9 	bl	8001970 <HAL_GetTick>
 800421e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004220:	e00b      	b.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004222:	f7fd fba5 	bl	8001970 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004230:	4293      	cmp	r3, r2
 8004232:	d902      	bls.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	74fb      	strb	r3, [r7, #19]
            break;
 8004238:	e006      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800423a:	4b0d      	ldr	r3, [pc, #52]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800423c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d0ec      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004248:	7cfb      	ldrb	r3, [r7, #19]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d10c      	bne.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800424e:	4b08      	ldr	r3, [pc, #32]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004254:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800425e:	4904      	ldr	r1, [pc, #16]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004260:	4313      	orrs	r3, r2
 8004262:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004266:	e009      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004268:	7cfb      	ldrb	r3, [r7, #19]
 800426a:	74bb      	strb	r3, [r7, #18]
 800426c:	e006      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800426e:	bf00      	nop
 8004270:	40021000 	.word	0x40021000
 8004274:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004278:	7cfb      	ldrb	r3, [r7, #19]
 800427a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800427c:	7c7b      	ldrb	r3, [r7, #17]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d105      	bne.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004282:	4b9e      	ldr	r3, [pc, #632]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004286:	4a9d      	ldr	r2, [pc, #628]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004288:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800428c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00a      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800429a:	4b98      	ldr	r3, [pc, #608]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800429c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042a0:	f023 0203 	bic.w	r2, r3, #3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a8:	4994      	ldr	r1, [pc, #592]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042aa:	4313      	orrs	r3, r2
 80042ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0302 	and.w	r3, r3, #2
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00a      	beq.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042bc:	4b8f      	ldr	r3, [pc, #572]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042c2:	f023 020c 	bic.w	r2, r3, #12
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ca:	498c      	ldr	r1, [pc, #560]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0304 	and.w	r3, r3, #4
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00a      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042de:	4b87      	ldr	r3, [pc, #540]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042e4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ec:	4983      	ldr	r1, [pc, #524]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 0308 	and.w	r3, r3, #8
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00a      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004300:	4b7e      	ldr	r3, [pc, #504]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004306:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430e:	497b      	ldr	r1, [pc, #492]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004310:	4313      	orrs	r3, r2
 8004312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0310 	and.w	r3, r3, #16
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00a      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004322:	4b76      	ldr	r3, [pc, #472]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004324:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004328:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004330:	4972      	ldr	r1, [pc, #456]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004332:	4313      	orrs	r3, r2
 8004334:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0320 	and.w	r3, r3, #32
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00a      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004344:	4b6d      	ldr	r3, [pc, #436]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800434a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004352:	496a      	ldr	r1, [pc, #424]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004354:	4313      	orrs	r3, r2
 8004356:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00a      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004366:	4b65      	ldr	r3, [pc, #404]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800436c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004374:	4961      	ldr	r1, [pc, #388]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004376:	4313      	orrs	r3, r2
 8004378:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004384:	2b00      	cmp	r3, #0
 8004386:	d00a      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004388:	4b5c      	ldr	r3, [pc, #368]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800438a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800438e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004396:	4959      	ldr	r1, [pc, #356]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004398:	4313      	orrs	r3, r2
 800439a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00a      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043aa:	4b54      	ldr	r3, [pc, #336]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043b8:	4950      	ldr	r1, [pc, #320]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00a      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043cc:	4b4b      	ldr	r3, [pc, #300]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043da:	4948      	ldr	r1, [pc, #288]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00a      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043ee:	4b43      	ldr	r3, [pc, #268]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043fc:	493f      	ldr	r1, [pc, #252]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800440c:	2b00      	cmp	r3, #0
 800440e:	d028      	beq.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004410:	4b3a      	ldr	r3, [pc, #232]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004416:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800441e:	4937      	ldr	r1, [pc, #220]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004420:	4313      	orrs	r3, r2
 8004422:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800442a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800442e:	d106      	bne.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004430:	4b32      	ldr	r3, [pc, #200]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	4a31      	ldr	r2, [pc, #196]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004436:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800443a:	60d3      	str	r3, [r2, #12]
 800443c:	e011      	b.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004442:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004446:	d10c      	bne.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	3304      	adds	r3, #4
 800444c:	2101      	movs	r1, #1
 800444e:	4618      	mov	r0, r3
 8004450:	f000 f8c8 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 8004454:	4603      	mov	r3, r0
 8004456:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004458:	7cfb      	ldrb	r3, [r7, #19]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800445e:	7cfb      	ldrb	r3, [r7, #19]
 8004460:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d028      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800446e:	4b23      	ldr	r3, [pc, #140]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004474:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447c:	491f      	ldr	r1, [pc, #124]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800447e:	4313      	orrs	r3, r2
 8004480:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004488:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800448c:	d106      	bne.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800448e:	4b1b      	ldr	r3, [pc, #108]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	4a1a      	ldr	r2, [pc, #104]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004494:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004498:	60d3      	str	r3, [r2, #12]
 800449a:	e011      	b.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044a4:	d10c      	bne.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	3304      	adds	r3, #4
 80044aa:	2101      	movs	r1, #1
 80044ac:	4618      	mov	r0, r3
 80044ae:	f000 f899 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 80044b2:	4603      	mov	r3, r0
 80044b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044b6:	7cfb      	ldrb	r3, [r7, #19]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d001      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80044bc:	7cfb      	ldrb	r3, [r7, #19]
 80044be:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d02b      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044cc:	4b0b      	ldr	r3, [pc, #44]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044da:	4908      	ldr	r1, [pc, #32]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044ea:	d109      	bne.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044ec:	4b03      	ldr	r3, [pc, #12]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	4a02      	ldr	r2, [pc, #8]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044f6:	60d3      	str	r3, [r2, #12]
 80044f8:	e014      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80044fa:	bf00      	nop
 80044fc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004504:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004508:	d10c      	bne.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	3304      	adds	r3, #4
 800450e:	2101      	movs	r1, #1
 8004510:	4618      	mov	r0, r3
 8004512:	f000 f867 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 8004516:	4603      	mov	r3, r0
 8004518:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800451a:	7cfb      	ldrb	r3, [r7, #19]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004520:	7cfb      	ldrb	r3, [r7, #19]
 8004522:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d02f      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004530:	4b2b      	ldr	r3, [pc, #172]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004536:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800453e:	4928      	ldr	r1, [pc, #160]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004540:	4313      	orrs	r3, r2
 8004542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800454a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800454e:	d10d      	bne.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	3304      	adds	r3, #4
 8004554:	2102      	movs	r1, #2
 8004556:	4618      	mov	r0, r3
 8004558:	f000 f844 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 800455c:	4603      	mov	r3, r0
 800455e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004560:	7cfb      	ldrb	r3, [r7, #19]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d014      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004566:	7cfb      	ldrb	r3, [r7, #19]
 8004568:	74bb      	strb	r3, [r7, #18]
 800456a:	e011      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004570:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004574:	d10c      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	3320      	adds	r3, #32
 800457a:	2102      	movs	r1, #2
 800457c:	4618      	mov	r0, r3
 800457e:	f000 f925 	bl	80047cc <RCCEx_PLLSAI2_Config>
 8004582:	4603      	mov	r3, r0
 8004584:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004586:	7cfb      	ldrb	r3, [r7, #19]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d001      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800458c:	7cfb      	ldrb	r3, [r7, #19]
 800458e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00a      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800459c:	4b10      	ldr	r3, [pc, #64]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800459e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045aa:	490d      	ldr	r1, [pc, #52]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00b      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045be:	4b08      	ldr	r3, [pc, #32]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045ce:	4904      	ldr	r1, [pc, #16]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80045d6:	7cbb      	ldrb	r3, [r7, #18]
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	40021000 	.word	0x40021000

080045e4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045ee:	2300      	movs	r3, #0
 80045f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045f2:	4b75      	ldr	r3, [pc, #468]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	f003 0303 	and.w	r3, r3, #3
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d018      	beq.n	8004630 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80045fe:	4b72      	ldr	r3, [pc, #456]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	f003 0203 	and.w	r2, r3, #3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d10d      	bne.n	800462a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
       ||
 8004612:	2b00      	cmp	r3, #0
 8004614:	d009      	beq.n	800462a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004616:	4b6c      	ldr	r3, [pc, #432]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	091b      	lsrs	r3, r3, #4
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	1c5a      	adds	r2, r3, #1
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685b      	ldr	r3, [r3, #4]
       ||
 8004626:	429a      	cmp	r2, r3
 8004628:	d047      	beq.n	80046ba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	73fb      	strb	r3, [r7, #15]
 800462e:	e044      	b.n	80046ba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2b03      	cmp	r3, #3
 8004636:	d018      	beq.n	800466a <RCCEx_PLLSAI1_Config+0x86>
 8004638:	2b03      	cmp	r3, #3
 800463a:	d825      	bhi.n	8004688 <RCCEx_PLLSAI1_Config+0xa4>
 800463c:	2b01      	cmp	r3, #1
 800463e:	d002      	beq.n	8004646 <RCCEx_PLLSAI1_Config+0x62>
 8004640:	2b02      	cmp	r3, #2
 8004642:	d009      	beq.n	8004658 <RCCEx_PLLSAI1_Config+0x74>
 8004644:	e020      	b.n	8004688 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004646:	4b60      	ldr	r3, [pc, #384]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0302 	and.w	r3, r3, #2
 800464e:	2b00      	cmp	r3, #0
 8004650:	d11d      	bne.n	800468e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004656:	e01a      	b.n	800468e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004658:	4b5b      	ldr	r3, [pc, #364]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004660:	2b00      	cmp	r3, #0
 8004662:	d116      	bne.n	8004692 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004668:	e013      	b.n	8004692 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800466a:	4b57      	ldr	r3, [pc, #348]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d10f      	bne.n	8004696 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004676:	4b54      	ldr	r3, [pc, #336]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d109      	bne.n	8004696 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004686:	e006      	b.n	8004696 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	73fb      	strb	r3, [r7, #15]
      break;
 800468c:	e004      	b.n	8004698 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800468e:	bf00      	nop
 8004690:	e002      	b.n	8004698 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004692:	bf00      	nop
 8004694:	e000      	b.n	8004698 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004696:	bf00      	nop
    }

    if(status == HAL_OK)
 8004698:	7bfb      	ldrb	r3, [r7, #15]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10d      	bne.n	80046ba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800469e:	4b4a      	ldr	r3, [pc, #296]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6819      	ldr	r1, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	3b01      	subs	r3, #1
 80046b0:	011b      	lsls	r3, r3, #4
 80046b2:	430b      	orrs	r3, r1
 80046b4:	4944      	ldr	r1, [pc, #272]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80046ba:	7bfb      	ldrb	r3, [r7, #15]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d17d      	bne.n	80047bc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80046c0:	4b41      	ldr	r3, [pc, #260]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a40      	ldr	r2, [pc, #256]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046cc:	f7fd f950 	bl	8001970 <HAL_GetTick>
 80046d0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046d2:	e009      	b.n	80046e8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046d4:	f7fd f94c 	bl	8001970 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d902      	bls.n	80046e8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	73fb      	strb	r3, [r7, #15]
        break;
 80046e6:	e005      	b.n	80046f4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046e8:	4b37      	ldr	r3, [pc, #220]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1ef      	bne.n	80046d4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80046f4:	7bfb      	ldrb	r3, [r7, #15]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d160      	bne.n	80047bc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d111      	bne.n	8004724 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004700:	4b31      	ldr	r3, [pc, #196]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004708:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	6892      	ldr	r2, [r2, #8]
 8004710:	0211      	lsls	r1, r2, #8
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	68d2      	ldr	r2, [r2, #12]
 8004716:	0912      	lsrs	r2, r2, #4
 8004718:	0452      	lsls	r2, r2, #17
 800471a:	430a      	orrs	r2, r1
 800471c:	492a      	ldr	r1, [pc, #168]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800471e:	4313      	orrs	r3, r2
 8004720:	610b      	str	r3, [r1, #16]
 8004722:	e027      	b.n	8004774 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d112      	bne.n	8004750 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800472a:	4b27      	ldr	r3, [pc, #156]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004732:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6892      	ldr	r2, [r2, #8]
 800473a:	0211      	lsls	r1, r2, #8
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	6912      	ldr	r2, [r2, #16]
 8004740:	0852      	lsrs	r2, r2, #1
 8004742:	3a01      	subs	r2, #1
 8004744:	0552      	lsls	r2, r2, #21
 8004746:	430a      	orrs	r2, r1
 8004748:	491f      	ldr	r1, [pc, #124]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800474a:	4313      	orrs	r3, r2
 800474c:	610b      	str	r3, [r1, #16]
 800474e:	e011      	b.n	8004774 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004750:	4b1d      	ldr	r3, [pc, #116]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004758:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	6892      	ldr	r2, [r2, #8]
 8004760:	0211      	lsls	r1, r2, #8
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	6952      	ldr	r2, [r2, #20]
 8004766:	0852      	lsrs	r2, r2, #1
 8004768:	3a01      	subs	r2, #1
 800476a:	0652      	lsls	r2, r2, #25
 800476c:	430a      	orrs	r2, r1
 800476e:	4916      	ldr	r1, [pc, #88]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004770:	4313      	orrs	r3, r2
 8004772:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004774:	4b14      	ldr	r3, [pc, #80]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a13      	ldr	r2, [pc, #76]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800477a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800477e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004780:	f7fd f8f6 	bl	8001970 <HAL_GetTick>
 8004784:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004786:	e009      	b.n	800479c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004788:	f7fd f8f2 	bl	8001970 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d902      	bls.n	800479c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	73fb      	strb	r3, [r7, #15]
          break;
 800479a:	e005      	b.n	80047a8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800479c:	4b0a      	ldr	r3, [pc, #40]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d0ef      	beq.n	8004788 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d106      	bne.n	80047bc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80047ae:	4b06      	ldr	r3, [pc, #24]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047b0:	691a      	ldr	r2, [r3, #16]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	699b      	ldr	r3, [r3, #24]
 80047b6:	4904      	ldr	r1, [pc, #16]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80047bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	40021000 	.word	0x40021000

080047cc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047d6:	2300      	movs	r3, #0
 80047d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047da:	4b6a      	ldr	r3, [pc, #424]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	f003 0303 	and.w	r3, r3, #3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d018      	beq.n	8004818 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80047e6:	4b67      	ldr	r3, [pc, #412]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	f003 0203 	and.w	r2, r3, #3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d10d      	bne.n	8004812 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
       ||
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d009      	beq.n	8004812 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80047fe:	4b61      	ldr	r3, [pc, #388]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	091b      	lsrs	r3, r3, #4
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	1c5a      	adds	r2, r3, #1
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
       ||
 800480e:	429a      	cmp	r2, r3
 8004810:	d047      	beq.n	80048a2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	73fb      	strb	r3, [r7, #15]
 8004816:	e044      	b.n	80048a2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2b03      	cmp	r3, #3
 800481e:	d018      	beq.n	8004852 <RCCEx_PLLSAI2_Config+0x86>
 8004820:	2b03      	cmp	r3, #3
 8004822:	d825      	bhi.n	8004870 <RCCEx_PLLSAI2_Config+0xa4>
 8004824:	2b01      	cmp	r3, #1
 8004826:	d002      	beq.n	800482e <RCCEx_PLLSAI2_Config+0x62>
 8004828:	2b02      	cmp	r3, #2
 800482a:	d009      	beq.n	8004840 <RCCEx_PLLSAI2_Config+0x74>
 800482c:	e020      	b.n	8004870 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800482e:	4b55      	ldr	r3, [pc, #340]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b00      	cmp	r3, #0
 8004838:	d11d      	bne.n	8004876 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800483e:	e01a      	b.n	8004876 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004840:	4b50      	ldr	r3, [pc, #320]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004848:	2b00      	cmp	r3, #0
 800484a:	d116      	bne.n	800487a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004850:	e013      	b.n	800487a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004852:	4b4c      	ldr	r3, [pc, #304]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d10f      	bne.n	800487e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800485e:	4b49      	ldr	r3, [pc, #292]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d109      	bne.n	800487e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800486e:	e006      	b.n	800487e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	73fb      	strb	r3, [r7, #15]
      break;
 8004874:	e004      	b.n	8004880 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004876:	bf00      	nop
 8004878:	e002      	b.n	8004880 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800487a:	bf00      	nop
 800487c:	e000      	b.n	8004880 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800487e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004880:	7bfb      	ldrb	r3, [r7, #15]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d10d      	bne.n	80048a2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004886:	4b3f      	ldr	r3, [pc, #252]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6819      	ldr	r1, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	3b01      	subs	r3, #1
 8004898:	011b      	lsls	r3, r3, #4
 800489a:	430b      	orrs	r3, r1
 800489c:	4939      	ldr	r1, [pc, #228]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800489e:	4313      	orrs	r3, r2
 80048a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80048a2:	7bfb      	ldrb	r3, [r7, #15]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d167      	bne.n	8004978 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80048a8:	4b36      	ldr	r3, [pc, #216]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a35      	ldr	r2, [pc, #212]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048b4:	f7fd f85c 	bl	8001970 <HAL_GetTick>
 80048b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048ba:	e009      	b.n	80048d0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80048bc:	f7fd f858 	bl	8001970 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d902      	bls.n	80048d0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	73fb      	strb	r3, [r7, #15]
        break;
 80048ce:	e005      	b.n	80048dc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048d0:	4b2c      	ldr	r3, [pc, #176]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1ef      	bne.n	80048bc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80048dc:	7bfb      	ldrb	r3, [r7, #15]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d14a      	bne.n	8004978 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d111      	bne.n	800490c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80048e8:	4b26      	ldr	r3, [pc, #152]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ea:	695b      	ldr	r3, [r3, #20]
 80048ec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80048f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6892      	ldr	r2, [r2, #8]
 80048f8:	0211      	lsls	r1, r2, #8
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	68d2      	ldr	r2, [r2, #12]
 80048fe:	0912      	lsrs	r2, r2, #4
 8004900:	0452      	lsls	r2, r2, #17
 8004902:	430a      	orrs	r2, r1
 8004904:	491f      	ldr	r1, [pc, #124]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004906:	4313      	orrs	r3, r2
 8004908:	614b      	str	r3, [r1, #20]
 800490a:	e011      	b.n	8004930 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800490c:	4b1d      	ldr	r3, [pc, #116]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800490e:	695b      	ldr	r3, [r3, #20]
 8004910:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004914:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	6892      	ldr	r2, [r2, #8]
 800491c:	0211      	lsls	r1, r2, #8
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	6912      	ldr	r2, [r2, #16]
 8004922:	0852      	lsrs	r2, r2, #1
 8004924:	3a01      	subs	r2, #1
 8004926:	0652      	lsls	r2, r2, #25
 8004928:	430a      	orrs	r2, r1
 800492a:	4916      	ldr	r1, [pc, #88]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800492c:	4313      	orrs	r3, r2
 800492e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004930:	4b14      	ldr	r3, [pc, #80]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a13      	ldr	r2, [pc, #76]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004936:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800493a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800493c:	f7fd f818 	bl	8001970 <HAL_GetTick>
 8004940:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004942:	e009      	b.n	8004958 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004944:	f7fd f814 	bl	8001970 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b02      	cmp	r3, #2
 8004950:	d902      	bls.n	8004958 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	73fb      	strb	r3, [r7, #15]
          break;
 8004956:	e005      	b.n	8004964 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004958:	4b0a      	ldr	r3, [pc, #40]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d0ef      	beq.n	8004944 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004964:	7bfb      	ldrb	r3, [r7, #15]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d106      	bne.n	8004978 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800496a:	4b06      	ldr	r3, [pc, #24]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800496c:	695a      	ldr	r2, [r3, #20]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	4904      	ldr	r1, [pc, #16]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004974:	4313      	orrs	r3, r2
 8004976:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004978:	7bfb      	ldrb	r3, [r7, #15]
}
 800497a:	4618      	mov	r0, r3
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	40021000 	.word	0x40021000

08004988 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e049      	b.n	8004a2e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d106      	bne.n	80049b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 f841 	bl	8004a36 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2202      	movs	r2, #2
 80049b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	3304      	adds	r3, #4
 80049c4:	4619      	mov	r1, r3
 80049c6:	4610      	mov	r0, r2
 80049c8:	f000 f9e0 	bl	8004d8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3708      	adds	r7, #8
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}

08004a36 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004a36:	b480      	push	{r7}
 8004a38:	b083      	sub	sp, #12
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004a3e:	bf00      	nop
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
	...

08004a4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d001      	beq.n	8004a64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e04f      	b.n	8004b04 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2202      	movs	r2, #2
 8004a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68da      	ldr	r2, [r3, #12]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0201 	orr.w	r2, r2, #1
 8004a7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a23      	ldr	r2, [pc, #140]	@ (8004b10 <HAL_TIM_Base_Start_IT+0xc4>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d01d      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0x76>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a8e:	d018      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0x76>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a1f      	ldr	r2, [pc, #124]	@ (8004b14 <HAL_TIM_Base_Start_IT+0xc8>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d013      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0x76>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a1e      	ldr	r2, [pc, #120]	@ (8004b18 <HAL_TIM_Base_Start_IT+0xcc>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d00e      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0x76>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a1c      	ldr	r2, [pc, #112]	@ (8004b1c <HAL_TIM_Base_Start_IT+0xd0>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d009      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0x76>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a1b      	ldr	r2, [pc, #108]	@ (8004b20 <HAL_TIM_Base_Start_IT+0xd4>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d004      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0x76>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a19      	ldr	r2, [pc, #100]	@ (8004b24 <HAL_TIM_Base_Start_IT+0xd8>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d115      	bne.n	8004aee <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	689a      	ldr	r2, [r3, #8]
 8004ac8:	4b17      	ldr	r3, [pc, #92]	@ (8004b28 <HAL_TIM_Base_Start_IT+0xdc>)
 8004aca:	4013      	ands	r3, r2
 8004acc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2b06      	cmp	r3, #6
 8004ad2:	d015      	beq.n	8004b00 <HAL_TIM_Base_Start_IT+0xb4>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ada:	d011      	beq.n	8004b00 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f042 0201 	orr.w	r2, r2, #1
 8004aea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aec:	e008      	b.n	8004b00 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f042 0201 	orr.w	r2, r2, #1
 8004afc:	601a      	str	r2, [r3, #0]
 8004afe:	e000      	b.n	8004b02 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b00:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3714      	adds	r7, #20
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr
 8004b10:	40012c00 	.word	0x40012c00
 8004b14:	40000400 	.word	0x40000400
 8004b18:	40000800 	.word	0x40000800
 8004b1c:	40000c00 	.word	0x40000c00
 8004b20:	40013400 	.word	0x40013400
 8004b24:	40014000 	.word	0x40014000
 8004b28:	00010007 	.word	0x00010007

08004b2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d020      	beq.n	8004b90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d01b      	beq.n	8004b90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f06f 0202 	mvn.w	r2, #2
 8004b60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2201      	movs	r2, #1
 8004b66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	f003 0303 	and.w	r3, r3, #3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d003      	beq.n	8004b7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f8e9 	bl	8004d4e <HAL_TIM_IC_CaptureCallback>
 8004b7c:	e005      	b.n	8004b8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 f8db 	bl	8004d3a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f000 f8ec 	bl	8004d62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	f003 0304 	and.w	r3, r3, #4
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d020      	beq.n	8004bdc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f003 0304 	and.w	r3, r3, #4
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d01b      	beq.n	8004bdc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f06f 0204 	mvn.w	r2, #4
 8004bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2202      	movs	r2, #2
 8004bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	699b      	ldr	r3, [r3, #24]
 8004bba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d003      	beq.n	8004bca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 f8c3 	bl	8004d4e <HAL_TIM_IC_CaptureCallback>
 8004bc8:	e005      	b.n	8004bd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f000 f8b5 	bl	8004d3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 f8c6 	bl	8004d62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	f003 0308 	and.w	r3, r3, #8
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d020      	beq.n	8004c28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f003 0308 	and.w	r3, r3, #8
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d01b      	beq.n	8004c28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f06f 0208 	mvn.w	r2, #8
 8004bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2204      	movs	r2, #4
 8004bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	f003 0303 	and.w	r3, r3, #3
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d003      	beq.n	8004c16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f000 f89d 	bl	8004d4e <HAL_TIM_IC_CaptureCallback>
 8004c14:	e005      	b.n	8004c22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 f88f 	bl	8004d3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f000 f8a0 	bl	8004d62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	f003 0310 	and.w	r3, r3, #16
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d020      	beq.n	8004c74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f003 0310 	and.w	r3, r3, #16
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d01b      	beq.n	8004c74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f06f 0210 	mvn.w	r2, #16
 8004c44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2208      	movs	r2, #8
 8004c4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	69db      	ldr	r3, [r3, #28]
 8004c52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d003      	beq.n	8004c62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f877 	bl	8004d4e <HAL_TIM_IC_CaptureCallback>
 8004c60:	e005      	b.n	8004c6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 f869 	bl	8004d3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f000 f87a 	bl	8004d62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	f003 0301 	and.w	r3, r3, #1
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00c      	beq.n	8004c98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f003 0301 	and.w	r3, r3, #1
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d007      	beq.n	8004c98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f06f 0201 	mvn.w	r2, #1
 8004c90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f7fc fb88 	bl	80013a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d104      	bne.n	8004cac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00c      	beq.n	8004cc6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d007      	beq.n	8004cc6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004cbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 f90d 	bl	8004ee0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d00c      	beq.n	8004cea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d007      	beq.n	8004cea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004ce2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 f905 	bl	8004ef4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d00c      	beq.n	8004d0e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d007      	beq.n	8004d0e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 f834 	bl	8004d76 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	f003 0320 	and.w	r3, r3, #32
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00c      	beq.n	8004d32 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f003 0320 	and.w	r3, r3, #32
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d007      	beq.n	8004d32 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f06f 0220 	mvn.w	r2, #32
 8004d2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 f8cd 	bl	8004ecc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d32:	bf00      	nop
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d3a:	b480      	push	{r7}
 8004d3c:	b083      	sub	sp, #12
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d42:	bf00      	nop
 8004d44:	370c      	adds	r7, #12
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr

08004d4e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d4e:	b480      	push	{r7}
 8004d50:	b083      	sub	sp, #12
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d56:	bf00      	nop
 8004d58:	370c      	adds	r7, #12
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr

08004d62 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d62:	b480      	push	{r7}
 8004d64:	b083      	sub	sp, #12
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d6a:	bf00      	nop
 8004d6c:	370c      	adds	r7, #12
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr

08004d76 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d76:	b480      	push	{r7}
 8004d78:	b083      	sub	sp, #12
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d7e:	bf00      	nop
 8004d80:	370c      	adds	r7, #12
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
	...

08004d8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a43      	ldr	r2, [pc, #268]	@ (8004eac <TIM_Base_SetConfig+0x120>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d013      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004daa:	d00f      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a40      	ldr	r2, [pc, #256]	@ (8004eb0 <TIM_Base_SetConfig+0x124>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d00b      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a3f      	ldr	r2, [pc, #252]	@ (8004eb4 <TIM_Base_SetConfig+0x128>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d007      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a3e      	ldr	r2, [pc, #248]	@ (8004eb8 <TIM_Base_SetConfig+0x12c>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d003      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a3d      	ldr	r2, [pc, #244]	@ (8004ebc <TIM_Base_SetConfig+0x130>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d108      	bne.n	8004dde <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	68fa      	ldr	r2, [r7, #12]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a32      	ldr	r2, [pc, #200]	@ (8004eac <TIM_Base_SetConfig+0x120>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d01f      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dec:	d01b      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a2f      	ldr	r2, [pc, #188]	@ (8004eb0 <TIM_Base_SetConfig+0x124>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d017      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a2e      	ldr	r2, [pc, #184]	@ (8004eb4 <TIM_Base_SetConfig+0x128>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d013      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a2d      	ldr	r2, [pc, #180]	@ (8004eb8 <TIM_Base_SetConfig+0x12c>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d00f      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a2c      	ldr	r2, [pc, #176]	@ (8004ebc <TIM_Base_SetConfig+0x130>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d00b      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a2b      	ldr	r2, [pc, #172]	@ (8004ec0 <TIM_Base_SetConfig+0x134>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d007      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a2a      	ldr	r2, [pc, #168]	@ (8004ec4 <TIM_Base_SetConfig+0x138>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d003      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a29      	ldr	r2, [pc, #164]	@ (8004ec8 <TIM_Base_SetConfig+0x13c>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d108      	bne.n	8004e38 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	689a      	ldr	r2, [r3, #8]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a14      	ldr	r2, [pc, #80]	@ (8004eac <TIM_Base_SetConfig+0x120>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d00f      	beq.n	8004e7e <TIM_Base_SetConfig+0xf2>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a16      	ldr	r2, [pc, #88]	@ (8004ebc <TIM_Base_SetConfig+0x130>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d00b      	beq.n	8004e7e <TIM_Base_SetConfig+0xf2>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a15      	ldr	r2, [pc, #84]	@ (8004ec0 <TIM_Base_SetConfig+0x134>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d007      	beq.n	8004e7e <TIM_Base_SetConfig+0xf2>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a14      	ldr	r2, [pc, #80]	@ (8004ec4 <TIM_Base_SetConfig+0x138>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d003      	beq.n	8004e7e <TIM_Base_SetConfig+0xf2>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a13      	ldr	r2, [pc, #76]	@ (8004ec8 <TIM_Base_SetConfig+0x13c>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d103      	bne.n	8004e86 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	691a      	ldr	r2, [r3, #16]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f043 0204 	orr.w	r2, r3, #4
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	601a      	str	r2, [r3, #0]
}
 8004e9e:	bf00      	nop
 8004ea0:	3714      	adds	r7, #20
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	40012c00 	.word	0x40012c00
 8004eb0:	40000400 	.word	0x40000400
 8004eb4:	40000800 	.word	0x40000800
 8004eb8:	40000c00 	.word	0x40000c00
 8004ebc:	40013400 	.word	0x40013400
 8004ec0:	40014000 	.word	0x40014000
 8004ec4:	40014400 	.word	0x40014400
 8004ec8:	40014800 	.word	0x40014800

08004ecc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ed4:	bf00      	nop
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b083      	sub	sp, #12
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d101      	bne.n	8004f1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e040      	b.n	8004f9c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d106      	bne.n	8004f30 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7fc fb22 	bl	8001574 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2224      	movs	r2, #36	@ 0x24
 8004f34:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 0201 	bic.w	r2, r2, #1
 8004f44:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d002      	beq.n	8004f54 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 fb74 	bl	800563c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f000 f8b9 	bl	80050cc <UART_SetConfig>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d101      	bne.n	8004f64 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e01b      	b.n	8004f9c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	685a      	ldr	r2, [r3, #4]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	689a      	ldr	r2, [r3, #8]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f042 0201 	orr.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 fbf3 	bl	8005780 <UART_CheckIdleState>
 8004f9a:	4603      	mov	r3, r0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3708      	adds	r7, #8
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b08a      	sub	sp, #40	@ 0x28
 8004fa8:	af02      	add	r7, sp, #8
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	603b      	str	r3, [r7, #0]
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fb8:	2b20      	cmp	r3, #32
 8004fba:	f040 8081 	bne.w	80050c0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d002      	beq.n	8004fca <HAL_UART_Transmit+0x26>
 8004fc4:	88fb      	ldrh	r3, [r7, #6]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d101      	bne.n	8004fce <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e079      	b.n	80050c2 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2221      	movs	r2, #33	@ 0x21
 8004fda:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fdc:	f7fc fcc8 	bl	8001970 <HAL_GetTick>
 8004fe0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	88fa      	ldrh	r2, [r7, #6]
 8004fe6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	88fa      	ldrh	r2, [r7, #6]
 8004fee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ffa:	d108      	bne.n	800500e <HAL_UART_Transmit+0x6a>
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d104      	bne.n	800500e <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8005004:	2300      	movs	r3, #0
 8005006:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	61bb      	str	r3, [r7, #24]
 800500c:	e003      	b.n	8005016 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005012:	2300      	movs	r3, #0
 8005014:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005016:	e038      	b.n	800508a <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	9300      	str	r3, [sp, #0]
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	2200      	movs	r2, #0
 8005020:	2180      	movs	r1, #128	@ 0x80
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f000 fc54 	bl	80058d0 <UART_WaitOnFlagUntilTimeout>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d004      	beq.n	8005038 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2220      	movs	r2, #32
 8005032:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e044      	b.n	80050c2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10b      	bne.n	8005056 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	881b      	ldrh	r3, [r3, #0]
 8005042:	461a      	mov	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800504c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	3302      	adds	r3, #2
 8005052:	61bb      	str	r3, [r7, #24]
 8005054:	e007      	b.n	8005066 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	781a      	ldrb	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	3301      	adds	r3, #1
 8005064:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800506a:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800506e:	2b21      	cmp	r3, #33	@ 0x21
 8005070:	d109      	bne.n	8005086 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005078:	b29b      	uxth	r3, r3
 800507a:	3b01      	subs	r3, #1
 800507c:	b29a      	uxth	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8005084:	e001      	b.n	800508a <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e01b      	b.n	80050c2 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005090:	b29b      	uxth	r3, r3
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1c0      	bne.n	8005018 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	9300      	str	r3, [sp, #0]
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	2200      	movs	r2, #0
 800509e:	2140      	movs	r1, #64	@ 0x40
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f000 fc15 	bl	80058d0 <UART_WaitOnFlagUntilTimeout>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d004      	beq.n	80050b6 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2220      	movs	r2, #32
 80050b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e005      	b.n	80050c2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2220      	movs	r2, #32
 80050ba:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80050bc:	2300      	movs	r3, #0
 80050be:	e000      	b.n	80050c2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80050c0:	2302      	movs	r3, #2
  }
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3720      	adds	r7, #32
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
	...

080050cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050d0:	b08a      	sub	sp, #40	@ 0x28
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050d6:	2300      	movs	r3, #0
 80050d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	689a      	ldr	r2, [r3, #8]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	431a      	orrs	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	695b      	ldr	r3, [r3, #20]
 80050ea:	431a      	orrs	r2, r3
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	69db      	ldr	r3, [r3, #28]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	4ba4      	ldr	r3, [pc, #656]	@ (800538c <UART_SetConfig+0x2c0>)
 80050fc:	4013      	ands	r3, r2
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	6812      	ldr	r2, [r2, #0]
 8005102:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005104:	430b      	orrs	r3, r1
 8005106:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	68da      	ldr	r2, [r3, #12]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a99      	ldr	r2, [pc, #612]	@ (8005390 <UART_SetConfig+0x2c4>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d004      	beq.n	8005138 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6a1b      	ldr	r3, [r3, #32]
 8005132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005134:	4313      	orrs	r3, r2
 8005136:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005148:	430a      	orrs	r2, r1
 800514a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a90      	ldr	r2, [pc, #576]	@ (8005394 <UART_SetConfig+0x2c8>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d126      	bne.n	80051a4 <UART_SetConfig+0xd8>
 8005156:	4b90      	ldr	r3, [pc, #576]	@ (8005398 <UART_SetConfig+0x2cc>)
 8005158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800515c:	f003 0303 	and.w	r3, r3, #3
 8005160:	2b03      	cmp	r3, #3
 8005162:	d81b      	bhi.n	800519c <UART_SetConfig+0xd0>
 8005164:	a201      	add	r2, pc, #4	@ (adr r2, 800516c <UART_SetConfig+0xa0>)
 8005166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800516a:	bf00      	nop
 800516c:	0800517d 	.word	0x0800517d
 8005170:	0800518d 	.word	0x0800518d
 8005174:	08005185 	.word	0x08005185
 8005178:	08005195 	.word	0x08005195
 800517c:	2301      	movs	r3, #1
 800517e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005182:	e116      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005184:	2302      	movs	r3, #2
 8005186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800518a:	e112      	b.n	80053b2 <UART_SetConfig+0x2e6>
 800518c:	2304      	movs	r3, #4
 800518e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005192:	e10e      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005194:	2308      	movs	r3, #8
 8005196:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800519a:	e10a      	b.n	80053b2 <UART_SetConfig+0x2e6>
 800519c:	2310      	movs	r3, #16
 800519e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051a2:	e106      	b.n	80053b2 <UART_SetConfig+0x2e6>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a7c      	ldr	r2, [pc, #496]	@ (800539c <UART_SetConfig+0x2d0>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d138      	bne.n	8005220 <UART_SetConfig+0x154>
 80051ae:	4b7a      	ldr	r3, [pc, #488]	@ (8005398 <UART_SetConfig+0x2cc>)
 80051b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051b4:	f003 030c 	and.w	r3, r3, #12
 80051b8:	2b0c      	cmp	r3, #12
 80051ba:	d82d      	bhi.n	8005218 <UART_SetConfig+0x14c>
 80051bc:	a201      	add	r2, pc, #4	@ (adr r2, 80051c4 <UART_SetConfig+0xf8>)
 80051be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c2:	bf00      	nop
 80051c4:	080051f9 	.word	0x080051f9
 80051c8:	08005219 	.word	0x08005219
 80051cc:	08005219 	.word	0x08005219
 80051d0:	08005219 	.word	0x08005219
 80051d4:	08005209 	.word	0x08005209
 80051d8:	08005219 	.word	0x08005219
 80051dc:	08005219 	.word	0x08005219
 80051e0:	08005219 	.word	0x08005219
 80051e4:	08005201 	.word	0x08005201
 80051e8:	08005219 	.word	0x08005219
 80051ec:	08005219 	.word	0x08005219
 80051f0:	08005219 	.word	0x08005219
 80051f4:	08005211 	.word	0x08005211
 80051f8:	2300      	movs	r3, #0
 80051fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051fe:	e0d8      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005200:	2302      	movs	r3, #2
 8005202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005206:	e0d4      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005208:	2304      	movs	r3, #4
 800520a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800520e:	e0d0      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005210:	2308      	movs	r3, #8
 8005212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005216:	e0cc      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005218:	2310      	movs	r3, #16
 800521a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800521e:	e0c8      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a5e      	ldr	r2, [pc, #376]	@ (80053a0 <UART_SetConfig+0x2d4>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d125      	bne.n	8005276 <UART_SetConfig+0x1aa>
 800522a:	4b5b      	ldr	r3, [pc, #364]	@ (8005398 <UART_SetConfig+0x2cc>)
 800522c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005230:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005234:	2b30      	cmp	r3, #48	@ 0x30
 8005236:	d016      	beq.n	8005266 <UART_SetConfig+0x19a>
 8005238:	2b30      	cmp	r3, #48	@ 0x30
 800523a:	d818      	bhi.n	800526e <UART_SetConfig+0x1a2>
 800523c:	2b20      	cmp	r3, #32
 800523e:	d00a      	beq.n	8005256 <UART_SetConfig+0x18a>
 8005240:	2b20      	cmp	r3, #32
 8005242:	d814      	bhi.n	800526e <UART_SetConfig+0x1a2>
 8005244:	2b00      	cmp	r3, #0
 8005246:	d002      	beq.n	800524e <UART_SetConfig+0x182>
 8005248:	2b10      	cmp	r3, #16
 800524a:	d008      	beq.n	800525e <UART_SetConfig+0x192>
 800524c:	e00f      	b.n	800526e <UART_SetConfig+0x1a2>
 800524e:	2300      	movs	r3, #0
 8005250:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005254:	e0ad      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005256:	2302      	movs	r3, #2
 8005258:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800525c:	e0a9      	b.n	80053b2 <UART_SetConfig+0x2e6>
 800525e:	2304      	movs	r3, #4
 8005260:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005264:	e0a5      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005266:	2308      	movs	r3, #8
 8005268:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800526c:	e0a1      	b.n	80053b2 <UART_SetConfig+0x2e6>
 800526e:	2310      	movs	r3, #16
 8005270:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005274:	e09d      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a4a      	ldr	r2, [pc, #296]	@ (80053a4 <UART_SetConfig+0x2d8>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d125      	bne.n	80052cc <UART_SetConfig+0x200>
 8005280:	4b45      	ldr	r3, [pc, #276]	@ (8005398 <UART_SetConfig+0x2cc>)
 8005282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005286:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800528a:	2bc0      	cmp	r3, #192	@ 0xc0
 800528c:	d016      	beq.n	80052bc <UART_SetConfig+0x1f0>
 800528e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005290:	d818      	bhi.n	80052c4 <UART_SetConfig+0x1f8>
 8005292:	2b80      	cmp	r3, #128	@ 0x80
 8005294:	d00a      	beq.n	80052ac <UART_SetConfig+0x1e0>
 8005296:	2b80      	cmp	r3, #128	@ 0x80
 8005298:	d814      	bhi.n	80052c4 <UART_SetConfig+0x1f8>
 800529a:	2b00      	cmp	r3, #0
 800529c:	d002      	beq.n	80052a4 <UART_SetConfig+0x1d8>
 800529e:	2b40      	cmp	r3, #64	@ 0x40
 80052a0:	d008      	beq.n	80052b4 <UART_SetConfig+0x1e8>
 80052a2:	e00f      	b.n	80052c4 <UART_SetConfig+0x1f8>
 80052a4:	2300      	movs	r3, #0
 80052a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052aa:	e082      	b.n	80053b2 <UART_SetConfig+0x2e6>
 80052ac:	2302      	movs	r3, #2
 80052ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052b2:	e07e      	b.n	80053b2 <UART_SetConfig+0x2e6>
 80052b4:	2304      	movs	r3, #4
 80052b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ba:	e07a      	b.n	80053b2 <UART_SetConfig+0x2e6>
 80052bc:	2308      	movs	r3, #8
 80052be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052c2:	e076      	b.n	80053b2 <UART_SetConfig+0x2e6>
 80052c4:	2310      	movs	r3, #16
 80052c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ca:	e072      	b.n	80053b2 <UART_SetConfig+0x2e6>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a35      	ldr	r2, [pc, #212]	@ (80053a8 <UART_SetConfig+0x2dc>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d12a      	bne.n	800532c <UART_SetConfig+0x260>
 80052d6:	4b30      	ldr	r3, [pc, #192]	@ (8005398 <UART_SetConfig+0x2cc>)
 80052d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052e4:	d01a      	beq.n	800531c <UART_SetConfig+0x250>
 80052e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052ea:	d81b      	bhi.n	8005324 <UART_SetConfig+0x258>
 80052ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052f0:	d00c      	beq.n	800530c <UART_SetConfig+0x240>
 80052f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052f6:	d815      	bhi.n	8005324 <UART_SetConfig+0x258>
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d003      	beq.n	8005304 <UART_SetConfig+0x238>
 80052fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005300:	d008      	beq.n	8005314 <UART_SetConfig+0x248>
 8005302:	e00f      	b.n	8005324 <UART_SetConfig+0x258>
 8005304:	2300      	movs	r3, #0
 8005306:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800530a:	e052      	b.n	80053b2 <UART_SetConfig+0x2e6>
 800530c:	2302      	movs	r3, #2
 800530e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005312:	e04e      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005314:	2304      	movs	r3, #4
 8005316:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800531a:	e04a      	b.n	80053b2 <UART_SetConfig+0x2e6>
 800531c:	2308      	movs	r3, #8
 800531e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005322:	e046      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005324:	2310      	movs	r3, #16
 8005326:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800532a:	e042      	b.n	80053b2 <UART_SetConfig+0x2e6>
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a17      	ldr	r2, [pc, #92]	@ (8005390 <UART_SetConfig+0x2c4>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d13a      	bne.n	80053ac <UART_SetConfig+0x2e0>
 8005336:	4b18      	ldr	r3, [pc, #96]	@ (8005398 <UART_SetConfig+0x2cc>)
 8005338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800533c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005340:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005344:	d01a      	beq.n	800537c <UART_SetConfig+0x2b0>
 8005346:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800534a:	d81b      	bhi.n	8005384 <UART_SetConfig+0x2b8>
 800534c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005350:	d00c      	beq.n	800536c <UART_SetConfig+0x2a0>
 8005352:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005356:	d815      	bhi.n	8005384 <UART_SetConfig+0x2b8>
 8005358:	2b00      	cmp	r3, #0
 800535a:	d003      	beq.n	8005364 <UART_SetConfig+0x298>
 800535c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005360:	d008      	beq.n	8005374 <UART_SetConfig+0x2a8>
 8005362:	e00f      	b.n	8005384 <UART_SetConfig+0x2b8>
 8005364:	2300      	movs	r3, #0
 8005366:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800536a:	e022      	b.n	80053b2 <UART_SetConfig+0x2e6>
 800536c:	2302      	movs	r3, #2
 800536e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005372:	e01e      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005374:	2304      	movs	r3, #4
 8005376:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800537a:	e01a      	b.n	80053b2 <UART_SetConfig+0x2e6>
 800537c:	2308      	movs	r3, #8
 800537e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005382:	e016      	b.n	80053b2 <UART_SetConfig+0x2e6>
 8005384:	2310      	movs	r3, #16
 8005386:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800538a:	e012      	b.n	80053b2 <UART_SetConfig+0x2e6>
 800538c:	efff69f3 	.word	0xefff69f3
 8005390:	40008000 	.word	0x40008000
 8005394:	40013800 	.word	0x40013800
 8005398:	40021000 	.word	0x40021000
 800539c:	40004400 	.word	0x40004400
 80053a0:	40004800 	.word	0x40004800
 80053a4:	40004c00 	.word	0x40004c00
 80053a8:	40005000 	.word	0x40005000
 80053ac:	2310      	movs	r3, #16
 80053ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a9f      	ldr	r2, [pc, #636]	@ (8005634 <UART_SetConfig+0x568>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d17a      	bne.n	80054b2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80053bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053c0:	2b08      	cmp	r3, #8
 80053c2:	d824      	bhi.n	800540e <UART_SetConfig+0x342>
 80053c4:	a201      	add	r2, pc, #4	@ (adr r2, 80053cc <UART_SetConfig+0x300>)
 80053c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ca:	bf00      	nop
 80053cc:	080053f1 	.word	0x080053f1
 80053d0:	0800540f 	.word	0x0800540f
 80053d4:	080053f9 	.word	0x080053f9
 80053d8:	0800540f 	.word	0x0800540f
 80053dc:	080053ff 	.word	0x080053ff
 80053e0:	0800540f 	.word	0x0800540f
 80053e4:	0800540f 	.word	0x0800540f
 80053e8:	0800540f 	.word	0x0800540f
 80053ec:	08005407 	.word	0x08005407
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053f0:	f7fe fd50 	bl	8003e94 <HAL_RCC_GetPCLK1Freq>
 80053f4:	61f8      	str	r0, [r7, #28]
        break;
 80053f6:	e010      	b.n	800541a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053f8:	4b8f      	ldr	r3, [pc, #572]	@ (8005638 <UART_SetConfig+0x56c>)
 80053fa:	61fb      	str	r3, [r7, #28]
        break;
 80053fc:	e00d      	b.n	800541a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053fe:	f7fe fcb1 	bl	8003d64 <HAL_RCC_GetSysClockFreq>
 8005402:	61f8      	str	r0, [r7, #28]
        break;
 8005404:	e009      	b.n	800541a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005406:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800540a:	61fb      	str	r3, [r7, #28]
        break;
 800540c:	e005      	b.n	800541a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800540e:	2300      	movs	r3, #0
 8005410:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005418:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800541a:	69fb      	ldr	r3, [r7, #28]
 800541c:	2b00      	cmp	r3, #0
 800541e:	f000 80fb 	beq.w	8005618 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	685a      	ldr	r2, [r3, #4]
 8005426:	4613      	mov	r3, r2
 8005428:	005b      	lsls	r3, r3, #1
 800542a:	4413      	add	r3, r2
 800542c:	69fa      	ldr	r2, [r7, #28]
 800542e:	429a      	cmp	r2, r3
 8005430:	d305      	bcc.n	800543e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005438:	69fa      	ldr	r2, [r7, #28]
 800543a:	429a      	cmp	r2, r3
 800543c:	d903      	bls.n	8005446 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005444:	e0e8      	b.n	8005618 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005446:	69fb      	ldr	r3, [r7, #28]
 8005448:	2200      	movs	r2, #0
 800544a:	461c      	mov	r4, r3
 800544c:	4615      	mov	r5, r2
 800544e:	f04f 0200 	mov.w	r2, #0
 8005452:	f04f 0300 	mov.w	r3, #0
 8005456:	022b      	lsls	r3, r5, #8
 8005458:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800545c:	0222      	lsls	r2, r4, #8
 800545e:	68f9      	ldr	r1, [r7, #12]
 8005460:	6849      	ldr	r1, [r1, #4]
 8005462:	0849      	lsrs	r1, r1, #1
 8005464:	2000      	movs	r0, #0
 8005466:	4688      	mov	r8, r1
 8005468:	4681      	mov	r9, r0
 800546a:	eb12 0a08 	adds.w	sl, r2, r8
 800546e:	eb43 0b09 	adc.w	fp, r3, r9
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	603b      	str	r3, [r7, #0]
 800547a:	607a      	str	r2, [r7, #4]
 800547c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005480:	4650      	mov	r0, sl
 8005482:	4659      	mov	r1, fp
 8005484:	f7fb f814 	bl	80004b0 <__aeabi_uldivmod>
 8005488:	4602      	mov	r2, r0
 800548a:	460b      	mov	r3, r1
 800548c:	4613      	mov	r3, r2
 800548e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005490:	69bb      	ldr	r3, [r7, #24]
 8005492:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005496:	d308      	bcc.n	80054aa <UART_SetConfig+0x3de>
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800549e:	d204      	bcs.n	80054aa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	69ba      	ldr	r2, [r7, #24]
 80054a6:	60da      	str	r2, [r3, #12]
 80054a8:	e0b6      	b.n	8005618 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80054b0:	e0b2      	b.n	8005618 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054ba:	d15e      	bne.n	800557a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80054bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80054c0:	2b08      	cmp	r3, #8
 80054c2:	d828      	bhi.n	8005516 <UART_SetConfig+0x44a>
 80054c4:	a201      	add	r2, pc, #4	@ (adr r2, 80054cc <UART_SetConfig+0x400>)
 80054c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ca:	bf00      	nop
 80054cc:	080054f1 	.word	0x080054f1
 80054d0:	080054f9 	.word	0x080054f9
 80054d4:	08005501 	.word	0x08005501
 80054d8:	08005517 	.word	0x08005517
 80054dc:	08005507 	.word	0x08005507
 80054e0:	08005517 	.word	0x08005517
 80054e4:	08005517 	.word	0x08005517
 80054e8:	08005517 	.word	0x08005517
 80054ec:	0800550f 	.word	0x0800550f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054f0:	f7fe fcd0 	bl	8003e94 <HAL_RCC_GetPCLK1Freq>
 80054f4:	61f8      	str	r0, [r7, #28]
        break;
 80054f6:	e014      	b.n	8005522 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054f8:	f7fe fce2 	bl	8003ec0 <HAL_RCC_GetPCLK2Freq>
 80054fc:	61f8      	str	r0, [r7, #28]
        break;
 80054fe:	e010      	b.n	8005522 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005500:	4b4d      	ldr	r3, [pc, #308]	@ (8005638 <UART_SetConfig+0x56c>)
 8005502:	61fb      	str	r3, [r7, #28]
        break;
 8005504:	e00d      	b.n	8005522 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005506:	f7fe fc2d 	bl	8003d64 <HAL_RCC_GetSysClockFreq>
 800550a:	61f8      	str	r0, [r7, #28]
        break;
 800550c:	e009      	b.n	8005522 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800550e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005512:	61fb      	str	r3, [r7, #28]
        break;
 8005514:	e005      	b.n	8005522 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005516:	2300      	movs	r3, #0
 8005518:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005520:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d077      	beq.n	8005618 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	005a      	lsls	r2, r3, #1
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	085b      	lsrs	r3, r3, #1
 8005532:	441a      	add	r2, r3
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	fbb2 f3f3 	udiv	r3, r2, r3
 800553c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	2b0f      	cmp	r3, #15
 8005542:	d916      	bls.n	8005572 <UART_SetConfig+0x4a6>
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800554a:	d212      	bcs.n	8005572 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	b29b      	uxth	r3, r3
 8005550:	f023 030f 	bic.w	r3, r3, #15
 8005554:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005556:	69bb      	ldr	r3, [r7, #24]
 8005558:	085b      	lsrs	r3, r3, #1
 800555a:	b29b      	uxth	r3, r3
 800555c:	f003 0307 	and.w	r3, r3, #7
 8005560:	b29a      	uxth	r2, r3
 8005562:	8afb      	ldrh	r3, [r7, #22]
 8005564:	4313      	orrs	r3, r2
 8005566:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	8afa      	ldrh	r2, [r7, #22]
 800556e:	60da      	str	r2, [r3, #12]
 8005570:	e052      	b.n	8005618 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005578:	e04e      	b.n	8005618 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800557a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800557e:	2b08      	cmp	r3, #8
 8005580:	d827      	bhi.n	80055d2 <UART_SetConfig+0x506>
 8005582:	a201      	add	r2, pc, #4	@ (adr r2, 8005588 <UART_SetConfig+0x4bc>)
 8005584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005588:	080055ad 	.word	0x080055ad
 800558c:	080055b5 	.word	0x080055b5
 8005590:	080055bd 	.word	0x080055bd
 8005594:	080055d3 	.word	0x080055d3
 8005598:	080055c3 	.word	0x080055c3
 800559c:	080055d3 	.word	0x080055d3
 80055a0:	080055d3 	.word	0x080055d3
 80055a4:	080055d3 	.word	0x080055d3
 80055a8:	080055cb 	.word	0x080055cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055ac:	f7fe fc72 	bl	8003e94 <HAL_RCC_GetPCLK1Freq>
 80055b0:	61f8      	str	r0, [r7, #28]
        break;
 80055b2:	e014      	b.n	80055de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055b4:	f7fe fc84 	bl	8003ec0 <HAL_RCC_GetPCLK2Freq>
 80055b8:	61f8      	str	r0, [r7, #28]
        break;
 80055ba:	e010      	b.n	80055de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055bc:	4b1e      	ldr	r3, [pc, #120]	@ (8005638 <UART_SetConfig+0x56c>)
 80055be:	61fb      	str	r3, [r7, #28]
        break;
 80055c0:	e00d      	b.n	80055de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055c2:	f7fe fbcf 	bl	8003d64 <HAL_RCC_GetSysClockFreq>
 80055c6:	61f8      	str	r0, [r7, #28]
        break;
 80055c8:	e009      	b.n	80055de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055ce:	61fb      	str	r3, [r7, #28]
        break;
 80055d0:	e005      	b.n	80055de <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80055d2:	2300      	movs	r3, #0
 80055d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80055dc:	bf00      	nop
    }

    if (pclk != 0U)
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d019      	beq.n	8005618 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	085a      	lsrs	r2, r3, #1
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	441a      	add	r2, r3
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	2b0f      	cmp	r3, #15
 80055fc:	d909      	bls.n	8005612 <UART_SetConfig+0x546>
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005604:	d205      	bcs.n	8005612 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	b29a      	uxth	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	60da      	str	r2, [r3, #12]
 8005610:	e002      	b.n	8005618 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005624:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005628:	4618      	mov	r0, r3
 800562a:	3728      	adds	r7, #40	@ 0x28
 800562c:	46bd      	mov	sp, r7
 800562e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005632:	bf00      	nop
 8005634:	40008000 	.word	0x40008000
 8005638:	00f42400 	.word	0x00f42400

0800563c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005648:	f003 0308 	and.w	r3, r3, #8
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00a      	beq.n	8005666 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	430a      	orrs	r2, r1
 8005664:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566a:	f003 0301 	and.w	r3, r3, #1
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00a      	beq.n	8005688 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	430a      	orrs	r2, r1
 8005686:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800568c:	f003 0302 	and.w	r3, r3, #2
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00a      	beq.n	80056aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ae:	f003 0304 	and.w	r3, r3, #4
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00a      	beq.n	80056cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	430a      	orrs	r2, r1
 80056ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d0:	f003 0310 	and.w	r3, r3, #16
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00a      	beq.n	80056ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f2:	f003 0320 	and.w	r3, r3, #32
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00a      	beq.n	8005710 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	430a      	orrs	r2, r1
 800570e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005718:	2b00      	cmp	r3, #0
 800571a:	d01a      	beq.n	8005752 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005736:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800573a:	d10a      	bne.n	8005752 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	430a      	orrs	r2, r1
 8005750:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00a      	beq.n	8005774 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	430a      	orrs	r2, r1
 8005772:	605a      	str	r2, [r3, #4]
  }
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b098      	sub	sp, #96	@ 0x60
 8005784:	af02      	add	r7, sp, #8
 8005786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005790:	f7fc f8ee 	bl	8001970 <HAL_GetTick>
 8005794:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 0308 	and.w	r3, r3, #8
 80057a0:	2b08      	cmp	r3, #8
 80057a2:	d12e      	bne.n	8005802 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057ac:	2200      	movs	r2, #0
 80057ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f88c 	bl	80058d0 <UART_WaitOnFlagUntilTimeout>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d021      	beq.n	8005802 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057c6:	e853 3f00 	ldrex	r3, [r3]
 80057ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	461a      	mov	r2, r3
 80057da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80057de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057e4:	e841 2300 	strex	r3, r2, [r1]
 80057e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1e6      	bne.n	80057be <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2220      	movs	r2, #32
 80057f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e062      	b.n	80058c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 0304 	and.w	r3, r3, #4
 800580c:	2b04      	cmp	r3, #4
 800580e:	d149      	bne.n	80058a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005810:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005814:	9300      	str	r3, [sp, #0]
 8005816:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005818:	2200      	movs	r2, #0
 800581a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f856 	bl	80058d0 <UART_WaitOnFlagUntilTimeout>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d03c      	beq.n	80058a4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005832:	e853 3f00 	ldrex	r3, [r3]
 8005836:	623b      	str	r3, [r7, #32]
   return(result);
 8005838:	6a3b      	ldr	r3, [r7, #32]
 800583a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800583e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	461a      	mov	r2, r3
 8005846:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005848:	633b      	str	r3, [r7, #48]	@ 0x30
 800584a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800584e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005850:	e841 2300 	strex	r3, r2, [r1]
 8005854:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1e6      	bne.n	800582a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	3308      	adds	r3, #8
 8005862:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	e853 3f00 	ldrex	r3, [r3]
 800586a:	60fb      	str	r3, [r7, #12]
   return(result);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f023 0301 	bic.w	r3, r3, #1
 8005872:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	3308      	adds	r3, #8
 800587a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800587c:	61fa      	str	r2, [r7, #28]
 800587e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005880:	69b9      	ldr	r1, [r7, #24]
 8005882:	69fa      	ldr	r2, [r7, #28]
 8005884:	e841 2300 	strex	r3, r2, [r1]
 8005888:	617b      	str	r3, [r7, #20]
   return(result);
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1e5      	bne.n	800585c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2220      	movs	r2, #32
 8005894:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e011      	b.n	80058c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2220      	movs	r2, #32
 80058a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2220      	movs	r2, #32
 80058ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3758      	adds	r7, #88	@ 0x58
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	603b      	str	r3, [r7, #0]
 80058dc:	4613      	mov	r3, r2
 80058de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058e0:	e04f      	b.n	8005982 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e8:	d04b      	beq.n	8005982 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ea:	f7fc f841 	bl	8001970 <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	69ba      	ldr	r2, [r7, #24]
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d302      	bcc.n	8005900 <UART_WaitOnFlagUntilTimeout+0x30>
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d101      	bne.n	8005904 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e04e      	b.n	80059a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0304 	and.w	r3, r3, #4
 800590e:	2b00      	cmp	r3, #0
 8005910:	d037      	beq.n	8005982 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	2b80      	cmp	r3, #128	@ 0x80
 8005916:	d034      	beq.n	8005982 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	2b40      	cmp	r3, #64	@ 0x40
 800591c:	d031      	beq.n	8005982 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	69db      	ldr	r3, [r3, #28]
 8005924:	f003 0308 	and.w	r3, r3, #8
 8005928:	2b08      	cmp	r3, #8
 800592a:	d110      	bne.n	800594e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	2208      	movs	r2, #8
 8005932:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005934:	68f8      	ldr	r0, [r7, #12]
 8005936:	f000 f838 	bl	80059aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2208      	movs	r2, #8
 800593e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e029      	b.n	80059a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	69db      	ldr	r3, [r3, #28]
 8005954:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005958:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800595c:	d111      	bne.n	8005982 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005966:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f000 f81e 	bl	80059aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2220      	movs	r2, #32
 8005972:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e00f      	b.n	80059a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	69da      	ldr	r2, [r3, #28]
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	4013      	ands	r3, r2
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	429a      	cmp	r2, r3
 8005990:	bf0c      	ite	eq
 8005992:	2301      	moveq	r3, #1
 8005994:	2300      	movne	r3, #0
 8005996:	b2db      	uxtb	r3, r3
 8005998:	461a      	mov	r2, r3
 800599a:	79fb      	ldrb	r3, [r7, #7]
 800599c:	429a      	cmp	r2, r3
 800599e:	d0a0      	beq.n	80058e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3710      	adds	r7, #16
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}

080059aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059aa:	b480      	push	{r7}
 80059ac:	b095      	sub	sp, #84	@ 0x54
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ba:	e853 3f00 	ldrex	r3, [r3]
 80059be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	461a      	mov	r2, r3
 80059ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80059d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059d8:	e841 2300 	strex	r3, r2, [r1]
 80059dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1e6      	bne.n	80059b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	3308      	adds	r3, #8
 80059ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ec:	6a3b      	ldr	r3, [r7, #32]
 80059ee:	e853 3f00 	ldrex	r3, [r3]
 80059f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	f023 0301 	bic.w	r3, r3, #1
 80059fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	3308      	adds	r3, #8
 8005a02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a0c:	e841 2300 	strex	r3, r2, [r1]
 8005a10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d1e5      	bne.n	80059e4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d118      	bne.n	8005a52 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	e853 3f00 	ldrex	r3, [r3]
 8005a2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	f023 0310 	bic.w	r3, r3, #16
 8005a34:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a3e:	61bb      	str	r3, [r7, #24]
 8005a40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a42:	6979      	ldr	r1, [r7, #20]
 8005a44:	69ba      	ldr	r2, [r7, #24]
 8005a46:	e841 2300 	strex	r3, r2, [r1]
 8005a4a:	613b      	str	r3, [r7, #16]
   return(result);
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1e6      	bne.n	8005a20 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2220      	movs	r2, #32
 8005a56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005a66:	bf00      	nop
 8005a68:	3754      	adds	r7, #84	@ 0x54
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
	...

08005a74 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b096      	sub	sp, #88	@ 0x58
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	607a      	str	r2, [r7, #4]
 8005a80:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	3303      	adds	r3, #3
 8005a86:	f023 0303 	bic.w	r3, r3, #3
 8005a8a:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005a8c:	f3ef 8310 	mrs	r3, PRIMASK
 8005a90:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 8005a92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 8005a94:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 8005a96:	b672      	cpsid	i
#endif
    return(int_posture);
 8005a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 8005a9a:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8005a9c:	4b55      	ldr	r3, [pc, #340]	@ (8005bf4 <_tx_byte_allocate+0x180>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005aaa:	621a      	str	r2, [r3, #32]
 8005aac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005aae:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab2:	f383 8810 	msr	PRIMASK, r3
}
 8005ab6:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8005ab8:	6879      	ldr	r1, [r7, #4]
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	f000 f9b2 	bl	8005e24 <_tx_byte_pool_search>
 8005ac0:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005ac2:	f3ef 8310 	mrs	r3, PRIMASK
 8005ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8005ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8005aca:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8005acc:	b672      	cpsid	i
    return(int_posture);
 8005ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 8005ad0:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 8005ad2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d002      	beq.n	8005ade <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005adc:	e006      	b.n	8005aec <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6a1b      	ldr	r3, [r3, #32]
 8005ae2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d101      	bne.n	8005aec <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 8005aec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d0d9      	beq.n	8005aa6 <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005af6:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 8005af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d008      	beq.n	8005b10 <_tx_byte_allocate+0x9c>
 8005afe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b00:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005b02:	6a3b      	ldr	r3, [r7, #32]
 8005b04:	f383 8810 	msr	PRIMASK, r3
}
 8005b08:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b0e:	e06c      	b.n	8005bea <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d061      	beq.n	8005bda <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8005b16:	4b38      	ldr	r3, [pc, #224]	@ (8005bf8 <_tx_byte_allocate+0x184>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d007      	beq.n	8005b2e <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 8005b1e:	2310      	movs	r3, #16
 8005b20:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b24:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	f383 8810 	msr	PRIMASK, r3
}
 8005b2c:	e05d      	b.n	8005bea <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 8005b2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b30:	4a32      	ldr	r2, [pc, #200]	@ (8005bfc <_tx_byte_allocate+0x188>)
 8005b32:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 8005b34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b36:	68fa      	ldr	r2, [r7, #12]
 8005b38:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 8005b3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b3c:	68ba      	ldr	r2, [r7, #8]
 8005b3e:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 8005b40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8005b46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b48:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005b4c:	1c5a      	adds	r2, r3, #1
 8005b4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b50:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b58:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b5e:	1c5a      	adds	r2, r3, #1
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 8005b64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d109      	bne.n	8005b7e <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b6e:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8005b70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b74:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8005b76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b7a:	675a      	str	r2, [r3, #116]	@ 0x74
 8005b7c:	e011      	b.n	8005ba2 <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8005b84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b86:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b88:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8005b8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8005b90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005b94:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8005b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b9a:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8005b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ba0:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 8005ba2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ba4:	2209      	movs	r2, #9
 8005ba6:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8005ba8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005baa:	2201      	movs	r2, #1
 8005bac:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8005bae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bb0:	683a      	ldr	r2, [r7, #0]
 8005bb2:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8005bb4:	4b10      	ldr	r3, [pc, #64]	@ (8005bf8 <_tx_byte_allocate+0x184>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	3301      	adds	r3, #1
 8005bba:	4a0f      	ldr	r2, [pc, #60]	@ (8005bf8 <_tx_byte_allocate+0x184>)
 8005bbc:	6013      	str	r3, [r2, #0]
 8005bbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bc0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	f383 8810 	msr	PRIMASK, r3
}
 8005bc8:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8005bca:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8005bcc:	f001 f94a 	bl	8006e64 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8005bd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bd8:	e007      	b.n	8005bea <_tx_byte_allocate+0x176>
 8005bda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bdc:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	f383 8810 	msr	PRIMASK, r3
}
 8005be4:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 8005be6:	2310      	movs	r3, #16
 8005be8:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 8005bea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3758      	adds	r7, #88	@ 0x58
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	20004360 	.word	0x20004360
 8005bf8:	200043f8 	.word	0x200043f8
 8005bfc:	08005c01 	.word	0x08005c01

08005c00 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b08e      	sub	sp, #56	@ 0x38
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005c0a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c0e:	623b      	str	r3, [r7, #32]
    return(posture);
 8005c10:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8005c12:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005c14:	b672      	cpsid	i
    return(int_posture);
 8005c16:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 8005c18:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c1e:	4a33      	ldr	r2, [pc, #204]	@ (8005cec <_tx_byte_pool_cleanup+0xec>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d158      	bne.n	8005cd6 <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005c2a:	683a      	ldr	r2, [r7, #0]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d152      	bne.n	8005cd6 <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c34:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 8005c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d04c      	beq.n	8005cd6 <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 8005c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a2b      	ldr	r2, [pc, #172]	@ (8005cf0 <_tx_byte_pool_cleanup+0xf0>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d147      	bne.n	8005cd6 <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8005c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d043      	beq.n	8005cd6 <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 8005c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c58:	1e5a      	subs	r2, r3, #1
 8005c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5c:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8005c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c62:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8005c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d103      	bne.n	8005c72 <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8005c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	625a      	str	r2, [r3, #36]	@ 0x24
 8005c70:	e013      	b.n	8005c9a <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c76:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c7c:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8005c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c82:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8005c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c88:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 8005c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d102      	bne.n	8005c9a <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 8005c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c98:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c9e:	2b09      	cmp	r3, #9
 8005ca0:	d119      	bne.n	8005cd6 <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2210      	movs	r2, #16
 8005ca6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8005caa:	4b12      	ldr	r3, [pc, #72]	@ (8005cf4 <_tx_byte_pool_cleanup+0xf4>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	3301      	adds	r3, #1
 8005cb0:	4a10      	ldr	r2, [pc, #64]	@ (8005cf4 <_tx_byte_pool_cleanup+0xf4>)
 8005cb2:	6013      	str	r3, [r2, #0]
 8005cb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cb6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	f383 8810 	msr	PRIMASK, r3
}
 8005cbe:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	f000 ffcf 	bl	8006c64 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005cc6:	f3ef 8310 	mrs	r3, PRIMASK
 8005cca:	61bb      	str	r3, [r7, #24]
    return(posture);
 8005ccc:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8005cce:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005cd0:	b672      	cpsid	i
    return(int_posture);
 8005cd2:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8005cd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cd8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f383 8810 	msr	PRIMASK, r3
}
 8005ce0:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8005ce2:	bf00      	nop
 8005ce4:	3738      	adds	r7, #56	@ 0x38
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	08005c01 	.word	0x08005c01
 8005cf0:	42595445 	.word	0x42595445
 8005cf4:	200043f8 	.word	0x200043f8

08005cf8 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b08e      	sub	sp, #56	@ 0x38
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
 8005d04:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8005d06:	2234      	movs	r2, #52	@ 0x34
 8005d08:	2100      	movs	r1, #0
 8005d0a:	68f8      	ldr	r0, [r7, #12]
 8005d0c:	f002 fa10 	bl	8008130 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	f023 0303 	bic.w	r3, r3, #3
 8005d16:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	68ba      	ldr	r2, [r7, #8]
 8005d1c:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	683a      	ldr	r2, [r7, #0]
 8005d28:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	f1a3 0208 	sub.w	r2, r3, #8
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2202      	movs	r2, #2
 8005d44:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8005d4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	4413      	add	r3, r2
 8005d50:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 8005d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d54:	3b04      	subs	r3, #4
 8005d56:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8005d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 8005d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d64:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8005d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d68:	3b04      	subs	r3, #4
 8005d6a:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8005d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8005d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 8005d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005d82:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8005d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d8a:	3304      	adds	r3, #4
 8005d8c:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8005d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d90:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 8005d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d94:	4a1f      	ldr	r2, [pc, #124]	@ (8005e14 <_tx_byte_pool_create+0x11c>)
 8005d96:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005d9e:	f3ef 8310 	mrs	r3, PRIMASK
 8005da2:	61bb      	str	r3, [r7, #24]
    return(posture);
 8005da4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8005da6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005da8:	b672      	cpsid	i
    return(int_posture);
 8005daa:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8005dac:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	4a19      	ldr	r2, [pc, #100]	@ (8005e18 <_tx_byte_pool_create+0x120>)
 8005db2:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8005db4:	4b19      	ldr	r3, [pc, #100]	@ (8005e1c <_tx_byte_pool_create+0x124>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d109      	bne.n	8005dd0 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8005dbc:	4a18      	ldr	r2, [pc, #96]	@ (8005e20 <_tx_byte_pool_create+0x128>)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	68fa      	ldr	r2, [r7, #12]
 8005dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	631a      	str	r2, [r3, #48]	@ 0x30
 8005dce:	e011      	b.n	8005df4 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8005dd0:	4b13      	ldr	r3, [pc, #76]	@ (8005e20 <_tx_byte_pool_create+0x128>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8005dd6:	6a3b      	ldr	r3, [r7, #32]
 8005dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dda:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8005ddc:	6a3b      	ldr	r3, [r7, #32]
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	69fa      	ldr	r2, [r7, #28]
 8005dec:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6a3a      	ldr	r2, [r7, #32]
 8005df2:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8005df4:	4b09      	ldr	r3, [pc, #36]	@ (8005e1c <_tx_byte_pool_create+0x124>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	3301      	adds	r3, #1
 8005dfa:	4a08      	ldr	r2, [pc, #32]	@ (8005e1c <_tx_byte_pool_create+0x124>)
 8005dfc:	6013      	str	r3, [r2, #0]
 8005dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e00:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	f383 8810 	msr	PRIMASK, r3
}
 8005e08:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3738      	adds	r7, #56	@ 0x38
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	ffffeeee 	.word	0xffffeeee
 8005e18:	42595445 	.word	0x42595445
 8005e1c:	20004354 	.word	0x20004354
 8005e20:	20004350 	.word	0x20004350

08005e24 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b097      	sub	sp, #92	@ 0x5c
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005e32:	f3ef 8310 	mrs	r3, PRIMASK
 8005e36:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8005e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8005e3a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005e3c:	b672      	cpsid	i
    return(int_posture);
 8005e3e:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8005e40:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	3b02      	subs	r3, #2
 8005e4c:	00db      	lsls	r3, r3, #3
 8005e4e:	4413      	add	r3, r2
 8005e50:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 8005e52:	683a      	ldr	r2, [r7, #0]
 8005e54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d308      	bcc.n	8005e6c <_tx_byte_pool_search+0x48>
 8005e5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e5c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	f383 8810 	msr	PRIMASK, r3
}
 8005e64:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 8005e66:	2300      	movs	r3, #0
 8005e68:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e6a:	e0dd      	b.n	8006028 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8005e6c:	4b72      	ldr	r3, [pc, #456]	@ (8006038 <_tx_byte_pool_search+0x214>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005e76:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	695b      	ldr	r3, [r3, #20]
 8005e7c:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	3301      	adds	r3, #1
 8005e84:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 8005e86:	2300      	movs	r3, #0
 8005e88:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8005e8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e8c:	3304      	adds	r3, #4
 8005e8e:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8005e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e92:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8005e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a68      	ldr	r2, [pc, #416]	@ (800603c <_tx_byte_pool_search+0x218>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d143      	bne.n	8005f26 <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 8005e9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d104      	bne.n	8005eae <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005ea8:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8005eae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005eb0:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 8005eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8005eb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005eba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8005ec0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ec2:	3b08      	subs	r3, #8
 8005ec4:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 8005ec6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d257      	bcs.n	8005f7e <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 8005ece:	2300      	movs	r3, #0
 8005ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8005ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ed4:	3304      	adds	r3, #4
 8005ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8005ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eda:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8005edc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a56      	ldr	r2, [pc, #344]	@ (800603c <_tx_byte_pool_search+0x218>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d113      	bne.n	8005f0e <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8005ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 8005eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ef0:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	1e5a      	subs	r2, r3, #1
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d114      	bne.n	8005f30 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005f0a:	615a      	str	r2, [r3, #20]
 8005f0c:	e010      	b.n	8005f30 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8005f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f10:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 8005f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8005f18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d008      	beq.n	8005f30 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 8005f1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f20:	3b01      	subs	r3, #1
 8005f22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f24:	e004      	b.n	8005f30 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8005f26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f28:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 8005f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8005f30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d002      	beq.n	8005f3c <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 8005f36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f38:	3b01      	subs	r3, #1
 8005f3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f3e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	f383 8810 	msr	PRIMASK, r3
}
 8005f46:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005f48:	f3ef 8310 	mrs	r3, PRIMASK
 8005f4c:	61bb      	str	r3, [r7, #24]
    return(posture);
 8005f4e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8005f50:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005f52:	b672      	cpsid	i
    return(int_posture);
 8005f54:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 8005f56:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6a1b      	ldr	r3, [r3, #32]
 8005f5c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d009      	beq.n	8005f76 <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	695b      	ldr	r3, [r3, #20]
 8005f66:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	3301      	adds	r3, #1
 8005f6e:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005f74:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 8005f76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d186      	bne.n	8005e8a <_tx_byte_pool_search+0x66>
 8005f7c:	e000      	b.n	8005f80 <_tx_byte_pool_search+0x15c>
                    break;
 8005f7e:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 8005f80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d048      	beq.n	8006018 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 8005f86:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	2b13      	cmp	r3, #19
 8005f8e:	d91e      	bls.n	8005fce <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	3308      	adds	r3, #8
 8005f94:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005f96:	4413      	add	r3, r2
 8005f98:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8005f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8005f9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fa0:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 8005fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa8:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8005faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fac:	3304      	adds	r3, #4
 8005fae:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8005fb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fb2:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 8005fb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fb6:	4a21      	ldr	r2, [pc, #132]	@ (800603c <_tx_byte_pool_search+0x218>)
 8005fb8:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	1c5a      	adds	r2, r3, #1
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 8005fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fc8:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8005fce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fd0:	3304      	adds	r3, #4
 8005fd2:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8005fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fd6:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8005fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	689a      	ldr	r2, [r3, #8]
 8005fe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	f1a3 0208 	sub.w	r2, r3, #8
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d105      	bne.n	8006004 <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8005ff8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ffa:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 8005ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	615a      	str	r2, [r3, #20]
 8006004:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006006:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f383 8810 	msr	PRIMASK, r3
}
 800600e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8006010:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006012:	3308      	adds	r3, #8
 8006014:	653b      	str	r3, [r7, #80]	@ 0x50
 8006016:	e007      	b.n	8006028 <_tx_byte_pool_search+0x204>
 8006018:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800601a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	f383 8810 	msr	PRIMASK, r3
}
 8006022:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 8006024:	2300      	movs	r3, #0
 8006026:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8006028:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800602a:	4618      	mov	r0, r3
 800602c:	375c      	adds	r7, #92	@ 0x5c
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	20004360 	.word	0x20004360
 800603c:	ffffeeee 	.word	0xffffeeee

08006040 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8006044:	f000 fd4c 	bl	8006ae0 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8006048:	f001 f8d4 	bl	80071f4 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800604c:	4b12      	ldr	r3, [pc, #72]	@ (8006098 <_tx_initialize_high_level+0x58>)
 800604e:	2200      	movs	r2, #0
 8006050:	601a      	str	r2, [r3, #0]
 8006052:	4b12      	ldr	r3, [pc, #72]	@ (800609c <_tx_initialize_high_level+0x5c>)
 8006054:	2200      	movs	r2, #0
 8006056:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8006058:	4b11      	ldr	r3, [pc, #68]	@ (80060a0 <_tx_initialize_high_level+0x60>)
 800605a:	2200      	movs	r2, #0
 800605c:	601a      	str	r2, [r3, #0]
 800605e:	4b11      	ldr	r3, [pc, #68]	@ (80060a4 <_tx_initialize_high_level+0x64>)
 8006060:	2200      	movs	r2, #0
 8006062:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8006064:	4b10      	ldr	r3, [pc, #64]	@ (80060a8 <_tx_initialize_high_level+0x68>)
 8006066:	2200      	movs	r2, #0
 8006068:	601a      	str	r2, [r3, #0]
 800606a:	4b10      	ldr	r3, [pc, #64]	@ (80060ac <_tx_initialize_high_level+0x6c>)
 800606c:	2200      	movs	r2, #0
 800606e:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8006070:	4b0f      	ldr	r3, [pc, #60]	@ (80060b0 <_tx_initialize_high_level+0x70>)
 8006072:	2200      	movs	r2, #0
 8006074:	601a      	str	r2, [r3, #0]
 8006076:	4b0f      	ldr	r3, [pc, #60]	@ (80060b4 <_tx_initialize_high_level+0x74>)
 8006078:	2200      	movs	r2, #0
 800607a:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 800607c:	4b0e      	ldr	r3, [pc, #56]	@ (80060b8 <_tx_initialize_high_level+0x78>)
 800607e:	2200      	movs	r2, #0
 8006080:	601a      	str	r2, [r3, #0]
 8006082:	4b0e      	ldr	r3, [pc, #56]	@ (80060bc <_tx_initialize_high_level+0x7c>)
 8006084:	2200      	movs	r2, #0
 8006086:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8006088:	4b0d      	ldr	r3, [pc, #52]	@ (80060c0 <_tx_initialize_high_level+0x80>)
 800608a:	2200      	movs	r2, #0
 800608c:	601a      	str	r2, [r3, #0]
 800608e:	4b0d      	ldr	r3, [pc, #52]	@ (80060c4 <_tx_initialize_high_level+0x84>)
 8006090:	2200      	movs	r2, #0
 8006092:	601a      	str	r2, [r3, #0]
#endif
}
 8006094:	bf00      	nop
 8006096:	bd80      	pop	{r7, pc}
 8006098:	20004328 	.word	0x20004328
 800609c:	2000432c 	.word	0x2000432c
 80060a0:	20004330 	.word	0x20004330
 80060a4:	20004334 	.word	0x20004334
 80060a8:	20004338 	.word	0x20004338
 80060ac:	2000433c 	.word	0x2000433c
 80060b0:	20004348 	.word	0x20004348
 80060b4:	2000434c 	.word	0x2000434c
 80060b8:	20004350 	.word	0x20004350
 80060bc:	20004354 	.word	0x20004354
 80060c0:	20004340 	.word	0x20004340
 80060c4:	20004344 	.word	0x20004344

080060c8 <_tx_initialize_kernel_enter>:
/*                                            added EPK initialization,   */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 80060cc:	4b10      	ldr	r3, [pc, #64]	@ (8006110 <_tx_initialize_kernel_enter+0x48>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 80060d4:	d00c      	beq.n	80060f0 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80060d6:	4b0e      	ldr	r3, [pc, #56]	@ (8006110 <_tx_initialize_kernel_enter+0x48>)
 80060d8:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 80060dc:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 80060de:	f7fa f877 	bl	80001d0 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 80060e2:	f7ff ffad 	bl	8006040 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 80060e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006114 <_tx_initialize_kernel_enter+0x4c>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	3301      	adds	r3, #1
 80060ec:	4a09      	ldr	r2, [pc, #36]	@ (8006114 <_tx_initialize_kernel_enter+0x4c>)
 80060ee:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80060f0:	4b07      	ldr	r3, [pc, #28]	@ (8006110 <_tx_initialize_kernel_enter+0x48>)
 80060f2:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 80060f6:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 80060f8:	4b07      	ldr	r3, [pc, #28]	@ (8006118 <_tx_initialize_kernel_enter+0x50>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4618      	mov	r0, r3
 80060fe:	f7fa fb6d 	bl	80007dc <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8006102:	4b03      	ldr	r3, [pc, #12]	@ (8006110 <_tx_initialize_kernel_enter+0x48>)
 8006104:	2200      	movs	r2, #0
 8006106:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8006108:	f7fa f8a2 	bl	8000250 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800610c:	bf00      	nop
 800610e:	bd80      	pop	{r7, pc}
 8006110:	2000001c 	.word	0x2000001c
 8006114:	200043f8 	.word	0x200043f8
 8006118:	20004358 	.word	0x20004358

0800611c <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b08e      	sub	sp, #56	@ 0x38
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006126:	f3ef 8310 	mrs	r3, PRIMASK
 800612a:	623b      	str	r3, [r7, #32]
    return(posture);
 800612c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800612e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006130:	b672      	cpsid	i
    return(int_posture);
 8006132:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 8006134:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800613a:	4a37      	ldr	r2, [pc, #220]	@ (8006218 <_tx_queue_cleanup+0xfc>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d161      	bne.n	8006204 <_tx_queue_cleanup+0xe8>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	429a      	cmp	r2, r3
 800614a:	d15b      	bne.n	8006204 <_tx_queue_cleanup+0xe8>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006150:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 8006152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006154:	2b00      	cmp	r3, #0
 8006156:	d055      	beq.n	8006204 <_tx_queue_cleanup+0xe8>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 8006158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a2f      	ldr	r2, [pc, #188]	@ (800621c <_tx_queue_cleanup+0x100>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d150      	bne.n	8006204 <_tx_queue_cleanup+0xe8>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 8006162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006166:	2b00      	cmp	r3, #0
 8006168:	d04c      	beq.n	8006204 <_tx_queue_cleanup+0xe8>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 8006170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006174:	1e5a      	subs	r2, r3, #1
 8006176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006178:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800617a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800617c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800617e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8006180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006182:	2b00      	cmp	r3, #0
 8006184:	d103      	bne.n	800618e <_tx_queue_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8006186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006188:	2200      	movs	r2, #0
 800618a:	629a      	str	r2, [r3, #40]	@ 0x28
 800618c:	e013      	b.n	80061b6 <_tx_queue_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006192:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006198:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800619a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800619c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800619e:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80061a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061a4:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 80061a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d102      	bne.n	80061b6 <_tx_queue_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 80061b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061b4:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061ba:	2b05      	cmp	r3, #5
 80061bc:	d122      	bne.n	8006204 <_tx_queue_cleanup+0xe8>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 80061be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d004      	beq.n	80061d0 <_tx_queue_cleanup+0xb4>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	220b      	movs	r2, #11
 80061ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80061ce:	e003      	b.n	80061d8 <_tx_queue_cleanup+0xbc>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	220a      	movs	r2, #10
 80061d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80061d8:	4b11      	ldr	r3, [pc, #68]	@ (8006220 <_tx_queue_cleanup+0x104>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	3301      	adds	r3, #1
 80061de:	4a10      	ldr	r2, [pc, #64]	@ (8006220 <_tx_queue_cleanup+0x104>)
 80061e0:	6013      	str	r3, [r2, #0]
 80061e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061e4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	f383 8810 	msr	PRIMASK, r3
}
 80061ec:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f000 fd38 	bl	8006c64 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80061f4:	f3ef 8310 	mrs	r3, PRIMASK
 80061f8:	61bb      	str	r3, [r7, #24]
    return(posture);
 80061fa:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80061fc:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80061fe:	b672      	cpsid	i
    return(int_posture);
 8006200:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8006202:	637b      	str	r3, [r7, #52]	@ 0x34
 8006204:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006206:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f383 8810 	msr	PRIMASK, r3
}
 800620e:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8006210:	bf00      	nop
 8006212:	3738      	adds	r7, #56	@ 0x38
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	0800611d 	.word	0x0800611d
 800621c:	51554555 	.word	0x51554555
 8006220:	200043f8 	.word	0x200043f8

08006224 <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b08c      	sub	sp, #48	@ 0x30
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	607a      	str	r2, [r7, #4]
 8006230:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 8006232:	2238      	movs	r2, #56	@ 0x38
 8006234:	2100      	movs	r1, #0
 8006236:	68f8      	ldr	r0, [r7, #12]
 8006238:	f001 ff7a 	bl	8008130 <memset>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800624e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006252:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 8006254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	fb02 f303 	mul.w	r3, r2, r3
 800625c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	683a      	ldr	r2, [r7, #0]
 8006262:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	699a      	ldr	r2, [r3, #24]
 8006268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	441a      	add	r2, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	683a      	ldr	r2, [r7, #0]
 8006276:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	683a      	ldr	r2, [r7, #0]
 800627c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006282:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006288:	60da      	str	r2, [r3, #12]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800628a:	f3ef 8310 	mrs	r3, PRIMASK
 800628e:	61bb      	str	r3, [r7, #24]
    return(posture);
 8006290:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8006292:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006294:	b672      	cpsid	i
    return(int_posture);
 8006296:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 8006298:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	4a18      	ldr	r2, [pc, #96]	@ (8006300 <_tx_queue_create+0xdc>)
 800629e:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 80062a0:	4b18      	ldr	r3, [pc, #96]	@ (8006304 <_tx_queue_create+0xe0>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d109      	bne.n	80062bc <_tx_queue_create+0x98>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 80062a8:	4a17      	ldr	r2, [pc, #92]	@ (8006308 <_tx_queue_create+0xe4>)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6013      	str	r3, [r2, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80062ba:	e011      	b.n	80062e0 <_tx_queue_create+0xbc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 80062bc:	4b12      	ldr	r3, [pc, #72]	@ (8006308 <_tx_queue_create+0xe4>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 80062c2:	6a3b      	ldr	r3, [r7, #32]
 80062c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c6:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 80062c8:	6a3b      	ldr	r3, [r7, #32]
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	69fa      	ldr	r2, [r7, #28]
 80062d8:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6a3a      	ldr	r2, [r7, #32]
 80062de:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 80062e0:	4b08      	ldr	r3, [pc, #32]	@ (8006304 <_tx_queue_create+0xe0>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	3301      	adds	r3, #1
 80062e6:	4a07      	ldr	r2, [pc, #28]	@ (8006304 <_tx_queue_create+0xe0>)
 80062e8:	6013      	str	r3, [r2, #0]
 80062ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ec:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	f383 8810 	msr	PRIMASK, r3
}
 80062f4:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80062f6:	2300      	movs	r3, #0
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3730      	adds	r7, #48	@ 0x30
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}
 8006300:	51554555 	.word	0x51554555
 8006304:	20004334 	.word	0x20004334
 8006308:	20004330 	.word	0x20004330

0800630c <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b096      	sub	sp, #88	@ 0x58
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 8006318:	2300      	movs	r3, #0
 800631a:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800631c:	f3ef 8310 	mrs	r3, PRIMASK
 8006320:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 8006322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 8006324:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 8006326:	b672      	cpsid	i
    return(int_posture);
 8006328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 800632a:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006330:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	2b00      	cmp	r3, #0
 8006338:	f000 8136 	beq.w	80065a8 <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800633c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800633e:	2b00      	cmp	r3, #0
 8006340:	d13c      	bne.n	80063bc <_tx_queue_receive+0xb0>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6a1b      	ldr	r3, [r3, #32]
 8006346:	657b      	str	r3, [r7, #84]	@ 0x54
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	653b      	str	r3, [r7, #80]	@ 0x50
            size =         queue_ptr -> tx_queue_message_size;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8006352:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006354:	1d13      	adds	r3, r2, #4
 8006356:	657b      	str	r3, [r7, #84]	@ 0x54
 8006358:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800635a:	1d19      	adds	r1, r3, #4
 800635c:	6539      	str	r1, [r7, #80]	@ 0x50
 800635e:	6812      	ldr	r2, [r2, #0]
 8006360:	601a      	str	r2, [r3, #0]
 8006362:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006364:	2b01      	cmp	r3, #1
 8006366:	d90e      	bls.n	8006386 <_tx_queue_receive+0x7a>
 8006368:	e007      	b.n	800637a <_tx_queue_receive+0x6e>
 800636a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800636c:	1d13      	adds	r3, r2, #4
 800636e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006370:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006372:	1d19      	adds	r1, r3, #4
 8006374:	6539      	str	r1, [r7, #80]	@ 0x50
 8006376:	6812      	ldr	r2, [r2, #0]
 8006378:	601a      	str	r2, [r3, #0]
 800637a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800637c:	3b01      	subs	r3, #1
 800637e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006380:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006382:	2b00      	cmp	r3, #0
 8006384:	d1f1      	bne.n	800636a <_tx_queue_receive+0x5e>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	69db      	ldr	r3, [r3, #28]
 800638a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800638c:	429a      	cmp	r2, r3
 800638e:	d102      	bne.n	8006396 <_tx_queue_receive+0x8a>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	699b      	ldr	r3, [r3, #24]
 8006394:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800639a:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	695b      	ldr	r3, [r3, #20]
 80063a0:	1c5a      	adds	r2, r3, #1
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	1e5a      	subs	r2, r3, #1
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	611a      	str	r2, [r3, #16]
 80063b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80063b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b6:	f383 8810 	msr	PRIMASK, r3
}
 80063ba:	e163      	b.n	8006684 <_tx_queue_receive+0x378>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063c0:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 80063c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d153      	bne.n	8006474 <_tx_queue_receive+0x168>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 80063cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80063d0:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 80063dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80063de:	1d13      	adds	r3, r2, #4
 80063e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80063e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063e4:	1d19      	adds	r1, r3, #4
 80063e6:	6539      	str	r1, [r7, #80]	@ 0x50
 80063e8:	6812      	ldr	r2, [r2, #0]
 80063ea:	601a      	str	r2, [r3, #0]
 80063ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d90e      	bls.n	8006410 <_tx_queue_receive+0x104>
 80063f2:	e007      	b.n	8006404 <_tx_queue_receive+0xf8>
 80063f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80063f6:	1d13      	adds	r3, r2, #4
 80063f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80063fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063fc:	1d19      	adds	r1, r3, #4
 80063fe:	6539      	str	r1, [r7, #80]	@ 0x50
 8006400:	6812      	ldr	r2, [r2, #0]
 8006402:	601a      	str	r2, [r3, #0]
 8006404:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006406:	3b01      	subs	r3, #1
 8006408:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800640a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800640c:	2b00      	cmp	r3, #0
 800640e:	d1f1      	bne.n	80063f4 <_tx_queue_receive+0xe8>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8006410:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006412:	3b01      	subs	r3, #1
 8006414:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 8006416:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006418:	2b00      	cmp	r3, #0
 800641a:	d103      	bne.n	8006424 <_tx_queue_receive+0x118>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	629a      	str	r2, [r3, #40]	@ 0x28
 8006422:	e00e      	b.n	8006442 <_tx_queue_receive+0x136>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8006424:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006426:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006428:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800642e:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8006430:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006432:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006434:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 8006436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006438:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800643a:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 800643c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800643e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006440:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006446:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8006448:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800644a:	2200      	movs	r2, #0
 800644c:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800644e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006450:	2200      	movs	r2, #0
 8006452:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8006456:	4b8e      	ldr	r3, [pc, #568]	@ (8006690 <_tx_queue_receive+0x384>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	3301      	adds	r3, #1
 800645c:	4a8c      	ldr	r2, [pc, #560]	@ (8006690 <_tx_queue_receive+0x384>)
 800645e:	6013      	str	r3, [r2, #0]
 8006460:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006462:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006466:	f383 8810 	msr	PRIMASK, r3
}
 800646a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800646c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800646e:	f000 fbf9 	bl	8006c64 <_tx_thread_system_resume>
 8006472:	e107      	b.n	8006684 <_tx_queue_receive+0x378>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6a1b      	ldr	r3, [r3, #32]
 8006478:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8006484:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006486:	1d13      	adds	r3, r2, #4
 8006488:	657b      	str	r3, [r7, #84]	@ 0x54
 800648a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800648c:	1d19      	adds	r1, r3, #4
 800648e:	6539      	str	r1, [r7, #80]	@ 0x50
 8006490:	6812      	ldr	r2, [r2, #0]
 8006492:	601a      	str	r2, [r3, #0]
 8006494:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006496:	2b01      	cmp	r3, #1
 8006498:	d90e      	bls.n	80064b8 <_tx_queue_receive+0x1ac>
 800649a:	e007      	b.n	80064ac <_tx_queue_receive+0x1a0>
 800649c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800649e:	1d13      	adds	r3, r2, #4
 80064a0:	657b      	str	r3, [r7, #84]	@ 0x54
 80064a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064a4:	1d19      	adds	r1, r3, #4
 80064a6:	6539      	str	r1, [r7, #80]	@ 0x50
 80064a8:	6812      	ldr	r2, [r2, #0]
 80064aa:	601a      	str	r2, [r3, #0]
 80064ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064ae:	3b01      	subs	r3, #1
 80064b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d1f1      	bne.n	800649c <_tx_queue_receive+0x190>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	69db      	ldr	r3, [r3, #28]
 80064bc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80064be:	429a      	cmp	r2, r3
 80064c0:	d102      	bne.n	80064c8 <_tx_queue_receive+0x1bc>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80064cc:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 80064ce:	4b70      	ldr	r3, [pc, #448]	@ (8006690 <_tx_queue_receive+0x384>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	3301      	adds	r3, #1
 80064d4:	4a6e      	ldr	r2, [pc, #440]	@ (8006690 <_tx_queue_receive+0x384>)
 80064d6:	6013      	str	r3, [r2, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 80064d8:	4b6d      	ldr	r3, [pc, #436]	@ (8006690 <_tx_queue_receive+0x384>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	3b01      	subs	r3, #1
 80064de:	4a6c      	ldr	r2, [pc, #432]	@ (8006690 <_tx_queue_receive+0x384>)
 80064e0:	6013      	str	r3, [r2, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 80064e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064e6:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  queue_ptr -> tx_queue_write;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ec:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 80064f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80064f6:	1d13      	adds	r3, r2, #4
 80064f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80064fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064fc:	1d19      	adds	r1, r3, #4
 80064fe:	6539      	str	r1, [r7, #80]	@ 0x50
 8006500:	6812      	ldr	r2, [r2, #0]
 8006502:	601a      	str	r2, [r3, #0]
 8006504:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006506:	2b01      	cmp	r3, #1
 8006508:	d90e      	bls.n	8006528 <_tx_queue_receive+0x21c>
 800650a:	e007      	b.n	800651c <_tx_queue_receive+0x210>
 800650c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800650e:	1d13      	adds	r3, r2, #4
 8006510:	657b      	str	r3, [r7, #84]	@ 0x54
 8006512:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006514:	1d19      	adds	r1, r3, #4
 8006516:	6539      	str	r1, [r7, #80]	@ 0x50
 8006518:	6812      	ldr	r2, [r2, #0]
 800651a:	601a      	str	r2, [r3, #0]
 800651c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800651e:	3b01      	subs	r3, #1
 8006520:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006522:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1f1      	bne.n	800650c <_tx_queue_receive+0x200>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	69db      	ldr	r3, [r3, #28]
 800652c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800652e:	429a      	cmp	r2, r3
 8006530:	d102      	bne.n	8006538 <_tx_queue_receive+0x22c>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	699b      	ldr	r3, [r3, #24]
 8006536:	653b      	str	r3, [r7, #80]	@ 0x50
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800653c:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006542:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8006544:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006546:	3b01      	subs	r3, #1
 8006548:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800654a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800654c:	2b00      	cmp	r3, #0
 800654e:	d103      	bne.n	8006558 <_tx_queue_receive+0x24c>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	629a      	str	r2, [r3, #40]	@ 0x28
 8006556:	e00e      	b.n	8006576 <_tx_queue_receive+0x26a>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8006558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800655a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800655c:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006562:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8006564:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006566:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006568:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 800656a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800656c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800656e:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 8006570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006572:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006574:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800657a:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800657c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800657e:	2200      	movs	r2, #0
 8006580:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8006582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006584:	2200      	movs	r2, #0
 8006586:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800658a:	4b41      	ldr	r3, [pc, #260]	@ (8006690 <_tx_queue_receive+0x384>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	3301      	adds	r3, #1
 8006590:	4a3f      	ldr	r2, [pc, #252]	@ (8006690 <_tx_queue_receive+0x384>)
 8006592:	6013      	str	r3, [r2, #0]
 8006594:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006596:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006598:	6a3b      	ldr	r3, [r7, #32]
 800659a:	f383 8810 	msr	PRIMASK, r3
}
 800659e:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 80065a0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80065a2:	f000 fb5f 	bl	8006c64 <_tx_thread_system_resume>
 80065a6:	e06d      	b.n	8006684 <_tx_queue_receive+0x378>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d062      	beq.n	8006674 <_tx_queue_receive+0x368>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 80065ae:	4b38      	ldr	r3, [pc, #224]	@ (8006690 <_tx_queue_receive+0x384>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d008      	beq.n	80065c8 <_tx_queue_receive+0x2bc>
 80065b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065b8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80065ba:	69fb      	ldr	r3, [r7, #28]
 80065bc:	f383 8810 	msr	PRIMASK, r3
}
 80065c0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 80065c2:	230a      	movs	r3, #10
 80065c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065c6:	e05d      	b.n	8006684 <_tx_queue_receive+0x378>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80065c8:	4b32      	ldr	r3, [pc, #200]	@ (8006694 <_tx_queue_receive+0x388>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 80065ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065d0:	4a31      	ldr	r2, [pc, #196]	@ (8006698 <_tx_queue_receive+0x38c>)
 80065d2:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 80065d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 80065da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065dc:	68ba      	ldr	r2, [r7, #8]
 80065de:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 80065e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065e2:	2200      	movs	r2, #0
 80065e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 80065e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065ea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80065ee:	1c5a      	adds	r2, r3, #1
 80065f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065f2:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 80065f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d109      	bne.n	8006610 <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006600:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8006602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006604:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006606:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8006608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800660a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800660c:	675a      	str	r2, [r3, #116]	@ 0x74
 800660e:	e011      	b.n	8006634 <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006614:	63bb      	str	r3, [r7, #56]	@ 0x38
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8006616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006618:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800661a:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800661c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800661e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006620:	637b      	str	r3, [r7, #52]	@ 0x34
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8006622:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006624:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006626:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8006628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800662a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800662c:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800662e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006630:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006632:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 8006634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006636:	1c5a      	adds	r2, r3, #1
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800663c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800663e:	2205      	movs	r2, #5
 8006640:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8006642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006644:	2201      	movs	r2, #1
 8006646:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8006648:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800664e:	4b10      	ldr	r3, [pc, #64]	@ (8006690 <_tx_queue_receive+0x384>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	3301      	adds	r3, #1
 8006654:	4a0e      	ldr	r2, [pc, #56]	@ (8006690 <_tx_queue_receive+0x384>)
 8006656:	6013      	str	r3, [r2, #0]
 8006658:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800665a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	f383 8810 	msr	PRIMASK, r3
}
 8006662:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8006664:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006666:	f000 fbfd 	bl	8006e64 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800666a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800666c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006670:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006672:	e007      	b.n	8006684 <_tx_queue_receive+0x378>
 8006674:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006676:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	f383 8810 	msr	PRIMASK, r3
}
 800667e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 8006680:	230a      	movs	r3, #10
 8006682:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Return completion status.  */
    return(status);
 8006684:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006686:	4618      	mov	r0, r3
 8006688:	3758      	adds	r7, #88	@ 0x58
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	200043f8 	.word	0x200043f8
 8006694:	20004360 	.word	0x20004360
 8006698:	0800611d 	.word	0x0800611d

0800669c <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b094      	sub	sp, #80	@ 0x50
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	60f8      	str	r0, [r7, #12]
 80066a4:	60b9      	str	r1, [r7, #8]
 80066a6:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 80066a8:	2300      	movs	r3, #0
 80066aa:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80066ac:	f3ef 8310 	mrs	r3, PRIMASK
 80066b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 80066b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 80066b4:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80066b6:	b672      	cpsid	i
    return(int_posture);
 80066b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 80066ba:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c0:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	695b      	ldr	r3, [r3, #20]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f000 809b 	beq.w	8006802 <_tx_queue_send+0x166>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 80066cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d13c      	bne.n	800674c <_tx_queue_send+0xb0>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	695b      	ldr	r3, [r3, #20]
 80066d6:	1e5a      	subs	r2, r3, #1
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	691b      	ldr	r3, [r3, #16]
 80066e0:	1c5a      	adds	r2, r3, #1
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ee:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 80066f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80066f8:	1d13      	adds	r3, r2, #4
 80066fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066fe:	1d19      	adds	r1, r3, #4
 8006700:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006702:	6812      	ldr	r2, [r2, #0]
 8006704:	601a      	str	r2, [r3, #0]
 8006706:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006708:	2b01      	cmp	r3, #1
 800670a:	d90e      	bls.n	800672a <_tx_queue_send+0x8e>
 800670c:	e007      	b.n	800671e <_tx_queue_send+0x82>
 800670e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006710:	1d13      	adds	r3, r2, #4
 8006712:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006714:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006716:	1d19      	adds	r1, r3, #4
 8006718:	64b9      	str	r1, [r7, #72]	@ 0x48
 800671a:	6812      	ldr	r2, [r2, #0]
 800671c:	601a      	str	r2, [r3, #0]
 800671e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006720:	3b01      	subs	r3, #1
 8006722:	647b      	str	r3, [r7, #68]	@ 0x44
 8006724:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1f1      	bne.n	800670e <_tx_queue_send+0x72>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	69db      	ldr	r3, [r3, #28]
 800672e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006730:	429a      	cmp	r2, r3
 8006732:	d102      	bne.n	800673a <_tx_queue_send+0x9e>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	699b      	ldr	r3, [r3, #24]
 8006738:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800673e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006740:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006742:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006744:	6a3b      	ldr	r3, [r7, #32]
 8006746:	f383 8810 	msr	PRIMASK, r3
}
 800674a:	e0c8      	b.n	80068de <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006750:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 8006752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006754:	3b01      	subs	r3, #1
 8006756:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 8006758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800675a:	2b00      	cmp	r3, #0
 800675c:	d103      	bne.n	8006766 <_tx_queue_send+0xca>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2200      	movs	r2, #0
 8006762:	629a      	str	r2, [r3, #40]	@ 0x28
 8006764:	e012      	b.n	800678c <_tx_queue_send+0xf0>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 8006766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006768:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800676e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006772:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006778:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800677a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800677c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800677e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 8006780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006784:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 8006786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006788:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800678a:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006790:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8006792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006794:	2200      	movs	r2, #0
 8006796:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800679c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800679e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067a0:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 80067a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80067aa:	1d13      	adds	r3, r2, #4
 80067ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067b0:	1d19      	adds	r1, r3, #4
 80067b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80067b4:	6812      	ldr	r2, [r2, #0]
 80067b6:	601a      	str	r2, [r3, #0]
 80067b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d90e      	bls.n	80067dc <_tx_queue_send+0x140>
 80067be:	e007      	b.n	80067d0 <_tx_queue_send+0x134>
 80067c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80067c2:	1d13      	adds	r3, r2, #4
 80067c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067c8:	1d19      	adds	r1, r3, #4
 80067ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 80067cc:	6812      	ldr	r2, [r2, #0]
 80067ce:	601a      	str	r2, [r3, #0]
 80067d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067d2:	3b01      	subs	r3, #1
 80067d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80067d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1f1      	bne.n	80067c0 <_tx_queue_send+0x124>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80067dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067de:	2200      	movs	r2, #0
 80067e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80067e4:	4b40      	ldr	r3, [pc, #256]	@ (80068e8 <_tx_queue_send+0x24c>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	3301      	adds	r3, #1
 80067ea:	4a3f      	ldr	r2, [pc, #252]	@ (80068e8 <_tx_queue_send+0x24c>)
 80067ec:	6013      	str	r3, [r2, #0]
 80067ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067f0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80067f2:	69fb      	ldr	r3, [r7, #28]
 80067f4:	f383 8810 	msr	PRIMASK, r3
}
 80067f8:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 80067fa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80067fc:	f000 fa32 	bl	8006c64 <_tx_thread_system_resume>
 8006800:	e06d      	b.n	80068de <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d062      	beq.n	80068ce <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8006808:	4b37      	ldr	r3, [pc, #220]	@ (80068e8 <_tx_queue_send+0x24c>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d008      	beq.n	8006822 <_tx_queue_send+0x186>
 8006810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006812:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	f383 8810 	msr	PRIMASK, r3
}
 800681a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 800681c:	230b      	movs	r3, #11
 800681e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006820:	e05d      	b.n	80068de <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8006822:	4b32      	ldr	r3, [pc, #200]	@ (80068ec <_tx_queue_send+0x250>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 8006828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800682a:	4a31      	ldr	r2, [pc, #196]	@ (80068f0 <_tx_queue_send+0x254>)
 800682c:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800682e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 8006834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006836:	68ba      	ldr	r2, [r7, #8]
 8006838:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800683a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800683c:	2200      	movs	r2, #0
 800683e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8006842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006844:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006848:	1c5a      	adds	r2, r3, #1
 800684a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800684c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 8006850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006852:	2b00      	cmp	r3, #0
 8006854:	d109      	bne.n	800686a <_tx_queue_send+0x1ce>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800685a:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800685c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800685e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006860:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8006862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006864:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006866:	675a      	str	r2, [r3, #116]	@ 0x74
 8006868:	e011      	b.n	800688e <_tx_queue_send+0x1f2>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800686e:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8006870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006872:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006874:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8006876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006878:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800687a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800687c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800687e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006880:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8006882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006884:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006886:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8006888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800688c:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800688e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006890:	1c5a      	adds	r2, r3, #1
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 8006896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006898:	2205      	movs	r2, #5
 800689a:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800689c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800689e:	2201      	movs	r2, #1
 80068a0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80068a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80068a8:	4b0f      	ldr	r3, [pc, #60]	@ (80068e8 <_tx_queue_send+0x24c>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	3301      	adds	r3, #1
 80068ae:	4a0e      	ldr	r2, [pc, #56]	@ (80068e8 <_tx_queue_send+0x24c>)
 80068b0:	6013      	str	r3, [r2, #0]
 80068b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068b4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	f383 8810 	msr	PRIMASK, r3
}
 80068bc:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80068be:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80068c0:	f000 fad0 	bl	8006e64 <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 80068c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80068cc:	e007      	b.n	80068de <_tx_queue_send+0x242>
 80068ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068d0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	f383 8810 	msr	PRIMASK, r3
}
 80068d8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 80068da:	230b      	movs	r3, #11
 80068dc:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 80068de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3750      	adds	r7, #80	@ 0x50
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	200043f8 	.word	0x200043f8
 80068ec:	20004360 	.word	0x20004360
 80068f0:	0800611d 	.word	0x0800611d

080068f4 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b092      	sub	sp, #72	@ 0x48
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	60f8      	str	r0, [r7, #12]
 80068fc:	60b9      	str	r1, [r7, #8]
 80068fe:	607a      	str	r2, [r7, #4]
 8006900:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8006902:	2300      	movs	r3, #0
 8006904:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8006906:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006908:	21ef      	movs	r1, #239	@ 0xef
 800690a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800690c:	f001 fc10 	bl	8008130 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8006910:	22b0      	movs	r2, #176	@ 0xb0
 8006912:	2100      	movs	r1, #0
 8006914:	68f8      	ldr	r0, [r7, #12]
 8006916:	f001 fc0b 	bl	8008130 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	68ba      	ldr	r2, [r7, #8]
 800691e:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	683a      	ldr	r2, [r7, #0]
 800692a:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006930:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006936:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800693c:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006942:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800694a:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006950:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2220      	movs	r2, #32
 8006956:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800695a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800695c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800695e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006960:	3b01      	subs	r3, #1
 8006962:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006964:	4413      	add	r3, r2
 8006966:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800696c:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800696e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006970:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006972:	429a      	cmp	r2, r3
 8006974:	d007      	beq.n	8006986 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2200      	movs	r2, #0
 800697a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2200      	movs	r2, #0
 8006980:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8006984:	e006      	b.n	8006994 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800698a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006990:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2203      	movs	r2, #3
 8006998:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	4a48      	ldr	r2, [pc, #288]	@ (8006ac0 <_tx_thread_create+0x1cc>)
 800699e:	655a      	str	r2, [r3, #84]	@ 0x54
 80069a0:	68fa      	ldr	r2, [r7, #12]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 80069a6:	4947      	ldr	r1, [pc, #284]	@ (8006ac4 <_tx_thread_create+0x1d0>)
 80069a8:	68f8      	ldr	r0, [r7, #12]
 80069aa:	f7f9 fcb1 	bl	8000310 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80069ae:	f3ef 8310 	mrs	r3, PRIMASK
 80069b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 80069b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 80069b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80069b8:	b672      	cpsid	i
    return(int_posture);
 80069ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 80069bc:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	4a41      	ldr	r2, [pc, #260]	@ (8006ac8 <_tx_thread_create+0x1d4>)
 80069c2:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 80069c4:	4b41      	ldr	r3, [pc, #260]	@ (8006acc <_tx_thread_create+0x1d8>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d10b      	bne.n	80069e4 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 80069cc:	4a40      	ldr	r2, [pc, #256]	@ (8006ad0 <_tx_thread_create+0x1dc>)
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80069e2:	e016      	b.n	8006a12 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 80069e4:	4b3a      	ldr	r3, [pc, #232]	@ (8006ad0 <_tx_thread_create+0x1dc>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 80069ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80069f0:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 80069f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069f4:	68fa      	ldr	r2, [r7, #12]
 80069f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 80069fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069fc:	68fa      	ldr	r2, [r7, #12]
 80069fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006a0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8006a12:	4b2e      	ldr	r3, [pc, #184]	@ (8006acc <_tx_thread_create+0x1d8>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	3301      	adds	r3, #1
 8006a18:	4a2c      	ldr	r2, [pc, #176]	@ (8006acc <_tx_thread_create+0x1d8>)
 8006a1a:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8006a1c:	4b2d      	ldr	r3, [pc, #180]	@ (8006ad4 <_tx_thread_create+0x1e0>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	3301      	adds	r3, #1
 8006a22:	4a2c      	ldr	r2, [pc, #176]	@ (8006ad4 <_tx_thread_create+0x1e0>)
 8006a24:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8006a26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d129      	bne.n	8006a80 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006a2c:	f3ef 8305 	mrs	r3, IPSR
 8006a30:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 8006a32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8006a34:	4b28      	ldr	r3, [pc, #160]	@ (8006ad8 <_tx_thread_create+0x1e4>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8006a3e:	d30d      	bcc.n	8006a5c <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8006a40:	4b26      	ldr	r3, [pc, #152]	@ (8006adc <_tx_thread_create+0x1e8>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8006a46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d009      	beq.n	8006a60 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8006a4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a50:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8006a52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a58:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006a5a:	e001      	b.n	8006a60 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a62:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006a64:	6a3b      	ldr	r3, [r7, #32]
 8006a66:	f383 8810 	msr	PRIMASK, r3
}
 8006a6a:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f000 f8f9 	bl	8006c64 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8006a72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d01e      	beq.n	8006ab6 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8006a78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a7c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006a7e:	e01a      	b.n	8006ab6 <_tx_thread_create+0x1c2>
 8006a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a82:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	f383 8810 	msr	PRIMASK, r3
}
 8006a8a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006a8c:	f3ef 8310 	mrs	r3, PRIMASK
 8006a90:	61bb      	str	r3, [r7, #24]
    return(posture);
 8006a92:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8006a94:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006a96:	b672      	cpsid	i
    return(int_posture);
 8006a98:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8006a9a:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8006a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8006ad4 <_tx_thread_create+0x1e0>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	4a0c      	ldr	r2, [pc, #48]	@ (8006ad4 <_tx_thread_create+0x1e0>)
 8006aa4:	6013      	str	r3, [r2, #0]
 8006aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	f383 8810 	msr	PRIMASK, r3
}
 8006ab0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8006ab2:	f000 f89d 	bl	8006bf0 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8006ab6:	2300      	movs	r3, #0
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3748      	adds	r7, #72	@ 0x48
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}
 8006ac0:	08007139 	.word	0x08007139
 8006ac4:	08006b59 	.word	0x08006b59
 8006ac8:	54485244 	.word	0x54485244
 8006acc:	2000436c 	.word	0x2000436c
 8006ad0:	20004368 	.word	0x20004368
 8006ad4:	200043f8 	.word	0x200043f8
 8006ad8:	2000001c 	.word	0x2000001c
 8006adc:	20004364 	.word	0x20004364

08006ae0 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8006ae4:	4b12      	ldr	r3, [pc, #72]	@ (8006b30 <_tx_thread_initialize+0x50>)
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8006aea:	4b12      	ldr	r3, [pc, #72]	@ (8006b34 <_tx_thread_initialize+0x54>)
 8006aec:	2200      	movs	r2, #0
 8006aee:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8006af0:	4b11      	ldr	r3, [pc, #68]	@ (8006b38 <_tx_thread_initialize+0x58>)
 8006af2:	2200      	movs	r2, #0
 8006af4:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8006af6:	4b11      	ldr	r3, [pc, #68]	@ (8006b3c <_tx_thread_initialize+0x5c>)
 8006af8:	2220      	movs	r2, #32
 8006afa:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8006afc:	2280      	movs	r2, #128	@ 0x80
 8006afe:	2100      	movs	r1, #0
 8006b00:	480f      	ldr	r0, [pc, #60]	@ (8006b40 <_tx_thread_initialize+0x60>)
 8006b02:	f001 fb15 	bl	8008130 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8006b06:	4b0f      	ldr	r3, [pc, #60]	@ (8006b44 <_tx_thread_initialize+0x64>)
 8006b08:	2200      	movs	r2, #0
 8006b0a:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8006b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8006b48 <_tx_thread_initialize+0x68>)
 8006b0e:	2200      	movs	r2, #0
 8006b10:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8006b12:	4b0e      	ldr	r3, [pc, #56]	@ (8006b4c <_tx_thread_initialize+0x6c>)
 8006b14:	2200      	movs	r2, #0
 8006b16:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8006b18:	4b0d      	ldr	r3, [pc, #52]	@ (8006b50 <_tx_thread_initialize+0x70>)
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 8006b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b54 <_tx_thread_initialize+0x74>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 8006b26:	4a0b      	ldr	r2, [pc, #44]	@ (8006b54 <_tx_thread_initialize+0x74>)
 8006b28:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 8006b2a:	bf00      	nop
 8006b2c:	bd80      	pop	{r7, pc}
 8006b2e:	bf00      	nop
 8006b30:	20004360 	.word	0x20004360
 8006b34:	20004364 	.word	0x20004364
 8006b38:	20004370 	.word	0x20004370
 8006b3c:	20004374 	.word	0x20004374
 8006b40:	20004378 	.word	0x20004378
 8006b44:	20004368 	.word	0x20004368
 8006b48:	2000436c 	.word	0x2000436c
 8006b4c:	200043f8 	.word	0x200043f8
 8006b50:	200043fc 	.word	0x200043fc
 8006b54:	20004400 	.word	0x20004400

08006b58 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b088      	sub	sp, #32
 8006b5c:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8006b5e:	4b21      	ldr	r3, [pc, #132]	@ (8006be4 <_tx_thread_shell_entry+0x8c>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8006b64:	69fb      	ldr	r3, [r7, #28]
 8006b66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b68:	69fa      	ldr	r2, [r7, #28]
 8006b6a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006b6c:	4610      	mov	r0, r2
 8006b6e:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8006b70:	4b1d      	ldr	r3, [pc, #116]	@ (8006be8 <_tx_thread_shell_entry+0x90>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d003      	beq.n	8006b80 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8006b78:	4b1b      	ldr	r3, [pc, #108]	@ (8006be8 <_tx_thread_shell_entry+0x90>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	69f8      	ldr	r0, [r7, #28]
 8006b7e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006b80:	f3ef 8310 	mrs	r3, PRIMASK
 8006b84:	607b      	str	r3, [r7, #4]
    return(posture);
 8006b86:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8006b88:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006b8a:	b672      	cpsid	i
    return(int_posture);
 8006b8c:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8006b8e:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	2201      	movs	r2, #1
 8006b94:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	2201      	movs	r2, #1
 8006b9a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8006ba2:	4b12      	ldr	r3, [pc, #72]	@ (8006bec <_tx_thread_shell_entry+0x94>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	4a10      	ldr	r2, [pc, #64]	@ (8006bec <_tx_thread_shell_entry+0x94>)
 8006baa:	6013      	str	r3, [r2, #0]
 8006bac:	69bb      	ldr	r3, [r7, #24]
 8006bae:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	f383 8810 	msr	PRIMASK, r3
}
 8006bb6:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8006bb8:	f3ef 8314 	mrs	r3, CONTROL
 8006bbc:	60fb      	str	r3, [r7, #12]
    return(control_value);
 8006bbe:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 8006bc0:	617b      	str	r3, [r7, #20]
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	f023 0304 	bic.w	r3, r3, #4
 8006bc8:	617b      	str	r3, [r7, #20]
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	f383 8814 	msr	CONTROL, r3
}
 8006bd4:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8006bd6:	69f8      	ldr	r0, [r7, #28]
 8006bd8:	f000 f944 	bl	8006e64 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8006bdc:	bf00      	nop
 8006bde:	3720      	adds	r7, #32
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	20004360 	.word	0x20004360
 8006be8:	200043fc 	.word	0x200043fc
 8006bec:	200043f8 	.word	0x200043f8

08006bf0 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b089      	sub	sp, #36	@ 0x24
 8006bf4:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006bf6:	4b17      	ldr	r3, [pc, #92]	@ (8006c54 <_tx_thread_system_preempt_check+0x64>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d121      	bne.n	8006c46 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8006c02:	4b15      	ldr	r3, [pc, #84]	@ (8006c58 <_tx_thread_system_preempt_check+0x68>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8006c08:	4b14      	ldr	r3, [pc, #80]	@ (8006c5c <_tx_thread_system_preempt_check+0x6c>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8006c0e:	69ba      	ldr	r2, [r7, #24]
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d017      	beq.n	8006c46 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8006c16:	4b12      	ldr	r3, [pc, #72]	@ (8006c60 <_tx_thread_system_preempt_check+0x70>)
 8006c18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c1c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006c1e:	f3ef 8305 	mrs	r3, IPSR
 8006c22:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8006c24:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d10c      	bne.n	8006c44 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006c2a:	f3ef 8310 	mrs	r3, PRIMASK
 8006c2e:	60fb      	str	r3, [r7, #12]
    return(posture);
 8006c30:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8006c32:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8006c34:	b662      	cpsie	i
}
 8006c36:	bf00      	nop
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f383 8810 	msr	PRIMASK, r3
}
 8006c42:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8006c44:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8006c46:	bf00      	nop
 8006c48:	3724      	adds	r7, #36	@ 0x24
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	200043f8 	.word	0x200043f8
 8006c58:	20004360 	.word	0x20004360
 8006c5c:	20004364 	.word	0x20004364
 8006c60:	e000ed04 	.word	0xe000ed04

08006c64 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b096      	sub	sp, #88	@ 0x58
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006c6c:	f3ef 8310 	mrs	r3, PRIMASK
 8006c70:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 8006c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8006c74:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8006c76:	b672      	cpsid	i
    return(int_posture);
 8006c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8006c7a:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d005      	beq.n	8006c90 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	334c      	adds	r3, #76	@ 0x4c
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f000 fb91 	bl	80073b0 <_tx_timer_system_deactivate>
 8006c8e:	e002      	b.n	8006c96 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8006c96:	4b6c      	ldr	r3, [pc, #432]	@ (8006e48 <_tx_thread_system_resume+0x1e4>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	3b01      	subs	r3, #1
 8006c9c:	4a6a      	ldr	r2, [pc, #424]	@ (8006e48 <_tx_thread_system_resume+0x1e4>)
 8006c9e:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f040 8083 	bne.w	8006db0 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f000 8097 	beq.w	8006de2 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d172      	bne.n	8006da2 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc6:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8006cc8:	4a60      	ldr	r2, [pc, #384]	@ (8006e4c <_tx_thread_system_resume+0x1e8>)
 8006cca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 8006cd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d154      	bne.n	8006d82 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8006cd8:	495c      	ldr	r1, [pc, #368]	@ (8006e4c <_tx_thread_system_resume+0x1e8>)
 8006cda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8006cee:	2201      	movs	r2, #1
 8006cf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf6:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8006cf8:	4b55      	ldr	r3, [pc, #340]	@ (8006e50 <_tx_thread_system_resume+0x1ec>)
 8006cfa:	681a      	ldr	r2, [r3, #0]
 8006cfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	4a53      	ldr	r2, [pc, #332]	@ (8006e50 <_tx_thread_system_resume+0x1ec>)
 8006d02:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8006d04:	4b53      	ldr	r3, [pc, #332]	@ (8006e54 <_tx_thread_system_resume+0x1f0>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006d0a:	429a      	cmp	r2, r3
 8006d0c:	d269      	bcs.n	8006de2 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8006d0e:	4a51      	ldr	r2, [pc, #324]	@ (8006e54 <_tx_thread_system_resume+0x1f0>)
 8006d10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d12:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8006d14:	4b50      	ldr	r3, [pc, #320]	@ (8006e58 <_tx_thread_system_resume+0x1f4>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8006d1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d103      	bne.n	8006d28 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8006d20:	4a4d      	ldr	r2, [pc, #308]	@ (8006e58 <_tx_thread_system_resume+0x1f4>)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6013      	str	r3, [r2, #0]
 8006d26:	e05c      	b.n	8006de2 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8006d28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d2c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006d2e:	429a      	cmp	r2, r3
 8006d30:	d257      	bcs.n	8006de2 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8006d32:	4a49      	ldr	r2, [pc, #292]	@ (8006e58 <_tx_thread_system_resume+0x1f4>)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6013      	str	r3, [r2, #0]
 8006d38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d3e:	f383 8810 	msr	PRIMASK, r3
}
 8006d42:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006d44:	4b40      	ldr	r3, [pc, #256]	@ (8006e48 <_tx_thread_system_resume+0x1e4>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 8006d4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d174      	bne.n	8006e3a <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8006d50:	4b42      	ldr	r3, [pc, #264]	@ (8006e5c <_tx_thread_system_resume+0x1f8>)
 8006d52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d56:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006d58:	f3ef 8305 	mrs	r3, IPSR
 8006d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8006d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d10c      	bne.n	8006d7e <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006d64:	f3ef 8310 	mrs	r3, PRIMASK
 8006d68:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8006d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 8006d6c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8006d6e:	b662      	cpsie	i
}
 8006d70:	bf00      	nop
 8006d72:	6a3b      	ldr	r3, [r7, #32]
 8006d74:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	f383 8810 	msr	PRIMASK, r3
}
 8006d7c:	bf00      	nop
}
 8006d7e:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8006d80:	e05b      	b.n	8006e3a <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8006d82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d86:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8006d88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8006d8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d98:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d9e:	621a      	str	r2, [r3, #32]
 8006da0:	e01f      	b.n	8006de2 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2203      	movs	r2, #3
 8006dac:	631a      	str	r2, [r3, #48]	@ 0x30
 8006dae:	e018      	b.n	8006de2 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d014      	beq.n	8006de2 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dbc:	2b02      	cmp	r3, #2
 8006dbe:	d010      	beq.n	8006de2 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d106      	bne.n	8006dd6 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	631a      	str	r2, [r3, #48]	@ 0x30
 8006dd4:	e005      	b.n	8006de2 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2203      	movs	r2, #3
 8006de0:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8006de2:	4b1f      	ldr	r3, [pc, #124]	@ (8006e60 <_tx_thread_system_resume+0x1fc>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006de8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006dea:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	f383 8810 	msr	PRIMASK, r3
}
 8006df2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8006df4:	4b18      	ldr	r3, [pc, #96]	@ (8006e58 <_tx_thread_system_resume+0x1f4>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d020      	beq.n	8006e40 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006dfe:	4b12      	ldr	r3, [pc, #72]	@ (8006e48 <_tx_thread_system_resume+0x1e4>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8006e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d11a      	bne.n	8006e40 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8006e0a:	4b14      	ldr	r3, [pc, #80]	@ (8006e5c <_tx_thread_system_resume+0x1f8>)
 8006e0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e10:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006e12:	f3ef 8305 	mrs	r3, IPSR
 8006e16:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8006e18:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d10f      	bne.n	8006e3e <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006e1e:	f3ef 8310 	mrs	r3, PRIMASK
 8006e22:	613b      	str	r3, [r7, #16]
    return(posture);
 8006e24:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 8006e26:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8006e28:	b662      	cpsie	i
}
 8006e2a:	bf00      	nop
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	f383 8810 	msr	PRIMASK, r3
}
 8006e36:	bf00      	nop
}
 8006e38:	e001      	b.n	8006e3e <_tx_thread_system_resume+0x1da>
                                return;
 8006e3a:	bf00      	nop
 8006e3c:	e000      	b.n	8006e40 <_tx_thread_system_resume+0x1dc>
 8006e3e:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8006e40:	3758      	adds	r7, #88	@ 0x58
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop
 8006e48:	200043f8 	.word	0x200043f8
 8006e4c:	20004378 	.word	0x20004378
 8006e50:	20004370 	.word	0x20004370
 8006e54:	20004374 	.word	0x20004374
 8006e58:	20004364 	.word	0x20004364
 8006e5c:	e000ed04 	.word	0xe000ed04
 8006e60:	20004360 	.word	0x20004360

08006e64 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b09e      	sub	sp, #120	@ 0x78
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8006e6c:	4b81      	ldr	r3, [pc, #516]	@ (8007074 <_tx_thread_system_suspend+0x210>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006e72:	f3ef 8310 	mrs	r3, PRIMASK
 8006e76:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 8006e78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 8006e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 8006e7c:	b672      	cpsid	i
    return(int_posture);
 8006e7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8006e80:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8006e82:	687a      	ldr	r2, [r7, #4]
 8006e84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d112      	bne.n	8006eb0 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e8e:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8006e90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d008      	beq.n	8006ea8 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8006e96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e9c:	d004      	beq.n	8006ea8 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	334c      	adds	r3, #76	@ 0x4c
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f000 fa22 	bl	80072ec <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	69db      	ldr	r3, [r3, #28]
 8006eac:	4a72      	ldr	r2, [pc, #456]	@ (8007078 <_tx_thread_system_suspend+0x214>)
 8006eae:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8006eb0:	4b72      	ldr	r3, [pc, #456]	@ (800707c <_tx_thread_system_suspend+0x218>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	4a71      	ldr	r2, [pc, #452]	@ (800707c <_tx_thread_system_suspend+0x218>)
 8006eb8:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	f040 80a6 	bne.w	8007010 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ece:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6a1b      	ldr	r3, [r3, #32]
 8006ed4:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8006ed6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d015      	beq.n	8006f0a <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee2:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8006ee4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ee6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006ee8:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8006eea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006eec:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006eee:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8006ef0:	4a63      	ldr	r2, [pc, #396]	@ (8007080 <_tx_thread_system_suspend+0x21c>)
 8006ef2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ef8:	687a      	ldr	r2, [r7, #4]
 8006efa:	429a      	cmp	r2, r3
 8006efc:	d157      	bne.n	8006fae <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8006efe:	4960      	ldr	r1, [pc, #384]	@ (8007080 <_tx_thread_system_suspend+0x21c>)
 8006f00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f02:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006f04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006f08:	e051      	b.n	8006fae <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8006f0a:	4a5d      	ldr	r2, [pc, #372]	@ (8007080 <_tx_thread_system_suspend+0x21c>)
 8006f0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f0e:	2100      	movs	r1, #0
 8006f10:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8006f14:	2201      	movs	r2, #1
 8006f16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f18:	fa02 f303 	lsl.w	r3, r2, r3
 8006f1c:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8006f1e:	4b59      	ldr	r3, [pc, #356]	@ (8007084 <_tx_thread_system_suspend+0x220>)
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f24:	43db      	mvns	r3, r3
 8006f26:	4013      	ands	r3, r2
 8006f28:	4a56      	ldr	r2, [pc, #344]	@ (8007084 <_tx_thread_system_suspend+0x220>)
 8006f2a:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8006f30:	4b54      	ldr	r3, [pc, #336]	@ (8007084 <_tx_thread_system_suspend+0x220>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 8006f36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d12b      	bne.n	8006f94 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8006f3c:	4b52      	ldr	r3, [pc, #328]	@ (8007088 <_tx_thread_system_suspend+0x224>)
 8006f3e:	2220      	movs	r2, #32
 8006f40:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 8006f42:	4b52      	ldr	r3, [pc, #328]	@ (800708c <_tx_thread_system_suspend+0x228>)
 8006f44:	2200      	movs	r2, #0
 8006f46:	601a      	str	r2, [r3, #0]
 8006f48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f4a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006f4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f4e:	f383 8810 	msr	PRIMASK, r3
}
 8006f52:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006f54:	4b49      	ldr	r3, [pc, #292]	@ (800707c <_tx_thread_system_suspend+0x218>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 8006f5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f040 8081 	bne.w	8007064 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8006f62:	4b4b      	ldr	r3, [pc, #300]	@ (8007090 <_tx_thread_system_suspend+0x22c>)
 8006f64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f68:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006f6a:	f3ef 8305 	mrs	r3, IPSR
 8006f6e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 8006f70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d10c      	bne.n	8006f90 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006f76:	f3ef 8310 	mrs	r3, PRIMASK
 8006f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 8006f7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 8006f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 8006f80:	b662      	cpsie	i
}
 8006f82:	bf00      	nop
 8006f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f86:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006f88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f8a:	f383 8810 	msr	PRIMASK, r3
}
 8006f8e:	bf00      	nop
}
 8006f90:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8006f92:	e067      	b.n	8007064 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8006f94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f96:	fa93 f3a3 	rbit	r3, r3
 8006f9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006f9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f9e:	fab3 f383 	clz	r3, r3
 8006fa2:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8006fa4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006fa6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fa8:	4413      	add	r3, r2
 8006faa:	4a37      	ldr	r2, [pc, #220]	@ (8007088 <_tx_thread_system_suspend+0x224>)
 8006fac:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8006fae:	4b37      	ldr	r3, [pc, #220]	@ (800708c <_tx_thread_system_suspend+0x228>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d12b      	bne.n	8007010 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8006fb8:	4b33      	ldr	r3, [pc, #204]	@ (8007088 <_tx_thread_system_suspend+0x224>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a30      	ldr	r2, [pc, #192]	@ (8007080 <_tx_thread_system_suspend+0x21c>)
 8006fbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fc2:	4a32      	ldr	r2, [pc, #200]	@ (800708c <_tx_thread_system_suspend+0x228>)
 8006fc4:	6013      	str	r3, [r2, #0]
 8006fc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006fc8:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fcc:	f383 8810 	msr	PRIMASK, r3
}
 8006fd0:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006fd2:	4b2a      	ldr	r3, [pc, #168]	@ (800707c <_tx_thread_system_suspend+0x218>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 8006fd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d144      	bne.n	8007068 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8006fde:	4b2c      	ldr	r3, [pc, #176]	@ (8007090 <_tx_thread_system_suspend+0x22c>)
 8006fe0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fe4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006fe6:	f3ef 8305 	mrs	r3, IPSR
 8006fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 8006fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10c      	bne.n	800700c <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006ff2:	f3ef 8310 	mrs	r3, PRIMASK
 8006ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8006ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 8006ffa:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 8006ffc:	b662      	cpsie	i
}
 8006ffe:	bf00      	nop
 8007000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007002:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007004:	6a3b      	ldr	r3, [r7, #32]
 8007006:	f383 8810 	msr	PRIMASK, r3
}
 800700a:	bf00      	nop
}
 800700c:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800700e:	e02b      	b.n	8007068 <_tx_thread_system_suspend+0x204>
 8007010:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007012:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007014:	69fb      	ldr	r3, [r7, #28]
 8007016:	f383 8810 	msr	PRIMASK, r3
}
 800701a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800701c:	4b1b      	ldr	r3, [pc, #108]	@ (800708c <_tx_thread_system_suspend+0x228>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007022:	429a      	cmp	r2, r3
 8007024:	d022      	beq.n	800706c <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007026:	4b15      	ldr	r3, [pc, #84]	@ (800707c <_tx_thread_system_suspend+0x218>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800702c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800702e:	2b00      	cmp	r3, #0
 8007030:	d11c      	bne.n	800706c <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007032:	4b17      	ldr	r3, [pc, #92]	@ (8007090 <_tx_thread_system_suspend+0x22c>)
 8007034:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007038:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800703a:	f3ef 8305 	mrs	r3, IPSR
 800703e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8007040:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 8007042:	2b00      	cmp	r3, #0
 8007044:	d10c      	bne.n	8007060 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007046:	f3ef 8310 	mrs	r3, PRIMASK
 800704a:	617b      	str	r3, [r7, #20]
    return(posture);
 800704c:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800704e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007050:	b662      	cpsie	i
}
 8007052:	bf00      	nop
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	f383 8810 	msr	PRIMASK, r3
}
 800705e:	bf00      	nop
}
 8007060:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8007062:	e003      	b.n	800706c <_tx_thread_system_suspend+0x208>
                return;
 8007064:	bf00      	nop
 8007066:	e002      	b.n	800706e <_tx_thread_system_suspend+0x20a>
            return;
 8007068:	bf00      	nop
 800706a:	e000      	b.n	800706e <_tx_thread_system_suspend+0x20a>
    return;
 800706c:	bf00      	nop
}
 800706e:	3778      	adds	r7, #120	@ 0x78
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}
 8007074:	20004360 	.word	0x20004360
 8007078:	20004964 	.word	0x20004964
 800707c:	200043f8 	.word	0x200043f8
 8007080:	20004378 	.word	0x20004378
 8007084:	20004370 	.word	0x20004370
 8007088:	20004374 	.word	0x20004374
 800708c:	20004364 	.word	0x20004364
 8007090:	e000ed04 	.word	0xe000ed04

08007094 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8007094:	b480      	push	{r7}
 8007096:	b087      	sub	sp, #28
 8007098:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800709a:	4b21      	ldr	r3, [pc, #132]	@ (8007120 <_tx_thread_time_slice+0x8c>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80070a0:	f3ef 8310 	mrs	r3, PRIMASK
 80070a4:	60fb      	str	r3, [r7, #12]
    return(posture);
 80070a6:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 80070a8:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 80070aa:	b672      	cpsid	i
    return(int_posture);
 80070ac:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 80070ae:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80070b0:	4b1c      	ldr	r3, [pc, #112]	@ (8007124 <_tx_thread_time_slice+0x90>)
 80070b2:	2200      	movs	r2, #0
 80070b4:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d024      	beq.n	8007106 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d120      	bne.n	8007106 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	69da      	ldr	r2, [r3, #28]
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	699b      	ldr	r3, [r3, #24]
 80070d0:	4a15      	ldr	r2, [pc, #84]	@ (8007128 <_tx_thread_time_slice+0x94>)
 80070d2:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	6a1b      	ldr	r3, [r3, #32]
 80070d8:	697a      	ldr	r2, [r7, #20]
 80070da:	429a      	cmp	r2, r3
 80070dc:	d013      	beq.n	8007106 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d10d      	bne.n	8007106 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ee:	697a      	ldr	r2, [r7, #20]
 80070f0:	6a12      	ldr	r2, [r2, #32]
 80070f2:	490e      	ldr	r1, [pc, #56]	@ (800712c <_tx_thread_time_slice+0x98>)
 80070f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80070f8:	4b0d      	ldr	r3, [pc, #52]	@ (8007130 <_tx_thread_time_slice+0x9c>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a0b      	ldr	r2, [pc, #44]	@ (800712c <_tx_thread_time_slice+0x98>)
 80070fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007102:	4a0c      	ldr	r2, [pc, #48]	@ (8007134 <_tx_thread_time_slice+0xa0>)
 8007104:	6013      	str	r3, [r2, #0]
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f383 8810 	msr	PRIMASK, r3
}
 8007110:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8007112:	bf00      	nop
 8007114:	371c      	adds	r7, #28
 8007116:	46bd      	mov	sp, r7
 8007118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop
 8007120:	20004360 	.word	0x20004360
 8007124:	20004408 	.word	0x20004408
 8007128:	20004964 	.word	0x20004964
 800712c:	20004378 	.word	0x20004378
 8007130:	20004374 	.word	0x20004374
 8007134:	20004364 	.word	0x20004364

08007138 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b08a      	sub	sp, #40	@ 0x28
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007144:	f3ef 8310 	mrs	r3, PRIMASK
 8007148:	617b      	str	r3, [r7, #20]
    return(posture);
 800714a:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800714c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800714e:	b672      	cpsid	i
    return(int_posture);
 8007150:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 8007152:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8007154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007158:	2b04      	cmp	r3, #4
 800715a:	d10e      	bne.n	800717a <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800715c:	4b13      	ldr	r3, [pc, #76]	@ (80071ac <_tx_thread_timeout+0x74>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	3301      	adds	r3, #1
 8007162:	4a12      	ldr	r2, [pc, #72]	@ (80071ac <_tx_thread_timeout+0x74>)
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	6a3b      	ldr	r3, [r7, #32]
 8007168:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f383 8810 	msr	PRIMASK, r3
}
 8007170:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8007172:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007174:	f7ff fd76 	bl	8006c64 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8007178:	e013      	b.n	80071a2 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800717a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800717e:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8007180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007182:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007186:	61bb      	str	r3, [r7, #24]
 8007188:	6a3b      	ldr	r3, [r7, #32]
 800718a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	f383 8810 	msr	PRIMASK, r3
}
 8007192:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d003      	beq.n	80071a2 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	69b9      	ldr	r1, [r7, #24]
 800719e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80071a0:	4798      	blx	r3
}
 80071a2:	bf00      	nop
 80071a4:	3728      	adds	r7, #40	@ 0x28
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	200043f8 	.word	0x200043f8

080071b0 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80071b6:	f3ef 8310 	mrs	r3, PRIMASK
 80071ba:	607b      	str	r3, [r7, #4]
    return(posture);
 80071bc:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 80071be:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 80071c0:	b672      	cpsid	i
    return(int_posture);
 80071c2:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 80071c4:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 80071c6:	4b09      	ldr	r3, [pc, #36]	@ (80071ec <_tx_timer_expiration_process+0x3c>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	3301      	adds	r3, #1
 80071cc:	4a07      	ldr	r2, [pc, #28]	@ (80071ec <_tx_timer_expiration_process+0x3c>)
 80071ce:	6013      	str	r3, [r2, #0]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	f383 8810 	msr	PRIMASK, r3
}
 80071da:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 80071dc:	4804      	ldr	r0, [pc, #16]	@ (80071f0 <_tx_timer_expiration_process+0x40>)
 80071de:	f7ff fd41 	bl	8006c64 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80071e2:	bf00      	nop
 80071e4:	3710      	adds	r7, #16
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
 80071ea:	bf00      	nop
 80071ec:	200043f8 	.word	0x200043f8
 80071f0:	200044a8 	.word	0x200044a8

080071f4 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 80071f4:	b590      	push	{r4, r7, lr}
 80071f6:	b089      	sub	sp, #36	@ 0x24
 80071f8:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 80071fa:	4b28      	ldr	r3, [pc, #160]	@ (800729c <_tx_timer_initialize+0xa8>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8007200:	4b27      	ldr	r3, [pc, #156]	@ (80072a0 <_tx_timer_initialize+0xac>)
 8007202:	2200      	movs	r2, #0
 8007204:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8007206:	4b27      	ldr	r3, [pc, #156]	@ (80072a4 <_tx_timer_initialize+0xb0>)
 8007208:	2200      	movs	r2, #0
 800720a:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800720c:	4b26      	ldr	r3, [pc, #152]	@ (80072a8 <_tx_timer_initialize+0xb4>)
 800720e:	2200      	movs	r2, #0
 8007210:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8007212:	4b26      	ldr	r3, [pc, #152]	@ (80072ac <_tx_timer_initialize+0xb8>)
 8007214:	2200      	movs	r2, #0
 8007216:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8007218:	2280      	movs	r2, #128	@ 0x80
 800721a:	2100      	movs	r1, #0
 800721c:	4824      	ldr	r0, [pc, #144]	@ (80072b0 <_tx_timer_initialize+0xbc>)
 800721e:	f000 ff87 	bl	8008130 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8007222:	4b24      	ldr	r3, [pc, #144]	@ (80072b4 <_tx_timer_initialize+0xc0>)
 8007224:	4a22      	ldr	r2, [pc, #136]	@ (80072b0 <_tx_timer_initialize+0xbc>)
 8007226:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8007228:	4b23      	ldr	r3, [pc, #140]	@ (80072b8 <_tx_timer_initialize+0xc4>)
 800722a:	4a21      	ldr	r2, [pc, #132]	@ (80072b0 <_tx_timer_initialize+0xbc>)
 800722c:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800722e:	4b23      	ldr	r3, [pc, #140]	@ (80072bc <_tx_timer_initialize+0xc8>)
 8007230:	4a23      	ldr	r2, [pc, #140]	@ (80072c0 <_tx_timer_initialize+0xcc>)
 8007232:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8007234:	4b21      	ldr	r3, [pc, #132]	@ (80072bc <_tx_timer_initialize+0xc8>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	3304      	adds	r3, #4
 800723a:	4a20      	ldr	r2, [pc, #128]	@ (80072bc <_tx_timer_initialize+0xc8>)
 800723c:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800723e:	4b21      	ldr	r3, [pc, #132]	@ (80072c4 <_tx_timer_initialize+0xd0>)
 8007240:	4a21      	ldr	r2, [pc, #132]	@ (80072c8 <_tx_timer_initialize+0xd4>)
 8007242:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8007244:	4b21      	ldr	r3, [pc, #132]	@ (80072cc <_tx_timer_initialize+0xd8>)
 8007246:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800724a:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800724c:	4b20      	ldr	r3, [pc, #128]	@ (80072d0 <_tx_timer_initialize+0xdc>)
 800724e:	2200      	movs	r2, #0
 8007250:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8007252:	4b1c      	ldr	r3, [pc, #112]	@ (80072c4 <_tx_timer_initialize+0xd0>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a1d      	ldr	r2, [pc, #116]	@ (80072cc <_tx_timer_initialize+0xd8>)
 8007258:	6812      	ldr	r2, [r2, #0]
 800725a:	491d      	ldr	r1, [pc, #116]	@ (80072d0 <_tx_timer_initialize+0xdc>)
 800725c:	6809      	ldr	r1, [r1, #0]
 800725e:	481c      	ldr	r0, [pc, #112]	@ (80072d0 <_tx_timer_initialize+0xdc>)
 8007260:	6800      	ldr	r0, [r0, #0]
 8007262:	2400      	movs	r4, #0
 8007264:	9405      	str	r4, [sp, #20]
 8007266:	2400      	movs	r4, #0
 8007268:	9404      	str	r4, [sp, #16]
 800726a:	9003      	str	r0, [sp, #12]
 800726c:	9102      	str	r1, [sp, #8]
 800726e:	9201      	str	r2, [sp, #4]
 8007270:	9300      	str	r3, [sp, #0]
 8007272:	4b18      	ldr	r3, [pc, #96]	@ (80072d4 <_tx_timer_initialize+0xe0>)
 8007274:	4a18      	ldr	r2, [pc, #96]	@ (80072d8 <_tx_timer_initialize+0xe4>)
 8007276:	4919      	ldr	r1, [pc, #100]	@ (80072dc <_tx_timer_initialize+0xe8>)
 8007278:	4819      	ldr	r0, [pc, #100]	@ (80072e0 <_tx_timer_initialize+0xec>)
 800727a:	f7ff fb3b 	bl	80068f4 <_tx_thread_create>
 800727e:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1e5      	bne.n	8007252 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8007286:	4b17      	ldr	r3, [pc, #92]	@ (80072e4 <_tx_timer_initialize+0xf0>)
 8007288:	2200      	movs	r2, #0
 800728a:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800728c:	4b16      	ldr	r3, [pc, #88]	@ (80072e8 <_tx_timer_initialize+0xf4>)
 800728e:	2200      	movs	r2, #0
 8007290:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8007292:	bf00      	nop
 8007294:	370c      	adds	r7, #12
 8007296:	46bd      	mov	sp, r7
 8007298:	bd90      	pop	{r4, r7, pc}
 800729a:	bf00      	nop
 800729c:	20004404 	.word	0x20004404
 80072a0:	20004964 	.word	0x20004964
 80072a4:	20004408 	.word	0x20004408
 80072a8:	20004498 	.word	0x20004498
 80072ac:	200044a4 	.word	0x200044a4
 80072b0:	2000440c 	.word	0x2000440c
 80072b4:	2000448c 	.word	0x2000448c
 80072b8:	20004494 	.word	0x20004494
 80072bc:	20004490 	.word	0x20004490
 80072c0:	20004488 	.word	0x20004488
 80072c4:	20004558 	.word	0x20004558
 80072c8:	20004564 	.word	0x20004564
 80072cc:	2000455c 	.word	0x2000455c
 80072d0:	20004560 	.word	0x20004560
 80072d4:	4154494d 	.word	0x4154494d
 80072d8:	08007421 	.word	0x08007421
 80072dc:	08009258 	.word	0x08009258
 80072e0:	200044a8 	.word	0x200044a8
 80072e4:	2000449c 	.word	0x2000449c
 80072e8:	200044a0 	.word	0x200044a0

080072ec <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b089      	sub	sp, #36	@ 0x24
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d04a      	beq.n	8007396 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007306:	d046      	beq.n	8007396 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	699b      	ldr	r3, [r3, #24]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d142      	bne.n	8007396 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	2b20      	cmp	r3, #32
 8007314:	d902      	bls.n	800731c <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8007316:	231f      	movs	r3, #31
 8007318:	61bb      	str	r3, [r7, #24]
 800731a:	e002      	b.n	8007322 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	3b01      	subs	r3, #1
 8007320:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8007322:	4b20      	ldr	r3, [pc, #128]	@ (80073a4 <_tx_timer_system_activate+0xb8>)
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	69bb      	ldr	r3, [r7, #24]
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	4413      	add	r3, r2
 800732c:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800732e:	4b1e      	ldr	r3, [pc, #120]	@ (80073a8 <_tx_timer_system_activate+0xbc>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	69fa      	ldr	r2, [r7, #28]
 8007334:	429a      	cmp	r2, r3
 8007336:	d30b      	bcc.n	8007350 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8007338:	4b1b      	ldr	r3, [pc, #108]	@ (80073a8 <_tx_timer_system_activate+0xbc>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	69fa      	ldr	r2, [r7, #28]
 800733e:	1ad3      	subs	r3, r2, r3
 8007340:	109b      	asrs	r3, r3, #2
 8007342:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8007344:	4b19      	ldr	r3, [pc, #100]	@ (80073ac <_tx_timer_system_activate+0xc0>)
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	4413      	add	r3, r2
 800734e:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8007350:	69fb      	ldr	r3, [r7, #28]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d109      	bne.n	800736c <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	687a      	ldr	r2, [r7, #4]
 800735c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	687a      	ldr	r2, [r7, #4]
 8007362:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8007364:	69fb      	ldr	r3, [r7, #28]
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	601a      	str	r2, [r3, #0]
 800736a:	e011      	b.n	8007390 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	695b      	ldr	r3, [r3, #20]
 8007376:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	687a      	ldr	r2, [r7, #4]
 800737c:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	68fa      	ldr	r2, [r7, #12]
 8007388:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	68ba      	ldr	r2, [r7, #8]
 800738e:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	69fa      	ldr	r2, [r7, #28]
 8007394:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8007396:	bf00      	nop
 8007398:	3724      	adds	r7, #36	@ 0x24
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr
 80073a2:	bf00      	nop
 80073a4:	20004494 	.word	0x20004494
 80073a8:	20004490 	.word	0x20004490
 80073ac:	2000448c 	.word	0x2000448c

080073b0 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b087      	sub	sp, #28
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	699b      	ldr	r3, [r3, #24]
 80073bc:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d026      	beq.n	8007412 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	691b      	ldr	r3, [r3, #16]
 80073c8:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d108      	bne.n	80073e4 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d117      	bne.n	800740c <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	2200      	movs	r2, #0
 80073e0:	601a      	str	r2, [r3, #0]
 80073e2:	e013      	b.n	800740c <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	695b      	ldr	r3, [r3, #20]
 80073e8:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	693a      	ldr	r2, [r7, #16]
 80073f4:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d105      	bne.n	800740c <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	697a      	ldr	r2, [r7, #20]
 8007404:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	693a      	ldr	r2, [r7, #16]
 800740a:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	619a      	str	r2, [r3, #24]
    }
}
 8007412:	bf00      	nop
 8007414:	371c      	adds	r7, #28
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr
	...

08007420 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b098      	sub	sp, #96	@ 0x60
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8007428:	2300      	movs	r3, #0
 800742a:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	4a73      	ldr	r2, [pc, #460]	@ (80075fc <_tx_timer_thread_entry+0x1dc>)
 8007430:	4293      	cmp	r3, r2
 8007432:	f040 80de 	bne.w	80075f2 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007436:	f3ef 8310 	mrs	r3, PRIMASK
 800743a:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800743c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800743e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8007440:	b672      	cpsid	i
    return(int_posture);
 8007442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8007444:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8007446:	4b6e      	ldr	r3, [pc, #440]	@ (8007600 <_tx_timer_thread_entry+0x1e0>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d003      	beq.n	800745c <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f107 020c 	add.w	r2, r7, #12
 800745a:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800745c:	4b68      	ldr	r3, [pc, #416]	@ (8007600 <_tx_timer_thread_entry+0x1e0>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	2200      	movs	r2, #0
 8007462:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8007464:	4b66      	ldr	r3, [pc, #408]	@ (8007600 <_tx_timer_thread_entry+0x1e0>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	3304      	adds	r3, #4
 800746a:	4a65      	ldr	r2, [pc, #404]	@ (8007600 <_tx_timer_thread_entry+0x1e0>)
 800746c:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800746e:	4b64      	ldr	r3, [pc, #400]	@ (8007600 <_tx_timer_thread_entry+0x1e0>)
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	4b64      	ldr	r3, [pc, #400]	@ (8007604 <_tx_timer_thread_entry+0x1e4>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	429a      	cmp	r2, r3
 8007478:	d103      	bne.n	8007482 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800747a:	4b63      	ldr	r3, [pc, #396]	@ (8007608 <_tx_timer_thread_entry+0x1e8>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a60      	ldr	r2, [pc, #384]	@ (8007600 <_tx_timer_thread_entry+0x1e0>)
 8007480:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8007482:	4b62      	ldr	r3, [pc, #392]	@ (800760c <_tx_timer_thread_entry+0x1ec>)
 8007484:	2200      	movs	r2, #0
 8007486:	601a      	str	r2, [r3, #0]
 8007488:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800748a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800748c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748e:	f383 8810 	msr	PRIMASK, r3
}
 8007492:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007494:	f3ef 8310 	mrs	r3, PRIMASK
 8007498:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800749a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800749c:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800749e:	b672      	cpsid	i
    return(int_posture);
 80074a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 80074a2:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 80074a4:	e07f      	b.n	80075a6 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	691b      	ldr	r3, [r3, #16]
 80074ae:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 80074b0:	2300      	movs	r3, #0
 80074b2:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 80074b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80074b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d102      	bne.n	80074c2 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 80074bc:	2300      	movs	r3, #0
 80074be:	60fb      	str	r3, [r7, #12]
 80074c0:	e00e      	b.n	80074e0 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 80074c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074c4:	695b      	ldr	r3, [r3, #20]
 80074c6:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80074c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074cc:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 80074ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074d2:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 80074d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074d6:	f107 020c 	add.w	r2, r7, #12
 80074da:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 80074dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074de:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80074e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	2b20      	cmp	r3, #32
 80074e6:	d911      	bls.n	800750c <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 80074e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 80074f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074f2:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 80074f4:	2300      	movs	r3, #0
 80074f6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80074f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074fa:	f107 0208 	add.w	r2, r7, #8
 80074fe:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8007500:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007502:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007504:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 8007506:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007508:	60bb      	str	r3, [r7, #8]
 800750a:	e01a      	b.n	8007542 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800750c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8007512:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007514:	68db      	ldr	r3, [r3, #12]
 8007516:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8007518:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800751a:	685a      	ldr	r2, [r3, #4]
 800751c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800751e:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8007520:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d009      	beq.n	800753c <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8007528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800752a:	f107 0208 	add.w	r2, r7, #8
 800752e:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8007530:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007532:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007534:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8007536:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007538:	60bb      	str	r3, [r7, #8]
 800753a:	e002      	b.n	8007542 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800753c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800753e:	2200      	movs	r2, #0
 8007540:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8007542:	4a33      	ldr	r2, [pc, #204]	@ (8007610 <_tx_timer_thread_entry+0x1f0>)
 8007544:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007546:	6013      	str	r3, [r2, #0]
 8007548:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800754a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800754c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800754e:	f383 8810 	msr	PRIMASK, r3
}
 8007552:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8007554:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007556:	2b00      	cmp	r3, #0
 8007558:	d002      	beq.n	8007560 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800755a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800755c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800755e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007560:	f3ef 8310 	mrs	r3, PRIMASK
 8007564:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8007566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8007568:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800756a:	b672      	cpsid	i
    return(int_posture);
 800756c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800756e:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8007570:	4b27      	ldr	r3, [pc, #156]	@ (8007610 <_tx_timer_thread_entry+0x1f0>)
 8007572:	2200      	movs	r2, #0
 8007574:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800757a:	429a      	cmp	r2, r3
 800757c:	d105      	bne.n	800758a <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800757e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007580:	2200      	movs	r2, #0
 8007582:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8007584:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007586:	f7ff feb1 	bl	80072ec <_tx_timer_system_activate>
 800758a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800758c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800758e:	69bb      	ldr	r3, [r7, #24]
 8007590:	f383 8810 	msr	PRIMASK, r3
}
 8007594:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007596:	f3ef 8310 	mrs	r3, PRIMASK
 800759a:	623b      	str	r3, [r7, #32]
    return(posture);
 800759c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800759e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80075a0:	b672      	cpsid	i
    return(int_posture);
 80075a2:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 80075a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	f47f af7c 	bne.w	80074a6 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 80075ae:	4b17      	ldr	r3, [pc, #92]	@ (800760c <_tx_timer_thread_entry+0x1ec>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d116      	bne.n	80075e4 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 80075b6:	4b17      	ldr	r3, [pc, #92]	@ (8007614 <_tx_timer_thread_entry+0x1f4>)
 80075b8:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 80075ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075bc:	2203      	movs	r2, #3
 80075be:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80075c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075c2:	2201      	movs	r2, #1
 80075c4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 80075c6:	4b14      	ldr	r3, [pc, #80]	@ (8007618 <_tx_timer_thread_entry+0x1f8>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	3301      	adds	r3, #1
 80075cc:	4a12      	ldr	r2, [pc, #72]	@ (8007618 <_tx_timer_thread_entry+0x1f8>)
 80075ce:	6013      	str	r3, [r2, #0]
 80075d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075d2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	f383 8810 	msr	PRIMASK, r3
}
 80075da:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80075dc:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80075de:	f7ff fc41 	bl	8006e64 <_tx_thread_system_suspend>
 80075e2:	e728      	b.n	8007436 <_tx_timer_thread_entry+0x16>
 80075e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075e6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	f383 8810 	msr	PRIMASK, r3
}
 80075ee:	bf00      	nop
            TX_DISABLE
 80075f0:	e721      	b.n	8007436 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 80075f2:	bf00      	nop
 80075f4:	3760      	adds	r7, #96	@ 0x60
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	4154494d 	.word	0x4154494d
 8007600:	20004494 	.word	0x20004494
 8007604:	20004490 	.word	0x20004490
 8007608:	2000448c 	.word	0x2000448c
 800760c:	20004498 	.word	0x20004498
 8007610:	200044a4 	.word	0x200044a4
 8007614:	200044a8 	.word	0x200044a8
 8007618:	200043f8 	.word	0x200043f8

0800761c <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b08a      	sub	sp, #40	@ 0x28
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	607a      	str	r2, [r7, #4]
 8007628:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800762a:	2300      	movs	r3, #0
 800762c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d102      	bne.n	800763a <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8007634:	2302      	movs	r3, #2
 8007636:	627b      	str	r3, [r7, #36]	@ 0x24
 8007638:	e029      	b.n	800768e <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a2d      	ldr	r2, [pc, #180]	@ (80076f4 <_txe_byte_allocate+0xd8>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d002      	beq.n	800764a <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8007644:	2302      	movs	r3, #2
 8007646:	627b      	str	r3, [r7, #36]	@ 0x24
 8007648:	e021      	b.n	800768e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d102      	bne.n	8007656 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8007650:	2303      	movs	r3, #3
 8007652:	627b      	str	r3, [r7, #36]	@ 0x24
 8007654:	e01b      	b.n	800768e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d102      	bne.n	8007662 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800765c:	2305      	movs	r3, #5
 800765e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007660:	e015      	b.n	800768e <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	69db      	ldr	r3, [r3, #28]
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	429a      	cmp	r2, r3
 800766a:	d902      	bls.n	8007672 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800766c:	2305      	movs	r3, #5
 800766e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007670:	e00d      	b.n	800768e <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d00a      	beq.n	800768e <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007678:	f3ef 8305 	mrs	r3, IPSR
 800767c:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800767e:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8007680:	4b1d      	ldr	r3, [pc, #116]	@ (80076f8 <_txe_byte_allocate+0xdc>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4313      	orrs	r3, r2
 8007686:	2b00      	cmp	r3, #0
 8007688:	d001      	beq.n	800768e <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800768a:	2304      	movs	r3, #4
 800768c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 800768e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007690:	2b00      	cmp	r3, #0
 8007692:	d108      	bne.n	80076a6 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8007694:	4b19      	ldr	r3, [pc, #100]	@ (80076fc <_txe_byte_allocate+0xe0>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800769a:	6a3b      	ldr	r3, [r7, #32]
 800769c:	4a18      	ldr	r2, [pc, #96]	@ (8007700 <_txe_byte_allocate+0xe4>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d101      	bne.n	80076a6 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 80076a2:	2313      	movs	r3, #19
 80076a4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 80076a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d114      	bne.n	80076d6 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80076ac:	f3ef 8305 	mrs	r3, IPSR
 80076b0:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80076b2:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80076b4:	4b10      	ldr	r3, [pc, #64]	@ (80076f8 <_txe_byte_allocate+0xdc>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4313      	orrs	r3, r2
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d00b      	beq.n	80076d6 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80076be:	f3ef 8305 	mrs	r3, IPSR
 80076c2:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80076c4:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80076c6:	4b0c      	ldr	r3, [pc, #48]	@ (80076f8 <_txe_byte_allocate+0xdc>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 80076d0:	d201      	bcs.n	80076d6 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80076d2:	2313      	movs	r3, #19
 80076d4:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80076d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d106      	bne.n	80076ea <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	687a      	ldr	r2, [r7, #4]
 80076e0:	68b9      	ldr	r1, [r7, #8]
 80076e2:	68f8      	ldr	r0, [r7, #12]
 80076e4:	f7fe f9c6 	bl	8005a74 <_tx_byte_allocate>
 80076e8:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 80076ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	3728      	adds	r7, #40	@ 0x28
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}
 80076f4:	42595445 	.word	0x42595445
 80076f8:	2000001c 	.word	0x2000001c
 80076fc:	20004360 	.word	0x20004360
 8007700:	200044a8 	.word	0x200044a8

08007704 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b092      	sub	sp, #72	@ 0x48
 8007708:	af00      	add	r7, sp, #0
 800770a:	60f8      	str	r0, [r7, #12]
 800770c:	60b9      	str	r1, [r7, #8]
 800770e:	607a      	str	r2, [r7, #4]
 8007710:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8007712:	2300      	movs	r3, #0
 8007714:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d102      	bne.n	8007722 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800771c:	2302      	movs	r3, #2
 800771e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007720:	e075      	b.n	800780e <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8007722:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007724:	2b34      	cmp	r3, #52	@ 0x34
 8007726:	d002      	beq.n	800772e <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8007728:	2302      	movs	r3, #2
 800772a:	647b      	str	r3, [r7, #68]	@ 0x44
 800772c:	e06f      	b.n	800780e <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800772e:	f3ef 8310 	mrs	r3, PRIMASK
 8007732:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8007734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8007736:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8007738:	b672      	cpsid	i
    return(int_posture);
 800773a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800773c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800773e:	4b3b      	ldr	r3, [pc, #236]	@ (800782c <_txe_byte_pool_create+0x128>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	3301      	adds	r3, #1
 8007744:	4a39      	ldr	r2, [pc, #228]	@ (800782c <_txe_byte_pool_create+0x128>)
 8007746:	6013      	str	r3, [r2, #0]
 8007748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800774a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800774c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800774e:	f383 8810 	msr	PRIMASK, r3
}
 8007752:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8007754:	4b36      	ldr	r3, [pc, #216]	@ (8007830 <_txe_byte_pool_create+0x12c>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800775a:	2300      	movs	r3, #0
 800775c:	643b      	str	r3, [r7, #64]	@ 0x40
 800775e:	e009      	b.n	8007774 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8007760:	68fa      	ldr	r2, [r7, #12]
 8007762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007764:	429a      	cmp	r2, r3
 8007766:	d00b      	beq.n	8007780 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8007768:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800776a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800776c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800776e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007770:	3301      	adds	r3, #1
 8007772:	643b      	str	r3, [r7, #64]	@ 0x40
 8007774:	4b2f      	ldr	r3, [pc, #188]	@ (8007834 <_txe_byte_pool_create+0x130>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800777a:	429a      	cmp	r2, r3
 800777c:	d3f0      	bcc.n	8007760 <_txe_byte_pool_create+0x5c>
 800777e:	e000      	b.n	8007782 <_txe_byte_pool_create+0x7e>
                break;
 8007780:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007782:	f3ef 8310 	mrs	r3, PRIMASK
 8007786:	623b      	str	r3, [r7, #32]
    return(posture);
 8007788:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800778a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800778c:	b672      	cpsid	i
    return(int_posture);
 800778e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8007790:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8007792:	4b26      	ldr	r3, [pc, #152]	@ (800782c <_txe_byte_pool_create+0x128>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	3b01      	subs	r3, #1
 8007798:	4a24      	ldr	r2, [pc, #144]	@ (800782c <_txe_byte_pool_create+0x128>)
 800779a:	6013      	str	r3, [r2, #0]
 800779c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800779e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80077a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a2:	f383 8810 	msr	PRIMASK, r3
}
 80077a6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80077a8:	f7ff fa22 	bl	8006bf0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 80077ac:	68fa      	ldr	r2, [r7, #12]
 80077ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d102      	bne.n	80077ba <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 80077b4:	2302      	movs	r3, #2
 80077b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80077b8:	e029      	b.n	800780e <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d102      	bne.n	80077c6 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 80077c0:	2303      	movs	r3, #3
 80077c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80077c4:	e023      	b.n	800780e <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	2b63      	cmp	r3, #99	@ 0x63
 80077ca:	d802      	bhi.n	80077d2 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 80077cc:	2305      	movs	r3, #5
 80077ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80077d0:	e01d      	b.n	800780e <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80077d2:	4b19      	ldr	r3, [pc, #100]	@ (8007838 <_txe_byte_pool_create+0x134>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 80077d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077da:	4a18      	ldr	r2, [pc, #96]	@ (800783c <_txe_byte_pool_create+0x138>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d101      	bne.n	80077e4 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80077e0:	2313      	movs	r3, #19
 80077e2:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80077e4:	f3ef 8305 	mrs	r3, IPSR
 80077e8:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80077ea:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80077ec:	4b14      	ldr	r3, [pc, #80]	@ (8007840 <_txe_byte_pool_create+0x13c>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d00b      	beq.n	800780e <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80077f6:	f3ef 8305 	mrs	r3, IPSR
 80077fa:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80077fc:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80077fe:	4b10      	ldr	r3, [pc, #64]	@ (8007840 <_txe_byte_pool_create+0x13c>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4313      	orrs	r3, r2
 8007804:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8007808:	d201      	bcs.n	800780e <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800780a:	2313      	movs	r3, #19
 800780c:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800780e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007810:	2b00      	cmp	r3, #0
 8007812:	d106      	bne.n	8007822 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	68b9      	ldr	r1, [r7, #8]
 800781a:	68f8      	ldr	r0, [r7, #12]
 800781c:	f7fe fa6c 	bl	8005cf8 <_tx_byte_pool_create>
 8007820:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8007822:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8007824:	4618      	mov	r0, r3
 8007826:	3748      	adds	r7, #72	@ 0x48
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}
 800782c:	200043f8 	.word	0x200043f8
 8007830:	20004350 	.word	0x20004350
 8007834:	20004354 	.word	0x20004354
 8007838:	20004360 	.word	0x20004360
 800783c:	200044a8 	.word	0x200044a8
 8007840:	2000001c 	.word	0x2000001c

08007844 <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b094      	sub	sp, #80	@ 0x50
 8007848:	af02      	add	r7, sp, #8
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	60b9      	str	r1, [r7, #8]
 800784e:	607a      	str	r2, [r7, #4]
 8007850:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8007852:	2300      	movs	r3, #0
 8007854:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d102      	bne.n	8007862 <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800785c:	2309      	movs	r3, #9
 800785e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007860:	e083      	b.n	800796a <_txe_queue_create+0x126>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 8007862:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007864:	2b38      	cmp	r3, #56	@ 0x38
 8007866:	d002      	beq.n	800786e <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8007868:	2309      	movs	r3, #9
 800786a:	647b      	str	r3, [r7, #68]	@ 0x44
 800786c:	e07d      	b.n	800796a <_txe_queue_create+0x126>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800786e:	f3ef 8310 	mrs	r3, PRIMASK
 8007872:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8007874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8007876:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8007878:	b672      	cpsid	i
    return(int_posture);
 800787a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800787c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800787e:	4b43      	ldr	r3, [pc, #268]	@ (800798c <_txe_queue_create+0x148>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	3301      	adds	r3, #1
 8007884:	4a41      	ldr	r2, [pc, #260]	@ (800798c <_txe_queue_create+0x148>)
 8007886:	6013      	str	r3, [r2, #0]
 8007888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800788a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800788c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800788e:	f383 8810 	msr	PRIMASK, r3
}
 8007892:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 8007894:	4b3e      	ldr	r3, [pc, #248]	@ (8007990 <_txe_queue_create+0x14c>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800789a:	2300      	movs	r3, #0
 800789c:	643b      	str	r3, [r7, #64]	@ 0x40
 800789e:	e009      	b.n	80078b4 <_txe_queue_create+0x70>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 80078a0:	68fa      	ldr	r2, [r7, #12]
 80078a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d00b      	beq.n	80078c0 <_txe_queue_create+0x7c>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 80078a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 80078ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078b0:	3301      	adds	r3, #1
 80078b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80078b4:	4b37      	ldr	r3, [pc, #220]	@ (8007994 <_txe_queue_create+0x150>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078ba:	429a      	cmp	r2, r3
 80078bc:	d3f0      	bcc.n	80078a0 <_txe_queue_create+0x5c>
 80078be:	e000      	b.n	80078c2 <_txe_queue_create+0x7e>
                break;
 80078c0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80078c2:	f3ef 8310 	mrs	r3, PRIMASK
 80078c6:	623b      	str	r3, [r7, #32]
    return(posture);
 80078c8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80078ca:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80078cc:	b672      	cpsid	i
    return(int_posture);
 80078ce:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 80078d0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 80078d2:	4b2e      	ldr	r3, [pc, #184]	@ (800798c <_txe_queue_create+0x148>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	3b01      	subs	r3, #1
 80078d8:	4a2c      	ldr	r2, [pc, #176]	@ (800798c <_txe_queue_create+0x148>)
 80078da:	6013      	str	r3, [r2, #0]
 80078dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078de:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80078e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e2:	f383 8810 	msr	PRIMASK, r3
}
 80078e6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80078e8:	f7ff f982 	bl	8006bf0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 80078ec:	68fa      	ldr	r2, [r7, #12]
 80078ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d102      	bne.n	80078fa <_txe_queue_create+0xb6>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 80078f4:	2309      	movs	r3, #9
 80078f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80078f8:	e037      	b.n	800796a <_txe_queue_create+0x126>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d102      	bne.n	8007906 <_txe_queue_create+0xc2>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 8007900:	2303      	movs	r3, #3
 8007902:	647b      	str	r3, [r7, #68]	@ 0x44
 8007904:	e031      	b.n	800796a <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d102      	bne.n	8007912 <_txe_queue_create+0xce>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800790c:	2305      	movs	r3, #5
 800790e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007910:	e02b      	b.n	800796a <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2b10      	cmp	r3, #16
 8007916:	d902      	bls.n	800791e <_txe_queue_create+0xda>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 8007918:	2305      	movs	r3, #5
 800791a:	647b      	str	r3, [r7, #68]	@ 0x44
 800791c:	e025      	b.n	800796a <_txe_queue_create+0x126>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 800791e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007920:	089b      	lsrs	r3, r3, #2
 8007922:	687a      	ldr	r2, [r7, #4]
 8007924:	429a      	cmp	r2, r3
 8007926:	d902      	bls.n	800792e <_txe_queue_create+0xea>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 8007928:	2305      	movs	r3, #5
 800792a:	647b      	str	r3, [r7, #68]	@ 0x44
 800792c:	e01d      	b.n	800796a <_txe_queue_create+0x126>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800792e:	4b1a      	ldr	r3, [pc, #104]	@ (8007998 <_txe_queue_create+0x154>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8007934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007936:	4a19      	ldr	r2, [pc, #100]	@ (800799c <_txe_queue_create+0x158>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d101      	bne.n	8007940 <_txe_queue_create+0xfc>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800793c:	2313      	movs	r3, #19
 800793e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007940:	f3ef 8305 	mrs	r3, IPSR
 8007944:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8007946:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8007948:	4b15      	ldr	r3, [pc, #84]	@ (80079a0 <_txe_queue_create+0x15c>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4313      	orrs	r3, r2
 800794e:	2b00      	cmp	r3, #0
 8007950:	d00b      	beq.n	800796a <_txe_queue_create+0x126>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007952:	f3ef 8305 	mrs	r3, IPSR
 8007956:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8007958:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800795a:	4b11      	ldr	r3, [pc, #68]	@ (80079a0 <_txe_queue_create+0x15c>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4313      	orrs	r3, r2
 8007960:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8007964:	d201      	bcs.n	800796a <_txe_queue_create+0x126>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8007966:	2313      	movs	r3, #19
 8007968:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800796a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800796c:	2b00      	cmp	r3, #0
 800796e:	d108      	bne.n	8007982 <_txe_queue_create+0x13e>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 8007970:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007972:	9300      	str	r3, [sp, #0]
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	68b9      	ldr	r1, [r7, #8]
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f7fe fc52 	bl	8006224 <_tx_queue_create>
 8007980:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8007982:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8007984:	4618      	mov	r0, r3
 8007986:	3748      	adds	r7, #72	@ 0x48
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}
 800798c:	200043f8 	.word	0x200043f8
 8007990:	20004330 	.word	0x20004330
 8007994:	20004334 	.word	0x20004334
 8007998:	20004360 	.word	0x20004360
 800799c:	200044a8 	.word	0x200044a8
 80079a0:	2000001c 	.word	0x2000001c

080079a4 <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b088      	sub	sp, #32
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	60f8      	str	r0, [r7, #12]
 80079ac:	60b9      	str	r1, [r7, #8]
 80079ae:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80079b0:	2300      	movs	r3, #0
 80079b2:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d102      	bne.n	80079c0 <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 80079ba:	2309      	movs	r3, #9
 80079bc:	61fb      	str	r3, [r7, #28]
 80079be:	e025      	b.n	8007a0c <_txe_queue_receive+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a18      	ldr	r2, [pc, #96]	@ (8007a28 <_txe_queue_receive+0x84>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d002      	beq.n	80079d0 <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 80079ca:	2309      	movs	r3, #9
 80079cc:	61fb      	str	r3, [r7, #28]
 80079ce:	e01d      	b.n	8007a0c <_txe_queue_receive+0x68>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d102      	bne.n	80079dc <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 80079d6:	2303      	movs	r3, #3
 80079d8:	61fb      	str	r3, [r7, #28]
 80079da:	e017      	b.n	8007a0c <_txe_queue_receive+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d014      	beq.n	8007a0c <_txe_queue_receive+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80079e2:	f3ef 8305 	mrs	r3, IPSR
 80079e6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80079e8:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80079ea:	4b10      	ldr	r3, [pc, #64]	@ (8007a2c <_txe_queue_receive+0x88>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d002      	beq.n	80079fa <_txe_queue_receive+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 80079f4:	2304      	movs	r3, #4
 80079f6:	61fb      	str	r3, [r7, #28]
 80079f8:	e008      	b.n	8007a0c <_txe_queue_receive+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 80079fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007a30 <_txe_queue_receive+0x8c>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8007a00:	69bb      	ldr	r3, [r7, #24]
 8007a02:	4a0c      	ldr	r2, [pc, #48]	@ (8007a34 <_txe_queue_receive+0x90>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d101      	bne.n	8007a0c <_txe_queue_receive+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8007a08:	2304      	movs	r3, #4
 8007a0a:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8007a0c:	69fb      	ldr	r3, [r7, #28]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d105      	bne.n	8007a1e <_txe_queue_receive+0x7a>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	68b9      	ldr	r1, [r7, #8]
 8007a16:	68f8      	ldr	r0, [r7, #12]
 8007a18:	f7fe fc78 	bl	800630c <_tx_queue_receive>
 8007a1c:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8007a1e:	69fb      	ldr	r3, [r7, #28]
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3720      	adds	r7, #32
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}
 8007a28:	51554555 	.word	0x51554555
 8007a2c:	2000001c 	.word	0x2000001c
 8007a30:	20004360 	.word	0x20004360
 8007a34:	200044a8 	.word	0x200044a8

08007a38 <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b088      	sub	sp, #32
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	60f8      	str	r0, [r7, #12]
 8007a40:	60b9      	str	r1, [r7, #8]
 8007a42:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8007a44:	2300      	movs	r3, #0
 8007a46:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d102      	bne.n	8007a54 <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8007a4e:	2309      	movs	r3, #9
 8007a50:	61fb      	str	r3, [r7, #28]
 8007a52:	e025      	b.n	8007aa0 <_txe_queue_send+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a18      	ldr	r2, [pc, #96]	@ (8007abc <_txe_queue_send+0x84>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d002      	beq.n	8007a64 <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8007a5e:	2309      	movs	r3, #9
 8007a60:	61fb      	str	r3, [r7, #28]
 8007a62:	e01d      	b.n	8007aa0 <_txe_queue_send+0x68>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d102      	bne.n	8007a70 <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8007a6a:	2303      	movs	r3, #3
 8007a6c:	61fb      	str	r3, [r7, #28]
 8007a6e:	e017      	b.n	8007aa0 <_txe_queue_send+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d014      	beq.n	8007aa0 <_txe_queue_send+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007a76:	f3ef 8305 	mrs	r3, IPSR
 8007a7a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8007a7c:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8007a7e:	4b10      	ldr	r3, [pc, #64]	@ (8007ac0 <_txe_queue_send+0x88>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d002      	beq.n	8007a8e <_txe_queue_send+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8007a88:	2304      	movs	r3, #4
 8007a8a:	61fb      	str	r3, [r7, #28]
 8007a8c:	e008      	b.n	8007aa0 <_txe_queue_send+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8007a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ac4 <_txe_queue_send+0x8c>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	4a0c      	ldr	r2, [pc, #48]	@ (8007ac8 <_txe_queue_send+0x90>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d101      	bne.n	8007aa0 <_txe_queue_send+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8007a9c:	2304      	movs	r3, #4
 8007a9e:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d105      	bne.n	8007ab2 <_txe_queue_send+0x7a>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 8007aa6:	687a      	ldr	r2, [r7, #4]
 8007aa8:	68b9      	ldr	r1, [r7, #8]
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f7fe fdf6 	bl	800669c <_tx_queue_send>
 8007ab0:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8007ab2:	69fb      	ldr	r3, [r7, #28]
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	3720      	adds	r7, #32
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}
 8007abc:	51554555 	.word	0x51554555
 8007ac0:	2000001c 	.word	0x2000001c
 8007ac4:	20004360 	.word	0x20004360
 8007ac8:	200044a8 	.word	0x200044a8

08007acc <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b09a      	sub	sp, #104	@ 0x68
 8007ad0:	af06      	add	r7, sp, #24
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	607a      	str	r2, [r7, #4]
 8007ad8:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8007ada:	2300      	movs	r3, #0
 8007adc:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d102      	bne.n	8007aea <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8007ae4:	230e      	movs	r3, #14
 8007ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ae8:	e0bb      	b.n	8007c62 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8007aea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007aec:	2bb0      	cmp	r3, #176	@ 0xb0
 8007aee:	d002      	beq.n	8007af6 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8007af0:	230e      	movs	r3, #14
 8007af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007af4:	e0b5      	b.n	8007c62 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007af6:	f3ef 8310 	mrs	r3, PRIMASK
 8007afa:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8007afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8007afe:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8007b00:	b672      	cpsid	i
    return(int_posture);
 8007b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8007b04:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8007b06:	4b64      	ldr	r3, [pc, #400]	@ (8007c98 <_txe_thread_create+0x1cc>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	3301      	adds	r3, #1
 8007b0c:	4a62      	ldr	r2, [pc, #392]	@ (8007c98 <_txe_thread_create+0x1cc>)
 8007b0e:	6013      	str	r3, [r2, #0]
 8007b10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b16:	f383 8810 	msr	PRIMASK, r3
}
 8007b1a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 8007b20:	4b5e      	ldr	r3, [pc, #376]	@ (8007c9c <_txe_thread_create+0x1d0>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8007b26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b28:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8007b2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b2c:	3b01      	subs	r3, #1
 8007b2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007b30:	4413      	add	r3, r2
 8007b32:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8007b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b36:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8007b38:	2300      	movs	r3, #0
 8007b3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b3c:	e02b      	b.n	8007b96 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8007b3e:	68fa      	ldr	r2, [r7, #12]
 8007b40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b42:	429a      	cmp	r2, r3
 8007b44:	d101      	bne.n	8007b4a <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8007b46:	2301      	movs	r3, #1
 8007b48:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8007b4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d028      	beq.n	8007ba2 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8007b50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b52:	68db      	ldr	r3, [r3, #12]
 8007b54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d308      	bcc.n	8007b6c <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8007b5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b5c:	691b      	ldr	r3, [r3, #16]
 8007b5e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b60:	429a      	cmp	r2, r3
 8007b62:	d203      	bcs.n	8007b6c <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8007b64:	2300      	movs	r3, #0
 8007b66:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8007b6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b6e:	68db      	ldr	r3, [r3, #12]
 8007b70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d308      	bcc.n	8007b88 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8007b76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b78:	691b      	ldr	r3, [r3, #16]
 8007b7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d203      	bcs.n	8007b88 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8007b80:	2300      	movs	r3, #0
 8007b82:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8007b84:	2301      	movs	r3, #1
 8007b86:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8007b88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b8e:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8007b90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b92:	3301      	adds	r3, #1
 8007b94:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b96:	4b42      	ldr	r3, [pc, #264]	@ (8007ca0 <_txe_thread_create+0x1d4>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b9c:	429a      	cmp	r2, r3
 8007b9e:	d3ce      	bcc.n	8007b3e <_txe_thread_create+0x72>
 8007ba0:	e000      	b.n	8007ba4 <_txe_thread_create+0xd8>
                break;
 8007ba2:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007ba4:	f3ef 8310 	mrs	r3, PRIMASK
 8007ba8:	61fb      	str	r3, [r7, #28]
    return(posture);
 8007baa:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8007bac:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007bae:	b672      	cpsid	i
    return(int_posture);
 8007bb0:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8007bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8007bb4:	4b38      	ldr	r3, [pc, #224]	@ (8007c98 <_txe_thread_create+0x1cc>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	3b01      	subs	r3, #1
 8007bba:	4a37      	ldr	r2, [pc, #220]	@ (8007c98 <_txe_thread_create+0x1cc>)
 8007bbc:	6013      	str	r3, [r2, #0]
 8007bbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bc0:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007bc2:	6a3b      	ldr	r3, [r7, #32]
 8007bc4:	f383 8810 	msr	PRIMASK, r3
}
 8007bc8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8007bca:	f7ff f811 	bl	8006bf0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 8007bce:	68fa      	ldr	r2, [r7, #12]
 8007bd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d102      	bne.n	8007bdc <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8007bd6:	230e      	movs	r3, #14
 8007bd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bda:	e042      	b.n	8007c62 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8007bdc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d102      	bne.n	8007be8 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8007be2:	2303      	movs	r3, #3
 8007be4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007be6:	e03c      	b.n	8007c62 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d102      	bne.n	8007bf4 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bf2:	e036      	b.n	8007c62 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8007bf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bf6:	2bc7      	cmp	r3, #199	@ 0xc7
 8007bf8:	d802      	bhi.n	8007c00 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8007bfa:	2305      	movs	r3, #5
 8007bfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bfe:	e030      	b.n	8007c62 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8007c00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c02:	2b1f      	cmp	r3, #31
 8007c04:	d902      	bls.n	8007c0c <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8007c06:	230f      	movs	r3, #15
 8007c08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c0a:	e02a      	b.n	8007c62 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8007c0c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007c0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c10:	429a      	cmp	r2, r3
 8007c12:	d902      	bls.n	8007c1a <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8007c14:	2318      	movs	r3, #24
 8007c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c18:	e023      	b.n	8007c62 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8007c1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d902      	bls.n	8007c26 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 8007c20:	2310      	movs	r3, #16
 8007c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c24:	e01d      	b.n	8007c62 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8007c26:	4b1f      	ldr	r3, [pc, #124]	@ (8007ca4 <_txe_thread_create+0x1d8>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8007c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c2e:	4a1e      	ldr	r2, [pc, #120]	@ (8007ca8 <_txe_thread_create+0x1dc>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d101      	bne.n	8007c38 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8007c34:	2313      	movs	r3, #19
 8007c36:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007c38:	f3ef 8305 	mrs	r3, IPSR
 8007c3c:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8007c3e:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8007c40:	4b1a      	ldr	r3, [pc, #104]	@ (8007cac <_txe_thread_create+0x1e0>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00b      	beq.n	8007c62 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007c4a:	f3ef 8305 	mrs	r3, IPSR
 8007c4e:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8007c50:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8007c52:	4b16      	ldr	r3, [pc, #88]	@ (8007cac <_txe_thread_create+0x1e0>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4313      	orrs	r3, r2
 8007c58:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8007c5c:	d201      	bcs.n	8007c62 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8007c5e:	2313      	movs	r3, #19
 8007c60:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8007c62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d112      	bne.n	8007c8e <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8007c68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c6a:	9305      	str	r3, [sp, #20]
 8007c6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007c6e:	9304      	str	r3, [sp, #16]
 8007c70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c72:	9303      	str	r3, [sp, #12]
 8007c74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c76:	9302      	str	r3, [sp, #8]
 8007c78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c7a:	9301      	str	r3, [sp, #4]
 8007c7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c7e:	9300      	str	r3, [sp, #0]
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	687a      	ldr	r2, [r7, #4]
 8007c84:	68b9      	ldr	r1, [r7, #8]
 8007c86:	68f8      	ldr	r0, [r7, #12]
 8007c88:	f7fe fe34 	bl	80068f4 <_tx_thread_create>
 8007c8c:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 8007c8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3750      	adds	r7, #80	@ 0x50
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}
 8007c98:	200043f8 	.word	0x200043f8
 8007c9c:	20004368 	.word	0x20004368
 8007ca0:	2000436c 	.word	0x2000436c
 8007ca4:	20004360 	.word	0x20004360
 8007ca8:	200044a8 	.word	0x200044a8
 8007cac:	2000001c 	.word	0x2000001c

08007cb0 <std>:
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	b510      	push	{r4, lr}
 8007cb4:	4604      	mov	r4, r0
 8007cb6:	e9c0 3300 	strd	r3, r3, [r0]
 8007cba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007cbe:	6083      	str	r3, [r0, #8]
 8007cc0:	8181      	strh	r1, [r0, #12]
 8007cc2:	6643      	str	r3, [r0, #100]	@ 0x64
 8007cc4:	81c2      	strh	r2, [r0, #14]
 8007cc6:	6183      	str	r3, [r0, #24]
 8007cc8:	4619      	mov	r1, r3
 8007cca:	2208      	movs	r2, #8
 8007ccc:	305c      	adds	r0, #92	@ 0x5c
 8007cce:	f000 fa2f 	bl	8008130 <memset>
 8007cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8007d08 <std+0x58>)
 8007cd4:	6263      	str	r3, [r4, #36]	@ 0x24
 8007cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8007d0c <std+0x5c>)
 8007cd8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007cda:	4b0d      	ldr	r3, [pc, #52]	@ (8007d10 <std+0x60>)
 8007cdc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007cde:	4b0d      	ldr	r3, [pc, #52]	@ (8007d14 <std+0x64>)
 8007ce0:	6323      	str	r3, [r4, #48]	@ 0x30
 8007ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8007d18 <std+0x68>)
 8007ce4:	6224      	str	r4, [r4, #32]
 8007ce6:	429c      	cmp	r4, r3
 8007ce8:	d006      	beq.n	8007cf8 <std+0x48>
 8007cea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007cee:	4294      	cmp	r4, r2
 8007cf0:	d002      	beq.n	8007cf8 <std+0x48>
 8007cf2:	33d0      	adds	r3, #208	@ 0xd0
 8007cf4:	429c      	cmp	r4, r3
 8007cf6:	d105      	bne.n	8007d04 <std+0x54>
 8007cf8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007cfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d00:	f000 ba8e 	b.w	8008220 <__retarget_lock_init_recursive>
 8007d04:	bd10      	pop	{r4, pc}
 8007d06:	bf00      	nop
 8007d08:	08007f81 	.word	0x08007f81
 8007d0c:	08007fa3 	.word	0x08007fa3
 8007d10:	08007fdb 	.word	0x08007fdb
 8007d14:	08007fff 	.word	0x08007fff
 8007d18:	20004968 	.word	0x20004968

08007d1c <stdio_exit_handler>:
 8007d1c:	4a02      	ldr	r2, [pc, #8]	@ (8007d28 <stdio_exit_handler+0xc>)
 8007d1e:	4903      	ldr	r1, [pc, #12]	@ (8007d2c <stdio_exit_handler+0x10>)
 8007d20:	4803      	ldr	r0, [pc, #12]	@ (8007d30 <stdio_exit_handler+0x14>)
 8007d22:	f000 b869 	b.w	8007df8 <_fwalk_sglue>
 8007d26:	bf00      	nop
 8007d28:	20000020 	.word	0x20000020
 8007d2c:	08008d6d 	.word	0x08008d6d
 8007d30:	20000030 	.word	0x20000030

08007d34 <cleanup_stdio>:
 8007d34:	6841      	ldr	r1, [r0, #4]
 8007d36:	4b0c      	ldr	r3, [pc, #48]	@ (8007d68 <cleanup_stdio+0x34>)
 8007d38:	4299      	cmp	r1, r3
 8007d3a:	b510      	push	{r4, lr}
 8007d3c:	4604      	mov	r4, r0
 8007d3e:	d001      	beq.n	8007d44 <cleanup_stdio+0x10>
 8007d40:	f001 f814 	bl	8008d6c <_fflush_r>
 8007d44:	68a1      	ldr	r1, [r4, #8]
 8007d46:	4b09      	ldr	r3, [pc, #36]	@ (8007d6c <cleanup_stdio+0x38>)
 8007d48:	4299      	cmp	r1, r3
 8007d4a:	d002      	beq.n	8007d52 <cleanup_stdio+0x1e>
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	f001 f80d 	bl	8008d6c <_fflush_r>
 8007d52:	68e1      	ldr	r1, [r4, #12]
 8007d54:	4b06      	ldr	r3, [pc, #24]	@ (8007d70 <cleanup_stdio+0x3c>)
 8007d56:	4299      	cmp	r1, r3
 8007d58:	d004      	beq.n	8007d64 <cleanup_stdio+0x30>
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d60:	f001 b804 	b.w	8008d6c <_fflush_r>
 8007d64:	bd10      	pop	{r4, pc}
 8007d66:	bf00      	nop
 8007d68:	20004968 	.word	0x20004968
 8007d6c:	200049d0 	.word	0x200049d0
 8007d70:	20004a38 	.word	0x20004a38

08007d74 <global_stdio_init.part.0>:
 8007d74:	b510      	push	{r4, lr}
 8007d76:	4b0b      	ldr	r3, [pc, #44]	@ (8007da4 <global_stdio_init.part.0+0x30>)
 8007d78:	4c0b      	ldr	r4, [pc, #44]	@ (8007da8 <global_stdio_init.part.0+0x34>)
 8007d7a:	4a0c      	ldr	r2, [pc, #48]	@ (8007dac <global_stdio_init.part.0+0x38>)
 8007d7c:	601a      	str	r2, [r3, #0]
 8007d7e:	4620      	mov	r0, r4
 8007d80:	2200      	movs	r2, #0
 8007d82:	2104      	movs	r1, #4
 8007d84:	f7ff ff94 	bl	8007cb0 <std>
 8007d88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	2109      	movs	r1, #9
 8007d90:	f7ff ff8e 	bl	8007cb0 <std>
 8007d94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d98:	2202      	movs	r2, #2
 8007d9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d9e:	2112      	movs	r1, #18
 8007da0:	f7ff bf86 	b.w	8007cb0 <std>
 8007da4:	20004aa0 	.word	0x20004aa0
 8007da8:	20004968 	.word	0x20004968
 8007dac:	08007d1d 	.word	0x08007d1d

08007db0 <__sfp_lock_acquire>:
 8007db0:	4801      	ldr	r0, [pc, #4]	@ (8007db8 <__sfp_lock_acquire+0x8>)
 8007db2:	f000 ba36 	b.w	8008222 <__retarget_lock_acquire_recursive>
 8007db6:	bf00      	nop
 8007db8:	20004aa9 	.word	0x20004aa9

08007dbc <__sfp_lock_release>:
 8007dbc:	4801      	ldr	r0, [pc, #4]	@ (8007dc4 <__sfp_lock_release+0x8>)
 8007dbe:	f000 ba31 	b.w	8008224 <__retarget_lock_release_recursive>
 8007dc2:	bf00      	nop
 8007dc4:	20004aa9 	.word	0x20004aa9

08007dc8 <__sinit>:
 8007dc8:	b510      	push	{r4, lr}
 8007dca:	4604      	mov	r4, r0
 8007dcc:	f7ff fff0 	bl	8007db0 <__sfp_lock_acquire>
 8007dd0:	6a23      	ldr	r3, [r4, #32]
 8007dd2:	b11b      	cbz	r3, 8007ddc <__sinit+0x14>
 8007dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dd8:	f7ff bff0 	b.w	8007dbc <__sfp_lock_release>
 8007ddc:	4b04      	ldr	r3, [pc, #16]	@ (8007df0 <__sinit+0x28>)
 8007dde:	6223      	str	r3, [r4, #32]
 8007de0:	4b04      	ldr	r3, [pc, #16]	@ (8007df4 <__sinit+0x2c>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d1f5      	bne.n	8007dd4 <__sinit+0xc>
 8007de8:	f7ff ffc4 	bl	8007d74 <global_stdio_init.part.0>
 8007dec:	e7f2      	b.n	8007dd4 <__sinit+0xc>
 8007dee:	bf00      	nop
 8007df0:	08007d35 	.word	0x08007d35
 8007df4:	20004aa0 	.word	0x20004aa0

08007df8 <_fwalk_sglue>:
 8007df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dfc:	4607      	mov	r7, r0
 8007dfe:	4688      	mov	r8, r1
 8007e00:	4614      	mov	r4, r2
 8007e02:	2600      	movs	r6, #0
 8007e04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e08:	f1b9 0901 	subs.w	r9, r9, #1
 8007e0c:	d505      	bpl.n	8007e1a <_fwalk_sglue+0x22>
 8007e0e:	6824      	ldr	r4, [r4, #0]
 8007e10:	2c00      	cmp	r4, #0
 8007e12:	d1f7      	bne.n	8007e04 <_fwalk_sglue+0xc>
 8007e14:	4630      	mov	r0, r6
 8007e16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e1a:	89ab      	ldrh	r3, [r5, #12]
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d907      	bls.n	8007e30 <_fwalk_sglue+0x38>
 8007e20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e24:	3301      	adds	r3, #1
 8007e26:	d003      	beq.n	8007e30 <_fwalk_sglue+0x38>
 8007e28:	4629      	mov	r1, r5
 8007e2a:	4638      	mov	r0, r7
 8007e2c:	47c0      	blx	r8
 8007e2e:	4306      	orrs	r6, r0
 8007e30:	3568      	adds	r5, #104	@ 0x68
 8007e32:	e7e9      	b.n	8007e08 <_fwalk_sglue+0x10>

08007e34 <iprintf>:
 8007e34:	b40f      	push	{r0, r1, r2, r3}
 8007e36:	b507      	push	{r0, r1, r2, lr}
 8007e38:	4906      	ldr	r1, [pc, #24]	@ (8007e54 <iprintf+0x20>)
 8007e3a:	ab04      	add	r3, sp, #16
 8007e3c:	6808      	ldr	r0, [r1, #0]
 8007e3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e42:	6881      	ldr	r1, [r0, #8]
 8007e44:	9301      	str	r3, [sp, #4]
 8007e46:	f000 fc69 	bl	800871c <_vfiprintf_r>
 8007e4a:	b003      	add	sp, #12
 8007e4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e50:	b004      	add	sp, #16
 8007e52:	4770      	bx	lr
 8007e54:	2000002c 	.word	0x2000002c

08007e58 <_puts_r>:
 8007e58:	6a03      	ldr	r3, [r0, #32]
 8007e5a:	b570      	push	{r4, r5, r6, lr}
 8007e5c:	6884      	ldr	r4, [r0, #8]
 8007e5e:	4605      	mov	r5, r0
 8007e60:	460e      	mov	r6, r1
 8007e62:	b90b      	cbnz	r3, 8007e68 <_puts_r+0x10>
 8007e64:	f7ff ffb0 	bl	8007dc8 <__sinit>
 8007e68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e6a:	07db      	lsls	r3, r3, #31
 8007e6c:	d405      	bmi.n	8007e7a <_puts_r+0x22>
 8007e6e:	89a3      	ldrh	r3, [r4, #12]
 8007e70:	0598      	lsls	r0, r3, #22
 8007e72:	d402      	bmi.n	8007e7a <_puts_r+0x22>
 8007e74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e76:	f000 f9d4 	bl	8008222 <__retarget_lock_acquire_recursive>
 8007e7a:	89a3      	ldrh	r3, [r4, #12]
 8007e7c:	0719      	lsls	r1, r3, #28
 8007e7e:	d502      	bpl.n	8007e86 <_puts_r+0x2e>
 8007e80:	6923      	ldr	r3, [r4, #16]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d135      	bne.n	8007ef2 <_puts_r+0x9a>
 8007e86:	4621      	mov	r1, r4
 8007e88:	4628      	mov	r0, r5
 8007e8a:	f000 f8fb 	bl	8008084 <__swsetup_r>
 8007e8e:	b380      	cbz	r0, 8007ef2 <_puts_r+0x9a>
 8007e90:	f04f 35ff 	mov.w	r5, #4294967295
 8007e94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e96:	07da      	lsls	r2, r3, #31
 8007e98:	d405      	bmi.n	8007ea6 <_puts_r+0x4e>
 8007e9a:	89a3      	ldrh	r3, [r4, #12]
 8007e9c:	059b      	lsls	r3, r3, #22
 8007e9e:	d402      	bmi.n	8007ea6 <_puts_r+0x4e>
 8007ea0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ea2:	f000 f9bf 	bl	8008224 <__retarget_lock_release_recursive>
 8007ea6:	4628      	mov	r0, r5
 8007ea8:	bd70      	pop	{r4, r5, r6, pc}
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	da04      	bge.n	8007eb8 <_puts_r+0x60>
 8007eae:	69a2      	ldr	r2, [r4, #24]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	dc17      	bgt.n	8007ee4 <_puts_r+0x8c>
 8007eb4:	290a      	cmp	r1, #10
 8007eb6:	d015      	beq.n	8007ee4 <_puts_r+0x8c>
 8007eb8:	6823      	ldr	r3, [r4, #0]
 8007eba:	1c5a      	adds	r2, r3, #1
 8007ebc:	6022      	str	r2, [r4, #0]
 8007ebe:	7019      	strb	r1, [r3, #0]
 8007ec0:	68a3      	ldr	r3, [r4, #8]
 8007ec2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007ec6:	3b01      	subs	r3, #1
 8007ec8:	60a3      	str	r3, [r4, #8]
 8007eca:	2900      	cmp	r1, #0
 8007ecc:	d1ed      	bne.n	8007eaa <_puts_r+0x52>
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	da11      	bge.n	8007ef6 <_puts_r+0x9e>
 8007ed2:	4622      	mov	r2, r4
 8007ed4:	210a      	movs	r1, #10
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	f000 f895 	bl	8008006 <__swbuf_r>
 8007edc:	3001      	adds	r0, #1
 8007ede:	d0d7      	beq.n	8007e90 <_puts_r+0x38>
 8007ee0:	250a      	movs	r5, #10
 8007ee2:	e7d7      	b.n	8007e94 <_puts_r+0x3c>
 8007ee4:	4622      	mov	r2, r4
 8007ee6:	4628      	mov	r0, r5
 8007ee8:	f000 f88d 	bl	8008006 <__swbuf_r>
 8007eec:	3001      	adds	r0, #1
 8007eee:	d1e7      	bne.n	8007ec0 <_puts_r+0x68>
 8007ef0:	e7ce      	b.n	8007e90 <_puts_r+0x38>
 8007ef2:	3e01      	subs	r6, #1
 8007ef4:	e7e4      	b.n	8007ec0 <_puts_r+0x68>
 8007ef6:	6823      	ldr	r3, [r4, #0]
 8007ef8:	1c5a      	adds	r2, r3, #1
 8007efa:	6022      	str	r2, [r4, #0]
 8007efc:	220a      	movs	r2, #10
 8007efe:	701a      	strb	r2, [r3, #0]
 8007f00:	e7ee      	b.n	8007ee0 <_puts_r+0x88>
	...

08007f04 <puts>:
 8007f04:	4b02      	ldr	r3, [pc, #8]	@ (8007f10 <puts+0xc>)
 8007f06:	4601      	mov	r1, r0
 8007f08:	6818      	ldr	r0, [r3, #0]
 8007f0a:	f7ff bfa5 	b.w	8007e58 <_puts_r>
 8007f0e:	bf00      	nop
 8007f10:	2000002c 	.word	0x2000002c

08007f14 <sniprintf>:
 8007f14:	b40c      	push	{r2, r3}
 8007f16:	b530      	push	{r4, r5, lr}
 8007f18:	4b18      	ldr	r3, [pc, #96]	@ (8007f7c <sniprintf+0x68>)
 8007f1a:	1e0c      	subs	r4, r1, #0
 8007f1c:	681d      	ldr	r5, [r3, #0]
 8007f1e:	b09d      	sub	sp, #116	@ 0x74
 8007f20:	da08      	bge.n	8007f34 <sniprintf+0x20>
 8007f22:	238b      	movs	r3, #139	@ 0x8b
 8007f24:	602b      	str	r3, [r5, #0]
 8007f26:	f04f 30ff 	mov.w	r0, #4294967295
 8007f2a:	b01d      	add	sp, #116	@ 0x74
 8007f2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f30:	b002      	add	sp, #8
 8007f32:	4770      	bx	lr
 8007f34:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007f38:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007f3c:	f04f 0300 	mov.w	r3, #0
 8007f40:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007f42:	bf14      	ite	ne
 8007f44:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007f48:	4623      	moveq	r3, r4
 8007f4a:	9304      	str	r3, [sp, #16]
 8007f4c:	9307      	str	r3, [sp, #28]
 8007f4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007f52:	9002      	str	r0, [sp, #8]
 8007f54:	9006      	str	r0, [sp, #24]
 8007f56:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007f5a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007f5c:	ab21      	add	r3, sp, #132	@ 0x84
 8007f5e:	a902      	add	r1, sp, #8
 8007f60:	4628      	mov	r0, r5
 8007f62:	9301      	str	r3, [sp, #4]
 8007f64:	f000 fab4 	bl	80084d0 <_svfiprintf_r>
 8007f68:	1c43      	adds	r3, r0, #1
 8007f6a:	bfbc      	itt	lt
 8007f6c:	238b      	movlt	r3, #139	@ 0x8b
 8007f6e:	602b      	strlt	r3, [r5, #0]
 8007f70:	2c00      	cmp	r4, #0
 8007f72:	d0da      	beq.n	8007f2a <sniprintf+0x16>
 8007f74:	9b02      	ldr	r3, [sp, #8]
 8007f76:	2200      	movs	r2, #0
 8007f78:	701a      	strb	r2, [r3, #0]
 8007f7a:	e7d6      	b.n	8007f2a <sniprintf+0x16>
 8007f7c:	2000002c 	.word	0x2000002c

08007f80 <__sread>:
 8007f80:	b510      	push	{r4, lr}
 8007f82:	460c      	mov	r4, r1
 8007f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f88:	f000 f8fc 	bl	8008184 <_read_r>
 8007f8c:	2800      	cmp	r0, #0
 8007f8e:	bfab      	itete	ge
 8007f90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007f92:	89a3      	ldrhlt	r3, [r4, #12]
 8007f94:	181b      	addge	r3, r3, r0
 8007f96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007f9a:	bfac      	ite	ge
 8007f9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007f9e:	81a3      	strhlt	r3, [r4, #12]
 8007fa0:	bd10      	pop	{r4, pc}

08007fa2 <__swrite>:
 8007fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fa6:	461f      	mov	r7, r3
 8007fa8:	898b      	ldrh	r3, [r1, #12]
 8007faa:	05db      	lsls	r3, r3, #23
 8007fac:	4605      	mov	r5, r0
 8007fae:	460c      	mov	r4, r1
 8007fb0:	4616      	mov	r6, r2
 8007fb2:	d505      	bpl.n	8007fc0 <__swrite+0x1e>
 8007fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fb8:	2302      	movs	r3, #2
 8007fba:	2200      	movs	r2, #0
 8007fbc:	f000 f8d0 	bl	8008160 <_lseek_r>
 8007fc0:	89a3      	ldrh	r3, [r4, #12]
 8007fc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007fca:	81a3      	strh	r3, [r4, #12]
 8007fcc:	4632      	mov	r2, r6
 8007fce:	463b      	mov	r3, r7
 8007fd0:	4628      	mov	r0, r5
 8007fd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fd6:	f000 b8e7 	b.w	80081a8 <_write_r>

08007fda <__sseek>:
 8007fda:	b510      	push	{r4, lr}
 8007fdc:	460c      	mov	r4, r1
 8007fde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fe2:	f000 f8bd 	bl	8008160 <_lseek_r>
 8007fe6:	1c43      	adds	r3, r0, #1
 8007fe8:	89a3      	ldrh	r3, [r4, #12]
 8007fea:	bf15      	itete	ne
 8007fec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007fee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007ff2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007ff6:	81a3      	strheq	r3, [r4, #12]
 8007ff8:	bf18      	it	ne
 8007ffa:	81a3      	strhne	r3, [r4, #12]
 8007ffc:	bd10      	pop	{r4, pc}

08007ffe <__sclose>:
 8007ffe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008002:	f000 b89d 	b.w	8008140 <_close_r>

08008006 <__swbuf_r>:
 8008006:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008008:	460e      	mov	r6, r1
 800800a:	4614      	mov	r4, r2
 800800c:	4605      	mov	r5, r0
 800800e:	b118      	cbz	r0, 8008018 <__swbuf_r+0x12>
 8008010:	6a03      	ldr	r3, [r0, #32]
 8008012:	b90b      	cbnz	r3, 8008018 <__swbuf_r+0x12>
 8008014:	f7ff fed8 	bl	8007dc8 <__sinit>
 8008018:	69a3      	ldr	r3, [r4, #24]
 800801a:	60a3      	str	r3, [r4, #8]
 800801c:	89a3      	ldrh	r3, [r4, #12]
 800801e:	071a      	lsls	r2, r3, #28
 8008020:	d501      	bpl.n	8008026 <__swbuf_r+0x20>
 8008022:	6923      	ldr	r3, [r4, #16]
 8008024:	b943      	cbnz	r3, 8008038 <__swbuf_r+0x32>
 8008026:	4621      	mov	r1, r4
 8008028:	4628      	mov	r0, r5
 800802a:	f000 f82b 	bl	8008084 <__swsetup_r>
 800802e:	b118      	cbz	r0, 8008038 <__swbuf_r+0x32>
 8008030:	f04f 37ff 	mov.w	r7, #4294967295
 8008034:	4638      	mov	r0, r7
 8008036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008038:	6823      	ldr	r3, [r4, #0]
 800803a:	6922      	ldr	r2, [r4, #16]
 800803c:	1a98      	subs	r0, r3, r2
 800803e:	6963      	ldr	r3, [r4, #20]
 8008040:	b2f6      	uxtb	r6, r6
 8008042:	4283      	cmp	r3, r0
 8008044:	4637      	mov	r7, r6
 8008046:	dc05      	bgt.n	8008054 <__swbuf_r+0x4e>
 8008048:	4621      	mov	r1, r4
 800804a:	4628      	mov	r0, r5
 800804c:	f000 fe8e 	bl	8008d6c <_fflush_r>
 8008050:	2800      	cmp	r0, #0
 8008052:	d1ed      	bne.n	8008030 <__swbuf_r+0x2a>
 8008054:	68a3      	ldr	r3, [r4, #8]
 8008056:	3b01      	subs	r3, #1
 8008058:	60a3      	str	r3, [r4, #8]
 800805a:	6823      	ldr	r3, [r4, #0]
 800805c:	1c5a      	adds	r2, r3, #1
 800805e:	6022      	str	r2, [r4, #0]
 8008060:	701e      	strb	r6, [r3, #0]
 8008062:	6962      	ldr	r2, [r4, #20]
 8008064:	1c43      	adds	r3, r0, #1
 8008066:	429a      	cmp	r2, r3
 8008068:	d004      	beq.n	8008074 <__swbuf_r+0x6e>
 800806a:	89a3      	ldrh	r3, [r4, #12]
 800806c:	07db      	lsls	r3, r3, #31
 800806e:	d5e1      	bpl.n	8008034 <__swbuf_r+0x2e>
 8008070:	2e0a      	cmp	r6, #10
 8008072:	d1df      	bne.n	8008034 <__swbuf_r+0x2e>
 8008074:	4621      	mov	r1, r4
 8008076:	4628      	mov	r0, r5
 8008078:	f000 fe78 	bl	8008d6c <_fflush_r>
 800807c:	2800      	cmp	r0, #0
 800807e:	d0d9      	beq.n	8008034 <__swbuf_r+0x2e>
 8008080:	e7d6      	b.n	8008030 <__swbuf_r+0x2a>
	...

08008084 <__swsetup_r>:
 8008084:	b538      	push	{r3, r4, r5, lr}
 8008086:	4b29      	ldr	r3, [pc, #164]	@ (800812c <__swsetup_r+0xa8>)
 8008088:	4605      	mov	r5, r0
 800808a:	6818      	ldr	r0, [r3, #0]
 800808c:	460c      	mov	r4, r1
 800808e:	b118      	cbz	r0, 8008098 <__swsetup_r+0x14>
 8008090:	6a03      	ldr	r3, [r0, #32]
 8008092:	b90b      	cbnz	r3, 8008098 <__swsetup_r+0x14>
 8008094:	f7ff fe98 	bl	8007dc8 <__sinit>
 8008098:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800809c:	0719      	lsls	r1, r3, #28
 800809e:	d422      	bmi.n	80080e6 <__swsetup_r+0x62>
 80080a0:	06da      	lsls	r2, r3, #27
 80080a2:	d407      	bmi.n	80080b4 <__swsetup_r+0x30>
 80080a4:	2209      	movs	r2, #9
 80080a6:	602a      	str	r2, [r5, #0]
 80080a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080ac:	81a3      	strh	r3, [r4, #12]
 80080ae:	f04f 30ff 	mov.w	r0, #4294967295
 80080b2:	e033      	b.n	800811c <__swsetup_r+0x98>
 80080b4:	0758      	lsls	r0, r3, #29
 80080b6:	d512      	bpl.n	80080de <__swsetup_r+0x5a>
 80080b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80080ba:	b141      	cbz	r1, 80080ce <__swsetup_r+0x4a>
 80080bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80080c0:	4299      	cmp	r1, r3
 80080c2:	d002      	beq.n	80080ca <__swsetup_r+0x46>
 80080c4:	4628      	mov	r0, r5
 80080c6:	f000 f8af 	bl	8008228 <_free_r>
 80080ca:	2300      	movs	r3, #0
 80080cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80080ce:	89a3      	ldrh	r3, [r4, #12]
 80080d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80080d4:	81a3      	strh	r3, [r4, #12]
 80080d6:	2300      	movs	r3, #0
 80080d8:	6063      	str	r3, [r4, #4]
 80080da:	6923      	ldr	r3, [r4, #16]
 80080dc:	6023      	str	r3, [r4, #0]
 80080de:	89a3      	ldrh	r3, [r4, #12]
 80080e0:	f043 0308 	orr.w	r3, r3, #8
 80080e4:	81a3      	strh	r3, [r4, #12]
 80080e6:	6923      	ldr	r3, [r4, #16]
 80080e8:	b94b      	cbnz	r3, 80080fe <__swsetup_r+0x7a>
 80080ea:	89a3      	ldrh	r3, [r4, #12]
 80080ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80080f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080f4:	d003      	beq.n	80080fe <__swsetup_r+0x7a>
 80080f6:	4621      	mov	r1, r4
 80080f8:	4628      	mov	r0, r5
 80080fa:	f000 fe85 	bl	8008e08 <__smakebuf_r>
 80080fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008102:	f013 0201 	ands.w	r2, r3, #1
 8008106:	d00a      	beq.n	800811e <__swsetup_r+0x9a>
 8008108:	2200      	movs	r2, #0
 800810a:	60a2      	str	r2, [r4, #8]
 800810c:	6962      	ldr	r2, [r4, #20]
 800810e:	4252      	negs	r2, r2
 8008110:	61a2      	str	r2, [r4, #24]
 8008112:	6922      	ldr	r2, [r4, #16]
 8008114:	b942      	cbnz	r2, 8008128 <__swsetup_r+0xa4>
 8008116:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800811a:	d1c5      	bne.n	80080a8 <__swsetup_r+0x24>
 800811c:	bd38      	pop	{r3, r4, r5, pc}
 800811e:	0799      	lsls	r1, r3, #30
 8008120:	bf58      	it	pl
 8008122:	6962      	ldrpl	r2, [r4, #20]
 8008124:	60a2      	str	r2, [r4, #8]
 8008126:	e7f4      	b.n	8008112 <__swsetup_r+0x8e>
 8008128:	2000      	movs	r0, #0
 800812a:	e7f7      	b.n	800811c <__swsetup_r+0x98>
 800812c:	2000002c 	.word	0x2000002c

08008130 <memset>:
 8008130:	4402      	add	r2, r0
 8008132:	4603      	mov	r3, r0
 8008134:	4293      	cmp	r3, r2
 8008136:	d100      	bne.n	800813a <memset+0xa>
 8008138:	4770      	bx	lr
 800813a:	f803 1b01 	strb.w	r1, [r3], #1
 800813e:	e7f9      	b.n	8008134 <memset+0x4>

08008140 <_close_r>:
 8008140:	b538      	push	{r3, r4, r5, lr}
 8008142:	4d06      	ldr	r5, [pc, #24]	@ (800815c <_close_r+0x1c>)
 8008144:	2300      	movs	r3, #0
 8008146:	4604      	mov	r4, r0
 8008148:	4608      	mov	r0, r1
 800814a:	602b      	str	r3, [r5, #0]
 800814c:	f7f9 fb35 	bl	80017ba <_close>
 8008150:	1c43      	adds	r3, r0, #1
 8008152:	d102      	bne.n	800815a <_close_r+0x1a>
 8008154:	682b      	ldr	r3, [r5, #0]
 8008156:	b103      	cbz	r3, 800815a <_close_r+0x1a>
 8008158:	6023      	str	r3, [r4, #0]
 800815a:	bd38      	pop	{r3, r4, r5, pc}
 800815c:	20004aa4 	.word	0x20004aa4

08008160 <_lseek_r>:
 8008160:	b538      	push	{r3, r4, r5, lr}
 8008162:	4d07      	ldr	r5, [pc, #28]	@ (8008180 <_lseek_r+0x20>)
 8008164:	4604      	mov	r4, r0
 8008166:	4608      	mov	r0, r1
 8008168:	4611      	mov	r1, r2
 800816a:	2200      	movs	r2, #0
 800816c:	602a      	str	r2, [r5, #0]
 800816e:	461a      	mov	r2, r3
 8008170:	f7f9 fb4a 	bl	8001808 <_lseek>
 8008174:	1c43      	adds	r3, r0, #1
 8008176:	d102      	bne.n	800817e <_lseek_r+0x1e>
 8008178:	682b      	ldr	r3, [r5, #0]
 800817a:	b103      	cbz	r3, 800817e <_lseek_r+0x1e>
 800817c:	6023      	str	r3, [r4, #0]
 800817e:	bd38      	pop	{r3, r4, r5, pc}
 8008180:	20004aa4 	.word	0x20004aa4

08008184 <_read_r>:
 8008184:	b538      	push	{r3, r4, r5, lr}
 8008186:	4d07      	ldr	r5, [pc, #28]	@ (80081a4 <_read_r+0x20>)
 8008188:	4604      	mov	r4, r0
 800818a:	4608      	mov	r0, r1
 800818c:	4611      	mov	r1, r2
 800818e:	2200      	movs	r2, #0
 8008190:	602a      	str	r2, [r5, #0]
 8008192:	461a      	mov	r2, r3
 8008194:	f7f9 faf4 	bl	8001780 <_read>
 8008198:	1c43      	adds	r3, r0, #1
 800819a:	d102      	bne.n	80081a2 <_read_r+0x1e>
 800819c:	682b      	ldr	r3, [r5, #0]
 800819e:	b103      	cbz	r3, 80081a2 <_read_r+0x1e>
 80081a0:	6023      	str	r3, [r4, #0]
 80081a2:	bd38      	pop	{r3, r4, r5, pc}
 80081a4:	20004aa4 	.word	0x20004aa4

080081a8 <_write_r>:
 80081a8:	b538      	push	{r3, r4, r5, lr}
 80081aa:	4d07      	ldr	r5, [pc, #28]	@ (80081c8 <_write_r+0x20>)
 80081ac:	4604      	mov	r4, r0
 80081ae:	4608      	mov	r0, r1
 80081b0:	4611      	mov	r1, r2
 80081b2:	2200      	movs	r2, #0
 80081b4:	602a      	str	r2, [r5, #0]
 80081b6:	461a      	mov	r2, r3
 80081b8:	f7f8 ff70 	bl	800109c <_write>
 80081bc:	1c43      	adds	r3, r0, #1
 80081be:	d102      	bne.n	80081c6 <_write_r+0x1e>
 80081c0:	682b      	ldr	r3, [r5, #0]
 80081c2:	b103      	cbz	r3, 80081c6 <_write_r+0x1e>
 80081c4:	6023      	str	r3, [r4, #0]
 80081c6:	bd38      	pop	{r3, r4, r5, pc}
 80081c8:	20004aa4 	.word	0x20004aa4

080081cc <__errno>:
 80081cc:	4b01      	ldr	r3, [pc, #4]	@ (80081d4 <__errno+0x8>)
 80081ce:	6818      	ldr	r0, [r3, #0]
 80081d0:	4770      	bx	lr
 80081d2:	bf00      	nop
 80081d4:	2000002c 	.word	0x2000002c

080081d8 <__libc_init_array>:
 80081d8:	b570      	push	{r4, r5, r6, lr}
 80081da:	4d0d      	ldr	r5, [pc, #52]	@ (8008210 <__libc_init_array+0x38>)
 80081dc:	4c0d      	ldr	r4, [pc, #52]	@ (8008214 <__libc_init_array+0x3c>)
 80081de:	1b64      	subs	r4, r4, r5
 80081e0:	10a4      	asrs	r4, r4, #2
 80081e2:	2600      	movs	r6, #0
 80081e4:	42a6      	cmp	r6, r4
 80081e6:	d109      	bne.n	80081fc <__libc_init_array+0x24>
 80081e8:	4d0b      	ldr	r5, [pc, #44]	@ (8008218 <__libc_init_array+0x40>)
 80081ea:	4c0c      	ldr	r4, [pc, #48]	@ (800821c <__libc_init_array+0x44>)
 80081ec:	f000 fed8 	bl	8008fa0 <_init>
 80081f0:	1b64      	subs	r4, r4, r5
 80081f2:	10a4      	asrs	r4, r4, #2
 80081f4:	2600      	movs	r6, #0
 80081f6:	42a6      	cmp	r6, r4
 80081f8:	d105      	bne.n	8008206 <__libc_init_array+0x2e>
 80081fa:	bd70      	pop	{r4, r5, r6, pc}
 80081fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008200:	4798      	blx	r3
 8008202:	3601      	adds	r6, #1
 8008204:	e7ee      	b.n	80081e4 <__libc_init_array+0xc>
 8008206:	f855 3b04 	ldr.w	r3, [r5], #4
 800820a:	4798      	blx	r3
 800820c:	3601      	adds	r6, #1
 800820e:	e7f2      	b.n	80081f6 <__libc_init_array+0x1e>
 8008210:	080092f0 	.word	0x080092f0
 8008214:	080092f0 	.word	0x080092f0
 8008218:	080092f0 	.word	0x080092f0
 800821c:	080092f4 	.word	0x080092f4

08008220 <__retarget_lock_init_recursive>:
 8008220:	4770      	bx	lr

08008222 <__retarget_lock_acquire_recursive>:
 8008222:	4770      	bx	lr

08008224 <__retarget_lock_release_recursive>:
 8008224:	4770      	bx	lr
	...

08008228 <_free_r>:
 8008228:	b538      	push	{r3, r4, r5, lr}
 800822a:	4605      	mov	r5, r0
 800822c:	2900      	cmp	r1, #0
 800822e:	d041      	beq.n	80082b4 <_free_r+0x8c>
 8008230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008234:	1f0c      	subs	r4, r1, #4
 8008236:	2b00      	cmp	r3, #0
 8008238:	bfb8      	it	lt
 800823a:	18e4      	addlt	r4, r4, r3
 800823c:	f000 f8e0 	bl	8008400 <__malloc_lock>
 8008240:	4a1d      	ldr	r2, [pc, #116]	@ (80082b8 <_free_r+0x90>)
 8008242:	6813      	ldr	r3, [r2, #0]
 8008244:	b933      	cbnz	r3, 8008254 <_free_r+0x2c>
 8008246:	6063      	str	r3, [r4, #4]
 8008248:	6014      	str	r4, [r2, #0]
 800824a:	4628      	mov	r0, r5
 800824c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008250:	f000 b8dc 	b.w	800840c <__malloc_unlock>
 8008254:	42a3      	cmp	r3, r4
 8008256:	d908      	bls.n	800826a <_free_r+0x42>
 8008258:	6820      	ldr	r0, [r4, #0]
 800825a:	1821      	adds	r1, r4, r0
 800825c:	428b      	cmp	r3, r1
 800825e:	bf01      	itttt	eq
 8008260:	6819      	ldreq	r1, [r3, #0]
 8008262:	685b      	ldreq	r3, [r3, #4]
 8008264:	1809      	addeq	r1, r1, r0
 8008266:	6021      	streq	r1, [r4, #0]
 8008268:	e7ed      	b.n	8008246 <_free_r+0x1e>
 800826a:	461a      	mov	r2, r3
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	b10b      	cbz	r3, 8008274 <_free_r+0x4c>
 8008270:	42a3      	cmp	r3, r4
 8008272:	d9fa      	bls.n	800826a <_free_r+0x42>
 8008274:	6811      	ldr	r1, [r2, #0]
 8008276:	1850      	adds	r0, r2, r1
 8008278:	42a0      	cmp	r0, r4
 800827a:	d10b      	bne.n	8008294 <_free_r+0x6c>
 800827c:	6820      	ldr	r0, [r4, #0]
 800827e:	4401      	add	r1, r0
 8008280:	1850      	adds	r0, r2, r1
 8008282:	4283      	cmp	r3, r0
 8008284:	6011      	str	r1, [r2, #0]
 8008286:	d1e0      	bne.n	800824a <_free_r+0x22>
 8008288:	6818      	ldr	r0, [r3, #0]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	6053      	str	r3, [r2, #4]
 800828e:	4408      	add	r0, r1
 8008290:	6010      	str	r0, [r2, #0]
 8008292:	e7da      	b.n	800824a <_free_r+0x22>
 8008294:	d902      	bls.n	800829c <_free_r+0x74>
 8008296:	230c      	movs	r3, #12
 8008298:	602b      	str	r3, [r5, #0]
 800829a:	e7d6      	b.n	800824a <_free_r+0x22>
 800829c:	6820      	ldr	r0, [r4, #0]
 800829e:	1821      	adds	r1, r4, r0
 80082a0:	428b      	cmp	r3, r1
 80082a2:	bf04      	itt	eq
 80082a4:	6819      	ldreq	r1, [r3, #0]
 80082a6:	685b      	ldreq	r3, [r3, #4]
 80082a8:	6063      	str	r3, [r4, #4]
 80082aa:	bf04      	itt	eq
 80082ac:	1809      	addeq	r1, r1, r0
 80082ae:	6021      	streq	r1, [r4, #0]
 80082b0:	6054      	str	r4, [r2, #4]
 80082b2:	e7ca      	b.n	800824a <_free_r+0x22>
 80082b4:	bd38      	pop	{r3, r4, r5, pc}
 80082b6:	bf00      	nop
 80082b8:	20004ab0 	.word	0x20004ab0

080082bc <sbrk_aligned>:
 80082bc:	b570      	push	{r4, r5, r6, lr}
 80082be:	4e0f      	ldr	r6, [pc, #60]	@ (80082fc <sbrk_aligned+0x40>)
 80082c0:	460c      	mov	r4, r1
 80082c2:	6831      	ldr	r1, [r6, #0]
 80082c4:	4605      	mov	r5, r0
 80082c6:	b911      	cbnz	r1, 80082ce <sbrk_aligned+0x12>
 80082c8:	f000 fe16 	bl	8008ef8 <_sbrk_r>
 80082cc:	6030      	str	r0, [r6, #0]
 80082ce:	4621      	mov	r1, r4
 80082d0:	4628      	mov	r0, r5
 80082d2:	f000 fe11 	bl	8008ef8 <_sbrk_r>
 80082d6:	1c43      	adds	r3, r0, #1
 80082d8:	d103      	bne.n	80082e2 <sbrk_aligned+0x26>
 80082da:	f04f 34ff 	mov.w	r4, #4294967295
 80082de:	4620      	mov	r0, r4
 80082e0:	bd70      	pop	{r4, r5, r6, pc}
 80082e2:	1cc4      	adds	r4, r0, #3
 80082e4:	f024 0403 	bic.w	r4, r4, #3
 80082e8:	42a0      	cmp	r0, r4
 80082ea:	d0f8      	beq.n	80082de <sbrk_aligned+0x22>
 80082ec:	1a21      	subs	r1, r4, r0
 80082ee:	4628      	mov	r0, r5
 80082f0:	f000 fe02 	bl	8008ef8 <_sbrk_r>
 80082f4:	3001      	adds	r0, #1
 80082f6:	d1f2      	bne.n	80082de <sbrk_aligned+0x22>
 80082f8:	e7ef      	b.n	80082da <sbrk_aligned+0x1e>
 80082fa:	bf00      	nop
 80082fc:	20004aac 	.word	0x20004aac

08008300 <_malloc_r>:
 8008300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008304:	1ccd      	adds	r5, r1, #3
 8008306:	f025 0503 	bic.w	r5, r5, #3
 800830a:	3508      	adds	r5, #8
 800830c:	2d0c      	cmp	r5, #12
 800830e:	bf38      	it	cc
 8008310:	250c      	movcc	r5, #12
 8008312:	2d00      	cmp	r5, #0
 8008314:	4606      	mov	r6, r0
 8008316:	db01      	blt.n	800831c <_malloc_r+0x1c>
 8008318:	42a9      	cmp	r1, r5
 800831a:	d904      	bls.n	8008326 <_malloc_r+0x26>
 800831c:	230c      	movs	r3, #12
 800831e:	6033      	str	r3, [r6, #0]
 8008320:	2000      	movs	r0, #0
 8008322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008326:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80083fc <_malloc_r+0xfc>
 800832a:	f000 f869 	bl	8008400 <__malloc_lock>
 800832e:	f8d8 3000 	ldr.w	r3, [r8]
 8008332:	461c      	mov	r4, r3
 8008334:	bb44      	cbnz	r4, 8008388 <_malloc_r+0x88>
 8008336:	4629      	mov	r1, r5
 8008338:	4630      	mov	r0, r6
 800833a:	f7ff ffbf 	bl	80082bc <sbrk_aligned>
 800833e:	1c43      	adds	r3, r0, #1
 8008340:	4604      	mov	r4, r0
 8008342:	d158      	bne.n	80083f6 <_malloc_r+0xf6>
 8008344:	f8d8 4000 	ldr.w	r4, [r8]
 8008348:	4627      	mov	r7, r4
 800834a:	2f00      	cmp	r7, #0
 800834c:	d143      	bne.n	80083d6 <_malloc_r+0xd6>
 800834e:	2c00      	cmp	r4, #0
 8008350:	d04b      	beq.n	80083ea <_malloc_r+0xea>
 8008352:	6823      	ldr	r3, [r4, #0]
 8008354:	4639      	mov	r1, r7
 8008356:	4630      	mov	r0, r6
 8008358:	eb04 0903 	add.w	r9, r4, r3
 800835c:	f000 fdcc 	bl	8008ef8 <_sbrk_r>
 8008360:	4581      	cmp	r9, r0
 8008362:	d142      	bne.n	80083ea <_malloc_r+0xea>
 8008364:	6821      	ldr	r1, [r4, #0]
 8008366:	1a6d      	subs	r5, r5, r1
 8008368:	4629      	mov	r1, r5
 800836a:	4630      	mov	r0, r6
 800836c:	f7ff ffa6 	bl	80082bc <sbrk_aligned>
 8008370:	3001      	adds	r0, #1
 8008372:	d03a      	beq.n	80083ea <_malloc_r+0xea>
 8008374:	6823      	ldr	r3, [r4, #0]
 8008376:	442b      	add	r3, r5
 8008378:	6023      	str	r3, [r4, #0]
 800837a:	f8d8 3000 	ldr.w	r3, [r8]
 800837e:	685a      	ldr	r2, [r3, #4]
 8008380:	bb62      	cbnz	r2, 80083dc <_malloc_r+0xdc>
 8008382:	f8c8 7000 	str.w	r7, [r8]
 8008386:	e00f      	b.n	80083a8 <_malloc_r+0xa8>
 8008388:	6822      	ldr	r2, [r4, #0]
 800838a:	1b52      	subs	r2, r2, r5
 800838c:	d420      	bmi.n	80083d0 <_malloc_r+0xd0>
 800838e:	2a0b      	cmp	r2, #11
 8008390:	d917      	bls.n	80083c2 <_malloc_r+0xc2>
 8008392:	1961      	adds	r1, r4, r5
 8008394:	42a3      	cmp	r3, r4
 8008396:	6025      	str	r5, [r4, #0]
 8008398:	bf18      	it	ne
 800839a:	6059      	strne	r1, [r3, #4]
 800839c:	6863      	ldr	r3, [r4, #4]
 800839e:	bf08      	it	eq
 80083a0:	f8c8 1000 	streq.w	r1, [r8]
 80083a4:	5162      	str	r2, [r4, r5]
 80083a6:	604b      	str	r3, [r1, #4]
 80083a8:	4630      	mov	r0, r6
 80083aa:	f000 f82f 	bl	800840c <__malloc_unlock>
 80083ae:	f104 000b 	add.w	r0, r4, #11
 80083b2:	1d23      	adds	r3, r4, #4
 80083b4:	f020 0007 	bic.w	r0, r0, #7
 80083b8:	1ac2      	subs	r2, r0, r3
 80083ba:	bf1c      	itt	ne
 80083bc:	1a1b      	subne	r3, r3, r0
 80083be:	50a3      	strne	r3, [r4, r2]
 80083c0:	e7af      	b.n	8008322 <_malloc_r+0x22>
 80083c2:	6862      	ldr	r2, [r4, #4]
 80083c4:	42a3      	cmp	r3, r4
 80083c6:	bf0c      	ite	eq
 80083c8:	f8c8 2000 	streq.w	r2, [r8]
 80083cc:	605a      	strne	r2, [r3, #4]
 80083ce:	e7eb      	b.n	80083a8 <_malloc_r+0xa8>
 80083d0:	4623      	mov	r3, r4
 80083d2:	6864      	ldr	r4, [r4, #4]
 80083d4:	e7ae      	b.n	8008334 <_malloc_r+0x34>
 80083d6:	463c      	mov	r4, r7
 80083d8:	687f      	ldr	r7, [r7, #4]
 80083da:	e7b6      	b.n	800834a <_malloc_r+0x4a>
 80083dc:	461a      	mov	r2, r3
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	42a3      	cmp	r3, r4
 80083e2:	d1fb      	bne.n	80083dc <_malloc_r+0xdc>
 80083e4:	2300      	movs	r3, #0
 80083e6:	6053      	str	r3, [r2, #4]
 80083e8:	e7de      	b.n	80083a8 <_malloc_r+0xa8>
 80083ea:	230c      	movs	r3, #12
 80083ec:	6033      	str	r3, [r6, #0]
 80083ee:	4630      	mov	r0, r6
 80083f0:	f000 f80c 	bl	800840c <__malloc_unlock>
 80083f4:	e794      	b.n	8008320 <_malloc_r+0x20>
 80083f6:	6005      	str	r5, [r0, #0]
 80083f8:	e7d6      	b.n	80083a8 <_malloc_r+0xa8>
 80083fa:	bf00      	nop
 80083fc:	20004ab0 	.word	0x20004ab0

08008400 <__malloc_lock>:
 8008400:	4801      	ldr	r0, [pc, #4]	@ (8008408 <__malloc_lock+0x8>)
 8008402:	f7ff bf0e 	b.w	8008222 <__retarget_lock_acquire_recursive>
 8008406:	bf00      	nop
 8008408:	20004aa8 	.word	0x20004aa8

0800840c <__malloc_unlock>:
 800840c:	4801      	ldr	r0, [pc, #4]	@ (8008414 <__malloc_unlock+0x8>)
 800840e:	f7ff bf09 	b.w	8008224 <__retarget_lock_release_recursive>
 8008412:	bf00      	nop
 8008414:	20004aa8 	.word	0x20004aa8

08008418 <__ssputs_r>:
 8008418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800841c:	688e      	ldr	r6, [r1, #8]
 800841e:	461f      	mov	r7, r3
 8008420:	42be      	cmp	r6, r7
 8008422:	680b      	ldr	r3, [r1, #0]
 8008424:	4682      	mov	sl, r0
 8008426:	460c      	mov	r4, r1
 8008428:	4690      	mov	r8, r2
 800842a:	d82d      	bhi.n	8008488 <__ssputs_r+0x70>
 800842c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008430:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008434:	d026      	beq.n	8008484 <__ssputs_r+0x6c>
 8008436:	6965      	ldr	r5, [r4, #20]
 8008438:	6909      	ldr	r1, [r1, #16]
 800843a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800843e:	eba3 0901 	sub.w	r9, r3, r1
 8008442:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008446:	1c7b      	adds	r3, r7, #1
 8008448:	444b      	add	r3, r9
 800844a:	106d      	asrs	r5, r5, #1
 800844c:	429d      	cmp	r5, r3
 800844e:	bf38      	it	cc
 8008450:	461d      	movcc	r5, r3
 8008452:	0553      	lsls	r3, r2, #21
 8008454:	d527      	bpl.n	80084a6 <__ssputs_r+0x8e>
 8008456:	4629      	mov	r1, r5
 8008458:	f7ff ff52 	bl	8008300 <_malloc_r>
 800845c:	4606      	mov	r6, r0
 800845e:	b360      	cbz	r0, 80084ba <__ssputs_r+0xa2>
 8008460:	6921      	ldr	r1, [r4, #16]
 8008462:	464a      	mov	r2, r9
 8008464:	f000 fd58 	bl	8008f18 <memcpy>
 8008468:	89a3      	ldrh	r3, [r4, #12]
 800846a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800846e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008472:	81a3      	strh	r3, [r4, #12]
 8008474:	6126      	str	r6, [r4, #16]
 8008476:	6165      	str	r5, [r4, #20]
 8008478:	444e      	add	r6, r9
 800847a:	eba5 0509 	sub.w	r5, r5, r9
 800847e:	6026      	str	r6, [r4, #0]
 8008480:	60a5      	str	r5, [r4, #8]
 8008482:	463e      	mov	r6, r7
 8008484:	42be      	cmp	r6, r7
 8008486:	d900      	bls.n	800848a <__ssputs_r+0x72>
 8008488:	463e      	mov	r6, r7
 800848a:	6820      	ldr	r0, [r4, #0]
 800848c:	4632      	mov	r2, r6
 800848e:	4641      	mov	r1, r8
 8008490:	f000 fcf6 	bl	8008e80 <memmove>
 8008494:	68a3      	ldr	r3, [r4, #8]
 8008496:	1b9b      	subs	r3, r3, r6
 8008498:	60a3      	str	r3, [r4, #8]
 800849a:	6823      	ldr	r3, [r4, #0]
 800849c:	4433      	add	r3, r6
 800849e:	6023      	str	r3, [r4, #0]
 80084a0:	2000      	movs	r0, #0
 80084a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084a6:	462a      	mov	r2, r5
 80084a8:	f000 fd44 	bl	8008f34 <_realloc_r>
 80084ac:	4606      	mov	r6, r0
 80084ae:	2800      	cmp	r0, #0
 80084b0:	d1e0      	bne.n	8008474 <__ssputs_r+0x5c>
 80084b2:	6921      	ldr	r1, [r4, #16]
 80084b4:	4650      	mov	r0, sl
 80084b6:	f7ff feb7 	bl	8008228 <_free_r>
 80084ba:	230c      	movs	r3, #12
 80084bc:	f8ca 3000 	str.w	r3, [sl]
 80084c0:	89a3      	ldrh	r3, [r4, #12]
 80084c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084c6:	81a3      	strh	r3, [r4, #12]
 80084c8:	f04f 30ff 	mov.w	r0, #4294967295
 80084cc:	e7e9      	b.n	80084a2 <__ssputs_r+0x8a>
	...

080084d0 <_svfiprintf_r>:
 80084d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d4:	4698      	mov	r8, r3
 80084d6:	898b      	ldrh	r3, [r1, #12]
 80084d8:	061b      	lsls	r3, r3, #24
 80084da:	b09d      	sub	sp, #116	@ 0x74
 80084dc:	4607      	mov	r7, r0
 80084de:	460d      	mov	r5, r1
 80084e0:	4614      	mov	r4, r2
 80084e2:	d510      	bpl.n	8008506 <_svfiprintf_r+0x36>
 80084e4:	690b      	ldr	r3, [r1, #16]
 80084e6:	b973      	cbnz	r3, 8008506 <_svfiprintf_r+0x36>
 80084e8:	2140      	movs	r1, #64	@ 0x40
 80084ea:	f7ff ff09 	bl	8008300 <_malloc_r>
 80084ee:	6028      	str	r0, [r5, #0]
 80084f0:	6128      	str	r0, [r5, #16]
 80084f2:	b930      	cbnz	r0, 8008502 <_svfiprintf_r+0x32>
 80084f4:	230c      	movs	r3, #12
 80084f6:	603b      	str	r3, [r7, #0]
 80084f8:	f04f 30ff 	mov.w	r0, #4294967295
 80084fc:	b01d      	add	sp, #116	@ 0x74
 80084fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008502:	2340      	movs	r3, #64	@ 0x40
 8008504:	616b      	str	r3, [r5, #20]
 8008506:	2300      	movs	r3, #0
 8008508:	9309      	str	r3, [sp, #36]	@ 0x24
 800850a:	2320      	movs	r3, #32
 800850c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008510:	f8cd 800c 	str.w	r8, [sp, #12]
 8008514:	2330      	movs	r3, #48	@ 0x30
 8008516:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80086b4 <_svfiprintf_r+0x1e4>
 800851a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800851e:	f04f 0901 	mov.w	r9, #1
 8008522:	4623      	mov	r3, r4
 8008524:	469a      	mov	sl, r3
 8008526:	f813 2b01 	ldrb.w	r2, [r3], #1
 800852a:	b10a      	cbz	r2, 8008530 <_svfiprintf_r+0x60>
 800852c:	2a25      	cmp	r2, #37	@ 0x25
 800852e:	d1f9      	bne.n	8008524 <_svfiprintf_r+0x54>
 8008530:	ebba 0b04 	subs.w	fp, sl, r4
 8008534:	d00b      	beq.n	800854e <_svfiprintf_r+0x7e>
 8008536:	465b      	mov	r3, fp
 8008538:	4622      	mov	r2, r4
 800853a:	4629      	mov	r1, r5
 800853c:	4638      	mov	r0, r7
 800853e:	f7ff ff6b 	bl	8008418 <__ssputs_r>
 8008542:	3001      	adds	r0, #1
 8008544:	f000 80a7 	beq.w	8008696 <_svfiprintf_r+0x1c6>
 8008548:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800854a:	445a      	add	r2, fp
 800854c:	9209      	str	r2, [sp, #36]	@ 0x24
 800854e:	f89a 3000 	ldrb.w	r3, [sl]
 8008552:	2b00      	cmp	r3, #0
 8008554:	f000 809f 	beq.w	8008696 <_svfiprintf_r+0x1c6>
 8008558:	2300      	movs	r3, #0
 800855a:	f04f 32ff 	mov.w	r2, #4294967295
 800855e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008562:	f10a 0a01 	add.w	sl, sl, #1
 8008566:	9304      	str	r3, [sp, #16]
 8008568:	9307      	str	r3, [sp, #28]
 800856a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800856e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008570:	4654      	mov	r4, sl
 8008572:	2205      	movs	r2, #5
 8008574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008578:	484e      	ldr	r0, [pc, #312]	@ (80086b4 <_svfiprintf_r+0x1e4>)
 800857a:	f7f7 ff49 	bl	8000410 <memchr>
 800857e:	9a04      	ldr	r2, [sp, #16]
 8008580:	b9d8      	cbnz	r0, 80085ba <_svfiprintf_r+0xea>
 8008582:	06d0      	lsls	r0, r2, #27
 8008584:	bf44      	itt	mi
 8008586:	2320      	movmi	r3, #32
 8008588:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800858c:	0711      	lsls	r1, r2, #28
 800858e:	bf44      	itt	mi
 8008590:	232b      	movmi	r3, #43	@ 0x2b
 8008592:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008596:	f89a 3000 	ldrb.w	r3, [sl]
 800859a:	2b2a      	cmp	r3, #42	@ 0x2a
 800859c:	d015      	beq.n	80085ca <_svfiprintf_r+0xfa>
 800859e:	9a07      	ldr	r2, [sp, #28]
 80085a0:	4654      	mov	r4, sl
 80085a2:	2000      	movs	r0, #0
 80085a4:	f04f 0c0a 	mov.w	ip, #10
 80085a8:	4621      	mov	r1, r4
 80085aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085ae:	3b30      	subs	r3, #48	@ 0x30
 80085b0:	2b09      	cmp	r3, #9
 80085b2:	d94b      	bls.n	800864c <_svfiprintf_r+0x17c>
 80085b4:	b1b0      	cbz	r0, 80085e4 <_svfiprintf_r+0x114>
 80085b6:	9207      	str	r2, [sp, #28]
 80085b8:	e014      	b.n	80085e4 <_svfiprintf_r+0x114>
 80085ba:	eba0 0308 	sub.w	r3, r0, r8
 80085be:	fa09 f303 	lsl.w	r3, r9, r3
 80085c2:	4313      	orrs	r3, r2
 80085c4:	9304      	str	r3, [sp, #16]
 80085c6:	46a2      	mov	sl, r4
 80085c8:	e7d2      	b.n	8008570 <_svfiprintf_r+0xa0>
 80085ca:	9b03      	ldr	r3, [sp, #12]
 80085cc:	1d19      	adds	r1, r3, #4
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	9103      	str	r1, [sp, #12]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	bfbb      	ittet	lt
 80085d6:	425b      	neglt	r3, r3
 80085d8:	f042 0202 	orrlt.w	r2, r2, #2
 80085dc:	9307      	strge	r3, [sp, #28]
 80085de:	9307      	strlt	r3, [sp, #28]
 80085e0:	bfb8      	it	lt
 80085e2:	9204      	strlt	r2, [sp, #16]
 80085e4:	7823      	ldrb	r3, [r4, #0]
 80085e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80085e8:	d10a      	bne.n	8008600 <_svfiprintf_r+0x130>
 80085ea:	7863      	ldrb	r3, [r4, #1]
 80085ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80085ee:	d132      	bne.n	8008656 <_svfiprintf_r+0x186>
 80085f0:	9b03      	ldr	r3, [sp, #12]
 80085f2:	1d1a      	adds	r2, r3, #4
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	9203      	str	r2, [sp, #12]
 80085f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085fc:	3402      	adds	r4, #2
 80085fe:	9305      	str	r3, [sp, #20]
 8008600:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80086c4 <_svfiprintf_r+0x1f4>
 8008604:	7821      	ldrb	r1, [r4, #0]
 8008606:	2203      	movs	r2, #3
 8008608:	4650      	mov	r0, sl
 800860a:	f7f7 ff01 	bl	8000410 <memchr>
 800860e:	b138      	cbz	r0, 8008620 <_svfiprintf_r+0x150>
 8008610:	9b04      	ldr	r3, [sp, #16]
 8008612:	eba0 000a 	sub.w	r0, r0, sl
 8008616:	2240      	movs	r2, #64	@ 0x40
 8008618:	4082      	lsls	r2, r0
 800861a:	4313      	orrs	r3, r2
 800861c:	3401      	adds	r4, #1
 800861e:	9304      	str	r3, [sp, #16]
 8008620:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008624:	4824      	ldr	r0, [pc, #144]	@ (80086b8 <_svfiprintf_r+0x1e8>)
 8008626:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800862a:	2206      	movs	r2, #6
 800862c:	f7f7 fef0 	bl	8000410 <memchr>
 8008630:	2800      	cmp	r0, #0
 8008632:	d036      	beq.n	80086a2 <_svfiprintf_r+0x1d2>
 8008634:	4b21      	ldr	r3, [pc, #132]	@ (80086bc <_svfiprintf_r+0x1ec>)
 8008636:	bb1b      	cbnz	r3, 8008680 <_svfiprintf_r+0x1b0>
 8008638:	9b03      	ldr	r3, [sp, #12]
 800863a:	3307      	adds	r3, #7
 800863c:	f023 0307 	bic.w	r3, r3, #7
 8008640:	3308      	adds	r3, #8
 8008642:	9303      	str	r3, [sp, #12]
 8008644:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008646:	4433      	add	r3, r6
 8008648:	9309      	str	r3, [sp, #36]	@ 0x24
 800864a:	e76a      	b.n	8008522 <_svfiprintf_r+0x52>
 800864c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008650:	460c      	mov	r4, r1
 8008652:	2001      	movs	r0, #1
 8008654:	e7a8      	b.n	80085a8 <_svfiprintf_r+0xd8>
 8008656:	2300      	movs	r3, #0
 8008658:	3401      	adds	r4, #1
 800865a:	9305      	str	r3, [sp, #20]
 800865c:	4619      	mov	r1, r3
 800865e:	f04f 0c0a 	mov.w	ip, #10
 8008662:	4620      	mov	r0, r4
 8008664:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008668:	3a30      	subs	r2, #48	@ 0x30
 800866a:	2a09      	cmp	r2, #9
 800866c:	d903      	bls.n	8008676 <_svfiprintf_r+0x1a6>
 800866e:	2b00      	cmp	r3, #0
 8008670:	d0c6      	beq.n	8008600 <_svfiprintf_r+0x130>
 8008672:	9105      	str	r1, [sp, #20]
 8008674:	e7c4      	b.n	8008600 <_svfiprintf_r+0x130>
 8008676:	fb0c 2101 	mla	r1, ip, r1, r2
 800867a:	4604      	mov	r4, r0
 800867c:	2301      	movs	r3, #1
 800867e:	e7f0      	b.n	8008662 <_svfiprintf_r+0x192>
 8008680:	ab03      	add	r3, sp, #12
 8008682:	9300      	str	r3, [sp, #0]
 8008684:	462a      	mov	r2, r5
 8008686:	4b0e      	ldr	r3, [pc, #56]	@ (80086c0 <_svfiprintf_r+0x1f0>)
 8008688:	a904      	add	r1, sp, #16
 800868a:	4638      	mov	r0, r7
 800868c:	f3af 8000 	nop.w
 8008690:	1c42      	adds	r2, r0, #1
 8008692:	4606      	mov	r6, r0
 8008694:	d1d6      	bne.n	8008644 <_svfiprintf_r+0x174>
 8008696:	89ab      	ldrh	r3, [r5, #12]
 8008698:	065b      	lsls	r3, r3, #25
 800869a:	f53f af2d 	bmi.w	80084f8 <_svfiprintf_r+0x28>
 800869e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80086a0:	e72c      	b.n	80084fc <_svfiprintf_r+0x2c>
 80086a2:	ab03      	add	r3, sp, #12
 80086a4:	9300      	str	r3, [sp, #0]
 80086a6:	462a      	mov	r2, r5
 80086a8:	4b05      	ldr	r3, [pc, #20]	@ (80086c0 <_svfiprintf_r+0x1f0>)
 80086aa:	a904      	add	r1, sp, #16
 80086ac:	4638      	mov	r0, r7
 80086ae:	f000 f9bb 	bl	8008a28 <_printf_i>
 80086b2:	e7ed      	b.n	8008690 <_svfiprintf_r+0x1c0>
 80086b4:	080092b4 	.word	0x080092b4
 80086b8:	080092be 	.word	0x080092be
 80086bc:	00000000 	.word	0x00000000
 80086c0:	08008419 	.word	0x08008419
 80086c4:	080092ba 	.word	0x080092ba

080086c8 <__sfputc_r>:
 80086c8:	6893      	ldr	r3, [r2, #8]
 80086ca:	3b01      	subs	r3, #1
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	b410      	push	{r4}
 80086d0:	6093      	str	r3, [r2, #8]
 80086d2:	da08      	bge.n	80086e6 <__sfputc_r+0x1e>
 80086d4:	6994      	ldr	r4, [r2, #24]
 80086d6:	42a3      	cmp	r3, r4
 80086d8:	db01      	blt.n	80086de <__sfputc_r+0x16>
 80086da:	290a      	cmp	r1, #10
 80086dc:	d103      	bne.n	80086e6 <__sfputc_r+0x1e>
 80086de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086e2:	f7ff bc90 	b.w	8008006 <__swbuf_r>
 80086e6:	6813      	ldr	r3, [r2, #0]
 80086e8:	1c58      	adds	r0, r3, #1
 80086ea:	6010      	str	r0, [r2, #0]
 80086ec:	7019      	strb	r1, [r3, #0]
 80086ee:	4608      	mov	r0, r1
 80086f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086f4:	4770      	bx	lr

080086f6 <__sfputs_r>:
 80086f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086f8:	4606      	mov	r6, r0
 80086fa:	460f      	mov	r7, r1
 80086fc:	4614      	mov	r4, r2
 80086fe:	18d5      	adds	r5, r2, r3
 8008700:	42ac      	cmp	r4, r5
 8008702:	d101      	bne.n	8008708 <__sfputs_r+0x12>
 8008704:	2000      	movs	r0, #0
 8008706:	e007      	b.n	8008718 <__sfputs_r+0x22>
 8008708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800870c:	463a      	mov	r2, r7
 800870e:	4630      	mov	r0, r6
 8008710:	f7ff ffda 	bl	80086c8 <__sfputc_r>
 8008714:	1c43      	adds	r3, r0, #1
 8008716:	d1f3      	bne.n	8008700 <__sfputs_r+0xa>
 8008718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800871c <_vfiprintf_r>:
 800871c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008720:	460d      	mov	r5, r1
 8008722:	b09d      	sub	sp, #116	@ 0x74
 8008724:	4614      	mov	r4, r2
 8008726:	4698      	mov	r8, r3
 8008728:	4606      	mov	r6, r0
 800872a:	b118      	cbz	r0, 8008734 <_vfiprintf_r+0x18>
 800872c:	6a03      	ldr	r3, [r0, #32]
 800872e:	b90b      	cbnz	r3, 8008734 <_vfiprintf_r+0x18>
 8008730:	f7ff fb4a 	bl	8007dc8 <__sinit>
 8008734:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008736:	07d9      	lsls	r1, r3, #31
 8008738:	d405      	bmi.n	8008746 <_vfiprintf_r+0x2a>
 800873a:	89ab      	ldrh	r3, [r5, #12]
 800873c:	059a      	lsls	r2, r3, #22
 800873e:	d402      	bmi.n	8008746 <_vfiprintf_r+0x2a>
 8008740:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008742:	f7ff fd6e 	bl	8008222 <__retarget_lock_acquire_recursive>
 8008746:	89ab      	ldrh	r3, [r5, #12]
 8008748:	071b      	lsls	r3, r3, #28
 800874a:	d501      	bpl.n	8008750 <_vfiprintf_r+0x34>
 800874c:	692b      	ldr	r3, [r5, #16]
 800874e:	b99b      	cbnz	r3, 8008778 <_vfiprintf_r+0x5c>
 8008750:	4629      	mov	r1, r5
 8008752:	4630      	mov	r0, r6
 8008754:	f7ff fc96 	bl	8008084 <__swsetup_r>
 8008758:	b170      	cbz	r0, 8008778 <_vfiprintf_r+0x5c>
 800875a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800875c:	07dc      	lsls	r4, r3, #31
 800875e:	d504      	bpl.n	800876a <_vfiprintf_r+0x4e>
 8008760:	f04f 30ff 	mov.w	r0, #4294967295
 8008764:	b01d      	add	sp, #116	@ 0x74
 8008766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800876a:	89ab      	ldrh	r3, [r5, #12]
 800876c:	0598      	lsls	r0, r3, #22
 800876e:	d4f7      	bmi.n	8008760 <_vfiprintf_r+0x44>
 8008770:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008772:	f7ff fd57 	bl	8008224 <__retarget_lock_release_recursive>
 8008776:	e7f3      	b.n	8008760 <_vfiprintf_r+0x44>
 8008778:	2300      	movs	r3, #0
 800877a:	9309      	str	r3, [sp, #36]	@ 0x24
 800877c:	2320      	movs	r3, #32
 800877e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008782:	f8cd 800c 	str.w	r8, [sp, #12]
 8008786:	2330      	movs	r3, #48	@ 0x30
 8008788:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008938 <_vfiprintf_r+0x21c>
 800878c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008790:	f04f 0901 	mov.w	r9, #1
 8008794:	4623      	mov	r3, r4
 8008796:	469a      	mov	sl, r3
 8008798:	f813 2b01 	ldrb.w	r2, [r3], #1
 800879c:	b10a      	cbz	r2, 80087a2 <_vfiprintf_r+0x86>
 800879e:	2a25      	cmp	r2, #37	@ 0x25
 80087a0:	d1f9      	bne.n	8008796 <_vfiprintf_r+0x7a>
 80087a2:	ebba 0b04 	subs.w	fp, sl, r4
 80087a6:	d00b      	beq.n	80087c0 <_vfiprintf_r+0xa4>
 80087a8:	465b      	mov	r3, fp
 80087aa:	4622      	mov	r2, r4
 80087ac:	4629      	mov	r1, r5
 80087ae:	4630      	mov	r0, r6
 80087b0:	f7ff ffa1 	bl	80086f6 <__sfputs_r>
 80087b4:	3001      	adds	r0, #1
 80087b6:	f000 80a7 	beq.w	8008908 <_vfiprintf_r+0x1ec>
 80087ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087bc:	445a      	add	r2, fp
 80087be:	9209      	str	r2, [sp, #36]	@ 0x24
 80087c0:	f89a 3000 	ldrb.w	r3, [sl]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	f000 809f 	beq.w	8008908 <_vfiprintf_r+0x1ec>
 80087ca:	2300      	movs	r3, #0
 80087cc:	f04f 32ff 	mov.w	r2, #4294967295
 80087d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087d4:	f10a 0a01 	add.w	sl, sl, #1
 80087d8:	9304      	str	r3, [sp, #16]
 80087da:	9307      	str	r3, [sp, #28]
 80087dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80087e0:	931a      	str	r3, [sp, #104]	@ 0x68
 80087e2:	4654      	mov	r4, sl
 80087e4:	2205      	movs	r2, #5
 80087e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ea:	4853      	ldr	r0, [pc, #332]	@ (8008938 <_vfiprintf_r+0x21c>)
 80087ec:	f7f7 fe10 	bl	8000410 <memchr>
 80087f0:	9a04      	ldr	r2, [sp, #16]
 80087f2:	b9d8      	cbnz	r0, 800882c <_vfiprintf_r+0x110>
 80087f4:	06d1      	lsls	r1, r2, #27
 80087f6:	bf44      	itt	mi
 80087f8:	2320      	movmi	r3, #32
 80087fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087fe:	0713      	lsls	r3, r2, #28
 8008800:	bf44      	itt	mi
 8008802:	232b      	movmi	r3, #43	@ 0x2b
 8008804:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008808:	f89a 3000 	ldrb.w	r3, [sl]
 800880c:	2b2a      	cmp	r3, #42	@ 0x2a
 800880e:	d015      	beq.n	800883c <_vfiprintf_r+0x120>
 8008810:	9a07      	ldr	r2, [sp, #28]
 8008812:	4654      	mov	r4, sl
 8008814:	2000      	movs	r0, #0
 8008816:	f04f 0c0a 	mov.w	ip, #10
 800881a:	4621      	mov	r1, r4
 800881c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008820:	3b30      	subs	r3, #48	@ 0x30
 8008822:	2b09      	cmp	r3, #9
 8008824:	d94b      	bls.n	80088be <_vfiprintf_r+0x1a2>
 8008826:	b1b0      	cbz	r0, 8008856 <_vfiprintf_r+0x13a>
 8008828:	9207      	str	r2, [sp, #28]
 800882a:	e014      	b.n	8008856 <_vfiprintf_r+0x13a>
 800882c:	eba0 0308 	sub.w	r3, r0, r8
 8008830:	fa09 f303 	lsl.w	r3, r9, r3
 8008834:	4313      	orrs	r3, r2
 8008836:	9304      	str	r3, [sp, #16]
 8008838:	46a2      	mov	sl, r4
 800883a:	e7d2      	b.n	80087e2 <_vfiprintf_r+0xc6>
 800883c:	9b03      	ldr	r3, [sp, #12]
 800883e:	1d19      	adds	r1, r3, #4
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	9103      	str	r1, [sp, #12]
 8008844:	2b00      	cmp	r3, #0
 8008846:	bfbb      	ittet	lt
 8008848:	425b      	neglt	r3, r3
 800884a:	f042 0202 	orrlt.w	r2, r2, #2
 800884e:	9307      	strge	r3, [sp, #28]
 8008850:	9307      	strlt	r3, [sp, #28]
 8008852:	bfb8      	it	lt
 8008854:	9204      	strlt	r2, [sp, #16]
 8008856:	7823      	ldrb	r3, [r4, #0]
 8008858:	2b2e      	cmp	r3, #46	@ 0x2e
 800885a:	d10a      	bne.n	8008872 <_vfiprintf_r+0x156>
 800885c:	7863      	ldrb	r3, [r4, #1]
 800885e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008860:	d132      	bne.n	80088c8 <_vfiprintf_r+0x1ac>
 8008862:	9b03      	ldr	r3, [sp, #12]
 8008864:	1d1a      	adds	r2, r3, #4
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	9203      	str	r2, [sp, #12]
 800886a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800886e:	3402      	adds	r4, #2
 8008870:	9305      	str	r3, [sp, #20]
 8008872:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008948 <_vfiprintf_r+0x22c>
 8008876:	7821      	ldrb	r1, [r4, #0]
 8008878:	2203      	movs	r2, #3
 800887a:	4650      	mov	r0, sl
 800887c:	f7f7 fdc8 	bl	8000410 <memchr>
 8008880:	b138      	cbz	r0, 8008892 <_vfiprintf_r+0x176>
 8008882:	9b04      	ldr	r3, [sp, #16]
 8008884:	eba0 000a 	sub.w	r0, r0, sl
 8008888:	2240      	movs	r2, #64	@ 0x40
 800888a:	4082      	lsls	r2, r0
 800888c:	4313      	orrs	r3, r2
 800888e:	3401      	adds	r4, #1
 8008890:	9304      	str	r3, [sp, #16]
 8008892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008896:	4829      	ldr	r0, [pc, #164]	@ (800893c <_vfiprintf_r+0x220>)
 8008898:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800889c:	2206      	movs	r2, #6
 800889e:	f7f7 fdb7 	bl	8000410 <memchr>
 80088a2:	2800      	cmp	r0, #0
 80088a4:	d03f      	beq.n	8008926 <_vfiprintf_r+0x20a>
 80088a6:	4b26      	ldr	r3, [pc, #152]	@ (8008940 <_vfiprintf_r+0x224>)
 80088a8:	bb1b      	cbnz	r3, 80088f2 <_vfiprintf_r+0x1d6>
 80088aa:	9b03      	ldr	r3, [sp, #12]
 80088ac:	3307      	adds	r3, #7
 80088ae:	f023 0307 	bic.w	r3, r3, #7
 80088b2:	3308      	adds	r3, #8
 80088b4:	9303      	str	r3, [sp, #12]
 80088b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088b8:	443b      	add	r3, r7
 80088ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80088bc:	e76a      	b.n	8008794 <_vfiprintf_r+0x78>
 80088be:	fb0c 3202 	mla	r2, ip, r2, r3
 80088c2:	460c      	mov	r4, r1
 80088c4:	2001      	movs	r0, #1
 80088c6:	e7a8      	b.n	800881a <_vfiprintf_r+0xfe>
 80088c8:	2300      	movs	r3, #0
 80088ca:	3401      	adds	r4, #1
 80088cc:	9305      	str	r3, [sp, #20]
 80088ce:	4619      	mov	r1, r3
 80088d0:	f04f 0c0a 	mov.w	ip, #10
 80088d4:	4620      	mov	r0, r4
 80088d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088da:	3a30      	subs	r2, #48	@ 0x30
 80088dc:	2a09      	cmp	r2, #9
 80088de:	d903      	bls.n	80088e8 <_vfiprintf_r+0x1cc>
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d0c6      	beq.n	8008872 <_vfiprintf_r+0x156>
 80088e4:	9105      	str	r1, [sp, #20]
 80088e6:	e7c4      	b.n	8008872 <_vfiprintf_r+0x156>
 80088e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80088ec:	4604      	mov	r4, r0
 80088ee:	2301      	movs	r3, #1
 80088f0:	e7f0      	b.n	80088d4 <_vfiprintf_r+0x1b8>
 80088f2:	ab03      	add	r3, sp, #12
 80088f4:	9300      	str	r3, [sp, #0]
 80088f6:	462a      	mov	r2, r5
 80088f8:	4b12      	ldr	r3, [pc, #72]	@ (8008944 <_vfiprintf_r+0x228>)
 80088fa:	a904      	add	r1, sp, #16
 80088fc:	4630      	mov	r0, r6
 80088fe:	f3af 8000 	nop.w
 8008902:	4607      	mov	r7, r0
 8008904:	1c78      	adds	r0, r7, #1
 8008906:	d1d6      	bne.n	80088b6 <_vfiprintf_r+0x19a>
 8008908:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800890a:	07d9      	lsls	r1, r3, #31
 800890c:	d405      	bmi.n	800891a <_vfiprintf_r+0x1fe>
 800890e:	89ab      	ldrh	r3, [r5, #12]
 8008910:	059a      	lsls	r2, r3, #22
 8008912:	d402      	bmi.n	800891a <_vfiprintf_r+0x1fe>
 8008914:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008916:	f7ff fc85 	bl	8008224 <__retarget_lock_release_recursive>
 800891a:	89ab      	ldrh	r3, [r5, #12]
 800891c:	065b      	lsls	r3, r3, #25
 800891e:	f53f af1f 	bmi.w	8008760 <_vfiprintf_r+0x44>
 8008922:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008924:	e71e      	b.n	8008764 <_vfiprintf_r+0x48>
 8008926:	ab03      	add	r3, sp, #12
 8008928:	9300      	str	r3, [sp, #0]
 800892a:	462a      	mov	r2, r5
 800892c:	4b05      	ldr	r3, [pc, #20]	@ (8008944 <_vfiprintf_r+0x228>)
 800892e:	a904      	add	r1, sp, #16
 8008930:	4630      	mov	r0, r6
 8008932:	f000 f879 	bl	8008a28 <_printf_i>
 8008936:	e7e4      	b.n	8008902 <_vfiprintf_r+0x1e6>
 8008938:	080092b4 	.word	0x080092b4
 800893c:	080092be 	.word	0x080092be
 8008940:	00000000 	.word	0x00000000
 8008944:	080086f7 	.word	0x080086f7
 8008948:	080092ba 	.word	0x080092ba

0800894c <_printf_common>:
 800894c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008950:	4616      	mov	r6, r2
 8008952:	4698      	mov	r8, r3
 8008954:	688a      	ldr	r2, [r1, #8]
 8008956:	690b      	ldr	r3, [r1, #16]
 8008958:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800895c:	4293      	cmp	r3, r2
 800895e:	bfb8      	it	lt
 8008960:	4613      	movlt	r3, r2
 8008962:	6033      	str	r3, [r6, #0]
 8008964:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008968:	4607      	mov	r7, r0
 800896a:	460c      	mov	r4, r1
 800896c:	b10a      	cbz	r2, 8008972 <_printf_common+0x26>
 800896e:	3301      	adds	r3, #1
 8008970:	6033      	str	r3, [r6, #0]
 8008972:	6823      	ldr	r3, [r4, #0]
 8008974:	0699      	lsls	r1, r3, #26
 8008976:	bf42      	ittt	mi
 8008978:	6833      	ldrmi	r3, [r6, #0]
 800897a:	3302      	addmi	r3, #2
 800897c:	6033      	strmi	r3, [r6, #0]
 800897e:	6825      	ldr	r5, [r4, #0]
 8008980:	f015 0506 	ands.w	r5, r5, #6
 8008984:	d106      	bne.n	8008994 <_printf_common+0x48>
 8008986:	f104 0a19 	add.w	sl, r4, #25
 800898a:	68e3      	ldr	r3, [r4, #12]
 800898c:	6832      	ldr	r2, [r6, #0]
 800898e:	1a9b      	subs	r3, r3, r2
 8008990:	42ab      	cmp	r3, r5
 8008992:	dc26      	bgt.n	80089e2 <_printf_common+0x96>
 8008994:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008998:	6822      	ldr	r2, [r4, #0]
 800899a:	3b00      	subs	r3, #0
 800899c:	bf18      	it	ne
 800899e:	2301      	movne	r3, #1
 80089a0:	0692      	lsls	r2, r2, #26
 80089a2:	d42b      	bmi.n	80089fc <_printf_common+0xb0>
 80089a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80089a8:	4641      	mov	r1, r8
 80089aa:	4638      	mov	r0, r7
 80089ac:	47c8      	blx	r9
 80089ae:	3001      	adds	r0, #1
 80089b0:	d01e      	beq.n	80089f0 <_printf_common+0xa4>
 80089b2:	6823      	ldr	r3, [r4, #0]
 80089b4:	6922      	ldr	r2, [r4, #16]
 80089b6:	f003 0306 	and.w	r3, r3, #6
 80089ba:	2b04      	cmp	r3, #4
 80089bc:	bf02      	ittt	eq
 80089be:	68e5      	ldreq	r5, [r4, #12]
 80089c0:	6833      	ldreq	r3, [r6, #0]
 80089c2:	1aed      	subeq	r5, r5, r3
 80089c4:	68a3      	ldr	r3, [r4, #8]
 80089c6:	bf0c      	ite	eq
 80089c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089cc:	2500      	movne	r5, #0
 80089ce:	4293      	cmp	r3, r2
 80089d0:	bfc4      	itt	gt
 80089d2:	1a9b      	subgt	r3, r3, r2
 80089d4:	18ed      	addgt	r5, r5, r3
 80089d6:	2600      	movs	r6, #0
 80089d8:	341a      	adds	r4, #26
 80089da:	42b5      	cmp	r5, r6
 80089dc:	d11a      	bne.n	8008a14 <_printf_common+0xc8>
 80089de:	2000      	movs	r0, #0
 80089e0:	e008      	b.n	80089f4 <_printf_common+0xa8>
 80089e2:	2301      	movs	r3, #1
 80089e4:	4652      	mov	r2, sl
 80089e6:	4641      	mov	r1, r8
 80089e8:	4638      	mov	r0, r7
 80089ea:	47c8      	blx	r9
 80089ec:	3001      	adds	r0, #1
 80089ee:	d103      	bne.n	80089f8 <_printf_common+0xac>
 80089f0:	f04f 30ff 	mov.w	r0, #4294967295
 80089f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089f8:	3501      	adds	r5, #1
 80089fa:	e7c6      	b.n	800898a <_printf_common+0x3e>
 80089fc:	18e1      	adds	r1, r4, r3
 80089fe:	1c5a      	adds	r2, r3, #1
 8008a00:	2030      	movs	r0, #48	@ 0x30
 8008a02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008a06:	4422      	add	r2, r4
 8008a08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008a0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a10:	3302      	adds	r3, #2
 8008a12:	e7c7      	b.n	80089a4 <_printf_common+0x58>
 8008a14:	2301      	movs	r3, #1
 8008a16:	4622      	mov	r2, r4
 8008a18:	4641      	mov	r1, r8
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	47c8      	blx	r9
 8008a1e:	3001      	adds	r0, #1
 8008a20:	d0e6      	beq.n	80089f0 <_printf_common+0xa4>
 8008a22:	3601      	adds	r6, #1
 8008a24:	e7d9      	b.n	80089da <_printf_common+0x8e>
	...

08008a28 <_printf_i>:
 8008a28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a2c:	7e0f      	ldrb	r7, [r1, #24]
 8008a2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008a30:	2f78      	cmp	r7, #120	@ 0x78
 8008a32:	4691      	mov	r9, r2
 8008a34:	4680      	mov	r8, r0
 8008a36:	460c      	mov	r4, r1
 8008a38:	469a      	mov	sl, r3
 8008a3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008a3e:	d807      	bhi.n	8008a50 <_printf_i+0x28>
 8008a40:	2f62      	cmp	r7, #98	@ 0x62
 8008a42:	d80a      	bhi.n	8008a5a <_printf_i+0x32>
 8008a44:	2f00      	cmp	r7, #0
 8008a46:	f000 80d1 	beq.w	8008bec <_printf_i+0x1c4>
 8008a4a:	2f58      	cmp	r7, #88	@ 0x58
 8008a4c:	f000 80b8 	beq.w	8008bc0 <_printf_i+0x198>
 8008a50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008a58:	e03a      	b.n	8008ad0 <_printf_i+0xa8>
 8008a5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008a5e:	2b15      	cmp	r3, #21
 8008a60:	d8f6      	bhi.n	8008a50 <_printf_i+0x28>
 8008a62:	a101      	add	r1, pc, #4	@ (adr r1, 8008a68 <_printf_i+0x40>)
 8008a64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a68:	08008ac1 	.word	0x08008ac1
 8008a6c:	08008ad5 	.word	0x08008ad5
 8008a70:	08008a51 	.word	0x08008a51
 8008a74:	08008a51 	.word	0x08008a51
 8008a78:	08008a51 	.word	0x08008a51
 8008a7c:	08008a51 	.word	0x08008a51
 8008a80:	08008ad5 	.word	0x08008ad5
 8008a84:	08008a51 	.word	0x08008a51
 8008a88:	08008a51 	.word	0x08008a51
 8008a8c:	08008a51 	.word	0x08008a51
 8008a90:	08008a51 	.word	0x08008a51
 8008a94:	08008bd3 	.word	0x08008bd3
 8008a98:	08008aff 	.word	0x08008aff
 8008a9c:	08008b8d 	.word	0x08008b8d
 8008aa0:	08008a51 	.word	0x08008a51
 8008aa4:	08008a51 	.word	0x08008a51
 8008aa8:	08008bf5 	.word	0x08008bf5
 8008aac:	08008a51 	.word	0x08008a51
 8008ab0:	08008aff 	.word	0x08008aff
 8008ab4:	08008a51 	.word	0x08008a51
 8008ab8:	08008a51 	.word	0x08008a51
 8008abc:	08008b95 	.word	0x08008b95
 8008ac0:	6833      	ldr	r3, [r6, #0]
 8008ac2:	1d1a      	adds	r2, r3, #4
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	6032      	str	r2, [r6, #0]
 8008ac8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008acc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	e09c      	b.n	8008c0e <_printf_i+0x1e6>
 8008ad4:	6833      	ldr	r3, [r6, #0]
 8008ad6:	6820      	ldr	r0, [r4, #0]
 8008ad8:	1d19      	adds	r1, r3, #4
 8008ada:	6031      	str	r1, [r6, #0]
 8008adc:	0606      	lsls	r6, r0, #24
 8008ade:	d501      	bpl.n	8008ae4 <_printf_i+0xbc>
 8008ae0:	681d      	ldr	r5, [r3, #0]
 8008ae2:	e003      	b.n	8008aec <_printf_i+0xc4>
 8008ae4:	0645      	lsls	r5, r0, #25
 8008ae6:	d5fb      	bpl.n	8008ae0 <_printf_i+0xb8>
 8008ae8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008aec:	2d00      	cmp	r5, #0
 8008aee:	da03      	bge.n	8008af8 <_printf_i+0xd0>
 8008af0:	232d      	movs	r3, #45	@ 0x2d
 8008af2:	426d      	negs	r5, r5
 8008af4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008af8:	4858      	ldr	r0, [pc, #352]	@ (8008c5c <_printf_i+0x234>)
 8008afa:	230a      	movs	r3, #10
 8008afc:	e011      	b.n	8008b22 <_printf_i+0xfa>
 8008afe:	6821      	ldr	r1, [r4, #0]
 8008b00:	6833      	ldr	r3, [r6, #0]
 8008b02:	0608      	lsls	r0, r1, #24
 8008b04:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b08:	d402      	bmi.n	8008b10 <_printf_i+0xe8>
 8008b0a:	0649      	lsls	r1, r1, #25
 8008b0c:	bf48      	it	mi
 8008b0e:	b2ad      	uxthmi	r5, r5
 8008b10:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b12:	4852      	ldr	r0, [pc, #328]	@ (8008c5c <_printf_i+0x234>)
 8008b14:	6033      	str	r3, [r6, #0]
 8008b16:	bf14      	ite	ne
 8008b18:	230a      	movne	r3, #10
 8008b1a:	2308      	moveq	r3, #8
 8008b1c:	2100      	movs	r1, #0
 8008b1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008b22:	6866      	ldr	r6, [r4, #4]
 8008b24:	60a6      	str	r6, [r4, #8]
 8008b26:	2e00      	cmp	r6, #0
 8008b28:	db05      	blt.n	8008b36 <_printf_i+0x10e>
 8008b2a:	6821      	ldr	r1, [r4, #0]
 8008b2c:	432e      	orrs	r6, r5
 8008b2e:	f021 0104 	bic.w	r1, r1, #4
 8008b32:	6021      	str	r1, [r4, #0]
 8008b34:	d04b      	beq.n	8008bce <_printf_i+0x1a6>
 8008b36:	4616      	mov	r6, r2
 8008b38:	fbb5 f1f3 	udiv	r1, r5, r3
 8008b3c:	fb03 5711 	mls	r7, r3, r1, r5
 8008b40:	5dc7      	ldrb	r7, [r0, r7]
 8008b42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b46:	462f      	mov	r7, r5
 8008b48:	42bb      	cmp	r3, r7
 8008b4a:	460d      	mov	r5, r1
 8008b4c:	d9f4      	bls.n	8008b38 <_printf_i+0x110>
 8008b4e:	2b08      	cmp	r3, #8
 8008b50:	d10b      	bne.n	8008b6a <_printf_i+0x142>
 8008b52:	6823      	ldr	r3, [r4, #0]
 8008b54:	07df      	lsls	r7, r3, #31
 8008b56:	d508      	bpl.n	8008b6a <_printf_i+0x142>
 8008b58:	6923      	ldr	r3, [r4, #16]
 8008b5a:	6861      	ldr	r1, [r4, #4]
 8008b5c:	4299      	cmp	r1, r3
 8008b5e:	bfde      	ittt	le
 8008b60:	2330      	movle	r3, #48	@ 0x30
 8008b62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b66:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008b6a:	1b92      	subs	r2, r2, r6
 8008b6c:	6122      	str	r2, [r4, #16]
 8008b6e:	f8cd a000 	str.w	sl, [sp]
 8008b72:	464b      	mov	r3, r9
 8008b74:	aa03      	add	r2, sp, #12
 8008b76:	4621      	mov	r1, r4
 8008b78:	4640      	mov	r0, r8
 8008b7a:	f7ff fee7 	bl	800894c <_printf_common>
 8008b7e:	3001      	adds	r0, #1
 8008b80:	d14a      	bne.n	8008c18 <_printf_i+0x1f0>
 8008b82:	f04f 30ff 	mov.w	r0, #4294967295
 8008b86:	b004      	add	sp, #16
 8008b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b8c:	6823      	ldr	r3, [r4, #0]
 8008b8e:	f043 0320 	orr.w	r3, r3, #32
 8008b92:	6023      	str	r3, [r4, #0]
 8008b94:	4832      	ldr	r0, [pc, #200]	@ (8008c60 <_printf_i+0x238>)
 8008b96:	2778      	movs	r7, #120	@ 0x78
 8008b98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008b9c:	6823      	ldr	r3, [r4, #0]
 8008b9e:	6831      	ldr	r1, [r6, #0]
 8008ba0:	061f      	lsls	r7, r3, #24
 8008ba2:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ba6:	d402      	bmi.n	8008bae <_printf_i+0x186>
 8008ba8:	065f      	lsls	r7, r3, #25
 8008baa:	bf48      	it	mi
 8008bac:	b2ad      	uxthmi	r5, r5
 8008bae:	6031      	str	r1, [r6, #0]
 8008bb0:	07d9      	lsls	r1, r3, #31
 8008bb2:	bf44      	itt	mi
 8008bb4:	f043 0320 	orrmi.w	r3, r3, #32
 8008bb8:	6023      	strmi	r3, [r4, #0]
 8008bba:	b11d      	cbz	r5, 8008bc4 <_printf_i+0x19c>
 8008bbc:	2310      	movs	r3, #16
 8008bbe:	e7ad      	b.n	8008b1c <_printf_i+0xf4>
 8008bc0:	4826      	ldr	r0, [pc, #152]	@ (8008c5c <_printf_i+0x234>)
 8008bc2:	e7e9      	b.n	8008b98 <_printf_i+0x170>
 8008bc4:	6823      	ldr	r3, [r4, #0]
 8008bc6:	f023 0320 	bic.w	r3, r3, #32
 8008bca:	6023      	str	r3, [r4, #0]
 8008bcc:	e7f6      	b.n	8008bbc <_printf_i+0x194>
 8008bce:	4616      	mov	r6, r2
 8008bd0:	e7bd      	b.n	8008b4e <_printf_i+0x126>
 8008bd2:	6833      	ldr	r3, [r6, #0]
 8008bd4:	6825      	ldr	r5, [r4, #0]
 8008bd6:	6961      	ldr	r1, [r4, #20]
 8008bd8:	1d18      	adds	r0, r3, #4
 8008bda:	6030      	str	r0, [r6, #0]
 8008bdc:	062e      	lsls	r6, r5, #24
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	d501      	bpl.n	8008be6 <_printf_i+0x1be>
 8008be2:	6019      	str	r1, [r3, #0]
 8008be4:	e002      	b.n	8008bec <_printf_i+0x1c4>
 8008be6:	0668      	lsls	r0, r5, #25
 8008be8:	d5fb      	bpl.n	8008be2 <_printf_i+0x1ba>
 8008bea:	8019      	strh	r1, [r3, #0]
 8008bec:	2300      	movs	r3, #0
 8008bee:	6123      	str	r3, [r4, #16]
 8008bf0:	4616      	mov	r6, r2
 8008bf2:	e7bc      	b.n	8008b6e <_printf_i+0x146>
 8008bf4:	6833      	ldr	r3, [r6, #0]
 8008bf6:	1d1a      	adds	r2, r3, #4
 8008bf8:	6032      	str	r2, [r6, #0]
 8008bfa:	681e      	ldr	r6, [r3, #0]
 8008bfc:	6862      	ldr	r2, [r4, #4]
 8008bfe:	2100      	movs	r1, #0
 8008c00:	4630      	mov	r0, r6
 8008c02:	f7f7 fc05 	bl	8000410 <memchr>
 8008c06:	b108      	cbz	r0, 8008c0c <_printf_i+0x1e4>
 8008c08:	1b80      	subs	r0, r0, r6
 8008c0a:	6060      	str	r0, [r4, #4]
 8008c0c:	6863      	ldr	r3, [r4, #4]
 8008c0e:	6123      	str	r3, [r4, #16]
 8008c10:	2300      	movs	r3, #0
 8008c12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c16:	e7aa      	b.n	8008b6e <_printf_i+0x146>
 8008c18:	6923      	ldr	r3, [r4, #16]
 8008c1a:	4632      	mov	r2, r6
 8008c1c:	4649      	mov	r1, r9
 8008c1e:	4640      	mov	r0, r8
 8008c20:	47d0      	blx	sl
 8008c22:	3001      	adds	r0, #1
 8008c24:	d0ad      	beq.n	8008b82 <_printf_i+0x15a>
 8008c26:	6823      	ldr	r3, [r4, #0]
 8008c28:	079b      	lsls	r3, r3, #30
 8008c2a:	d413      	bmi.n	8008c54 <_printf_i+0x22c>
 8008c2c:	68e0      	ldr	r0, [r4, #12]
 8008c2e:	9b03      	ldr	r3, [sp, #12]
 8008c30:	4298      	cmp	r0, r3
 8008c32:	bfb8      	it	lt
 8008c34:	4618      	movlt	r0, r3
 8008c36:	e7a6      	b.n	8008b86 <_printf_i+0x15e>
 8008c38:	2301      	movs	r3, #1
 8008c3a:	4632      	mov	r2, r6
 8008c3c:	4649      	mov	r1, r9
 8008c3e:	4640      	mov	r0, r8
 8008c40:	47d0      	blx	sl
 8008c42:	3001      	adds	r0, #1
 8008c44:	d09d      	beq.n	8008b82 <_printf_i+0x15a>
 8008c46:	3501      	adds	r5, #1
 8008c48:	68e3      	ldr	r3, [r4, #12]
 8008c4a:	9903      	ldr	r1, [sp, #12]
 8008c4c:	1a5b      	subs	r3, r3, r1
 8008c4e:	42ab      	cmp	r3, r5
 8008c50:	dcf2      	bgt.n	8008c38 <_printf_i+0x210>
 8008c52:	e7eb      	b.n	8008c2c <_printf_i+0x204>
 8008c54:	2500      	movs	r5, #0
 8008c56:	f104 0619 	add.w	r6, r4, #25
 8008c5a:	e7f5      	b.n	8008c48 <_printf_i+0x220>
 8008c5c:	080092c5 	.word	0x080092c5
 8008c60:	080092d6 	.word	0x080092d6

08008c64 <__sflush_r>:
 8008c64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c6c:	0716      	lsls	r6, r2, #28
 8008c6e:	4605      	mov	r5, r0
 8008c70:	460c      	mov	r4, r1
 8008c72:	d454      	bmi.n	8008d1e <__sflush_r+0xba>
 8008c74:	684b      	ldr	r3, [r1, #4]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	dc02      	bgt.n	8008c80 <__sflush_r+0x1c>
 8008c7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	dd48      	ble.n	8008d12 <__sflush_r+0xae>
 8008c80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c82:	2e00      	cmp	r6, #0
 8008c84:	d045      	beq.n	8008d12 <__sflush_r+0xae>
 8008c86:	2300      	movs	r3, #0
 8008c88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008c8c:	682f      	ldr	r7, [r5, #0]
 8008c8e:	6a21      	ldr	r1, [r4, #32]
 8008c90:	602b      	str	r3, [r5, #0]
 8008c92:	d030      	beq.n	8008cf6 <__sflush_r+0x92>
 8008c94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008c96:	89a3      	ldrh	r3, [r4, #12]
 8008c98:	0759      	lsls	r1, r3, #29
 8008c9a:	d505      	bpl.n	8008ca8 <__sflush_r+0x44>
 8008c9c:	6863      	ldr	r3, [r4, #4]
 8008c9e:	1ad2      	subs	r2, r2, r3
 8008ca0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008ca2:	b10b      	cbz	r3, 8008ca8 <__sflush_r+0x44>
 8008ca4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008ca6:	1ad2      	subs	r2, r2, r3
 8008ca8:	2300      	movs	r3, #0
 8008caa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008cac:	6a21      	ldr	r1, [r4, #32]
 8008cae:	4628      	mov	r0, r5
 8008cb0:	47b0      	blx	r6
 8008cb2:	1c43      	adds	r3, r0, #1
 8008cb4:	89a3      	ldrh	r3, [r4, #12]
 8008cb6:	d106      	bne.n	8008cc6 <__sflush_r+0x62>
 8008cb8:	6829      	ldr	r1, [r5, #0]
 8008cba:	291d      	cmp	r1, #29
 8008cbc:	d82b      	bhi.n	8008d16 <__sflush_r+0xb2>
 8008cbe:	4a2a      	ldr	r2, [pc, #168]	@ (8008d68 <__sflush_r+0x104>)
 8008cc0:	40ca      	lsrs	r2, r1
 8008cc2:	07d6      	lsls	r6, r2, #31
 8008cc4:	d527      	bpl.n	8008d16 <__sflush_r+0xb2>
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	6062      	str	r2, [r4, #4]
 8008cca:	04d9      	lsls	r1, r3, #19
 8008ccc:	6922      	ldr	r2, [r4, #16]
 8008cce:	6022      	str	r2, [r4, #0]
 8008cd0:	d504      	bpl.n	8008cdc <__sflush_r+0x78>
 8008cd2:	1c42      	adds	r2, r0, #1
 8008cd4:	d101      	bne.n	8008cda <__sflush_r+0x76>
 8008cd6:	682b      	ldr	r3, [r5, #0]
 8008cd8:	b903      	cbnz	r3, 8008cdc <__sflush_r+0x78>
 8008cda:	6560      	str	r0, [r4, #84]	@ 0x54
 8008cdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008cde:	602f      	str	r7, [r5, #0]
 8008ce0:	b1b9      	cbz	r1, 8008d12 <__sflush_r+0xae>
 8008ce2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ce6:	4299      	cmp	r1, r3
 8008ce8:	d002      	beq.n	8008cf0 <__sflush_r+0x8c>
 8008cea:	4628      	mov	r0, r5
 8008cec:	f7ff fa9c 	bl	8008228 <_free_r>
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	6363      	str	r3, [r4, #52]	@ 0x34
 8008cf4:	e00d      	b.n	8008d12 <__sflush_r+0xae>
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	4628      	mov	r0, r5
 8008cfa:	47b0      	blx	r6
 8008cfc:	4602      	mov	r2, r0
 8008cfe:	1c50      	adds	r0, r2, #1
 8008d00:	d1c9      	bne.n	8008c96 <__sflush_r+0x32>
 8008d02:	682b      	ldr	r3, [r5, #0]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d0c6      	beq.n	8008c96 <__sflush_r+0x32>
 8008d08:	2b1d      	cmp	r3, #29
 8008d0a:	d001      	beq.n	8008d10 <__sflush_r+0xac>
 8008d0c:	2b16      	cmp	r3, #22
 8008d0e:	d11e      	bne.n	8008d4e <__sflush_r+0xea>
 8008d10:	602f      	str	r7, [r5, #0]
 8008d12:	2000      	movs	r0, #0
 8008d14:	e022      	b.n	8008d5c <__sflush_r+0xf8>
 8008d16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d1a:	b21b      	sxth	r3, r3
 8008d1c:	e01b      	b.n	8008d56 <__sflush_r+0xf2>
 8008d1e:	690f      	ldr	r7, [r1, #16]
 8008d20:	2f00      	cmp	r7, #0
 8008d22:	d0f6      	beq.n	8008d12 <__sflush_r+0xae>
 8008d24:	0793      	lsls	r3, r2, #30
 8008d26:	680e      	ldr	r6, [r1, #0]
 8008d28:	bf08      	it	eq
 8008d2a:	694b      	ldreq	r3, [r1, #20]
 8008d2c:	600f      	str	r7, [r1, #0]
 8008d2e:	bf18      	it	ne
 8008d30:	2300      	movne	r3, #0
 8008d32:	eba6 0807 	sub.w	r8, r6, r7
 8008d36:	608b      	str	r3, [r1, #8]
 8008d38:	f1b8 0f00 	cmp.w	r8, #0
 8008d3c:	dde9      	ble.n	8008d12 <__sflush_r+0xae>
 8008d3e:	6a21      	ldr	r1, [r4, #32]
 8008d40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008d42:	4643      	mov	r3, r8
 8008d44:	463a      	mov	r2, r7
 8008d46:	4628      	mov	r0, r5
 8008d48:	47b0      	blx	r6
 8008d4a:	2800      	cmp	r0, #0
 8008d4c:	dc08      	bgt.n	8008d60 <__sflush_r+0xfc>
 8008d4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d56:	81a3      	strh	r3, [r4, #12]
 8008d58:	f04f 30ff 	mov.w	r0, #4294967295
 8008d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d60:	4407      	add	r7, r0
 8008d62:	eba8 0800 	sub.w	r8, r8, r0
 8008d66:	e7e7      	b.n	8008d38 <__sflush_r+0xd4>
 8008d68:	20400001 	.word	0x20400001

08008d6c <_fflush_r>:
 8008d6c:	b538      	push	{r3, r4, r5, lr}
 8008d6e:	690b      	ldr	r3, [r1, #16]
 8008d70:	4605      	mov	r5, r0
 8008d72:	460c      	mov	r4, r1
 8008d74:	b913      	cbnz	r3, 8008d7c <_fflush_r+0x10>
 8008d76:	2500      	movs	r5, #0
 8008d78:	4628      	mov	r0, r5
 8008d7a:	bd38      	pop	{r3, r4, r5, pc}
 8008d7c:	b118      	cbz	r0, 8008d86 <_fflush_r+0x1a>
 8008d7e:	6a03      	ldr	r3, [r0, #32]
 8008d80:	b90b      	cbnz	r3, 8008d86 <_fflush_r+0x1a>
 8008d82:	f7ff f821 	bl	8007dc8 <__sinit>
 8008d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d0f3      	beq.n	8008d76 <_fflush_r+0xa>
 8008d8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008d90:	07d0      	lsls	r0, r2, #31
 8008d92:	d404      	bmi.n	8008d9e <_fflush_r+0x32>
 8008d94:	0599      	lsls	r1, r3, #22
 8008d96:	d402      	bmi.n	8008d9e <_fflush_r+0x32>
 8008d98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d9a:	f7ff fa42 	bl	8008222 <__retarget_lock_acquire_recursive>
 8008d9e:	4628      	mov	r0, r5
 8008da0:	4621      	mov	r1, r4
 8008da2:	f7ff ff5f 	bl	8008c64 <__sflush_r>
 8008da6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008da8:	07da      	lsls	r2, r3, #31
 8008daa:	4605      	mov	r5, r0
 8008dac:	d4e4      	bmi.n	8008d78 <_fflush_r+0xc>
 8008dae:	89a3      	ldrh	r3, [r4, #12]
 8008db0:	059b      	lsls	r3, r3, #22
 8008db2:	d4e1      	bmi.n	8008d78 <_fflush_r+0xc>
 8008db4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008db6:	f7ff fa35 	bl	8008224 <__retarget_lock_release_recursive>
 8008dba:	e7dd      	b.n	8008d78 <_fflush_r+0xc>

08008dbc <__swhatbuf_r>:
 8008dbc:	b570      	push	{r4, r5, r6, lr}
 8008dbe:	460c      	mov	r4, r1
 8008dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dc4:	2900      	cmp	r1, #0
 8008dc6:	b096      	sub	sp, #88	@ 0x58
 8008dc8:	4615      	mov	r5, r2
 8008dca:	461e      	mov	r6, r3
 8008dcc:	da0d      	bge.n	8008dea <__swhatbuf_r+0x2e>
 8008dce:	89a3      	ldrh	r3, [r4, #12]
 8008dd0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008dd4:	f04f 0100 	mov.w	r1, #0
 8008dd8:	bf14      	ite	ne
 8008dda:	2340      	movne	r3, #64	@ 0x40
 8008ddc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008de0:	2000      	movs	r0, #0
 8008de2:	6031      	str	r1, [r6, #0]
 8008de4:	602b      	str	r3, [r5, #0]
 8008de6:	b016      	add	sp, #88	@ 0x58
 8008de8:	bd70      	pop	{r4, r5, r6, pc}
 8008dea:	466a      	mov	r2, sp
 8008dec:	f000 f862 	bl	8008eb4 <_fstat_r>
 8008df0:	2800      	cmp	r0, #0
 8008df2:	dbec      	blt.n	8008dce <__swhatbuf_r+0x12>
 8008df4:	9901      	ldr	r1, [sp, #4]
 8008df6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008dfa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008dfe:	4259      	negs	r1, r3
 8008e00:	4159      	adcs	r1, r3
 8008e02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008e06:	e7eb      	b.n	8008de0 <__swhatbuf_r+0x24>

08008e08 <__smakebuf_r>:
 8008e08:	898b      	ldrh	r3, [r1, #12]
 8008e0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e0c:	079d      	lsls	r5, r3, #30
 8008e0e:	4606      	mov	r6, r0
 8008e10:	460c      	mov	r4, r1
 8008e12:	d507      	bpl.n	8008e24 <__smakebuf_r+0x1c>
 8008e14:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008e18:	6023      	str	r3, [r4, #0]
 8008e1a:	6123      	str	r3, [r4, #16]
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	6163      	str	r3, [r4, #20]
 8008e20:	b003      	add	sp, #12
 8008e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e24:	ab01      	add	r3, sp, #4
 8008e26:	466a      	mov	r2, sp
 8008e28:	f7ff ffc8 	bl	8008dbc <__swhatbuf_r>
 8008e2c:	9f00      	ldr	r7, [sp, #0]
 8008e2e:	4605      	mov	r5, r0
 8008e30:	4639      	mov	r1, r7
 8008e32:	4630      	mov	r0, r6
 8008e34:	f7ff fa64 	bl	8008300 <_malloc_r>
 8008e38:	b948      	cbnz	r0, 8008e4e <__smakebuf_r+0x46>
 8008e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e3e:	059a      	lsls	r2, r3, #22
 8008e40:	d4ee      	bmi.n	8008e20 <__smakebuf_r+0x18>
 8008e42:	f023 0303 	bic.w	r3, r3, #3
 8008e46:	f043 0302 	orr.w	r3, r3, #2
 8008e4a:	81a3      	strh	r3, [r4, #12]
 8008e4c:	e7e2      	b.n	8008e14 <__smakebuf_r+0xc>
 8008e4e:	89a3      	ldrh	r3, [r4, #12]
 8008e50:	6020      	str	r0, [r4, #0]
 8008e52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e56:	81a3      	strh	r3, [r4, #12]
 8008e58:	9b01      	ldr	r3, [sp, #4]
 8008e5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008e5e:	b15b      	cbz	r3, 8008e78 <__smakebuf_r+0x70>
 8008e60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e64:	4630      	mov	r0, r6
 8008e66:	f000 f837 	bl	8008ed8 <_isatty_r>
 8008e6a:	b128      	cbz	r0, 8008e78 <__smakebuf_r+0x70>
 8008e6c:	89a3      	ldrh	r3, [r4, #12]
 8008e6e:	f023 0303 	bic.w	r3, r3, #3
 8008e72:	f043 0301 	orr.w	r3, r3, #1
 8008e76:	81a3      	strh	r3, [r4, #12]
 8008e78:	89a3      	ldrh	r3, [r4, #12]
 8008e7a:	431d      	orrs	r5, r3
 8008e7c:	81a5      	strh	r5, [r4, #12]
 8008e7e:	e7cf      	b.n	8008e20 <__smakebuf_r+0x18>

08008e80 <memmove>:
 8008e80:	4288      	cmp	r0, r1
 8008e82:	b510      	push	{r4, lr}
 8008e84:	eb01 0402 	add.w	r4, r1, r2
 8008e88:	d902      	bls.n	8008e90 <memmove+0x10>
 8008e8a:	4284      	cmp	r4, r0
 8008e8c:	4623      	mov	r3, r4
 8008e8e:	d807      	bhi.n	8008ea0 <memmove+0x20>
 8008e90:	1e43      	subs	r3, r0, #1
 8008e92:	42a1      	cmp	r1, r4
 8008e94:	d008      	beq.n	8008ea8 <memmove+0x28>
 8008e96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e9e:	e7f8      	b.n	8008e92 <memmove+0x12>
 8008ea0:	4402      	add	r2, r0
 8008ea2:	4601      	mov	r1, r0
 8008ea4:	428a      	cmp	r2, r1
 8008ea6:	d100      	bne.n	8008eaa <memmove+0x2a>
 8008ea8:	bd10      	pop	{r4, pc}
 8008eaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008eae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008eb2:	e7f7      	b.n	8008ea4 <memmove+0x24>

08008eb4 <_fstat_r>:
 8008eb4:	b538      	push	{r3, r4, r5, lr}
 8008eb6:	4d07      	ldr	r5, [pc, #28]	@ (8008ed4 <_fstat_r+0x20>)
 8008eb8:	2300      	movs	r3, #0
 8008eba:	4604      	mov	r4, r0
 8008ebc:	4608      	mov	r0, r1
 8008ebe:	4611      	mov	r1, r2
 8008ec0:	602b      	str	r3, [r5, #0]
 8008ec2:	f7f8 fc86 	bl	80017d2 <_fstat>
 8008ec6:	1c43      	adds	r3, r0, #1
 8008ec8:	d102      	bne.n	8008ed0 <_fstat_r+0x1c>
 8008eca:	682b      	ldr	r3, [r5, #0]
 8008ecc:	b103      	cbz	r3, 8008ed0 <_fstat_r+0x1c>
 8008ece:	6023      	str	r3, [r4, #0]
 8008ed0:	bd38      	pop	{r3, r4, r5, pc}
 8008ed2:	bf00      	nop
 8008ed4:	20004aa4 	.word	0x20004aa4

08008ed8 <_isatty_r>:
 8008ed8:	b538      	push	{r3, r4, r5, lr}
 8008eda:	4d06      	ldr	r5, [pc, #24]	@ (8008ef4 <_isatty_r+0x1c>)
 8008edc:	2300      	movs	r3, #0
 8008ede:	4604      	mov	r4, r0
 8008ee0:	4608      	mov	r0, r1
 8008ee2:	602b      	str	r3, [r5, #0]
 8008ee4:	f7f8 fc85 	bl	80017f2 <_isatty>
 8008ee8:	1c43      	adds	r3, r0, #1
 8008eea:	d102      	bne.n	8008ef2 <_isatty_r+0x1a>
 8008eec:	682b      	ldr	r3, [r5, #0]
 8008eee:	b103      	cbz	r3, 8008ef2 <_isatty_r+0x1a>
 8008ef0:	6023      	str	r3, [r4, #0]
 8008ef2:	bd38      	pop	{r3, r4, r5, pc}
 8008ef4:	20004aa4 	.word	0x20004aa4

08008ef8 <_sbrk_r>:
 8008ef8:	b538      	push	{r3, r4, r5, lr}
 8008efa:	4d06      	ldr	r5, [pc, #24]	@ (8008f14 <_sbrk_r+0x1c>)
 8008efc:	2300      	movs	r3, #0
 8008efe:	4604      	mov	r4, r0
 8008f00:	4608      	mov	r0, r1
 8008f02:	602b      	str	r3, [r5, #0]
 8008f04:	f7f8 fc8e 	bl	8001824 <_sbrk>
 8008f08:	1c43      	adds	r3, r0, #1
 8008f0a:	d102      	bne.n	8008f12 <_sbrk_r+0x1a>
 8008f0c:	682b      	ldr	r3, [r5, #0]
 8008f0e:	b103      	cbz	r3, 8008f12 <_sbrk_r+0x1a>
 8008f10:	6023      	str	r3, [r4, #0]
 8008f12:	bd38      	pop	{r3, r4, r5, pc}
 8008f14:	20004aa4 	.word	0x20004aa4

08008f18 <memcpy>:
 8008f18:	440a      	add	r2, r1
 8008f1a:	4291      	cmp	r1, r2
 8008f1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f20:	d100      	bne.n	8008f24 <memcpy+0xc>
 8008f22:	4770      	bx	lr
 8008f24:	b510      	push	{r4, lr}
 8008f26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f2e:	4291      	cmp	r1, r2
 8008f30:	d1f9      	bne.n	8008f26 <memcpy+0xe>
 8008f32:	bd10      	pop	{r4, pc}

08008f34 <_realloc_r>:
 8008f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f38:	4607      	mov	r7, r0
 8008f3a:	4614      	mov	r4, r2
 8008f3c:	460d      	mov	r5, r1
 8008f3e:	b921      	cbnz	r1, 8008f4a <_realloc_r+0x16>
 8008f40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f44:	4611      	mov	r1, r2
 8008f46:	f7ff b9db 	b.w	8008300 <_malloc_r>
 8008f4a:	b92a      	cbnz	r2, 8008f58 <_realloc_r+0x24>
 8008f4c:	f7ff f96c 	bl	8008228 <_free_r>
 8008f50:	4625      	mov	r5, r4
 8008f52:	4628      	mov	r0, r5
 8008f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f58:	f000 f81a 	bl	8008f90 <_malloc_usable_size_r>
 8008f5c:	4284      	cmp	r4, r0
 8008f5e:	4606      	mov	r6, r0
 8008f60:	d802      	bhi.n	8008f68 <_realloc_r+0x34>
 8008f62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f66:	d8f4      	bhi.n	8008f52 <_realloc_r+0x1e>
 8008f68:	4621      	mov	r1, r4
 8008f6a:	4638      	mov	r0, r7
 8008f6c:	f7ff f9c8 	bl	8008300 <_malloc_r>
 8008f70:	4680      	mov	r8, r0
 8008f72:	b908      	cbnz	r0, 8008f78 <_realloc_r+0x44>
 8008f74:	4645      	mov	r5, r8
 8008f76:	e7ec      	b.n	8008f52 <_realloc_r+0x1e>
 8008f78:	42b4      	cmp	r4, r6
 8008f7a:	4622      	mov	r2, r4
 8008f7c:	4629      	mov	r1, r5
 8008f7e:	bf28      	it	cs
 8008f80:	4632      	movcs	r2, r6
 8008f82:	f7ff ffc9 	bl	8008f18 <memcpy>
 8008f86:	4629      	mov	r1, r5
 8008f88:	4638      	mov	r0, r7
 8008f8a:	f7ff f94d 	bl	8008228 <_free_r>
 8008f8e:	e7f1      	b.n	8008f74 <_realloc_r+0x40>

08008f90 <_malloc_usable_size_r>:
 8008f90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f94:	1f18      	subs	r0, r3, #4
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	bfbc      	itt	lt
 8008f9a:	580b      	ldrlt	r3, [r1, r0]
 8008f9c:	18c0      	addlt	r0, r0, r3
 8008f9e:	4770      	bx	lr

08008fa0 <_init>:
 8008fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fa2:	bf00      	nop
 8008fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fa6:	bc08      	pop	{r3}
 8008fa8:	469e      	mov	lr, r3
 8008faa:	4770      	bx	lr

08008fac <_fini>:
 8008fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fae:	bf00      	nop
 8008fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fb2:	bc08      	pop	{r3}
 8008fb4:	469e      	mov	lr, r3
 8008fb6:	4770      	bx	lr
