# do adder.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:20 on Dec 08,2020
# vlog -work work adder.vo 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:11:21 on Dec 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:21 on Dec 08,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module adder_vlg_vec_tst
# 
# Top level modules:
# 	adder_vlg_vec_tst
# End time: 15:11:21 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.adder_vlg_vec_tst 
# Start time: 15:11:21 on Dec 08,2020
# Loading work.adder_vlg_vec_tst
# Loading work.adder
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#23
# ** Note: $stop    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /adder_vlg_vec_tst
# Break in Module adder_vlg_vec_tst at Waveform.vwf.vt line 51
# Stopped at Waveform.vwf.vt line 51
# End time: 15:11:21 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
