// Seed: 280902814
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input tri1 id_3
);
  wire id_5;
  assign module_1.id_3 = 0;
  assign {!id_5, ""}   = id_0;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    output wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10,
    input tri1 id_11
);
  wire [-1 : 1] id_13, id_14, id_15;
  xor primCall (id_3, id_5, id_1, id_15, id_0, id_2, id_13, id_9, id_8, id_10);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_4
  );
endmodule
