// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn_2d_conv_d4x4_k3x3,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.520000,HLS_SYN_LAT=42,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=36,HLS_SYN_FF=1848,HLS_SYN_LUT=2797}" *)

module cnn_2d_conv_d4x4_k3x3 (
        ap_clk,
        ap_rst_n,
        inStream_TDATA,
        inStream_TVALID,
        inStream_TREADY,
        inStream_TKEEP,
        inStream_TSTRB,
        inStream_TUSER,
        inStream_TLAST,
        inStream_TID,
        inStream_TDEST,
        outStream_TDATA,
        outStream_TVALID,
        outStream_TREADY,
        outStream_TKEEP,
        outStream_TSTRB,
        outStream_TUSER,
        outStream_TLAST,
        outStream_TID,
        outStream_TDEST,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 9'b1;
parameter    ap_ST_fsm_pp0_stage0 = 9'b10;
parameter    ap_ST_fsm_state4 = 9'b100;
parameter    ap_ST_fsm_pp1_stage0 = 9'b1000;
parameter    ap_ST_fsm_state7 = 9'b10000;
parameter    ap_ST_fsm_state8 = 9'b100000;
parameter    ap_ST_fsm_state9 = 9'b1000000;
parameter    ap_ST_fsm_pp3_stage0 = 9'b10000000;
parameter    ap_ST_fsm_state20 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_7 = 32'b111;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv28_1 = 28'b1;
parameter    ap_const_lv32_8 = 32'b1000;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (C_S_AXI_CTRL_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] inStream_TDATA;
input   inStream_TVALID;
output   inStream_TREADY;
input  [3:0] inStream_TKEEP;
input  [3:0] inStream_TSTRB;
input  [1:0] inStream_TUSER;
input  [0:0] inStream_TLAST;
input  [4:0] inStream_TID;
input  [5:0] inStream_TDEST;
output  [31:0] outStream_TDATA;
output   outStream_TVALID;
input   outStream_TREADY;
output  [3:0] outStream_TKEEP;
output  [3:0] outStream_TSTRB;
output  [1:0] outStream_TUSER;
output  [0:0] outStream_TLAST;
output  [4:0] outStream_TID;
output  [5:0] outStream_TDEST;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1 : 0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1 : 0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1 : 0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1 : 0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1 : 0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    ap_ready;
reg   [31:0] inStream_V_data_V_0_data_out;
wire    inStream_V_data_V_0_vld_in;
wire    inStream_V_data_V_0_vld_out;
wire    inStream_V_data_V_0_ack_in;
reg    inStream_V_data_V_0_ack_out;
reg   [31:0] inStream_V_data_V_0_payload_A;
reg   [31:0] inStream_V_data_V_0_payload_B;
reg    inStream_V_data_V_0_sel_rd;
reg    inStream_V_data_V_0_sel_wr;
wire    inStream_V_data_V_0_sel;
wire    inStream_V_data_V_0_load_A;
wire    inStream_V_data_V_0_load_B;
reg   [1:0] inStream_V_data_V_0_state;
wire    inStream_V_data_V_0_state_cmp_full;
wire    inStream_V_dest_V_0_vld_in;
reg    inStream_V_dest_V_0_ack_out;
reg   [1:0] inStream_V_dest_V_0_state;
reg   [31:0] outStream_V_data_V_1_data_out;
reg    outStream_V_data_V_1_vld_in;
wire    outStream_V_data_V_1_vld_out;
wire    outStream_V_data_V_1_ack_in;
wire    outStream_V_data_V_1_ack_out;
reg   [31:0] outStream_V_data_V_1_payload_A;
reg   [31:0] outStream_V_data_V_1_payload_B;
reg    outStream_V_data_V_1_sel_rd;
reg    outStream_V_data_V_1_sel_wr;
wire    outStream_V_data_V_1_sel;
wire    outStream_V_data_V_1_load_A;
wire    outStream_V_data_V_1_load_B;
reg   [1:0] outStream_V_data_V_1_state;
wire    outStream_V_data_V_1_state_cmp_full;
wire   [3:0] outStream_V_keep_V_1_data_out;
reg    outStream_V_keep_V_1_vld_in;
wire    outStream_V_keep_V_1_vld_out;
wire    outStream_V_keep_V_1_ack_in;
wire    outStream_V_keep_V_1_ack_out;
reg    outStream_V_keep_V_1_sel_rd;
wire    outStream_V_keep_V_1_sel;
reg   [1:0] outStream_V_keep_V_1_state;
wire   [3:0] outStream_V_strb_V_1_data_out;
reg    outStream_V_strb_V_1_vld_in;
wire    outStream_V_strb_V_1_vld_out;
wire    outStream_V_strb_V_1_ack_in;
wire    outStream_V_strb_V_1_ack_out;
reg    outStream_V_strb_V_1_sel_rd;
wire    outStream_V_strb_V_1_sel;
reg   [1:0] outStream_V_strb_V_1_state;
wire   [1:0] outStream_V_user_V_1_data_out;
reg    outStream_V_user_V_1_vld_in;
wire    outStream_V_user_V_1_vld_out;
wire    outStream_V_user_V_1_ack_in;
wire    outStream_V_user_V_1_ack_out;
reg    outStream_V_user_V_1_sel_rd;
wire    outStream_V_user_V_1_sel;
reg   [1:0] outStream_V_user_V_1_state;
reg   [0:0] outStream_V_last_V_1_data_out;
reg    outStream_V_last_V_1_vld_in;
wire    outStream_V_last_V_1_vld_out;
wire    outStream_V_last_V_1_ack_in;
wire    outStream_V_last_V_1_ack_out;
reg   [0:0] outStream_V_last_V_1_payload_A;
reg   [0:0] outStream_V_last_V_1_payload_B;
reg    outStream_V_last_V_1_sel_rd;
reg    outStream_V_last_V_1_sel_wr;
wire    outStream_V_last_V_1_sel;
wire    outStream_V_last_V_1_load_A;
wire    outStream_V_last_V_1_load_B;
reg   [1:0] outStream_V_last_V_1_state;
wire    outStream_V_last_V_1_state_cmp_full;
wire   [4:0] outStream_V_id_V_1_data_out;
reg    outStream_V_id_V_1_vld_in;
wire    outStream_V_id_V_1_vld_out;
wire    outStream_V_id_V_1_ack_in;
wire    outStream_V_id_V_1_ack_out;
reg    outStream_V_id_V_1_sel_rd;
wire    outStream_V_id_V_1_sel;
reg   [1:0] outStream_V_id_V_1_state;
wire   [5:0] outStream_V_dest_V_1_data_out;
reg    outStream_V_dest_V_1_vld_in;
wire    outStream_V_dest_V_1_vld_out;
wire    outStream_V_dest_V_1_ack_in;
wire    outStream_V_dest_V_1_ack_out;
reg    outStream_V_dest_V_1_sel_rd;
wire    outStream_V_dest_V_1_sel;
reg   [1:0] outStream_V_dest_V_1_state;
wire   [31:0] ctrl;
wire  signed [31:0] kernelData_0;
wire  signed [31:0] kernelData_1;
wire  signed [31:0] kernelData_2;
wire  signed [31:0] kernelData_3;
wire  signed [31:0] kernelData_4;
wire  signed [31:0] kernelData_5;
wire  signed [31:0] kernelData_6;
wire  signed [31:0] kernelData_7;
wire  signed [31:0] kernelData_8;
reg    inStream_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond1_reg_1389;
wire   [0:0] ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] exitcond4_reg_1414;
wire   [0:0] ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
reg   [0:0] exitcond_flatten8_reg_1554;
reg   [0:0] icmp_reg_1563;
reg    outStream_TDATA_blk_n;
reg    ap_enable_reg_pp3_iter8;
reg   [0:0] p_i_reg_1578;
reg   [0:0] ap_pipeline_reg_pp3_iter7_p_i_reg_1578;
reg    ap_enable_reg_pp3_iter9;
reg   [0:0] ap_pipeline_reg_pp3_iter8_p_i_reg_1578;
reg   [31:0] lineBuffer_0_3_reg_288;
reg   [31:0] lineBuffer_0_2_reg_300;
reg   [2:0] x_reg_312;
reg   [31:0] lineBuffer_1_3_reg_323;
reg   [31:0] lineBuffer_1_2_reg_335;
reg   [31:0] lineBuffer_1_3_5_reg_347;
reg   [31:0] lineBuffer_1_3_8_reg_359;
reg   [2:0] x1_reg_371;
reg   [4:0] indvar_flatten6_reg_451;
reg   [2:0] y_assign_reg_462;
reg   [2:0] x_assign_reg_473;
reg   [31:0] lineBuffer_1_3_3_reg_484;
reg   [31:0] lineBuffer_1_2_3_reg_494;
reg   [31:0] lineBuffer_1_3_17_reg_504;
reg   [31:0] lineBuffer_1_3_1_reg_514;
reg   [31:0] lineBuffer_0_3_3_reg_524;
reg   [31:0] lineBuffer_0_2_s_reg_534;
reg  signed [31:0] window_2_0_reg_544;
reg    ap_condition_977;
reg  signed [31:0] window_1_1_reg_555;
reg  signed [31:0] window_1_0_reg_566;
wire   [0:0] exitcond1_fu_585_p2;
wire   [0:0] cond_fu_595_p2;
reg   [0:0] cond_reg_1393;
wire   [2:0] x_1_fu_601_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] lineBuffer_0_3_1_fu_607_p3;
wire   [31:0] lineBuffer_0_3_4_fu_614_p3;
wire   [0:0] exitcond4_fu_621_p2;
wire   [2:0] x_2_fu_627_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [1:0] tmp_3_fu_633_p1;
reg   [1:0] tmp_3_reg_1423;
wire   [31:0] lineBuffer_1_3_2_fu_666_p3;
wire   [31:0] lineBuffer_1_3_4_fu_682_p3;
wire   [31:0] lineBuffer_1_3_7_fu_698_p3;
wire   [31:0] lineBuffer_1_3_9_fu_706_p3;
wire   [2:0] indvar_flatten_next_fu_720_p2;
wire   [0:0] ap_CS_fsm_state8;
wire   [1:0] y3_mid2_fu_766_p3;
wire   [0:0] exitcond_flatten_fu_714_p2;
wire   [1:0] x_3_fu_774_p2;
wire   [31:0] window_2_2_6_fu_850_p3;
wire   [31:0] window_2_2_7_fu_858_p3;
wire   [31:0] window_2_2_8_fu_866_p3;
wire   [0:0] exitcond_flatten8_fu_894_p2;
reg   [0:0] ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554;
reg   [0:0] ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554;
wire   [4:0] indvar_flatten_next7_fu_900_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] icmp_fu_919_p2;
reg  signed [31:0] window_2_1_2_reg_1567;
reg  signed [31:0] ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567;
wire   [2:0] y_assign_mid2_fu_999_p3;
wire   [0:0] p_i_fu_1031_p2;
reg   [0:0] ap_pipeline_reg_pp3_iter2_p_i_reg_1578;
reg   [0:0] ap_pipeline_reg_pp3_iter3_p_i_reg_1578;
reg   [0:0] ap_pipeline_reg_pp3_iter4_p_i_reg_1578;
reg   [0:0] ap_pipeline_reg_pp3_iter5_p_i_reg_1578;
reg   [0:0] ap_pipeline_reg_pp3_iter6_p_i_reg_1578;
wire   [1:0] tmp_6_fu_1037_p1;
reg   [1:0] tmp_6_reg_1582;
wire   [2:0] x_4_fu_1046_p2;
wire   [31:0] lineBuffer_0_3_15_fu_1162_p6;
reg   [31:0] lineBuffer_0_3_15_reg_1666;
reg    ap_enable_reg_pp3_iter2;
wire   [31:0] lineBuffer_0_3_6_fu_1204_p3;
wire   [31:0] lineBuffer_0_3_7_fu_1220_p3;
wire   [31:0] lineBuffer_1_3_10_fu_1278_p3;
wire   [31:0] lineBuffer_1_3_11_fu_1294_p3;
wire   [31:0] lineBuffer_1_3_19_fu_1310_p3;
wire   [31:0] lineBuffer_1_3_20_fu_1318_p3;
wire   [31:0] grp_fu_1114_p2;
reg   [31:0] tmp_8_1_1_i_reg_1701;
wire   [31:0] grp_fu_1120_p2;
reg   [31:0] tmp_8_1_2_i_reg_1706;
wire   [31:0] grp_fu_1126_p2;
reg   [31:0] tmp_8_2_i_reg_1711;
wire   [31:0] grp_fu_1132_p2;
reg   [31:0] tmp_8_2_1_i_reg_1716;
wire   [31:0] grp_fu_1138_p2;
reg   [31:0] tmp_8_2_2_i_reg_1721;
wire   [31:0] tmp3_fu_1326_p2;
reg   [31:0] tmp3_reg_1726;
wire   [31:0] tmp4_fu_1332_p2;
reg   [31:0] tmp4_reg_1731;
wire   [31:0] tmp_data_V_fu_1370_p2;
wire   [0:0] tmp_last_V_fu_1377_p2;
wire   [0:0] ap_CS_fsm_state4;
wire   [0:0] ap_CS_fsm_state9;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter5;
reg    ap_enable_reg_pp3_iter6;
reg    ap_enable_reg_pp3_iter7;
reg   [2:0] indvar_flatten_reg_382;
wire   [0:0] ap_CS_fsm_state7;
reg   [1:0] y3_reg_393;
reg   [31:0] window_2_1_1_reg_404;
reg   [31:0] window_1_2_1_reg_416;
reg   [31:0] window_1_1_1_reg_428;
reg   [1:0] x4_reg_440;
reg  signed [31:0] window_2_0_phi_fu_547_p4;
reg  signed [31:0] window_1_1_phi_fu_558_p4;
reg  signed [31:0] window_1_0_phi_fu_569_p4;
reg   [31:0] window_2_2_2_fu_142;
wire   [31:0] window_2_2_5_fu_842_p3;
reg  signed [31:0] window_0_0_read_as_fu_146;
reg  signed [31:0] window_0_0_fu_150;
reg  signed [31:0] window_0_1_fu_154;
wire   [31:0] windowRightCol_0_fu_1149_p6;
reg  signed [31:0] window_1_0_read_as_fu_158;
reg  signed [31:0] window_2_0_read_as_fu_162;
reg   [31:0] lineBuffer_0_3_5_fu_166;
wire   [31:0] lineBuffer_0_3_14_fu_1244_p3;
reg   [31:0] lineBuffer_0_3_8_fu_170;
wire   [31:0] lineBuffer_0_3_13_fu_1236_p3;
reg   [31:0] window_2_1_fu_174;
reg   [31:0] writeCount_1_fu_178;
wire   [31:0] writeCount_fu_1341_p2;
reg   [31:0] readCount_1_fu_182;
wire   [31:0] readCount_fu_925_p2;
wire   [1:0] tmp_2_fu_591_p1;
wire   [0:0] sel_tmp9_fu_647_p2;
wire   [0:0] sel_tmp7_fu_642_p2;
wire   [0:0] sel_tmp_fu_637_p2;
wire   [0:0] or_cond_fu_652_p2;
wire   [31:0] newSel_fu_658_p3;
wire   [31:0] newSel2_fu_674_p3;
wire   [31:0] lineBuffer_1_3_6_fu_690_p3;
wire   [0:0] exitcond_fu_726_p2;
wire   [0:0] cond1_mid1_fu_740_p2;
wire   [0:0] cond1_fu_746_p2;
wire   [1:0] y9_fu_760_p2;
wire   [1:0] x4_mid2_fu_732_p3;
wire   [0:0] cond2_fu_780_p2;
wire   [0:0] cond1_mid2_fu_752_p3;
wire   [31:0] lineBuffer_load37_ph_fu_786_p3;
wire   [31:0] lineBuffer_load38_ph_fu_794_p3;
wire   [31:0] window_1_1_2_fu_802_p3;
wire   [31:0] window_2_2_3_fu_826_p3;
wire   [31:0] window_2_2_4_fu_834_p3;
wire   [31:0] window_2_2_fu_810_p3;
wire   [31:0] window_2_2_1_fu_818_p3;
wire   [27:0] tmp_7_fu_909_p4;
wire   [0:0] exitcond2_fu_939_p2;
wire   [2:0] y_s_fu_953_p2;
wire   [0:0] tmp_i_mid1_fu_959_p2;
wire   [0:0] tmp_i_fu_965_p2;
wire   [0:0] tmp_2_i_mid1_fu_979_p2;
wire   [0:0] tmp_2_i_fu_985_p2;
wire   [2:0] x_assign_mid2_fu_945_p3;
wire   [0:0] tmp_i_15_fu_1007_p2;
wire   [0:0] tmp_i_mid2_fu_971_p3;
wire   [0:0] tmp_1_i_fu_1013_p2;
wire   [0:0] tmp_2_i_mid2_fu_991_p3;
wire   [0:0] tmp2_fu_1025_p2;
wire   [0:0] tmp1_fu_1019_p2;
wire   [0:0] sel_tmp4_fu_1185_p2;
wire   [0:0] sel_tmp3_fu_1180_p2;
wire   [0:0] sel_tmp2_fu_1175_p2;
wire   [0:0] or_cond2_fu_1190_p2;
wire   [31:0] newSel4_fu_1196_p3;
wire   [31:0] newSel6_fu_1212_p3;
wire   [31:0] lineBuffer_0_3_9_fu_1228_p3;
wire   [31:0] newSel8_fu_1270_p3;
wire   [31:0] newSel1_fu_1286_p3;
wire   [31:0] lineBuffer_1_3_18_fu_1302_p3;
wire   [31:0] grp_fu_1096_p2;
wire   [31:0] grp_fu_1090_p2;
wire   [31:0] grp_fu_1102_p2;
wire   [31:0] grp_fu_1108_p2;
wire   [31:0] tmp7_fu_1355_p2;
wire   [31:0] tmp8_fu_1359_p2;
wire   [31:0] tmp6_fu_1351_p2;
wire   [31:0] tmp9_fu_1364_p2;
wire   [31:0] tmp5_fu_1347_p2;
reg    grp_fu_1090_ce;
reg    grp_fu_1096_ce;
reg    grp_fu_1102_ce;
reg    grp_fu_1108_ce;
reg    grp_fu_1114_ce;
reg    grp_fu_1120_ce;
reg    grp_fu_1126_ce;
reg    grp_fu_1132_ce;
reg    grp_fu_1138_ce;
wire   [0:0] ap_CS_fsm_state20;
reg    ap_condition_1897;
reg   [8:0] ap_NS_fsm;
reg    ap_condition_988;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'b1;
#0 inStream_V_data_V_0_sel_rd = 1'b0;
#0 inStream_V_data_V_0_sel_wr = 1'b0;
#0 inStream_V_data_V_0_state = 2'b00;
#0 inStream_V_dest_V_0_state = 2'b00;
#0 outStream_V_data_V_1_sel_rd = 1'b0;
#0 outStream_V_data_V_1_sel_wr = 1'b0;
#0 outStream_V_data_V_1_state = 2'b00;
#0 outStream_V_keep_V_1_sel_rd = 1'b0;
#0 outStream_V_keep_V_1_state = 2'b00;
#0 outStream_V_strb_V_1_sel_rd = 1'b0;
#0 outStream_V_strb_V_1_state = 2'b00;
#0 outStream_V_user_V_1_sel_rd = 1'b0;
#0 outStream_V_user_V_1_state = 2'b00;
#0 outStream_V_last_V_1_sel_rd = 1'b0;
#0 outStream_V_last_V_1_sel_wr = 1'b0;
#0 outStream_V_last_V_1_state = 2'b00;
#0 outStream_V_id_V_1_sel_rd = 1'b0;
#0 outStream_V_id_V_1_state = 2'b00;
#0 outStream_V_dest_V_1_sel_rd = 1'b0;
#0 outStream_V_dest_V_1_state = 2'b00;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
end

cnn_2d_conv_d4x4_k3x3_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ctrl(ctrl),
    .kernelData_0(kernelData_0),
    .kernelData_1(kernelData_1),
    .kernelData_2(kernelData_2),
    .kernelData_3(kernelData_3),
    .kernelData_4(kernelData_4),
    .kernelData_5(kernelData_5),
    .kernelData_6(kernelData_6),
    .kernelData_7(kernelData_7),
    .kernelData_8(kernelData_8)
);

cnn_2d_conv_d4x4_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d4x4_bkb_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_0),
    .din1(window_0_0_read_as_fu_146),
    .ce(grp_fu_1090_ce),
    .dout(grp_fu_1090_p2)
);

cnn_2d_conv_d4x4_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d4x4_bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_1),
    .din1(window_0_0_fu_150),
    .ce(grp_fu_1096_ce),
    .dout(grp_fu_1096_p2)
);

cnn_2d_conv_d4x4_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d4x4_bkb_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_2),
    .din1(window_0_1_fu_154),
    .ce(grp_fu_1102_ce),
    .dout(grp_fu_1102_p2)
);

cnn_2d_conv_d4x4_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d4x4_bkb_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_3),
    .din1(window_1_0_read_as_fu_158),
    .ce(grp_fu_1108_ce),
    .dout(grp_fu_1108_p2)
);

cnn_2d_conv_d4x4_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d4x4_bkb_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_4),
    .din1(window_1_0_phi_fu_569_p4),
    .ce(grp_fu_1114_ce),
    .dout(grp_fu_1114_p2)
);

cnn_2d_conv_d4x4_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d4x4_bkb_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_5),
    .din1(window_1_1_phi_fu_558_p4),
    .ce(grp_fu_1120_ce),
    .dout(grp_fu_1120_p2)
);

cnn_2d_conv_d4x4_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d4x4_bkb_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_6),
    .din1(window_2_0_read_as_fu_162),
    .ce(grp_fu_1126_ce),
    .dout(grp_fu_1126_p2)
);

cnn_2d_conv_d4x4_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d4x4_bkb_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_7),
    .din1(window_2_0_phi_fu_547_p4),
    .ce(grp_fu_1132_ce),
    .dout(grp_fu_1132_p2)
);

cnn_2d_conv_d4x4_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d4x4_bkb_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_8),
    .din1(window_2_1_2_reg_1567),
    .ce(grp_fu_1138_ce),
    .dout(grp_fu_1138_p2)
);

cnn_2d_conv_d4x4_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d4x4_cud_U9(
    .din1(lineBuffer_0_3_5_fu_166),
    .din2(lineBuffer_0_3_8_fu_170),
    .din3(lineBuffer_0_2_s_reg_534),
    .din4(lineBuffer_0_3_3_reg_524),
    .din5(tmp_6_reg_1582),
    .dout(windowRightCol_0_fu_1149_p6)
);

cnn_2d_conv_d4x4_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d4x4_cud_U10(
    .din1(lineBuffer_1_3_1_reg_514),
    .din2(lineBuffer_1_3_17_reg_504),
    .din3(lineBuffer_1_2_3_reg_494),
    .din4(lineBuffer_1_3_3_reg_484),
    .din5(tmp_6_reg_1582),
    .dout(lineBuffer_0_3_15_fu_1162_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond1_fu_585_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond1_fu_585_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond1_fu_585_p2)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond4_fu_621_p2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond4_fu_621_p2))) begin
            ap_enable_reg_pp1_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond4_fu_621_p2)))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & ~(1'b0 == exitcond_flatten8_fu_894_p2))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((ap_condition_988 == 1'b1)) begin
            if (~(1'b1 == ap_enable_reg_pp3_iter1)) begin
                ap_enable_reg_pp3_iter3 <= 1'b0;
            end else if ((1'b1 == ap_enable_reg_pp3_iter1)) begin
                ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp3_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == inStream_V_data_V_0_ack_out) & (1'b1 == inStream_V_data_V_0_vld_out))) begin
            inStream_V_data_V_0_sel_rd <= ~inStream_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == inStream_V_data_V_0_vld_in) & (1'b1 == inStream_V_data_V_0_ack_in))) begin
            inStream_V_data_V_0_sel_wr <= ~inStream_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == inStream_V_data_V_0_vld_in) & (1'b1 == inStream_V_data_V_0_ack_out) & (inStream_V_data_V_0_state == ap_const_lv2_3)) | ((1'b0 == inStream_V_data_V_0_vld_in) & (inStream_V_data_V_0_state == ap_const_lv2_2)))) begin
            inStream_V_data_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == inStream_V_data_V_0_vld_in) & (1'b0 == inStream_V_data_V_0_ack_out) & (inStream_V_data_V_0_state == ap_const_lv2_3)) | ((1'b0 == inStream_V_data_V_0_ack_out) & (inStream_V_data_V_0_state == ap_const_lv2_1)))) begin
            inStream_V_data_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == inStream_V_data_V_0_vld_in) & (inStream_V_data_V_0_state == ap_const_lv2_2)) | ((1'b1 == inStream_V_data_V_0_ack_out) & (inStream_V_data_V_0_state == ap_const_lv2_1)) | ((inStream_V_data_V_0_state == ap_const_lv2_3) & ~((1'b1 == inStream_V_data_V_0_vld_in) & (1'b0 == inStream_V_data_V_0_ack_out)) & ~((1'b0 == inStream_V_data_V_0_vld_in) & (1'b1 == inStream_V_data_V_0_ack_out))))) begin
            inStream_V_data_V_0_state <= ap_const_lv2_3;
        end else begin
            inStream_V_data_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == inStream_V_dest_V_0_vld_in) & (1'b1 == inStream_V_dest_V_0_ack_out) & (ap_const_lv2_3 == inStream_V_dest_V_0_state)) | ((1'b0 == inStream_V_dest_V_0_vld_in) & (ap_const_lv2_2 == inStream_V_dest_V_0_state)))) begin
            inStream_V_dest_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == inStream_V_dest_V_0_vld_in) & (1'b0 == inStream_V_dest_V_0_ack_out) & (ap_const_lv2_3 == inStream_V_dest_V_0_state)) | ((1'b0 == inStream_V_dest_V_0_ack_out) & (ap_const_lv2_1 == inStream_V_dest_V_0_state)))) begin
            inStream_V_dest_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == inStream_V_dest_V_0_vld_in) & (ap_const_lv2_2 == inStream_V_dest_V_0_state)) | ((1'b1 == inStream_V_dest_V_0_ack_out) & (ap_const_lv2_1 == inStream_V_dest_V_0_state)) | ((ap_const_lv2_3 == inStream_V_dest_V_0_state) & ~((1'b1 == inStream_V_dest_V_0_vld_in) & (1'b0 == inStream_V_dest_V_0_ack_out)) & ~((1'b0 == inStream_V_dest_V_0_vld_in) & (1'b1 == inStream_V_dest_V_0_ack_out))))) begin
            inStream_V_dest_V_0_state <= ap_const_lv2_3;
        end else begin
            inStream_V_dest_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_data_V_1_ack_out) & (1'b1 == outStream_V_data_V_1_vld_out))) begin
            outStream_V_data_V_1_sel_rd <= ~outStream_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_data_V_1_vld_in) & (1'b1 == outStream_V_data_V_1_ack_in))) begin
            outStream_V_data_V_1_sel_wr <= ~outStream_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_data_V_1_vld_in) & (1'b1 == outStream_V_data_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_data_V_1_state)) | ((1'b0 == outStream_V_data_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_data_V_1_state)))) begin
            outStream_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_data_V_1_vld_in) & (1'b0 == outStream_V_data_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_data_V_1_state)) | ((1'b0 == outStream_V_data_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_data_V_1_state)))) begin
            outStream_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_data_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_data_V_1_state)) | ((1'b1 == outStream_V_data_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_data_V_1_state)) | ((ap_const_lv2_3 == outStream_V_data_V_1_state) & ~((1'b1 == outStream_V_data_V_1_vld_in) & (1'b0 == outStream_V_data_V_1_ack_out)) & ~((1'b0 == outStream_V_data_V_1_vld_in) & (1'b1 == outStream_V_data_V_1_ack_out))))) begin
            outStream_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_dest_V_1_ack_out) & (1'b1 == outStream_V_dest_V_1_vld_out))) begin
            outStream_V_dest_V_1_sel_rd <= ~outStream_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_dest_V_1_vld_in) & (1'b1 == outStream_V_dest_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_dest_V_1_state)) | ((1'b0 == outStream_V_dest_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_dest_V_1_state)))) begin
            outStream_V_dest_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_dest_V_1_vld_in) & (1'b0 == outStream_V_dest_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_dest_V_1_state)) | ((1'b0 == outStream_V_dest_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_dest_V_1_state)))) begin
            outStream_V_dest_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_dest_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_dest_V_1_state)) | ((1'b1 == outStream_V_dest_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_dest_V_1_state)) | ((ap_const_lv2_3 == outStream_V_dest_V_1_state) & ~((1'b1 == outStream_V_dest_V_1_vld_in) & (1'b0 == outStream_V_dest_V_1_ack_out)) & ~((1'b0 == outStream_V_dest_V_1_vld_in) & (1'b1 == outStream_V_dest_V_1_ack_out))))) begin
            outStream_V_dest_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_dest_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_id_V_1_ack_out) & (1'b1 == outStream_V_id_V_1_vld_out))) begin
            outStream_V_id_V_1_sel_rd <= ~outStream_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_id_V_1_vld_in) & (1'b1 == outStream_V_id_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_id_V_1_state)) | ((1'b0 == outStream_V_id_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_id_V_1_state)))) begin
            outStream_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_id_V_1_vld_in) & (1'b0 == outStream_V_id_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_id_V_1_state)) | ((1'b0 == outStream_V_id_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_id_V_1_state)))) begin
            outStream_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_id_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_id_V_1_state)) | ((1'b1 == outStream_V_id_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_id_V_1_state)) | ((ap_const_lv2_3 == outStream_V_id_V_1_state) & ~((1'b1 == outStream_V_id_V_1_vld_in) & (1'b0 == outStream_V_id_V_1_ack_out)) & ~((1'b0 == outStream_V_id_V_1_vld_in) & (1'b1 == outStream_V_id_V_1_ack_out))))) begin
            outStream_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_keep_V_1_ack_out) & (1'b1 == outStream_V_keep_V_1_vld_out))) begin
            outStream_V_keep_V_1_sel_rd <= ~outStream_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_keep_V_1_vld_in) & (1'b1 == outStream_V_keep_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_keep_V_1_state)) | ((1'b0 == outStream_V_keep_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_keep_V_1_state)))) begin
            outStream_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_keep_V_1_vld_in) & (1'b0 == outStream_V_keep_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_keep_V_1_state)) | ((1'b0 == outStream_V_keep_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_keep_V_1_state)))) begin
            outStream_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_keep_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_keep_V_1_state)) | ((1'b1 == outStream_V_keep_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_keep_V_1_state)) | ((ap_const_lv2_3 == outStream_V_keep_V_1_state) & ~((1'b1 == outStream_V_keep_V_1_vld_in) & (1'b0 == outStream_V_keep_V_1_ack_out)) & ~((1'b0 == outStream_V_keep_V_1_vld_in) & (1'b1 == outStream_V_keep_V_1_ack_out))))) begin
            outStream_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_last_V_1_ack_out) & (1'b1 == outStream_V_last_V_1_vld_out))) begin
            outStream_V_last_V_1_sel_rd <= ~outStream_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_last_V_1_vld_in) & (1'b1 == outStream_V_last_V_1_ack_in))) begin
            outStream_V_last_V_1_sel_wr <= ~outStream_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_last_V_1_vld_in) & (1'b1 == outStream_V_last_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_last_V_1_state)) | ((1'b0 == outStream_V_last_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_last_V_1_state)))) begin
            outStream_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_last_V_1_vld_in) & (1'b0 == outStream_V_last_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_last_V_1_state)) | ((1'b0 == outStream_V_last_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_last_V_1_state)))) begin
            outStream_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_last_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_last_V_1_state)) | ((1'b1 == outStream_V_last_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_last_V_1_state)) | ((ap_const_lv2_3 == outStream_V_last_V_1_state) & ~((1'b1 == outStream_V_last_V_1_vld_in) & (1'b0 == outStream_V_last_V_1_ack_out)) & ~((1'b0 == outStream_V_last_V_1_vld_in) & (1'b1 == outStream_V_last_V_1_ack_out))))) begin
            outStream_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_strb_V_1_ack_out) & (1'b1 == outStream_V_strb_V_1_vld_out))) begin
            outStream_V_strb_V_1_sel_rd <= ~outStream_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_strb_V_1_vld_in) & (1'b1 == outStream_V_strb_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_strb_V_1_state)) | ((1'b0 == outStream_V_strb_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_strb_V_1_state)))) begin
            outStream_V_strb_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_strb_V_1_vld_in) & (1'b0 == outStream_V_strb_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_strb_V_1_state)) | ((1'b0 == outStream_V_strb_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_strb_V_1_state)))) begin
            outStream_V_strb_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_strb_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_strb_V_1_state)) | ((1'b1 == outStream_V_strb_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_strb_V_1_state)) | ((ap_const_lv2_3 == outStream_V_strb_V_1_state) & ~((1'b1 == outStream_V_strb_V_1_vld_in) & (1'b0 == outStream_V_strb_V_1_ack_out)) & ~((1'b0 == outStream_V_strb_V_1_vld_in) & (1'b1 == outStream_V_strb_V_1_ack_out))))) begin
            outStream_V_strb_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_strb_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_user_V_1_ack_out) & (1'b1 == outStream_V_user_V_1_vld_out))) begin
            outStream_V_user_V_1_sel_rd <= ~outStream_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_user_V_1_vld_in) & (1'b1 == outStream_V_user_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_user_V_1_state)) | ((1'b0 == outStream_V_user_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_user_V_1_state)))) begin
            outStream_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_user_V_1_vld_in) & (1'b0 == outStream_V_user_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_user_V_1_state)) | ((1'b0 == outStream_V_user_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_user_V_1_state)))) begin
            outStream_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_user_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_user_V_1_state)) | ((1'b1 == outStream_V_user_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_user_V_1_state)) | ((ap_const_lv2_3 == outStream_V_user_V_1_state) & ~((1'b1 == outStream_V_user_V_1_vld_in) & (1'b0 == outStream_V_user_V_1_ack_out)) & ~((1'b0 == outStream_V_user_V_1_vld_in) & (1'b1 == outStream_V_user_V_1_ack_out))))) begin
            outStream_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten6_reg_451 <= ap_const_lv5_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten8_fu_894_p2))) begin
        indvar_flatten6_reg_451 <= indvar_flatten_next7_fu_900_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        indvar_flatten_reg_382 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond_flatten_fu_714_p2))) begin
        indvar_flatten_reg_382 <= indvar_flatten_next_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        lineBuffer_0_2_s_reg_534 <= lineBuffer_0_2_reg_300;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        lineBuffer_0_2_s_reg_534 <= lineBuffer_0_3_7_fu_1220_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        lineBuffer_0_3_3_reg_524 <= lineBuffer_0_3_reg_288;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        lineBuffer_0_3_3_reg_524 <= lineBuffer_0_3_6_fu_1204_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        lineBuffer_1_2_3_reg_494 <= lineBuffer_1_2_reg_335;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        lineBuffer_1_2_3_reg_494 <= lineBuffer_1_3_11_fu_1294_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        lineBuffer_1_3_17_reg_504 <= lineBuffer_1_3_5_reg_347;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        lineBuffer_1_3_17_reg_504 <= lineBuffer_1_3_19_fu_1310_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        lineBuffer_1_3_1_reg_514 <= lineBuffer_1_3_8_reg_359;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        lineBuffer_1_3_1_reg_514 <= lineBuffer_1_3_20_fu_1318_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        lineBuffer_1_3_3_reg_484 <= lineBuffer_1_3_reg_323;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        lineBuffer_1_3_3_reg_484 <= lineBuffer_1_3_10_fu_1278_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten8_fu_894_p2) & ~(1'b0 == icmp_fu_919_p2))) begin
        readCount_1_fu_182 <= readCount_fu_925_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        readCount_1_fu_182 <= ap_const_lv32_6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        window_1_0_reg_566 <= window_1_1_1_reg_428;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter3) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554))) begin
        window_1_0_reg_566 <= window_1_1_reg_555;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        window_1_1_reg_555 <= window_1_2_1_reg_416;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter3) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554))) begin
        window_1_1_reg_555 <= lineBuffer_0_3_15_reg_1666;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        window_2_0_reg_544 <= window_2_1_1_reg_404;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter3) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554))) begin
        window_2_0_reg_544 <= ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1554) & ~(1'b0 == icmp_reg_1563) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        window_2_1_fu_174 <= inStream_V_data_V_0_data_out;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        window_2_1_fu_174 <= window_2_2_2_fu_142;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        writeCount_1_fu_178 <= writeCount_fu_1341_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        writeCount_1_fu_178 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x1_reg_371 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond4_fu_621_p2))) begin
        x1_reg_371 <= x_2_fu_627_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x4_reg_440 <= ap_const_lv2_1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond_flatten_fu_714_p2))) begin
        x4_reg_440 <= x_3_fu_774_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        x_assign_reg_473 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1554) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        x_assign_reg_473 <= x_4_fu_1046_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond1_fu_585_p2) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        x_reg_312 <= x_1_fu_601_p2;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        x_reg_312 <= ap_const_lv3_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        y3_reg_393 <= ap_const_lv2_1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond_flatten_fu_714_p2))) begin
        y3_reg_393 <= y3_mid2_fu_766_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        y_assign_reg_462 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1554) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        y_assign_reg_462 <= y_assign_mid2_fu_999_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554 <= exitcond_flatten8_reg_1554;
        exitcond_flatten8_reg_1554 <= exitcond_flatten8_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
        ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554 <= ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554;
        ap_pipeline_reg_pp3_iter2_p_i_reg_1578 <= p_i_reg_1578;
        ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567 <= window_2_1_2_reg_1567;
        ap_pipeline_reg_pp3_iter3_p_i_reg_1578 <= ap_pipeline_reg_pp3_iter2_p_i_reg_1578;
        ap_pipeline_reg_pp3_iter4_p_i_reg_1578 <= ap_pipeline_reg_pp3_iter3_p_i_reg_1578;
        ap_pipeline_reg_pp3_iter5_p_i_reg_1578 <= ap_pipeline_reg_pp3_iter4_p_i_reg_1578;
        ap_pipeline_reg_pp3_iter6_p_i_reg_1578 <= ap_pipeline_reg_pp3_iter5_p_i_reg_1578;
        ap_pipeline_reg_pp3_iter7_p_i_reg_1578 <= ap_pipeline_reg_pp3_iter6_p_i_reg_1578;
        ap_pipeline_reg_pp3_iter8_p_i_reg_1578 <= ap_pipeline_reg_pp3_iter7_p_i_reg_1578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond1_fu_585_p2))) begin
        cond_reg_1393 <= cond_fu_595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & (inStream_V_data_V_0_vld_out == 1'b0)))) begin
        exitcond1_reg_1389 <= exitcond1_fu_585_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & (inStream_V_data_V_0_vld_out == 1'b0)))) begin
        exitcond4_reg_1414 <= exitcond4_fu_621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == exitcond_flatten8_fu_894_p2))) begin
        icmp_reg_1563 <= icmp_fu_919_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == inStream_V_data_V_0_load_A)) begin
        inStream_V_data_V_0_payload_A <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == inStream_V_data_V_0_load_B)) begin
        inStream_V_data_V_0_payload_B <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & (inStream_V_data_V_0_vld_out == 1'b0)))) begin
        lineBuffer_0_2_reg_300 <= lineBuffer_0_3_4_fu_614_p3;
        lineBuffer_0_3_reg_288 <= lineBuffer_0_3_1_fu_607_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        lineBuffer_0_3_15_reg_1666 <= lineBuffer_0_3_15_fu_1162_p6;
        lineBuffer_0_3_5_fu_166 <= lineBuffer_0_3_14_fu_1244_p3;
        lineBuffer_0_3_8_fu_170 <= lineBuffer_0_3_13_fu_1236_p3;
        window_0_1_fu_154 <= windowRightCol_0_fu_1149_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & (inStream_V_data_V_0_vld_out == 1'b0)))) begin
        lineBuffer_1_2_reg_335 <= lineBuffer_1_3_4_fu_682_p3;
        lineBuffer_1_3_5_reg_347 <= lineBuffer_1_3_7_fu_698_p3;
        lineBuffer_1_3_8_reg_359 <= lineBuffer_1_3_9_fu_706_p3;
        lineBuffer_1_3_reg_323 <= lineBuffer_1_3_2_fu_666_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == outStream_V_data_V_1_load_A)) begin
        outStream_V_data_V_1_payload_A <= tmp_data_V_fu_1370_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == outStream_V_data_V_1_load_B)) begin
        outStream_V_data_V_1_payload_B <= tmp_data_V_fu_1370_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == outStream_V_last_V_1_load_A)) begin
        outStream_V_last_V_1_payload_A <= tmp_last_V_fu_1377_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == outStream_V_last_V_1_load_B)) begin
        outStream_V_last_V_1_payload_B <= tmp_last_V_fu_1377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond_flatten8_reg_1554) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        p_i_reg_1578 <= p_i_fu_1031_p2;
        tmp_6_reg_1582 <= tmp_6_fu_1037_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter6_p_i_reg_1578))) begin
        tmp3_reg_1726 <= tmp3_fu_1326_p2;
        tmp4_reg_1731 <= tmp4_fu_1332_p2;
        tmp_8_1_1_i_reg_1701 <= grp_fu_1114_p2;
        tmp_8_1_2_i_reg_1706 <= grp_fu_1120_p2;
        tmp_8_2_1_i_reg_1716 <= grp_fu_1132_p2;
        tmp_8_2_2_i_reg_1721 <= grp_fu_1138_p2;
        tmp_8_2_i_reg_1711 <= grp_fu_1126_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond4_fu_621_p2))) begin
        tmp_3_reg_1423 <= tmp_3_fu_633_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        window_0_0_fu_150 <= window_0_1_fu_154;
        window_0_0_read_as_fu_146 <= window_0_0_fu_150;
        window_1_0_read_as_fu_158 <= window_1_0_phi_fu_569_p4;
        window_2_0_read_as_fu_162 <= window_2_0_phi_fu_547_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond_flatten_fu_714_p2))) begin
        window_1_1_1_reg_428 <= window_2_2_8_fu_866_p3;
        window_1_2_1_reg_416 <= window_2_2_7_fu_858_p3;
        window_2_1_1_reg_404 <= window_2_2_6_fu_850_p3;
        window_2_2_2_fu_142 <= window_2_2_5_fu_842_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        window_2_1_2_reg_1567 <= window_2_1_fu_174;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & ~(ap_condition_1897 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & ~(ap_condition_1897 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1090_ce = 1'b1;
    end else begin
        grp_fu_1090_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1096_ce = 1'b1;
    end else begin
        grp_fu_1096_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1102_ce = 1'b1;
    end else begin
        grp_fu_1102_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1108_ce = 1'b1;
    end else begin
        grp_fu_1108_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1114_ce = 1'b1;
    end else begin
        grp_fu_1114_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1120_ce = 1'b1;
    end else begin
        grp_fu_1120_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1126_ce = 1'b1;
    end else begin
        grp_fu_1126_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1132_ce = 1'b1;
    end else begin
        grp_fu_1132_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1138_ce = 1'b1;
    end else begin
        grp_fu_1138_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1554) & ~(1'b0 == icmp_reg_1563)))) begin
        inStream_TDATA_blk_n = inStream_V_data_V_0_state[1'b0];
    end else begin
        inStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & (inStream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & (inStream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1554) & ~(1'b0 == icmp_reg_1563) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)))))) begin
        inStream_V_data_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == inStream_V_data_V_0_sel)) begin
        inStream_V_data_V_0_data_out = inStream_V_data_V_0_payload_B;
    end else begin
        inStream_V_data_V_0_data_out = inStream_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & (inStream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & (inStream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1554) & ~(1'b0 == icmp_reg_1563) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)))))) begin
        inStream_V_dest_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578)))) begin
        outStream_TDATA_blk_n = outStream_V_data_V_1_state[1'b1];
    end else begin
        outStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == outStream_V_data_V_1_sel)) begin
        outStream_V_data_V_1_data_out = outStream_V_data_V_1_payload_B;
    end else begin
        outStream_V_data_V_1_data_out = outStream_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_data_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_dest_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_id_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_keep_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == outStream_V_last_V_1_sel)) begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_B;
    end else begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_last_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_strb_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_strb_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_user_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter3) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554))) begin
        window_1_0_phi_fu_569_p4 = window_1_1_reg_555;
    end else begin
        window_1_0_phi_fu_569_p4 = window_1_0_reg_566;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter3) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554))) begin
        window_1_1_phi_fu_558_p4 = lineBuffer_0_3_15_reg_1666;
    end else begin
        window_1_1_phi_fu_558_p4 = window_1_1_reg_555;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter3) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554))) begin
        window_2_0_phi_fu_547_p4 = ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567;
    end else begin
        window_2_0_phi_fu_547_p4 = window_2_0_reg_544;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~(~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond1_fu_585_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1389) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond1_fu_585_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~(~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond4_fu_621_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1414) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond4_fu_621_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if ((1'b0 == exitcond_flatten_fu_714_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp3_iter9) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter8)) & ~(~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & ~(1'b1 == ap_enable_reg_pp3_iter1) & ~(1'b1 == ap_enable_reg_pp3_iter3)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp3_iter9) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter8)) | (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & ~(1'b1 == ap_enable_reg_pp3_iter1) & ~(1'b1 == ap_enable_reg_pp3_iter3)))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            if (~(ap_condition_1897 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state20 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state8 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state9 = ap_CS_fsm[ap_const_lv32_6];

always @ (*) begin
    ap_condition_1897 = ((outStream_V_data_V_1_ack_in == 1'b0) | (outStream_V_keep_V_1_ack_in == 1'b0) | (outStream_V_strb_V_1_ack_in == 1'b0) | (outStream_V_user_V_1_ack_in == 1'b0) | (outStream_V_last_V_1_ack_in == 1'b0) | (outStream_V_id_V_1_ack_in == 1'b0) | (outStream_V_dest_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_condition_977 = ((1'b0 == exitcond_flatten8_reg_1554) & ~(1'b0 == icmp_reg_1563) & (inStream_V_data_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_condition_988 = ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1578) & (1'b0 == outStream_V_data_V_1_ack_in)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cond1_fu_746_p2 = ((y3_reg_393 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign cond1_mid1_fu_740_p2 = ((y3_reg_393 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign cond1_mid2_fu_752_p3 = ((exitcond_fu_726_p2[0:0] === 1'b1) ? cond1_mid1_fu_740_p2 : cond1_fu_746_p2);

assign cond2_fu_780_p2 = ((x4_mid2_fu_732_p3 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign cond_fu_595_p2 = ((tmp_2_fu_591_p1 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign exitcond1_fu_585_p2 = ((x_reg_312 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond2_fu_939_p2 = ((x_assign_reg_473 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond4_fu_621_p2 = ((x1_reg_371 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_894_p2 = ((indvar_flatten6_reg_451 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_714_p2 = ((indvar_flatten_reg_382 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond_fu_726_p2 = ((x4_reg_440 == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign icmp_fu_919_p2 = (($signed(tmp_7_fu_909_p4) < $signed(28'b1)) ? 1'b1 : 1'b0);

assign inStream_TREADY = inStream_V_dest_V_0_state[1'b1];

assign inStream_V_data_V_0_ack_in = inStream_V_data_V_0_state[1'b1];

assign inStream_V_data_V_0_load_A = (inStream_V_data_V_0_state_cmp_full & ~inStream_V_data_V_0_sel_wr);

assign inStream_V_data_V_0_load_B = (inStream_V_data_V_0_sel_wr & inStream_V_data_V_0_state_cmp_full);

assign inStream_V_data_V_0_sel = inStream_V_data_V_0_sel_rd;

assign inStream_V_data_V_0_state_cmp_full = ((inStream_V_data_V_0_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign inStream_V_data_V_0_vld_in = inStream_TVALID;

assign inStream_V_data_V_0_vld_out = inStream_V_data_V_0_state[1'b0];

assign inStream_V_dest_V_0_vld_in = inStream_TVALID;

assign indvar_flatten_next7_fu_900_p2 = (indvar_flatten6_reg_451 + ap_const_lv5_1);

assign indvar_flatten_next_fu_720_p2 = (indvar_flatten_reg_382 + ap_const_lv3_1);

assign lineBuffer_0_3_13_fu_1236_p3 = ((sel_tmp4_fu_1185_p2[0:0] === 1'b1) ? lineBuffer_0_3_8_fu_170 : lineBuffer_0_3_9_fu_1228_p3);

assign lineBuffer_0_3_14_fu_1244_p3 = ((sel_tmp4_fu_1185_p2[0:0] === 1'b1) ? lineBuffer_0_3_15_fu_1162_p6 : lineBuffer_0_3_5_fu_166);

assign lineBuffer_0_3_1_fu_607_p3 = ((cond_reg_1393[0:0] === 1'b1) ? lineBuffer_0_3_reg_288 : inStream_V_data_V_0_data_out);

assign lineBuffer_0_3_4_fu_614_p3 = ((cond_reg_1393[0:0] === 1'b1) ? inStream_V_data_V_0_data_out : lineBuffer_0_2_reg_300);

assign lineBuffer_0_3_6_fu_1204_p3 = ((or_cond2_fu_1190_p2[0:0] === 1'b1) ? lineBuffer_0_3_3_reg_524 : newSel4_fu_1196_p3);

assign lineBuffer_0_3_7_fu_1220_p3 = ((or_cond2_fu_1190_p2[0:0] === 1'b1) ? lineBuffer_0_2_s_reg_534 : newSel6_fu_1212_p3);

assign lineBuffer_0_3_9_fu_1228_p3 = ((sel_tmp3_fu_1180_p2[0:0] === 1'b1) ? lineBuffer_0_3_15_fu_1162_p6 : lineBuffer_0_3_8_fu_170);

assign lineBuffer_1_3_10_fu_1278_p3 = ((or_cond2_fu_1190_p2[0:0] === 1'b1) ? lineBuffer_1_3_3_reg_484 : newSel8_fu_1270_p3);

assign lineBuffer_1_3_11_fu_1294_p3 = ((or_cond2_fu_1190_p2[0:0] === 1'b1) ? lineBuffer_1_2_3_reg_494 : newSel1_fu_1286_p3);

assign lineBuffer_1_3_18_fu_1302_p3 = ((sel_tmp3_fu_1180_p2[0:0] === 1'b1) ? window_2_1_fu_174 : lineBuffer_1_3_17_reg_504);

assign lineBuffer_1_3_19_fu_1310_p3 = ((sel_tmp4_fu_1185_p2[0:0] === 1'b1) ? lineBuffer_1_3_17_reg_504 : lineBuffer_1_3_18_fu_1302_p3);

assign lineBuffer_1_3_20_fu_1318_p3 = ((sel_tmp4_fu_1185_p2[0:0] === 1'b1) ? window_2_1_fu_174 : lineBuffer_1_3_1_reg_514);

assign lineBuffer_1_3_2_fu_666_p3 = ((or_cond_fu_652_p2[0:0] === 1'b1) ? lineBuffer_1_3_reg_323 : newSel_fu_658_p3);

assign lineBuffer_1_3_4_fu_682_p3 = ((or_cond_fu_652_p2[0:0] === 1'b1) ? lineBuffer_1_2_reg_335 : newSel2_fu_674_p3);

assign lineBuffer_1_3_6_fu_690_p3 = ((sel_tmp7_fu_642_p2[0:0] === 1'b1) ? inStream_V_data_V_0_data_out : lineBuffer_1_3_5_reg_347);

assign lineBuffer_1_3_7_fu_698_p3 = ((sel_tmp9_fu_647_p2[0:0] === 1'b1) ? lineBuffer_1_3_5_reg_347 : lineBuffer_1_3_6_fu_690_p3);

assign lineBuffer_1_3_9_fu_706_p3 = ((sel_tmp9_fu_647_p2[0:0] === 1'b1) ? inStream_V_data_V_0_data_out : lineBuffer_1_3_8_reg_359);

assign lineBuffer_load37_ph_fu_786_p3 = ((cond2_fu_780_p2[0:0] === 1'b1) ? lineBuffer_0_2_reg_300 : lineBuffer_0_3_reg_288);

assign lineBuffer_load38_ph_fu_794_p3 = ((cond2_fu_780_p2[0:0] === 1'b1) ? lineBuffer_1_2_reg_335 : lineBuffer_1_3_reg_323);

assign newSel1_fu_1286_p3 = ((sel_tmp2_fu_1175_p2[0:0] === 1'b1) ? window_2_1_fu_174 : lineBuffer_1_2_3_reg_494);

assign newSel2_fu_674_p3 = ((sel_tmp_fu_637_p2[0:0] === 1'b1) ? inStream_V_data_V_0_data_out : lineBuffer_1_2_reg_335);

assign newSel4_fu_1196_p3 = ((sel_tmp2_fu_1175_p2[0:0] === 1'b1) ? lineBuffer_0_3_3_reg_524 : lineBuffer_0_3_15_fu_1162_p6);

assign newSel6_fu_1212_p3 = ((sel_tmp2_fu_1175_p2[0:0] === 1'b1) ? lineBuffer_0_3_15_fu_1162_p6 : lineBuffer_0_2_s_reg_534);

assign newSel8_fu_1270_p3 = ((sel_tmp2_fu_1175_p2[0:0] === 1'b1) ? lineBuffer_1_3_3_reg_484 : window_2_1_fu_174);

assign newSel_fu_658_p3 = ((sel_tmp_fu_637_p2[0:0] === 1'b1) ? lineBuffer_1_3_reg_323 : inStream_V_data_V_0_data_out);

assign or_cond2_fu_1190_p2 = (sel_tmp4_fu_1185_p2 | sel_tmp3_fu_1180_p2);

assign or_cond_fu_652_p2 = (sel_tmp9_fu_647_p2 | sel_tmp7_fu_642_p2);

assign outStream_TDATA = outStream_V_data_V_1_data_out;

assign outStream_TDEST = outStream_V_dest_V_1_data_out;

assign outStream_TID = outStream_V_id_V_1_data_out;

assign outStream_TKEEP = outStream_V_keep_V_1_data_out;

assign outStream_TLAST = outStream_V_last_V_1_data_out;

assign outStream_TSTRB = outStream_V_strb_V_1_data_out;

assign outStream_TUSER = outStream_V_user_V_1_data_out;

assign outStream_TVALID = outStream_V_dest_V_1_state[1'b0];

assign outStream_V_data_V_1_ack_in = outStream_V_data_V_1_state[1'b1];

assign outStream_V_data_V_1_ack_out = outStream_TREADY;

assign outStream_V_data_V_1_load_A = (outStream_V_data_V_1_state_cmp_full & ~outStream_V_data_V_1_sel_wr);

assign outStream_V_data_V_1_load_B = (outStream_V_data_V_1_sel_wr & outStream_V_data_V_1_state_cmp_full);

assign outStream_V_data_V_1_sel = outStream_V_data_V_1_sel_rd;

assign outStream_V_data_V_1_state_cmp_full = ((outStream_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign outStream_V_data_V_1_vld_out = outStream_V_data_V_1_state[1'b0];

assign outStream_V_dest_V_1_ack_in = outStream_V_dest_V_1_state[1'b1];

assign outStream_V_dest_V_1_ack_out = outStream_TREADY;

assign outStream_V_dest_V_1_data_out = ap_const_lv6_0;

assign outStream_V_dest_V_1_sel = outStream_V_dest_V_1_sel_rd;

assign outStream_V_dest_V_1_vld_out = outStream_V_dest_V_1_state[1'b0];

assign outStream_V_id_V_1_ack_in = outStream_V_id_V_1_state[1'b1];

assign outStream_V_id_V_1_ack_out = outStream_TREADY;

assign outStream_V_id_V_1_data_out = ap_const_lv5_0;

assign outStream_V_id_V_1_sel = outStream_V_id_V_1_sel_rd;

assign outStream_V_id_V_1_vld_out = outStream_V_id_V_1_state[1'b0];

assign outStream_V_keep_V_1_ack_in = outStream_V_keep_V_1_state[1'b1];

assign outStream_V_keep_V_1_ack_out = outStream_TREADY;

assign outStream_V_keep_V_1_data_out = ap_const_lv4_F;

assign outStream_V_keep_V_1_sel = outStream_V_keep_V_1_sel_rd;

assign outStream_V_keep_V_1_vld_out = outStream_V_keep_V_1_state[1'b0];

assign outStream_V_last_V_1_ack_in = outStream_V_last_V_1_state[1'b1];

assign outStream_V_last_V_1_ack_out = outStream_TREADY;

assign outStream_V_last_V_1_load_A = (outStream_V_last_V_1_state_cmp_full & ~outStream_V_last_V_1_sel_wr);

assign outStream_V_last_V_1_load_B = (outStream_V_last_V_1_sel_wr & outStream_V_last_V_1_state_cmp_full);

assign outStream_V_last_V_1_sel = outStream_V_last_V_1_sel_rd;

assign outStream_V_last_V_1_state_cmp_full = ((outStream_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign outStream_V_last_V_1_vld_out = outStream_V_last_V_1_state[1'b0];

assign outStream_V_strb_V_1_ack_in = outStream_V_strb_V_1_state[1'b1];

assign outStream_V_strb_V_1_ack_out = outStream_TREADY;

assign outStream_V_strb_V_1_data_out = ap_const_lv4_0;

assign outStream_V_strb_V_1_sel = outStream_V_strb_V_1_sel_rd;

assign outStream_V_strb_V_1_vld_out = outStream_V_strb_V_1_state[1'b0];

assign outStream_V_user_V_1_ack_in = outStream_V_user_V_1_state[1'b1];

assign outStream_V_user_V_1_ack_out = outStream_TREADY;

assign outStream_V_user_V_1_data_out = ap_const_lv2_0;

assign outStream_V_user_V_1_sel = outStream_V_user_V_1_sel_rd;

assign outStream_V_user_V_1_vld_out = outStream_V_user_V_1_state[1'b0];

assign p_i_fu_1031_p2 = (tmp2_fu_1025_p2 | tmp1_fu_1019_p2);

assign readCount_fu_925_p2 = (readCount_1_fu_182 + ap_const_lv32_1);

assign sel_tmp2_fu_1175_p2 = ((tmp_6_reg_1582 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_1180_p2 = ((tmp_6_reg_1582 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sel_tmp4_fu_1185_p2 = ((tmp_6_reg_1582 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign sel_tmp7_fu_642_p2 = ((tmp_3_reg_1423 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sel_tmp9_fu_647_p2 = ((tmp_3_reg_1423 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign sel_tmp_fu_637_p2 = ((tmp_3_reg_1423 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp1_fu_1019_p2 = (tmp_i_15_fu_1007_p2 | tmp_i_mid2_fu_971_p3);

assign tmp2_fu_1025_p2 = (tmp_1_i_fu_1013_p2 | tmp_2_i_mid2_fu_991_p3);

assign tmp3_fu_1326_p2 = (grp_fu_1096_p2 + grp_fu_1090_p2);

assign tmp4_fu_1332_p2 = (grp_fu_1102_p2 + grp_fu_1108_p2);

assign tmp5_fu_1347_p2 = (tmp4_reg_1731 + tmp3_reg_1726);

assign tmp6_fu_1351_p2 = (tmp_8_1_1_i_reg_1701 + tmp_8_1_2_i_reg_1706);

assign tmp7_fu_1355_p2 = (tmp_8_2_1_i_reg_1716 + tmp_8_2_2_i_reg_1721);

assign tmp8_fu_1359_p2 = (tmp7_fu_1355_p2 + tmp_8_2_i_reg_1711);

assign tmp9_fu_1364_p2 = (tmp8_fu_1359_p2 + tmp6_fu_1351_p2);

assign tmp_1_i_fu_1013_p2 = ((x_assign_mid2_fu_945_p3 > ap_const_lv3_2) ? 1'b1 : 1'b0);

assign tmp_2_fu_591_p1 = x_reg_312[1:0];

assign tmp_2_i_fu_985_p2 = ((y_assign_reg_462 > ap_const_lv3_2) ? 1'b1 : 1'b0);

assign tmp_2_i_mid1_fu_979_p2 = ((y_s_fu_953_p2 > ap_const_lv3_2) ? 1'b1 : 1'b0);

assign tmp_2_i_mid2_fu_991_p3 = ((exitcond2_fu_939_p2[0:0] === 1'b1) ? tmp_2_i_mid1_fu_979_p2 : tmp_2_i_fu_985_p2);

assign tmp_3_fu_633_p1 = x1_reg_371[1:0];

assign tmp_6_fu_1037_p1 = x_assign_mid2_fu_945_p3[1:0];

assign tmp_7_fu_909_p4 = {{readCount_1_fu_182[ap_const_lv32_1F : ap_const_lv32_4]}};

assign tmp_data_V_fu_1370_p2 = (tmp9_fu_1364_p2 + tmp5_fu_1347_p2);

assign tmp_i_15_fu_1007_p2 = ((x_assign_mid2_fu_945_p3 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_i_fu_965_p2 = ((y_assign_reg_462 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_i_mid1_fu_959_p2 = ((y_s_fu_953_p2 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_i_mid2_fu_971_p3 = ((exitcond2_fu_939_p2[0:0] === 1'b1) ? tmp_i_mid1_fu_959_p2 : tmp_i_fu_965_p2);

assign tmp_last_V_fu_1377_p2 = ((writeCount_fu_1341_p2 == ap_const_lv32_4) ? 1'b1 : 1'b0);

assign window_1_1_2_fu_802_p3 = ((cond1_mid2_fu_752_p3[0:0] === 1'b1) ? lineBuffer_load37_ph_fu_786_p3 : lineBuffer_load38_ph_fu_794_p3);

assign window_2_2_1_fu_818_p3 = ((cond2_fu_780_p2[0:0] === 1'b1) ? window_1_1_2_fu_802_p3 : window_1_1_1_reg_428);

assign window_2_2_3_fu_826_p3 = ((cond2_fu_780_p2[0:0] === 1'b1) ? window_2_2_2_fu_142 : window_1_1_2_fu_802_p3);

assign window_2_2_4_fu_834_p3 = ((cond2_fu_780_p2[0:0] === 1'b1) ? window_1_1_2_fu_802_p3 : window_2_1_1_reg_404);

assign window_2_2_5_fu_842_p3 = ((cond1_mid2_fu_752_p3[0:0] === 1'b1) ? window_2_2_2_fu_142 : window_2_2_3_fu_826_p3);

assign window_2_2_6_fu_850_p3 = ((cond1_mid2_fu_752_p3[0:0] === 1'b1) ? window_2_1_1_reg_404 : window_2_2_4_fu_834_p3);

assign window_2_2_7_fu_858_p3 = ((cond1_mid2_fu_752_p3[0:0] === 1'b1) ? window_2_2_fu_810_p3 : window_1_2_1_reg_416);

assign window_2_2_8_fu_866_p3 = ((cond1_mid2_fu_752_p3[0:0] === 1'b1) ? window_2_2_1_fu_818_p3 : window_1_1_1_reg_428);

assign window_2_2_fu_810_p3 = ((cond2_fu_780_p2[0:0] === 1'b1) ? window_1_2_1_reg_416 : window_1_1_2_fu_802_p3);

assign writeCount_fu_1341_p2 = (writeCount_1_fu_178 + ap_const_lv32_1);

assign x4_mid2_fu_732_p3 = ((exitcond_fu_726_p2[0:0] === 1'b1) ? ap_const_lv2_1 : x4_reg_440);

assign x_1_fu_601_p2 = (ap_const_lv3_1 + x_reg_312);

assign x_2_fu_627_p2 = (x1_reg_371 + ap_const_lv3_1);

assign x_3_fu_774_p2 = (x4_mid2_fu_732_p3 + ap_const_lv2_1);

assign x_4_fu_1046_p2 = (x_assign_mid2_fu_945_p3 + ap_const_lv3_1);

assign x_assign_mid2_fu_945_p3 = ((exitcond2_fu_939_p2[0:0] === 1'b1) ? ap_const_lv3_0 : x_assign_reg_473);

assign y3_mid2_fu_766_p3 = ((exitcond_fu_726_p2[0:0] === 1'b1) ? y9_fu_760_p2 : y3_reg_393);

assign y9_fu_760_p2 = (y3_reg_393 + ap_const_lv2_1);

assign y_assign_mid2_fu_999_p3 = ((exitcond2_fu_939_p2[0:0] === 1'b1) ? y_s_fu_953_p2 : y_assign_reg_462);

assign y_s_fu_953_p2 = (y_assign_reg_462 + ap_const_lv3_1);

endmodule //cnn_2d_conv_d4x4_k3x3
