#ifndef __PRCMU_h
#define __PRCMU_h

/* Generated by PMap2Code from /vobs/APE_SOC_VERIF/software/libraries/pmap/PRCMU.pmap on 16 Oct 2010
*** DO NOT MODIFY *** */
//--========================================================================--
//  This confidential and proprietary software may be used only as
//  authorised by a licensing agreement from ARM Limited
//    (C) COPYRIGHT   2010 ARM Limited
//        ALL RIGHTS RESERVED
//  The entire notice above must be reproduced on all authorised
//  copies and copies may only be made to the extent permitted
//  by a licensing agreement from ARM Limited.
//
//----------------------------------------------------------------------------
//  Version and Release Control Information:
//
//  File Name           : $RCSfile$
//  File Revision       : $Revision$
//
//  Release Information : $State$
//
//
//----------------------------------------------------------------------------
//  Purpose: This is a C header file that has been automatically generated
//           by 'PMap2Code' from a pmap description of the peripheral.
//
//           It declares function prototypes for peripheral register tests
//
//--========================================================================--

#ifdef _cplusplus
extern "C" {
#endif /* _cplusplus */

unsigned PRCMU_initial_value_test(void);
unsigned PRCMU_register_access_test(void);



#ifdef _cplusplus
}
#endif /* _cplusplus */


/* Class values */

/* Register values */

/* - PRCM_ARMCLKFIX_MGT */
#define	PRCMUPRCM_ARMCLKFIX_MGTARMCLK26DIV	(0x800)
#define	PRCMUPRCM_ARMCLKFIX_MGTARMCLK26SRC	(0x400)
#define	PRCMUPRCM_ARMCLKFIX_MGTARMCLK26	(0x200)
#define	PRCMUPRCM_ARMCLKFIX_MGTARMCLKEN	(0x100)
#define	PRCMUPRCM_ARMCLKFIX_MGTARMCLKPLLSW	(0xe0)
#define	PRCMUPRCM_ARMCLKFIX_MGTARMCLKPLLSWShift	(0x5)
#define	PRCMUPRCM_ARMCLKFIX_MGTARMCLKPLLDIV	(0x1f)
#define	PRCMUPRCM_ARMCLKFIX_MGTARMCLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_ARMCLKFIX_MGTMask	(0xfff)
#define	PRCMUPRCM_ARMCLKFIX_MGTTestMask	(0xfff)
#define	PRCMUPRCM_ARMCLKFIX_MGTInitialValue	(0x122)
#define	PRCMUPRCM_ARMCLKFIX_MGTAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_ARMCLKFIX_MGT		(0x0)

/* - PRCM_ACLK_MGT */
#define	PRCMUPRCM_ACLK_MGTACLK26DIV	(0x800)
#define	PRCMUPRCM_ACLK_MGTACLK26SRC	(0x400)
#define	PRCMUPRCM_ACLK_MGTACLK26	(0x200)
#define	PRCMUPRCM_ACLK_MGTACLKEN	(0x100)
#define	PRCMUPRCM_ACLK_MGTACLKPLLSW	(0xe0)
#define	PRCMUPRCM_ACLK_MGTACLKPLLSWShift	(0x5)
#define	PRCMUPRCM_ACLK_MGTACLKPLLDIV	(0x1f)
#define	PRCMUPRCM_ACLK_MGTACLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_ACLK_MGTMask		(0xfff)
#define	PRCMUPRCM_ACLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_ACLK_MGTInitialValue	(0x124)
#define	PRCMUPRCM_ACLK_MGTAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_ACLK_MGT		(0x4)

/* - PRCM_SVACLK_MGT */
#define	PRCMUPRCM_SVACLK_MGTSVACLK26DIV	(0x2000)
#define	PRCMUPRCM_SVACLK_MGTSVACLK26SRC	(0x400)
#define	PRCMUPRCM_SVACLK_MGTSVACLK26	(0x200)
#define	PRCMUPRCM_SVACLK_MGTSVACLKEN	(0x100)
#define	PRCMUPRCM_SVACLK_MGTSVACLKPLLSW	(0xe0)
#define	PRCMUPRCM_SVACLK_MGTSVACLKPLLSWShift	(0x5)
#define	PRCMUPRCM_SVACLK_MGTSVACLKPLLDIV	(0x1f)
#define	PRCMUPRCM_SVACLK_MGTSVACLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_SVACLK_MGTMask	(0x27ff)
#define	PRCMUPRCM_SVACLK_MGTTestMask	(0x27ff)
#define	PRCMUPRCM_SVACLK_MGTInitialValue	(0x44)
#define	PRCMUPRCM_SVACLK_MGTAccessType	(RW)
#define	PRCMUPRCM_SVACLK_MGT		(0x8)

/* - PRCM_SIACLK_MGT */
#define	PRCMUPRCM_SIACLK_MGTSIACLK26DIV	(0x2000)
#define	PRCMUPRCM_SIACLK_MGTSIACLK26SRC	(0x400)
#define	PRCMUPRCM_SIACLK_MGTSIACLK26	(0x200)
#define	PRCMUPRCM_SIACLK_MGTSIACLKEN	(0x100)
#define	PRCMUPRCM_SIACLK_MGTSIACLKPLLSW	(0xe0)
#define	PRCMUPRCM_SIACLK_MGTSIACLKPLLSWShift	(0x5)
#define	PRCMUPRCM_SIACLK_MGTSIACLKPLLDIV	(0x1f)
#define	PRCMUPRCM_SIACLK_MGTSIACLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_SIACLK_MGTMask	(0x27ff)
#define	PRCMUPRCM_SIACLK_MGTTestMask	(0x27ff)
#define	PRCMUPRCM_SIACLK_MGTInitialValue	(0x26)
#define	PRCMUPRCM_SIACLK_MGTAccessType	(RW)
#define	PRCMUPRCM_SIACLK_MGT		(0xc)

/* - PRCM_SGACLK_MGT */
#define	PRCMUPRCM_SGACLK_MGTSGACLK26DIV	(0x800)
#define	PRCMUPRCM_SGACLK_MGTSGACLK26SRC	(0x400)
#define	PRCMUPRCM_SGACLK_MGTSGACLK26	(0x200)
#define	PRCMUPRCM_SGACLK_MGTSGACLKEN	(0x100)
#define	PRCMUPRCM_SGACLK_MGTSGACLKPLLSW	(0xe0)
#define	PRCMUPRCM_SGACLK_MGTSGACLKPLLSWShift	(0x5)
#define	PRCMUPRCM_SGACLK_MGTSGACLKPLLDIV	(0x1f)
#define	PRCMUPRCM_SGACLK_MGTSGACLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_SGACLK_MGTMask	(0xfff)
#define	PRCMUPRCM_SGACLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_SGACLK_MGTInitialValue	(0x24)
#define	PRCMUPRCM_SGACLK_MGTAccessType	(RW)
#define	PRCMUPRCM_SGACLK_MGT		(0x14)

/* - PRCM_UARTCLK_MGT */
#define	PRCMUPRCM_UARTCLK_MGTUARTCLK26DIV	(0x800)
#define	PRCMUPRCM_UARTCLK_MGTUARTCLK26SRC	(0x400)
#define	PRCMUPRCM_UARTCLK_MGTUARTCLK26	(0x200)
#define	PRCMUPRCM_UARTCLK_MGTUARTCLKEN	(0x100)
#define	PRCMUPRCM_UARTCLK_MGTUARTCLKPLLSW	(0xe0)
#define	PRCMUPRCM_UARTCLK_MGTUARTCLKPLLSWShift	(0x5)
#define	PRCMUPRCM_UARTCLK_MGTUARTCLKPLLDIV	(0x1f)
#define	PRCMUPRCM_UARTCLK_MGTUARTCLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_UARTCLK_MGTMask	(0xfff)
#define	PRCMUPRCM_UARTCLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_UARTCLK_MGTInitialValue	(0x12b)
#define	PRCMUPRCM_UARTCLK_MGTAccessType	(RW)
#define	PRCMUPRCM_UARTCLK_MGT		(0x18)

/* - PRCM_MSP02CLK_MGT */
#define	PRCMUPRCM_MSP02CLK_MGTMSP02CLK26DIV	(0x800)
#define	PRCMUPRCM_MSP02CLK_MGTMSP02CLK26SRC	(0x400)
#define	PRCMUPRCM_MSP02CLK_MGTMSP02CLK26	(0x200)
#define	PRCMUPRCM_MSP02CLK_MGTMSP02CLKEN	(0x100)
#define	PRCMUPRCM_MSP02CLK_MGTMSP02CLKPLLSW	(0xe0)
#define	PRCMUPRCM_MSP02CLK_MGTMSP02CLKPLLSWShift	(0x5)
#define	PRCMUPRCM_MSP02CLK_MGTMSP02CLKPLLDIV	(0x1f)
#define	PRCMUPRCM_MSP02CLK_MGTMSP02CLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_MSP02CLK_MGTMask	(0xfff)
#define	PRCMUPRCM_MSP02CLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_MSP02CLK_MGTInitialValue	(0xa00)
#define	PRCMUPRCM_MSP02CLK_MGTAccessType	(RW)
#define	PRCMUPRCM_MSP02CLK_MGT		(0x1c)

/* - PRCM_I2CCLK_MGT */
#define	PRCMUPRCM_I2CCLK_MGTI2CCLK26DIV	(0x800)
#define	PRCMUPRCM_I2CCLK_MGTI2CCLK26SRC	(0x400)
#define	PRCMUPRCM_I2CCLK_MGTI2CCLK26	(0x200)
#define	PRCMUPRCM_I2CCLK_MGTI2CCLKEN	(0x100)
#define	PRCMUPRCM_I2CCLK_MGTI2CCLKPLLSW	(0xe0)
#define	PRCMUPRCM_I2CCLK_MGTI2CCLKPLLSWShift	(0x5)
#define	PRCMUPRCM_I2CCLK_MGTI2CCLKPLLDIV	(0x1f)
#define	PRCMUPRCM_I2CCLK_MGTI2CCLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_I2CCLK_MGTMask	(0xfff)
#define	PRCMUPRCM_I2CCLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_I2CCLK_MGTInitialValue	(0x131)
#define	PRCMUPRCM_I2CCLK_MGTAccessType	(RW)
#define	PRCMUPRCM_I2CCLK_MGT		(0x20)

/* - PRCM_SDMMCCLK_MGT */
#define	PRCMUPRCM_SDMMCCLK_MGTSDMMCCLK26DIV	(0x800)
#define	PRCMUPRCM_SDMMCCLK_MGTSDMMCCLK26SRC	(0x400)
#define	PRCMUPRCM_SDMMCCLK_MGTSDMMCCLK26	(0x200)
#define	PRCMUPRCM_SDMMCCLK_MGTSDMMCCLKEN	(0x100)
#define	PRCMUPRCM_SDMMCCLK_MGTSDMMCCLKPLLSW	(0xe0)
#define	PRCMUPRCM_SDMMCCLK_MGTSDMMCCLKPLLSWShift	(0x5)
#define	PRCMUPRCM_SDMMCCLK_MGTSDMMCCLKPLLDIV	(0x1f)
#define	PRCMUPRCM_SDMMCCLK_MGTSDMMCCLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_SDMMCCLK_MGTMask	(0xfff)
#define	PRCMUPRCM_SDMMCCLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_SDMMCCLK_MGTInitialValue	(0x128)
#define	PRCMUPRCM_SDMMCCLK_MGTAccessType	(RW)
#define	PRCMUPRCM_SDMMCCLK_MGT		(0x24)

/* - PRCM_PER1CLK_MGT */
#define	PRCMUPRCM_PER1CLK_MGTPER1CLK26DIV	(0x800)
#define	PRCMUPRCM_PER1CLK_MGTPER1CLK26SRC	(0x400)
#define	PRCMUPRCM_PER1CLK_MGTPER1CLK26	(0x200)
#define	PRCMUPRCM_PER1CLK_MGTPER1CLKEN	(0x100)
#define	PRCMUPRCM_PER1CLK_MGTPER1CLKPLLSW	(0xe0)
#define	PRCMUPRCM_PER1CLK_MGTPER1CLKPLLSWShift	(0x5)
#define	PRCMUPRCM_PER1CLK_MGTPER1CLKPLLDIV	(0x1f)
#define	PRCMUPRCM_PER1CLK_MGTPER1CLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_PER1CLK_MGTMask	(0xfff)
#define	PRCMUPRCM_PER1CLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_PER1CLK_MGTInitialValue	(0x123)
#define	PRCMUPRCM_PER1CLK_MGTAccessType	(RW)
#define	PRCMUPRCM_PER1CLK_MGT		(0x2c)

/* - PRCM_PER2CLK_MGT */
#define	PRCMUPRCM_PER2CLK_MGTPER2CLK26DIV	(0x800)
#define	PRCMUPRCM_PER2CLK_MGTPER2CLK26SRC	(0x400)
#define	PRCMUPRCM_PER2CLK_MGTPER2CLK26	(0x200)
#define	PRCMUPRCM_PER2CLK_MGTPER2CLKEN	(0x100)
#define	PRCMUPRCM_PER2CLK_MGTPER2CLKPLLSW	(0xe0)
#define	PRCMUPRCM_PER2CLK_MGTPER2CLKPLLSWShift	(0x5)
#define	PRCMUPRCM_PER2CLK_MGTPER2CLKPLLDIV	(0x1f)
#define	PRCMUPRCM_PER2CLK_MGTPER2CLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_PER2CLK_MGTMask	(0xfff)
#define	PRCMUPRCM_PER2CLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_PER2CLK_MGTInitialValue	(0x126)
#define	PRCMUPRCM_PER2CLK_MGTAccessType	(RW)
#define	PRCMUPRCM_PER2CLK_MGT		(0x30)

/* - PRCM_PER3CLK_MGT */
#define	PRCMUPRCM_PER3CLK_MGTPER3CLK26DIV	(0x800)
#define	PRCMUPRCM_PER3CLK_MGTPER3CLK26SRC	(0x400)
#define	PRCMUPRCM_PER3CLK_MGTPER3CLK26	(0x200)
#define	PRCMUPRCM_PER3CLK_MGTPER3CLKEN	(0x100)
#define	PRCMUPRCM_PER3CLK_MGTPER3CLKPLLSW	(0xe0)
#define	PRCMUPRCM_PER3CLK_MGTPER3CLKPLLSWShift	(0x5)
#define	PRCMUPRCM_PER3CLK_MGTPER3CLKPLLDIV	(0x1f)
#define	PRCMUPRCM_PER3CLK_MGTPER3CLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_PER3CLK_MGTMask	(0xfff)
#define	PRCMUPRCM_PER3CLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_PER3CLK_MGTInitialValue	(0x126)
#define	PRCMUPRCM_PER3CLK_MGTAccessType	(RW)
#define	PRCMUPRCM_PER3CLK_MGT		(0x34)

/* - PRCM_PER5CLK_MGT */
#define	PRCMUPRCM_PER5CLK_MGTPER5CLK26DIV	(0x800)
#define	PRCMUPRCM_PER5CLK_MGTPER5CLK26SRC	(0x400)
#define	PRCMUPRCM_PER5CLK_MGTPER5CLK26	(0x200)
#define	PRCMUPRCM_PER5CLK_MGTPER5CLKEN	(0x100)
#define	PRCMUPRCM_PER5CLK_MGTPER5CLKPLLSW	(0xe0)
#define	PRCMUPRCM_PER5CLK_MGTPER5CLKPLLSWShift	(0x5)
#define	PRCMUPRCM_PER5CLK_MGTPER5CLKPLLDIV	(0x1f)
#define	PRCMUPRCM_PER5CLK_MGTPER5CLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_PER5CLK_MGTMask	(0xfff)
#define	PRCMUPRCM_PER5CLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_PER5CLK_MGTInitialValue	(0x126)
#define	PRCMUPRCM_PER5CLK_MGTAccessType	(RW)
#define	PRCMUPRCM_PER5CLK_MGT		(0x38)

/* - PRCM_PER6CLK_MGT */
#define	PRCMUPRCM_PER6CLK_MGTPER6CLK26DIV	(0x800)
#define	PRCMUPRCM_PER6CLK_MGTPER6CLK26SRC	(0x400)
#define	PRCMUPRCM_PER6CLK_MGTPER6CLK26	(0x200)
#define	PRCMUPRCM_PER6CLK_MGTPER6CLKEN	(0x100)
#define	PRCMUPRCM_PER6CLK_MGTPER6CLKPLLSW	(0xe0)
#define	PRCMUPRCM_PER6CLK_MGTPER6CLKPLLSWShift	(0x5)
#define	PRCMUPRCM_PER6CLK_MGTPER6CLKPLLDIV	(0x1f)
#define	PRCMUPRCM_PER6CLK_MGTPER6CLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_PER6CLK_MGTMask	(0xfff)
#define	PRCMUPRCM_PER6CLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_PER6CLK_MGTInitialValue	(0x126)
#define	PRCMUPRCM_PER6CLK_MGTAccessType	(RW)
#define	PRCMUPRCM_PER6CLK_MGT		(0x3c)

/* - PRCM_IRDACLK_MGT */
#define	PRCMUPRCM_IRDACLK_MGTIRDACLK26DIV	(0x800)
#define	PRCMUPRCM_IRDACLK_MGTIRDACLK26SRC	(0x400)
#define	PRCMUPRCM_IRDACLK_MGTIRDACLK26	(0x200)
#define	PRCMUPRCM_IRDACLK_MGTIRDACLKEN	(0x100)
#define	PRCMUPRCM_IRDACLK_MGTIRDACLKPLLSW	(0xe0)
#define	PRCMUPRCM_IRDACLK_MGTIRDACLKPLLSWShift	(0x5)
#define	PRCMUPRCM_IRDACLK_MGTIRDACLKPLLDIV	(0x1f)
#define	PRCMUPRCM_IRDACLK_MGTIRDACLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_IRDACLK_MGTMask	(0xfff)
#define	PRCMUPRCM_IRDACLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_IRDACLK_MGTInitialValue	(0x4d)
#define	PRCMUPRCM_IRDACLK_MGTAccessType	(RW)
#define	PRCMUPRCM_IRDACLK_MGT		(0x40)

/* - PRCM_PWMCLK_MGT */
#define	PRCMUPRCM_PWMCLK_MGTPWMCLK26DIV	(0x800)
#define	PRCMUPRCM_PWMCLK_MGTPWMCLK26SRC	(0x400)
#define	PRCMUPRCM_PWMCLK_MGTPWMCLK26	(0x200)
#define	PRCMUPRCM_PWMCLK_MGTPWMCLKEN	(0x100)
#define	PRCMUPRCM_PWMCLK_MGTPWMCLKPLLSW	(0xe0)
#define	PRCMUPRCM_PWMCLK_MGTPWMCLKPLLSWShift	(0x5)
#define	PRCMUPRCM_PWMCLK_MGTPWMCLKPLLDIV	(0x1f)
#define	PRCMUPRCM_PWMCLK_MGTPWMCLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_PWMCLK_MGTMask	(0xfff)
#define	PRCMUPRCM_PWMCLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_PWMCLK_MGTInitialValue	(0x300)
#define	PRCMUPRCM_PWMCLK_MGTAccessType	(RW)
#define	PRCMUPRCM_PWMCLK_MGT		(0x44)

/* - PRCM_SPARE1CLK_MGT */
#define	PRCMUPRCM_SPARE1CLK_MGTSPARE1CLK26DIV	(0x800)
#define	PRCMUPRCM_SPARE1CLK_MGTSPARE1CLK26SRC	(0x400)
#define	PRCMUPRCM_SPARE1CLK_MGTSPARE1CLK26	(0x200)
#define	PRCMUPRCM_SPARE1CLK_MGTSPARE1CLKEN	(0x100)
#define	PRCMUPRCM_SPARE1CLK_MGTSPARE1CLKPLLSW	(0xe0)
#define	PRCMUPRCM_SPARE1CLK_MGTSPARE1CLKPLLSWShift	(0x5)
#define	PRCMUPRCM_SPARE1CLK_MGTSPARE1CLKPLLDIV	(0x1f)
#define	PRCMUPRCM_SPARE1CLK_MGTSPARE1CLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_SPARE1CLK_MGTMask	(0xfff)
#define	PRCMUPRCM_SPARE1CLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_SPARE1CLK_MGTInitialValue	(0x128)
#define	PRCMUPRCM_SPARE1CLK_MGTAccessType	(RW)
#define	PRCMUPRCM_SPARE1CLK_MGT		(0x48)

/* - PRCM_IRRCCLK_MGT */
#define	PRCMUPRCM_IRRCCLK_MGTIRRCCLK26DIV	(0x800)
#define	PRCMUPRCM_IRRCCLK_MGTIRRCCLK26SRC	(0x400)
#define	PRCMUPRCM_IRRCCLK_MGTIRRCCLK26	(0x200)
#define	PRCMUPRCM_IRRCCLK_MGTIRRCCLKEN	(0x100)
#define	PRCMUPRCM_IRRCCLK_MGTIRRCCLKPLLSW	(0xe0)
#define	PRCMUPRCM_IRRCCLK_MGTIRRCCLKPLLSWShift	(0x5)
#define	PRCMUPRCM_IRRCCLK_MGTIRRCCLKPLLDIV	(0x1f)
#define	PRCMUPRCM_IRRCCLK_MGTIRRCCLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_IRRCCLK_MGTMask	(0xfff)
#define	PRCMUPRCM_IRRCCLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_IRRCCLK_MGTInitialValue	(0x4d)
#define	PRCMUPRCM_IRRCCLK_MGTAccessType	(RW)
#define	PRCMUPRCM_IRRCCLK_MGT		(0x4c)

/* - PRCM_HDMICLK_MGT */
#define	PRCMUPRCM_HDMICLK_MGTHDMICLK26DIV	(0x800)
#define	PRCMUPRCM_HDMICLK_MGTHDMICLK26SRC	(0x400)
#define	PRCMUPRCM_HDMICLK_MGTHDMICLK26	(0x200)
#define	PRCMUPRCM_HDMICLK_MGTHDMICLKEN	(0x100)
#define	PRCMUPRCM_HDMICLK_MGTHDMICLKPLLSW	(0xe0)
#define	PRCMUPRCM_HDMICLK_MGTHDMICLKPLLSWShift	(0x5)
#define	PRCMUPRCM_HDMICLK_MGTHDMICLKPLLDIV	(0x1f)
#define	PRCMUPRCM_HDMICLK_MGTHDMICLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_HDMICLK_MGTMask	(0xfff)
#define	PRCMUPRCM_HDMICLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_HDMICLK_MGTInitialValue	(0x200)
#define	PRCMUPRCM_HDMICLK_MGTAccessType	(RW)
#define	PRCMUPRCM_HDMICLK_MGT		(0x58)

/* - PRCM_APEATCLK_MGT */
#define	PRCMUPRCM_APEATCLK_MGTAPEATCLK_DIV4_EN	(0x1000)
#define	PRCMUPRCM_APEATCLK_MGTAPEATCLK26DIV	(0x800)
#define	PRCMUPRCM_APEATCLK_MGTAPEATCLK26SRC	(0x400)
#define	PRCMUPRCM_APEATCLK_MGTAPEATCLK26	(0x200)
#define	PRCMUPRCM_APEATCLK_MGTAPEATCLKEN	(0x100)
#define	PRCMUPRCM_APEATCLK_MGTAPEATCLKPLLSW	(0xe0)
#define	PRCMUPRCM_APEATCLK_MGTAPEATCLKPLLSWShift	(0x5)
#define	PRCMUPRCM_APEATCLK_MGTAPEATCLKPLLDIV	(0x1f)
#define	PRCMUPRCM_APEATCLK_MGTAPEATCLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_APEATCLK_MGTMask	(0x1fff)
#define	PRCMUPRCM_APEATCLK_MGTTestMask	(0x1fff)
#define	PRCMUPRCM_APEATCLK_MGTInitialValue	(0x1122)
#define	PRCMUPRCM_APEATCLK_MGTAccessType	(RW)
#define	PRCMUPRCM_APEATCLK_MGT		(0x5c)

/* - PRCM_APETRACECLK_MGT */
#define	PRCMUPRCM_APETRACECLK_MGTAPETRACECLK26DIV	(0x800)
#define	PRCMUPRCM_APETRACECLK_MGTAPETRACECLK26SRC	(0x400)
#define	PRCMUPRCM_APETRACECLK_MGTAPETRACECLK26	(0x200)
#define	PRCMUPRCM_APETRACECLK_MGTAPETRACECLKEN	(0x100)
#define	PRCMUPRCM_APETRACECLK_MGTAPETRACECLKPLLSW	(0xe0)
#define	PRCMUPRCM_APETRACECLK_MGTAPETRACECLKPLLSWShift	(0x5)
#define	PRCMUPRCM_APETRACECLK_MGTAPETRACECLKPLLDIV	(0x1f)
#define	PRCMUPRCM_APETRACECLK_MGTAPETRACECLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_APETRACECLK_MGTMask	(0xfff)
#define	PRCMUPRCM_APETRACECLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_APETRACECLK_MGTInitialValue	(0x123)
#define	PRCMUPRCM_APETRACECLK_MGTAccessType	(RW)
#define	PRCMUPRCM_APETRACECLK_MGT	(0x60)

/* - PRCM_MCDECLK_MGT */
#define	PRCMUPRCM_MCDECLK_MGTMCDECLK26DIV	(0x800)
#define	PRCMUPRCM_MCDECLK_MGTMCDECLK26SRC	(0x400)
#define	PRCMUPRCM_MCDECLK_MGTMCDECLK26	(0x200)
#define	PRCMUPRCM_MCDECLK_MGTMCDECLKEN	(0x100)
#define	PRCMUPRCM_MCDECLK_MGTMCDECLKPLLSW	(0xe0)
#define	PRCMUPRCM_MCDECLK_MGTMCDECLKPLLSWShift	(0x5)
#define	PRCMUPRCM_MCDECLK_MGTMCDECLKPLLDIV	(0x1f)
#define	PRCMUPRCM_MCDECLK_MGTMCDECLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_MCDECLK_MGTMask	(0xfff)
#define	PRCMUPRCM_MCDECLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_MCDECLK_MGTInitialValue	(0x25)
#define	PRCMUPRCM_MCDECLK_MGTAccessType	(RW)
#define	PRCMUPRCM_MCDECLK_MGT		(0x64)

/* - PRCM_DSIALTCLK_MGT */
#define	PRCMUPRCM_DSIALTCLK_MGTDSIALTCLK26DIV	(0x800)
#define	PRCMUPRCM_DSIALTCLK_MGTDSIALTCLK26SRC	(0x400)
#define	PRCMUPRCM_DSIALTCLK_MGTDSIALTCLK26	(0x200)
#define	PRCMUPRCM_DSIALTCLK_MGTDSIALTCLKEN	(0x100)
#define	PRCMUPRCM_DSIALTCLK_MGTDSIALTCLKPLLSW	(0xe0)
#define	PRCMUPRCM_DSIALTCLK_MGTDSIALTCLKPLLSWShift	(0x5)
#define	PRCMUPRCM_DSIALTCLK_MGTDSIALTCLKPLLDIV	(0x1f)
#define	PRCMUPRCM_DSIALTCLK_MGTDSIALTCLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_DSIALTCLK_MGTMask	(0xfff)
#define	PRCMUPRCM_DSIALTCLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_DSIALTCLK_MGTInitialValue	(0x121)
#define	PRCMUPRCM_DSIALTCLK_MGTAccessType	(RW)
#define	PRCMUPRCM_DSIALTCLK_MGT		(0x6c)

/* - PRCM_SPARE2CLK_MGT */
#define	PRCMUPRCM_SPARE2CLK_MGTSPARE2CLK26DIV	(0x800)
#define	PRCMUPRCM_SPARE2CLK_MGTSPARE2CLK26SRC	(0x400)
#define	PRCMUPRCM_SPARE2CLK_MGTSPARE2CLK26	(0x200)
#define	PRCMUPRCM_SPARE2CLK_MGTSPARE2CLKEN	(0x100)
#define	PRCMUPRCM_SPARE2CLK_MGTSPARE2CLKPLLSW	(0xe0)
#define	PRCMUPRCM_SPARE2CLK_MGTSPARE2CLKPLLSWShift	(0x5)
#define	PRCMUPRCM_SPARE2CLK_MGTSPARE2CLKPLLDIV	(0x1f)
#define	PRCMUPRCM_SPARE2CLK_MGTSPARE2CLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_SPARE2CLK_MGTMask	(0xfff)
#define	PRCMUPRCM_SPARE2CLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_SPARE2CLK_MGTInitialValue	(0x0)
#define	PRCMUPRCM_SPARE2CLK_MGTAccessType	(RW)
#define	PRCMUPRCM_SPARE2CLK_MGT		(0x70)

/* - PRCM_DMACLK_MGT */
#define	PRCMUPRCM_DMACLK_MGTDMACLK26DIV	(0x800)
#define	PRCMUPRCM_DMACLK_MGTDMACLK26SRC	(0x400)
#define	PRCMUPRCM_DMACLK_MGTDMACLK26	(0x200)
#define	PRCMUPRCM_DMACLK_MGTDMACLKEN	(0x100)
#define	PRCMUPRCM_DMACLK_MGTDMACLKPLLSW	(0xe0)
#define	PRCMUPRCM_DMACLK_MGTDMACLKPLLSWShift	(0x5)
#define	PRCMUPRCM_DMACLK_MGTDMACLKPLLDIV	(0x1f)
#define	PRCMUPRCM_DMACLK_MGTDMACLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_DMACLK_MGTMask	(0xfff)
#define	PRCMUPRCM_DMACLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_DMACLK_MGTInitialValue	(0x124)
#define	PRCMUPRCM_DMACLK_MGTAccessType	(RW)
#define	PRCMUPRCM_DMACLK_MGT		(0x74)

/* - PRCM_B2R2CLK_MGT */
#define	PRCMUPRCM_B2R2CLK_MGTB2R2CLK26DIV	(0x800)
#define	PRCMUPRCM_B2R2CLK_MGTB2R2CLK26SRC	(0x400)
#define	PRCMUPRCM_B2R2CLK_MGTB2R2CLK26	(0x200)
#define	PRCMUPRCM_B2R2CLK_MGTB2R2CLKEN	(0x100)
#define	PRCMUPRCM_B2R2CLK_MGTB2R2CLKPLLSW	(0xe0)
#define	PRCMUPRCM_B2R2CLK_MGTB2R2CLKPLLSWShift	(0x5)
#define	PRCMUPRCM_B2R2CLK_MGTB2R2CLKPLLDIV	(0x1f)
#define	PRCMUPRCM_B2R2CLK_MGTB2R2CLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_B2R2CLK_MGTMask	(0xfff)
#define	PRCMUPRCM_B2R2CLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_B2R2CLK_MGTInitialValue	(0x24)
#define	PRCMUPRCM_B2R2CLK_MGTAccessType	(RW)
#define	PRCMUPRCM_B2R2CLK_MGT		(0x78)

/* - PRCM_TVCLK_MGT */
#define	PRCMUPRCM_TVCLK_MGTTVCLK26DIV	(0x800)
#define	PRCMUPRCM_TVCLK_MGTTVCLK26SRC	(0x400)
#define	PRCMUPRCM_TVCLK_MGTTVCLK26	(0x200)
#define	PRCMUPRCM_TVCLK_MGTTVCLKEN	(0x100)
#define	PRCMUPRCM_TVCLK_MGTTVCLKPLLSW	(0xe0)
#define	PRCMUPRCM_TVCLK_MGTTVCLKPLLSWShift	(0x5)
#define	PRCMUPRCM_TVCLK_MGTTVCLKPLLDIV	(0x1f)
#define	PRCMUPRCM_TVCLK_MGTTVCLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_TVCLK_MGTMask		(0xfff)
#define	PRCMUPRCM_TVCLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_TVCLK_MGTInitialValue	(0x2a)
#define	PRCMUPRCM_TVCLK_MGTAccessType	(RW)
#define	PRCMUPRCM_TVCLK_MGT		(0x7c)

/* - PRCM_PLLSOC0_FREQ */
#define	PRCMUPRCM_PLLSOC0_FREQDIV2EN	(0x2000000)
#define	PRCMUPRCM_PLLSOC0_FREQSELDIV2	(0x1000000)
#define	PRCMUPRCM_PLLSOC0_FREQR		(0x70000)
#define	PRCMUPRCM_PLLSOC0_FREQRShift	(0x10)
#define	PRCMUPRCM_PLLSOC0_FREQN		(0x3f00)
#define	PRCMUPRCM_PLLSOC0_FREQNShift	(0x8)
#define	PRCMUPRCM_PLLSOC0_FREQD		(0xff)
#define	PRCMUPRCM_PLLSOC0_FREQDShift	(0x0)
#define	PRCMUPRCM_PLLSOC0_FREQMask	(0x3073fff)
#define	PRCMUPRCM_PLLSOC0_FREQTestMask	(0x3073fff)
#define	PRCMUPRCM_PLLSOC0_FREQInitialValue	(0x4017b)
#define	PRCMUPRCM_PLLSOC0_FREQAccessType	(RW)
#define	PRCMUPRCM_PLLSOC0_FREQ		(0x80)

/* - PRCM_PLLSOC1_FREQ */
#define	PRCMUPRCM_PLLSOC1_FREQSELDIV2	(0x1000000)
#define	PRCMUPRCM_PLLSOC1_FREQR		(0x70000)
#define	PRCMUPRCM_PLLSOC1_FREQRShift	(0x10)
#define	PRCMUPRCM_PLLSOC1_FREQN		(0x3f00)
#define	PRCMUPRCM_PLLSOC1_FREQNShift	(0x8)
#define	PRCMUPRCM_PLLSOC1_FREQD		(0xff)
#define	PRCMUPRCM_PLLSOC1_FREQDShift	(0x0)
#define	PRCMUPRCM_PLLSOC1_FREQMask	(0x1073fff)
#define	PRCMUPRCM_PLLSOC1_FREQTestMask	(0x1073fff)
#define	PRCMUPRCM_PLLSOC1_FREQInitialValue	(0x40160)
#define	PRCMUPRCM_PLLSOC1_FREQAccessType	(RW)
#define	PRCMUPRCM_PLLSOC1_FREQ		(0x84)

/* - PRCM_PLLARM_FREQ */
#define	PRCMUPRCM_PLLARM_FREQSELDIV2	(0x1000000)
#define	PRCMUPRCM_PLLARM_FREQR		(0x70000)
#define	PRCMUPRCM_PLLARM_FREQRShift	(0x10)
#define	PRCMUPRCM_PLLARM_FREQN		(0x3f00)
#define	PRCMUPRCM_PLLARM_FREQNShift	(0x8)
#define	PRCMUPRCM_PLLARM_FREQD		(0xff)
#define	PRCMUPRCM_PLLARM_FREQDShift	(0x0)
#define	PRCMUPRCM_PLLARM_FREQMask	(0x1073fff)
#define	PRCMUPRCM_PLLARM_FREQTestMask	(0x1073fff)
#define	PRCMUPRCM_PLLARM_FREQInitialValue	(0x4024d)
#define	PRCMUPRCM_PLLARM_FREQAccessType	(RW)
#define	PRCMUPRCM_PLLARM_FREQ		(0x88)

/* - PRCM_PLLDDR_FREQ */
#define	PRCMUPRCM_PLLDDR_FREQDIV2EN	(0x2000000)
#define	PRCMUPRCM_PLLDDR_FREQSELDIV2	(0x1000000)
#define	PRCMUPRCM_PLLDDR_FREQR		(0x70000)
#define	PRCMUPRCM_PLLDDR_FREQRShift	(0x10)
#define	PRCMUPRCM_PLLDDR_FREQN		(0x3f00)
#define	PRCMUPRCM_PLLDDR_FREQNShift	(0x8)
#define	PRCMUPRCM_PLLDDR_FREQD		(0xff)
#define	PRCMUPRCM_PLLDDR_FREQDShift	(0x0)
#define	PRCMUPRCM_PLLDDR_FREQMask	(0x3073fff)
#define	PRCMUPRCM_PLLDDR_FREQTestMask	(0x3073fff)
#define	PRCMUPRCM_PLLDDR_FREQInitialValue	(0x4017b)
#define	PRCMUPRCM_PLLDDR_FREQAccessType	(RW)
#define	PRCMUPRCM_PLLDDR_FREQ		(0x8c)

/* - PRCM_PLLSOC0_ENABLE */
#define	PRCMUPRCM_PLLSOC0_ENABLEPRCM_PLLSOC0_ENABLE	(0x1)
#define	PRCMUPRCM_PLLSOC0_ENABLEMask	(0x1)
#define	PRCMUPRCM_PLLSOC0_ENABLETestMask	(0x1)
#define	PRCMUPRCM_PLLSOC0_ENABLEInitialValue	(0x0)
#define	PRCMUPRCM_PLLSOC0_ENABLEAccessType	(RW)
#define	PRCMUPRCM_PLLSOC0_ENABLE	(0x90)

/* - PRCM_PLLSOC1_ENABLE */
#define	PRCMUPRCM_PLLSOC1_ENABLEPRCM_PLLSOC1_ENABLE	(0x1)
#define	PRCMUPRCM_PLLSOC1_ENABLEMask	(0x1)
#define	PRCMUPRCM_PLLSOC1_ENABLETestMask	(0x1)
#define	PRCMUPRCM_PLLSOC1_ENABLEInitialValue	(0x0)
#define	PRCMUPRCM_PLLSOC1_ENABLEAccessType	(RW)
#define	PRCMUPRCM_PLLSOC1_ENABLE	(0x94)

/* - PRCM_PLLARM_ENABLE */
#define	PRCMUPRCM_PLLARM_ENABLEPRCM_PLLARM_COUNTON	(0x100)
#define	PRCMUPRCM_PLLARM_ENABLEPRCM_PLLARM_ENABLE	(0x1)
#define	PRCMUPRCM_PLLARM_ENABLEMask	(0x101)
#define	PRCMUPRCM_PLLARM_ENABLETestMask	(0x101)
#define	PRCMUPRCM_PLLARM_ENABLEInitialValue	(0x0)
#define	PRCMUPRCM_PLLARM_ENABLEAccessType	(RW)
#define	PRCMUPRCM_PLLARM_ENABLE		(0x98)

/* - PRCM_PLLDDR_ENABLE */
#define	PRCMUPRCM_PLLDDR_ENABLEPRCM_PLLDDR_ENABLE	(0x1)
#define	PRCMUPRCM_PLLDDR_ENABLEMask	(0x1)
#define	PRCMUPRCM_PLLDDR_ENABLETestMask	(0x1)
#define	PRCMUPRCM_PLLDDR_ENABLEInitialValue	(0x0)
#define	PRCMUPRCM_PLLDDR_ENABLEAccessType	(RW)
#define	PRCMUPRCM_PLLDDR_ENABLE		(0x9c)

/* - PRCM_PLLSOC0_LOCKP */
#define	PRCMUPRCM_PLLSOC0_LOCKPPRCM_PLLSOC0_LOCK3	(0x2)
#define	PRCMUPRCM_PLLSOC0_LOCKPPRCM_PLLSOC0_LOCK10	(0x1)
#define	PRCMUPRCM_PLLSOC0_LOCKPMask	(0x3)
#define	PRCMUPRCM_PLLSOC0_LOCKPTestMask	(0x3)
#define	PRCMUPRCM_PLLSOC0_LOCKPInitialValue	(0x0)
#define	PRCMUPRCM_PLLSOC0_LOCKPAccessType	(RO)
#define	PRCMUPRCM_PLLSOC0_LOCKP		(0xa0)

/* - PRCM_PLLSOC1_LOCKP */
#define	PRCMUPRCM_PLLSOC1_LOCKPPRCM_PLLSOC1_LOCK3	(0x2)
#define	PRCMUPRCM_PLLSOC1_LOCKPPRCM_PLLSOC1_LOCK10	(0x1)
#define	PRCMUPRCM_PLLSOC1_LOCKPMask	(0x3)
#define	PRCMUPRCM_PLLSOC1_LOCKPTestMask	(0x3)
#define	PRCMUPRCM_PLLSOC1_LOCKPInitialValue	(0x0)
#define	PRCMUPRCM_PLLSOC1_LOCKPAccessType	(RO)
#define	PRCMUPRCM_PLLSOC1_LOCKP		(0xa4)

/* - PRCM_PLLARM_LOCKP */
#define	PRCMUPRCM_PLLARM_LOCKPPRCM_PLLARM_LOCKP3	(0x2)
#define	PRCMUPRCM_PLLARM_LOCKPPRCM_PLLARM_LOCKP10	(0x1)
#define	PRCMUPRCM_PLLARM_LOCKPMask	(0x3)
#define	PRCMUPRCM_PLLARM_LOCKPTestMask	(0x3)
#define	PRCMUPRCM_PLLARM_LOCKPInitialValue	(0x0)
#define	PRCMUPRCM_PLLARM_LOCKPAccessType	(RO)
#define	PRCMUPRCM_PLLARM_LOCKP		(0xa8)

/* - PRCM_PLLDDR_LOCKP */
#define	PRCMUPRCM_PLLDDR_LOCKPPRCM_PLLDDR_LOCKP	(0x1)
#define	PRCMUPRCM_PLLDDR_LOCKPMask	(0x1)
#define	PRCMUPRCM_PLLDDR_LOCKPTestMask	(0x1)
#define	PRCMUPRCM_PLLDDR_LOCKPInitialValue	(0x0)
#define	PRCMUPRCM_PLLDDR_LOCKPAccessType	(RO)
#define	PRCMUPRCM_PLLDDR_LOCKP		(0xac)

/* - PRCM_XP70CLK_MGT */
#define	PRCMUPRCM_XP70CLK_MGTCLK26MDSI_SW	(0x4000000)
#define	PRCMUPRCM_XP70CLK_MGTCLK26M_SOC1PLL_SW	(0x3800000)
#define	PRCMUPRCM_XP70CLK_MGTCLK26M_SOC1PLL_SWShift	(0x17)
#define	PRCMUPRCM_XP70CLK_MGTCLK26M_DDRPLL_SW	(0xe0)
#define	PRCMUPRCM_XP70CLK_MGTCLK26M_DDRPLL_SWShift	(0x5)
#define	PRCMUPRCM_XP70CLK_MGTCLK26M2CLKGEN_SW	(0x10)
#define	PRCMUPRCM_XP70CLK_MGTPLL_SOC0_MX	(0x7)
#define	PRCMUPRCM_XP70CLK_MGTPLL_SOC0_MXShift	(0x0)
#define	PRCMUPRCM_XP70CLK_MGTMask	(0x78000f7)
#define	PRCMUPRCM_XP70CLK_MGTTestMask	(0x78000f7)
#define	PRCMUPRCM_XP70CLK_MGTInitialValue	(0x4800031)
#define	PRCMUPRCM_XP70CLK_MGTAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_XP70CLK_MGT		(0xb0)

/* - PRCM_TIMER_0_REF */
#define	PRCMUPRCM_TIMER_0_REFPRCM_TIMER_0_REF	(0xffffffff)
#define	PRCMUPRCM_TIMER_0_REFPRCM_TIMER_0_REFShift	(0x0)
#define	PRCMUPRCM_TIMER_0_REFMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_0_REFTestMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_0_REFInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_0_REFAccessType	(RW)
#define	PRCMUPRCM_TIMER_0_REF		(0xb4)

/* - PRCM_TIMER_0_DOWNCOUNT */
#define	PRCMUPRCM_TIMER_0_DOWNCOUNTPRCM_TIMER_0_DOWNCOUNT	(0xffffffff)
#define	PRCMUPRCM_TIMER_0_DOWNCOUNTPRCM_TIMER_0_DOWNCOUNTShift	(0x0)
#define	PRCMUPRCM_TIMER_0_DOWNCOUNTMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_0_DOWNCOUNTTestMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_0_DOWNCOUNTInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_0_DOWNCOUNTAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_TIMER_0_DOWNCOUNT	(0xb8)

/* - PRCM_TIMER_0_MODE */
#define	PRCMUPRCM_TIMER_0_MODEPRCM_TIMER_0_MODE	(0x1)
#define	PRCMUPRCM_TIMER_0_MODEMask	(0x1)
#define	PRCMUPRCM_TIMER_0_MODETestMask	(0x1)
#define	PRCMUPRCM_TIMER_0_MODEInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_0_MODEAccessType	(RW)
#define	PRCMUPRCM_TIMER_0_MODE		(0xbc)

/* - PRCM_TIMER_1_REF */
#define	PRCMUPRCM_TIMER_1_REFPRCM_TIMER_1_REF	(0xffffffff)
#define	PRCMUPRCM_TIMER_1_REFPRCM_TIMER_1_REFShift	(0x0)
#define	PRCMUPRCM_TIMER_1_REFMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_1_REFTestMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_1_REFInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_1_REFAccessType	(RW)
#define	PRCMUPRCM_TIMER_1_REF		(0xc0)

/* - PRCM_TIMER_1_DOWNCOUNT */
#define	PRCMUPRCM_TIMER_1_DOWNCOUNTPRCM_TIMER_1_DOWNCOUNT	(0xffffffff)
#define	PRCMUPRCM_TIMER_1_DOWNCOUNTPRCM_TIMER_1_DOWNCOUNTShift	(0x0)
#define	PRCMUPRCM_TIMER_1_DOWNCOUNTMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_1_DOWNCOUNTTestMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_1_DOWNCOUNTInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_1_DOWNCOUNTAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_TIMER_1_DOWNCOUNT	(0xc4)

/* - PRCM_TIMER_1_MODE */
#define	PRCMUPRCM_TIMER_1_MODEPRCM_TIMER_1_MODE	(0x1)
#define	PRCMUPRCM_TIMER_1_MODEMask	(0x1)
#define	PRCMUPRCM_TIMER_1_MODETestMask	(0x1)
#define	PRCMUPRCM_TIMER_1_MODEInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_1_MODEAccessType	(RW)
#define	PRCMUPRCM_TIMER_1_MODE		(0xc8)

/* - PRCM_TIMER_2_REF */
#define	PRCMUPRCM_TIMER_2_REFPRCM_TIMER_2_REF	(0xffffffff)
#define	PRCMUPRCM_TIMER_2_REFPRCM_TIMER_2_REFShift	(0x0)
#define	PRCMUPRCM_TIMER_2_REFMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_2_REFTestMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_2_REFInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_2_REFAccessType	(RW)
#define	PRCMUPRCM_TIMER_2_REF		(0xcc)

/* - PRCM_TIMER_2_DOWNCOUNT */
#define	PRCMUPRCM_TIMER_2_DOWNCOUNTPRCM_TIMER_2_DOWNCOUNT	(0xffffffff)
#define	PRCMUPRCM_TIMER_2_DOWNCOUNTPRCM_TIMER_2_DOWNCOUNTShift	(0x0)
#define	PRCMUPRCM_TIMER_2_DOWNCOUNTMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_2_DOWNCOUNTTestMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_2_DOWNCOUNTInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_2_DOWNCOUNTAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_TIMER_2_DOWNCOUNT	(0xd0)

/* - PRCM_TIMER_2_MODE */
#define	PRCMUPRCM_TIMER_2_MODEPRCM_TIMER_2_MODE	(0x1)
#define	PRCMUPRCM_TIMER_2_MODEMask	(0x1)
#define	PRCMUPRCM_TIMER_2_MODETestMask	(0x1)
#define	PRCMUPRCM_TIMER_2_MODEInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_2_MODEAccessType	(RW)
#define	PRCMUPRCM_TIMER_2_MODE		(0xd4)

/* - PRCM_MODECLK */
#define	PRCMUPRCM_MODECLKPRCM_MODECLK	(0x7)
#define	PRCMUPRCM_MODECLKPRCM_MODECLKShift	(0x0)
#define	PRCMUPRCM_MODECLKMask		(0x7)
#define	PRCMUPRCM_MODECLKTestMask	(0x7)
#define	PRCMUPRCM_MODECLKInitialValue	(0x2)
#define	PRCMUPRCM_MODECLKAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_MODECLK		(0xe8)

/* - PRCM_ARM_IT_SET */
#define	PRCMUPRCM_ARM_IT_SETPRCM_ARM_IT_SET	(0x1)
#define	PRCMUPRCM_ARM_IT_SETMask	(0x1)
#define	PRCMUPRCM_ARM_IT_SETTestMask	(0x1)
#define	PRCMUPRCM_ARM_IT_SETInitialValue	(0x0)
#define	PRCMUPRCM_ARM_IT_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_ARM_IT_SET		(0xf0)

/* - PRCM_ARM_IT_CLR */
#define	PRCMUPRCM_ARM_IT_CLRPRCM_ARM_IT_CLR	(0x1)
#define	PRCMUPRCM_ARM_IT_CLRMask	(0x1)
#define	PRCMUPRCM_ARM_IT_CLRTestMask	(0x1)
#define	PRCMUPRCM_ARM_IT_CLRInitialValue	(0x0)
#define	PRCMUPRCM_ARM_IT_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_ARM_IT_CLR		(0xf4)

/* - PRCM_4500_CLK_REQ */
#define	PRCMUPRCM_4500_CLK_REQPRCM_MODSYSCLKREQ_EN	(0x10000)
#define	PRCMUPRCM_4500_CLK_REQSYSCLKREQ	(0x1)
#define	PRCMUPRCM_4500_CLK_REQMask	(0x10001)
#define	PRCMUPRCM_4500_CLK_REQTestMask	(0x10000)
#define	PRCMUPRCM_4500_CLK_REQInitialValue	(0x1)
#define	PRCMUPRCM_4500_CLK_REQAccessType	(RW)
#define	PRCMUPRCM_4500_CLK_REQ		(0xf8)

/* - PRCM_MBOX_CPU_VAL */
#define	PRCMUPRCM_MBOX_CPU_VALXP70_IT_EVENT_19	(0x80)
#define	PRCMUPRCM_MBOX_CPU_VALXP70_IT_EVENT_18	(0x40)
#define	PRCMUPRCM_MBOX_CPU_VALXP70_IT_EVENT_17	(0x20)
#define	PRCMUPRCM_MBOX_CPU_VALXP70_IT_EVENT_16	(0x10)
#define	PRCMUPRCM_MBOX_CPU_VALXP70_IT_EVENT_13	(0x8)
#define	PRCMUPRCM_MBOX_CPU_VALXP70_IT_EVENT_12	(0x4)
#define	PRCMUPRCM_MBOX_CPU_VALXP70_IT_EVENT_11	(0x2)
#define	PRCMUPRCM_MBOX_CPU_VALXP70_IT_EVENT_10	(0x1)
#define	PRCMUPRCM_MBOX_CPU_VALMask	(0xff)
#define	PRCMUPRCM_MBOX_CPU_VALTestMask	(0xff)
#define	PRCMUPRCM_MBOX_CPU_VALInitialValue	(0x0)
#define	PRCMUPRCM_MBOX_CPU_VALAccessType	(RO)
#define	PRCMUPRCM_MBOX_CPU_VAL		(0xfc)

/* - PRCM_MBOX_CPU_SET */
#define	PRCMUPRCM_MBOX_CPU_SETXP70_IT_EVENT_19	(0x80)
#define	PRCMUPRCM_MBOX_CPU_SETXP70_IT_EVENT_18	(0x40)
#define	PRCMUPRCM_MBOX_CPU_SETXP70_IT_EVENT_17	(0x20)
#define	PRCMUPRCM_MBOX_CPU_SETXP70_IT_EVENT_16	(0x10)
#define	PRCMUPRCM_MBOX_CPU_SETXP70_IT_EVENT_13	(0x8)
#define	PRCMUPRCM_MBOX_CPU_SETXP70_IT_EVENT_12	(0x4)
#define	PRCMUPRCM_MBOX_CPU_SETXP70_IT_EVENT_11	(0x2)
#define	PRCMUPRCM_MBOX_CPU_SETXP70_IT_EVENT_10	(0x1)
#define	PRCMUPRCM_MBOX_CPU_SETMask	(0xff)
#define	PRCMUPRCM_MBOX_CPU_SETTestMask	(0xff)
#define	PRCMUPRCM_MBOX_CPU_SETInitialValue	(0x0)
#define	PRCMUPRCM_MBOX_CPU_SETAccessType	(WO)
#define	PRCMUPRCM_MBOX_CPU_SET		(0x100)

/* - PRCM_MBOX_CPU_CLR */
#define	PRCMUPRCM_MBOX_CPU_CLRXP70_IT_EVENT_19	(0x80)
#define	PRCMUPRCM_MBOX_CPU_CLRXP70_IT_EVENT_18	(0x40)
#define	PRCMUPRCM_MBOX_CPU_CLRXP70_IT_EVENT_17	(0x20)
#define	PRCMUPRCM_MBOX_CPU_CLRXP70_IT_EVENT_16	(0x10)
#define	PRCMUPRCM_MBOX_CPU_CLRXP70_IT_EVENT_13	(0x8)
#define	PRCMUPRCM_MBOX_CPU_CLRXP70_IT_EVENT_12	(0x4)
#define	PRCMUPRCM_MBOX_CPU_CLRXP70_IT_EVENT_11	(0x2)
#define	PRCMUPRCM_MBOX_CPU_CLRXP70_IT_EVENT_10	(0x1)
#define	PRCMUPRCM_MBOX_CPU_CLRMask	(0xff)
#define	PRCMUPRCM_MBOX_CPU_CLRTestMask	(0xff)
#define	PRCMUPRCM_MBOX_CPU_CLRInitialValue	(0x0)
#define	PRCMUPRCM_MBOX_CPU_CLRAccessType	(WO)
#define	PRCMUPRCM_MBOX_CPU_CLR		(0x104)

/* - PRCM_PLL32K_ENABLE */
#define	PRCMUPRCM_PLL32K_ENABLEPRCM_PLL32K_GATE_EN	(0x4)
#define	PRCMUPRCM_PLL32K_ENABLEPRCM_PLL32K_BIDIR_OEN	(0x2)
#define	PRCMUPRCM_PLL32K_ENABLEPRCM_PLL32K_ENABLE	(0x1)
#define	PRCMUPRCM_PLL32K_ENABLEMask	(0x7)
#define	PRCMUPRCM_PLL32K_ENABLETestMask	(0x7)
#define	PRCMUPRCM_PLL32K_ENABLEInitialValue	(0x2)
#define	PRCMUPRCM_PLL32K_ENABLEAccessType	(RW)
#define	PRCMUPRCM_PLL32K_ENABLE		(0x10c)

/* - PRCM_PLL32K_LOCKP */
#define	PRCMUPRCM_PLL32K_LOCKPPRCM_PLL32K_LOCKP	(0x1)
#define	PRCMUPRCM_PLL32K_LOCKPMask	(0x1)
#define	PRCMUPRCM_PLL32K_LOCKPTestMask	(0x1)
#define	PRCMUPRCM_PLL32K_LOCKPInitialValue	(0x0)
#define	PRCMUPRCM_PLL32K_LOCKPAccessType	(RO)
#define	PRCMUPRCM_PLL32K_LOCKP		(0x110)

/* - PRCM_ARM_CHGCLKREQ */
#define	PRCMUPRCM_ARM_CHGCLKREQPRCM_ARM_DIVSEL	(0x10000)
#define	PRCMUPRCM_ARM_CHGCLKREQPRCM_ARM_CHGCLKREQ	(0x1)
#define	PRCMUPRCM_ARM_CHGCLKREQMask	(0x10001)
#define	PRCMUPRCM_ARM_CHGCLKREQTestMask	(0x10001)
#define	PRCMUPRCM_ARM_CHGCLKREQInitialValue	(0x10001)
#define	PRCMUPRCM_ARM_CHGCLKREQAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_ARM_CHGCLKREQ		(0x114)

/* - PRCM_ARM_PLLDIVPS */
#define	PRCMUPRCM_ARM_PLLDIVPSARM_PLL_OBSEN	(0x100000)
#define	PRCMUPRCM_ARM_PLLDIVPSARM_PLL_OBSDIV	(0x30000)
#define	PRCMUPRCM_ARM_PLLDIVPSARM_PLL_OBSDIVShift	(0x10)
#define	PRCMUPRCM_ARM_PLLDIVPSARM_BRM_IDLEEN	(0x1000)
#define	PRCMUPRCM_ARM_PLLDIVPSARM_BRM_IDLEDIV	(0x300)
#define	PRCMUPRCM_ARM_PLLDIVPSARM_BRM_IDLEDIVShift	(0x8)
#define	PRCMUPRCM_ARM_PLLDIVPSARM_BRM_RATE	(0x3f)
#define	PRCMUPRCM_ARM_PLLDIVPSARM_BRM_RATEShift	(0x0)
#define	PRCMUPRCM_ARM_PLLDIVPSMask	(0x13133f)
#define	PRCMUPRCM_ARM_PLLDIVPSTestMask	(0x13133f)
#define	PRCMUPRCM_ARM_PLLDIVPSInitialValue	(0x31320)
#define	PRCMUPRCM_ARM_PLLDIVPSAccessType	(RW)
#define	PRCMUPRCM_ARM_PLLDIVPS		(0x118)

/* - PRCM_ARMITMSK31TO0 */
#define	PRCMUPRCM_ARMITMSK31TO0PRCM_ARMITMSK31TO0	(0xffffffff)
#define	PRCMUPRCM_ARMITMSK31TO0PRCM_ARMITMSK31TO0Shift	(0x0)
#define	PRCMUPRCM_ARMITMSK31TO0Mask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSK31TO0TestMask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSK31TO0InitialValue	(0x0)
#define	PRCMUPRCM_ARMITMSK31TO0AccessType	(RW)
#define	PRCMUPRCM_ARMITMSK31TO0		(0x11c)

/* - PRCM_ARMITMSK63TO32 */
#define	PRCMUPRCM_ARMITMSK63TO32PRCM_ARMITMSK63TO32	(0xffffffff)
#define	PRCMUPRCM_ARMITMSK63TO32PRCM_ARMITMSK63TO32Shift	(0x0)
#define	PRCMUPRCM_ARMITMSK63TO32Mask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSK63TO32TestMask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSK63TO32InitialValue	(0x0)
#define	PRCMUPRCM_ARMITMSK63TO32AccessType	(RW)
#define	PRCMUPRCM_ARMITMSK63TO32	(0x120)

/* - PRCM_ARMITMSK95TO64 */
#define	PRCMUPRCM_ARMITMSK95TO64PRCM_ARMITMSK95TO64	(0xffffffff)
#define	PRCMUPRCM_ARMITMSK95TO64PRCM_ARMITMSK95TO64Shift	(0x0)
#define	PRCMUPRCM_ARMITMSK95TO64Mask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSK95TO64TestMask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSK95TO64InitialValue	(0x0)
#define	PRCMUPRCM_ARMITMSK95TO64AccessType	(RW)
#define	PRCMUPRCM_ARMITMSK95TO64	(0x124)

/* - PRCM_ARMITMSK127TO96 */
#define	PRCMUPRCM_ARMITMSK127TO96PRCM_ARMITMSK127TO96	(0xffffffff)
#define	PRCMUPRCM_ARMITMSK127TO96PRCM_ARMITMSK127TO96Shift	(0x0)
#define	PRCMUPRCM_ARMITMSK127TO96Mask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSK127TO96TestMask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSK127TO96InitialValue	(0x0)
#define	PRCMUPRCM_ARMITMSK127TO96AccessType	(RW)
#define	PRCMUPRCM_ARMITMSK127TO96	(0x128)

/* - PRCM_ARMSTANDBY_STATUS */
#define	PRCMUPRCM_ARMSTANDBY_STATUSEVENT_O	(0x40)
#define	PRCMUPRCM_ARMSTANDBY_STATUSSTANDBYWFI_WFE	(0x20)
#define	PRCMUPRCM_ARMSTANDBY_STATUSSTANDBYWFI_1	(0x10)
#define	PRCMUPRCM_ARMSTANDBY_STATUSSTANDBYWFI_0	(0x8)
#define	PRCMUPRCM_ARMSTANDBY_STATUSSTANDBYWFE_1	(0x4)
#define	PRCMUPRCM_ARMSTANDBY_STATUSSTANDBYWFE_0	(0x2)
#define	PRCMUPRCM_ARMSTANDBY_STATUSPL320_IDLE	(0x1)
#define	PRCMUPRCM_ARMSTANDBY_STATUSMask	(0x7f)
#define	PRCMUPRCM_ARMSTANDBY_STATUSTestMask	(0x7f)
#define	PRCMUPRCM_ARMSTANDBY_STATUSInitialValue	(0x0)
#define	PRCMUPRCM_ARMSTANDBY_STATUSAccessType	(NO_TEST)
#define	PRCMUPRCM_ARMSTANDBY_STATUS	(0x130)

/* - PRCM_CGATING_BYPASS */
#define	PRCMUPRCM_CGATING_BYPASSSPARE7_CGATING_BYPASS	(0x8000)
#define	PRCMUPRCM_CGATING_BYPASSSPARE6_CGATING_BYPASS	(0x4000)
#define	PRCMUPRCM_CGATING_BYPASSSPARE5_CGATING_BYPASS	(0x2000)
#define	PRCMUPRCM_CGATING_BYPASSSPARE4_CGATING_BYPASS	(0x1000)
#define	PRCMUPRCM_CGATING_BYPASSSPARE3_CGATING_BYPASS	(0x800)
#define	PRCMUPRCM_CGATING_BYPASSSPARE2_CGATING_BYPASS	(0x400)
#define	PRCMUPRCM_CGATING_BYPASSSPARE1_CGATING_BYPASS	(0x200)
#define	PRCMUPRCM_CGATING_BYPASSSPARE0_CGATING_BYPASS	(0x100)
#define	PRCMUPRCM_CGATING_BYPASSICN3_CGATING_BYPASS	(0x80)
#define	PRCMUPRCM_CGATING_BYPASSICN2_CGATING_BYPASS	(0x40)
#define	PRCMUPRCM_CGATING_BYPASSICN1_CGATING_BYPASS	(0x20)
#define	PRCMUPRCM_CGATING_BYPASSICN0_CGATING_BYPASS	(0x10)
#define	PRCMUPRCM_CGATING_BYPASSDMA_CGATING_BYPASS	(0x8)
#define	PRCMUPRCM_CGATING_BYPASSDSS_CGATING_BYPASS	(0x4)
#define	PRCMUPRCM_CGATING_BYPASSAPECKGEN_CGATING_BYPASS	(0x2)
#define	PRCMUPRCM_CGATING_BYPASSPRCMCKGEN_CGATING_BYPASS	(0x1)
#define	PRCMUPRCM_CGATING_BYPASSMask	(0xffff)
#define	PRCMUPRCM_CGATING_BYPASSTestMask	(0xffff)
#define	PRCMUPRCM_CGATING_BYPASSInitialValue	(0x0)
#define	PRCMUPRCM_CGATING_BYPASSAccessType	(RW)
#define	PRCMUPRCM_CGATING_BYPASS	(0x134)

/* - PRCM_GPIOCR */
#define	PRCMUPRCM_GPIOCRDBG_DP_LCD_CMD	(0x80000000)
#define	PRCMUPRCM_GPIOCRDBG_ACCU0_CMD	(0x40000000)
#define	PRCMUPRCM_GPIOCRDBG_MSP2_CMD	(0x20000000)
#define	PRCMUPRCM_GPIOCRDBG_MC2_CMD	(0x10000000)
#define	PRCMUPRCM_GPIOCRDBG_USBSIMOE_CMD	(0x8000000)
#define	PRCMUPRCM_GPIOCRDBG_USBSIMPDC_CMD	(0x4000000)
#define	PRCMUPRCM_GPIOCRDBG_USBSIMDAT_CMD	(0x2000000)
#define	PRCMUPRCM_GPIOCRDBG_USBSIMSE0_CMD	(0x1000000)
#define	PRCMUPRCM_GPIOCRDBG_BUSMON_CMD	(0x800000)
#define	PRCMUPRCM_GPIOCRDBG_SBAG_A_CMD	(0x400000)
#define	PRCMUPRCM_GPIOCRDBG_UART0_CMD	(0x200000)
#define	PRCMUPRCM_GPIOCRDBG_TRIG_CMD	(0x100000)
#define	PRCMUPRCM_GPIOCRDBG_UART0_F_CMD	(0x80000)
#define	PRCMUPRCM_GPIOCRDBG_PRCMUF_CMD	(0xf000)
#define	PRCMUPRCM_GPIOCRDBG_PRCMUF_CMDShift	(0xc)
#define	PRCMUPRCM_GPIOCRDBG_PRCMUE_CMD	(0xf00)
#define	PRCMUPRCM_GPIOCRDBG_PRCMUE_CMDShift	(0x8)
#define	PRCMUPRCM_GPIOCRDBG_PRCMUD_CMD	(0xf0)
#define	PRCMUPRCM_GPIOCRDBG_PRCMUD_CMDShift	(0x4)
#define	PRCMUPRCM_GPIOCRDBG_PRCMUC_CMD	(0xf)
#define	PRCMUPRCM_GPIOCRDBG_PRCMUC_CMDShift	(0x0)
#define	PRCMUPRCM_GPIOCRMask		(0xfff8ffff)
#define	PRCMUPRCM_GPIOCRTestMask	(0xff8ffff)
#define	PRCMUPRCM_GPIOCRInitialValue	(0x0)
#define	PRCMUPRCM_GPIOCRAccessType	(RW)
#define	PRCMUPRCM_GPIOCR		(0x138)

/* - PRCM_LEMI */
#define	PRCMUPRCM_LEMIRESOUTX		(0x2)
#define	PRCMUPRCM_LEMICLKOUT2		(0x1)
#define	PRCMUPRCM_LEMIMask		(0x3)
#define	PRCMUPRCM_LEMITestMask		(0x3)
#define	PRCMUPRCM_LEMIInitialValue	(0x0)
#define	PRCMUPRCM_LEMIAccessType	(RW)
#define	PRCMUPRCM_LEMI			(0x13c)

/* - PRCM_COMPCR */
#define	PRCMUPRCM_COMPCRC1V8PASRCR	(0x3f800000)
#define	PRCMUPRCM_COMPCRC1V8PASRCRShift	(0x17)
#define	PRCMUPRCM_COMPCRC1V8NASRCR	(0x7f0000)
#define	PRCMUPRCM_COMPCRC1V8NASRCRShift	(0x10)
#define	PRCMUPRCM_COMPCRC1V8COMPFASTFRZ	(0x80)
#define	PRCMUPRCM_COMPCRC1V8COMPACCURATE	(0x40)
#define	PRCMUPRCM_COMPCRC1V8COMPN	(0x20)
#define	PRCMUPRCM_COMPCRC1V8COMPFRZ	(0x10)
#define	PRCMUPRCM_COMPCRC1V8COMPTQ	(0x8)
#define	PRCMUPRCM_COMPCRC1V2COMPN	(0x4)
#define	PRCMUPRCM_COMPCRC1V2COMPFRZ	(0x2)
#define	PRCMUPRCM_COMPCRC1V2COMPTYP	(0x1)
#define	PRCMUPRCM_COMPCRMask		(0x3fff00ff)
#define	PRCMUPRCM_COMPCRTestMask	(0x3fff00ff)
#define	PRCMUPRCM_COMPCRInitialValue	(0x0)
#define	PRCMUPRCM_COMPCRAccessType	(RW)
#define	PRCMUPRCM_COMPCR		(0x140)

/* - PRCM_COMPSTA */
#define	PRCMUPRCM_COMPSTAC1V8PASRC	(0xfe000000)
#define	PRCMUPRCM_COMPSTAC1V8PASRCShift	(0x19)
#define	PRCMUPRCM_COMPSTAC1V8NASRC	(0x1fc0000)
#define	PRCMUPRCM_COMPSTAC1V8NASRCShift	(0x12)
#define	PRCMUPRCM_COMPSTAC1V8COMPOK	(0x10000)
#define	PRCMUPRCM_COMPSTAC1V2PASRC	(0xfe00)
#define	PRCMUPRCM_COMPSTAC1V2PASRCShift	(0x9)
#define	PRCMUPRCM_COMPSTAC1V2NASRC	(0x1fc)
#define	PRCMUPRCM_COMPSTAC1V2NASRCShift	(0x2)
#define	PRCMUPRCM_COMPSTAC1V2COMPOK	(0x1)
#define	PRCMUPRCM_COMPSTAMask		(0xfffdfffd)
#define	PRCMUPRCM_COMPSTATestMask	(0xfffdfffd)
#define	PRCMUPRCM_COMPSTAInitialValue	(0x0)
#define	PRCMUPRCM_COMPSTAAccessType	(NO_TEST)
#define	PRCMUPRCM_COMPSTA		(0x144)

/* - PRCM_ITSTATUS0 */
#define	PRCMUPRCM_ITSTATUS0TMR_M0_WAKEUPRQ	(0x1000)
#define	PRCMUPRCM_ITSTATUS0TMR_M0_RTOS_IRQ_N_1	(0x800)
#define	PRCMUPRCM_ITSTATUS0TMR_M0_RTOS_IRQ_N_0	(0x400)
#define	PRCMUPRCM_ITSTATUS0TMR_M0_P_IRQ_N_1	(0x200)
#define	PRCMUPRCM_ITSTATUS0TMR_M0_P_IRQ_N_0	(0x100)
#define	PRCMUPRCM_ITSTATUS0IRQ_N	(0x80)
#define	PRCMUPRCM_ITSTATUS0USB_WKUP	(0x40)
#define	PRCMUPRCM_ITSTATUS0APE_RQ	(0x20)
#define	PRCMUPRCM_ITSTATUS0SRPTIMER_IT	(0x10)
#define	PRCMUPRCM_ITSTATUS0CD_IRQ_N	(0x8)
#define	PRCMUPRCM_ITSTATUS0RTT1WKUP	(0x4)
#define	PRCMUPRCM_ITSTATUS0RTT0WKUP	(0x2)
#define	PRCMUPRCM_ITSTATUS0RTCWKUP	(0x1)
#define	PRCMUPRCM_ITSTATUS0Mask		(0x1fff)
#define	PRCMUPRCM_ITSTATUS0TestMask	(0x1fff)
#define	PRCMUPRCM_ITSTATUS0InitialValue	(0x0)
#define	PRCMUPRCM_ITSTATUS0AccessType	(RO)
#define	PRCMUPRCM_ITSTATUS0		(0x148)

/* - PRCM_ITCLR0 */
#define	PRCMUPRCM_ITCLR0TMR_M0_WAKEUPRQ	(0x1000)
#define	PRCMUPRCM_ITCLR0TMR_M0_RTOS_IRQ_N_1	(0x800)
#define	PRCMUPRCM_ITCLR0TMR_M0_RTOS_IRQ_N_0	(0x400)
#define	PRCMUPRCM_ITCLR0TMR_M0_P_IRQ_N_1	(0x200)
#define	PRCMUPRCM_ITCLR0TMR_M0_P_IRQ_N_0	(0x100)
#define	PRCMUPRCM_ITCLR0IRQ_N		(0x80)
#define	PRCMUPRCM_ITCLR0USB_WKUP	(0x40)
#define	PRCMUPRCM_ITCLR0APE_RQ		(0x20)
#define	PRCMUPRCM_ITCLR0SRPTIMER_IT	(0x10)
#define	PRCMUPRCM_ITCLR0CD_IRQ_N	(0x8)
#define	PRCMUPRCM_ITCLR0RTT1WKUP	(0x4)
#define	PRCMUPRCM_ITCLR0RTT0WKUP	(0x2)
#define	PRCMUPRCM_ITCLR0RTCWKUP		(0x1)
#define	PRCMUPRCM_ITCLR0Mask		(0x1fff)
#define	PRCMUPRCM_ITCLR0TestMask	(0x1fff)
#define	PRCMUPRCM_ITCLR0InitialValue	(0x0)
#define	PRCMUPRCM_ITCLR0AccessType	(WO)
#define	PRCMUPRCM_ITCLR0		(0x14c)

/* - PRCM_ITSTATUS1 */
#define	PRCMUPRCM_ITSTATUS1TMR_M1_WAKEUPRQ	(0x20)
#define	PRCMUPRCM_ITSTATUS1TMR_M1_RTOS_IRQ_N_1	(0x10)
#define	PRCMUPRCM_ITSTATUS1TMR_M1_RTOS_IRQ_N_0	(0x8)
#define	PRCMUPRCM_ITSTATUS1TMR_M1_P_IRQ_N_1	(0x4)
#define	PRCMUPRCM_ITSTATUS1TMR_M1_P_IRQ_N_0	(0x2)
#define	PRCMUPRCM_ITSTATUS1MSP1INTR	(0x1)
#define	PRCMUPRCM_ITSTATUS1Mask		(0x3f)
#define	PRCMUPRCM_ITSTATUS1TestMask	(0x3f)
#define	PRCMUPRCM_ITSTATUS1InitialValue	(0x0)
#define	PRCMUPRCM_ITSTATUS1AccessType	(RO)
#define	PRCMUPRCM_ITSTATUS1		(0x150)

/* - PRCM_ITCLR1 */
#define	PRCMUPRCM_ITCLR1TMR_M1_WAKEUPRQ	(0x20)
#define	PRCMUPRCM_ITCLR1TMR_M1_RTOS_IRQ_N_1	(0x10)
#define	PRCMUPRCM_ITCLR1TMR_M1_RTOS_IRQ_N_0	(0x8)
#define	PRCMUPRCM_ITCLR1TMR_M1_P_IRQ_N_1	(0x4)
#define	PRCMUPRCM_ITCLR1TMR_M1_P_IRQ_N_0	(0x2)
#define	PRCMUPRCM_ITCLR1MSP1INTR	(0x1)
#define	PRCMUPRCM_ITCLR1Mask		(0x3f)
#define	PRCMUPRCM_ITCLR1TestMask	(0x3f)
#define	PRCMUPRCM_ITCLR1InitialValue	(0x0)
#define	PRCMUPRCM_ITCLR1AccessType	(WO)
#define	PRCMUPRCM_ITCLR1		(0x154)

/* - PRCM_ITSTATUS2 */
#define	PRCMUPRCM_ITSTATUS2MOD_MEM_ACK	(0x8)
#define	PRCMUPRCM_ITSTATUS2MODEM_ACK	(0x4)
#define	PRCMUPRCM_ITSTATUS2DDR_LATENCY	(0x2)
#define	PRCMUPRCM_ITSTATUS2DDR_RQ	(0x1)
#define	PRCMUPRCM_ITSTATUS2Mask		(0xf)
#define	PRCMUPRCM_ITSTATUS2TestMask	(0xf)
#define	PRCMUPRCM_ITSTATUS2InitialValue	(0x0)
#define	PRCMUPRCM_ITSTATUS2AccessType	(RO)
#define	PRCMUPRCM_ITSTATUS2		(0x158)

/* - PRCM_ITCLR2 */
#define	PRCMUPRCM_ITCLR2MOD_MEM_ACK	(0x8)
#define	PRCMUPRCM_ITCLR2MODEM_ACK	(0x4)
#define	PRCMUPRCM_ITCLR2DDR_LATENCY	(0x2)
#define	PRCMUPRCM_ITCLR2DDR_RQ		(0x1)
#define	PRCMUPRCM_ITCLR2Mask		(0xf)
#define	PRCMUPRCM_ITCLR2TestMask	(0xf)
#define	PRCMUPRCM_ITCLR2InitialValue	(0x0)
#define	PRCMUPRCM_ITCLR2AccessType	(WO)
#define	PRCMUPRCM_ITCLR2		(0x15c)

/* - PRCM_ITSTATUS3 */
#define	PRCMUPRCM_ITSTATUS3M_CLK_RQ	(0x4)
#define	PRCMUPRCM_ITSTATUS3POWER_RQ	(0x2)
#define	PRCMUPRCM_ITSTATUS3Mask		(0x6)
#define	PRCMUPRCM_ITSTATUS3TestMask	(0x6)
#define	PRCMUPRCM_ITSTATUS3InitialValue	(0x0)
#define	PRCMUPRCM_ITSTATUS3AccessType	(RO)
#define	PRCMUPRCM_ITSTATUS3		(0x160)

/* - PRCM_ITCLR3 */
#define	PRCMUPRCM_ITCLR3M_CLK_RQ	(0x4)
#define	PRCMUPRCM_ITCLR3POWER_RQ	(0x2)
#define	PRCMUPRCM_ITCLR3Mask		(0x6)
#define	PRCMUPRCM_ITCLR3TestMask	(0x6)
#define	PRCMUPRCM_ITCLR3InitialValue	(0x0)
#define	PRCMUPRCM_ITCLR3AccessType	(WO)
#define	PRCMUPRCM_ITCLR3		(0x164)

/* - PRCM_ITSTATUS4 */
#define	PRCMUPRCM_ITSTATUS4SPARE_3	(0x20)
#define	PRCMUPRCM_ITSTATUS4SPARE_2	(0x10)
#define	PRCMUPRCM_ITSTATUS4MOD_WDOG_BARK_N	(0x8)
#define	PRCMUPRCM_ITSTATUS4A9_WDRSTREQ_INT_0	(0x4)
#define	PRCMUPRCM_ITSTATUS4A9_WDRSTREQ_INT_1	(0x2)
#define	PRCMUPRCM_ITSTATUS4SWRESET	(0x1)
#define	PRCMUPRCM_ITSTATUS4Mask		(0x3f)
#define	PRCMUPRCM_ITSTATUS4TestMask	(0x3f)
#define	PRCMUPRCM_ITSTATUS4InitialValue	(0x0)
#define	PRCMUPRCM_ITSTATUS4AccessType	(RO)
#define	PRCMUPRCM_ITSTATUS4		(0x168)

/* - PRCM_ITCLR4 */
#define	PRCMUPRCM_ITCLR4SPARE_3		(0x20)
#define	PRCMUPRCM_ITCLR4SPARE_2		(0x10)
#define	PRCMUPRCM_ITCLR4MOD_WDOG_BARK_N	(0x8)
#define	PRCMUPRCM_ITCLR4A9_WDRSTREQ_INT_0	(0x4)
#define	PRCMUPRCM_ITCLR4A9_WDRSTREQ_INT_1	(0x2)
#define	PRCMUPRCM_ITCLR4SWRESET		(0x1)
#define	PRCMUPRCM_ITCLR4Mask		(0x3f)
#define	PRCMUPRCM_ITCLR4TestMask	(0x3f)
#define	PRCMUPRCM_ITCLR4InitialValue	(0x0)
#define	PRCMUPRCM_ITCLR4AccessType	(WO)
#define	PRCMUPRCM_ITCLR4		(0x16c)

/* - PRCM_LINE_VALUE */
#define	PRCMUPRCM_LINE_VALUESPARE_5	(0x80000000)
#define	PRCMUPRCM_LINE_VALUEGPIO_EVENTS	(0x7f800000)
#define	PRCMUPRCM_LINE_VALUEGPIO_EVENTSShift	(0x17)
#define	PRCMUPRCM_LINE_VALUEMOD_WDOG_BARK_N	(0x100000)
#define	PRCMUPRCM_LINE_VALUEA9_WDRSTREQ_INT_0	(0x80000)
#define	PRCMUPRCM_LINE_VALUEA9_WDRSTREQ_INT_1	(0x40000)
#define	PRCMUPRCM_LINE_VALUESWRESET	(0x20000)
#define	PRCMUPRCM_LINE_VALUESPARE_2	(0x10000)
#define	PRCMUPRCM_LINE_VALUEM_CLK_RQ	(0x8000)
#define	PRCMUPRCM_LINE_VALUEPOWER_RQ	(0x4000)
#define	PRCMUPRCM_LINE_VALUESPARE_1	(0x2000)
#define	PRCMUPRCM_LINE_VALUEMOD_MEM_ACK	(0x1000)
#define	PRCMUPRCM_LINE_VALUEMODEM_ACK	(0x800)
#define	PRCMUPRCM_LINE_VALUEDDR_LATENCY	(0x400)
#define	PRCMUPRCM_LINE_VALUEDDR_RQ	(0x200)
#define	PRCMUPRCM_LINE_VALUEMSP1INTR	(0x100)
#define	PRCMUPRCM_LINE_VALUEIRQ_N	(0x80)
#define	PRCMUPRCM_LINE_VALUEUSB_WKUP	(0x40)
#define	PRCMUPRCM_LINE_VALUEAPE_RQ	(0x20)
#define	PRCMUPRCM_LINE_VALUESRPTIMER_IT	(0x10)
#define	PRCMUPRCM_LINE_VALUECD_IRQ_N	(0x8)
#define	PRCMUPRCM_LINE_VALUERTT1WKUP	(0x4)
#define	PRCMUPRCM_LINE_VALUERTT0WKUP	(0x2)
#define	PRCMUPRCM_LINE_VALUERTCWKUP	(0x1)
#define	PRCMUPRCM_LINE_VALUEMask	(0xff9fffff)
#define	PRCMUPRCM_LINE_VALUETestMask	(0xff9fffff)
#define	PRCMUPRCM_LINE_VALUEInitialValue	(0x0)
#define	PRCMUPRCM_LINE_VALUEAccessType	(RO)
#define	PRCMUPRCM_LINE_VALUE		(0x170)

/* - PRCM_HOLD_EVT */
#define	PRCMUPRCM_HOLD_EVTSPARE_5	(0x80000000)
#define	PRCMUPRCM_HOLD_EVTGPIO_EVENTS	(0x7f800000)
#define	PRCMUPRCM_HOLD_EVTGPIO_EVENTSShift	(0x17)
#define	PRCMUPRCM_HOLD_EVTMOD_WDOG_BARK_N	(0x100000)
#define	PRCMUPRCM_HOLD_EVTA9_WDRSTREQ_INT_0	(0x80000)
#define	PRCMUPRCM_HOLD_EVTA9_WDRSTREQ_INT_1	(0x40000)
#define	PRCMUPRCM_HOLD_EVTSWRESET	(0x20000)
#define	PRCMUPRCM_HOLD_EVTSPARE_2	(0x10000)
#define	PRCMUPRCM_HOLD_EVTM_CLK_RQ	(0x8000)
#define	PRCMUPRCM_HOLD_EVTPOWER_RQ	(0x4000)
#define	PRCMUPRCM_HOLD_EVTSPARE_1	(0x2000)
#define	PRCMUPRCM_HOLD_EVTMOD_MEM_ACK	(0x1000)
#define	PRCMUPRCM_HOLD_EVTMODEM_ACK	(0x800)
#define	PRCMUPRCM_HOLD_EVTDDR_LATENCY	(0x400)
#define	PRCMUPRCM_HOLD_EVTDDR_RQ	(0x200)
#define	PRCMUPRCM_HOLD_EVTMSP1INTR	(0x100)
#define	PRCMUPRCM_HOLD_EVTIRQ_N		(0x80)
#define	PRCMUPRCM_HOLD_EVTUSB_WKUP	(0x40)
#define	PRCMUPRCM_HOLD_EVTAPE_RQ	(0x20)
#define	PRCMUPRCM_HOLD_EVTSRPTIMER_IT	(0x10)
#define	PRCMUPRCM_HOLD_EVTCD_IRQ_N	(0x8)
#define	PRCMUPRCM_HOLD_EVTRTT1WKUP	(0x4)
#define	PRCMUPRCM_HOLD_EVTRTT0WKUP	(0x2)
#define	PRCMUPRCM_HOLD_EVTRTCWKUP	(0x1)
#define	PRCMUPRCM_HOLD_EVTMask		(0xff9fffff)
#define	PRCMUPRCM_HOLD_EVTTestMask	(0xff9fffff)
#define	PRCMUPRCM_HOLD_EVTInitialValue	(0xffffffff)
#define	PRCMUPRCM_HOLD_EVTAccessType	(RW)
#define	PRCMUPRCM_HOLD_EVT		(0x174)

/* - PRCM_EDGE_SENS_L */
#define	PRCMUPRCM_EDGE_SENS_LM_CLK_RQ	(0xc0000000)
#define	PRCMUPRCM_EDGE_SENS_LM_CLK_RQShift	(0x1e)
#define	PRCMUPRCM_EDGE_SENS_LPOWER_RQ	(0x30000000)
#define	PRCMUPRCM_EDGE_SENS_LPOWER_RQShift	(0x1c)
#define	PRCMUPRCM_EDGE_SENS_LSPARE_1	(0xc000000)
#define	PRCMUPRCM_EDGE_SENS_LSPARE_1Shift	(0x1a)
#define	PRCMUPRCM_EDGE_SENS_LMOD_MEM_ACK	(0x3000000)
#define	PRCMUPRCM_EDGE_SENS_LMOD_MEM_ACKShift	(0x18)
#define	PRCMUPRCM_EDGE_SENS_LMODEM_ACK	(0xc00000)
#define	PRCMUPRCM_EDGE_SENS_LMODEM_ACKShift	(0x16)
#define	PRCMUPRCM_EDGE_SENS_LDDR_LATENCY	(0x300000)
#define	PRCMUPRCM_EDGE_SENS_LDDR_LATENCYShift	(0x14)
#define	PRCMUPRCM_EDGE_SENS_LDDR_RQ	(0xc0000)
#define	PRCMUPRCM_EDGE_SENS_LDDR_RQShift	(0x12)
#define	PRCMUPRCM_EDGE_SENS_LMSP1INTR	(0x30000)
#define	PRCMUPRCM_EDGE_SENS_LMSP1INTRShift	(0x10)
#define	PRCMUPRCM_EDGE_SENS_LIRQ_N	(0xc000)
#define	PRCMUPRCM_EDGE_SENS_LIRQ_NShift	(0xe)
#define	PRCMUPRCM_EDGE_SENS_LUSB_WKUP	(0x3000)
#define	PRCMUPRCM_EDGE_SENS_LUSB_WKUPShift	(0xc)
#define	PRCMUPRCM_EDGE_SENS_LAPE_RQ	(0xc00)
#define	PRCMUPRCM_EDGE_SENS_LAPE_RQShift	(0xa)
#define	PRCMUPRCM_EDGE_SENS_LSRPTIMER_IT	(0x300)
#define	PRCMUPRCM_EDGE_SENS_LSRPTIMER_ITShift	(0x8)
#define	PRCMUPRCM_EDGE_SENS_LCD_IRQ_N	(0xc0)
#define	PRCMUPRCM_EDGE_SENS_LCD_IRQ_NShift	(0x6)
#define	PRCMUPRCM_EDGE_SENS_LRTT1WKUP	(0x30)
#define	PRCMUPRCM_EDGE_SENS_LRTT1WKUPShift	(0x4)
#define	PRCMUPRCM_EDGE_SENS_LRTT0WKUP	(0xc)
#define	PRCMUPRCM_EDGE_SENS_LRTT0WKUPShift	(0x2)
#define	PRCMUPRCM_EDGE_SENS_LRTCWKUP	(0x3)
#define	PRCMUPRCM_EDGE_SENS_LRTCWKUPShift	(0x0)
#define	PRCMUPRCM_EDGE_SENS_LMask	(0xffffffff)
#define	PRCMUPRCM_EDGE_SENS_LTestMask	(0xffffffff)
#define	PRCMUPRCM_EDGE_SENS_LInitialValue	(0x55555515)
#define	PRCMUPRCM_EDGE_SENS_LAccessType	(RW)
#define	PRCMUPRCM_EDGE_SENS_L		(0x178)

/* - PRCM_EDGE_SENS_H */
#define	PRCMUPRCM_EDGE_SENS_HSPARE_5	(0xc0000000)
#define	PRCMUPRCM_EDGE_SENS_HSPARE_5Shift	(0x1e)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_7	(0x30000000)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_7Shift	(0x1c)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_6	(0xc000000)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_6Shift	(0x1a)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_5	(0x3000000)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_5Shift	(0x18)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_4	(0xc00000)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_4Shift	(0x16)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_3	(0x300000)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_3Shift	(0x14)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_2	(0xc0000)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_2Shift	(0x12)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_1	(0x30000)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_1Shift	(0x10)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_0	(0xc000)
#define	PRCMUPRCM_EDGE_SENS_HGPIO_EVENTS_0Shift	(0xe)
#define	PRCMUPRCM_EDGE_SENS_HMOD_WDOG_BARK_N	(0x300)
#define	PRCMUPRCM_EDGE_SENS_HMOD_WDOG_BARK_NShift	(0x8)
#define	PRCMUPRCM_EDGE_SENS_HA9_WDRSTREQ_INT_0	(0xc0)
#define	PRCMUPRCM_EDGE_SENS_HA9_WDRSTREQ_INT_0Shift	(0x6)
#define	PRCMUPRCM_EDGE_SENS_HA9_WDRSTREQ_INT_1	(0x30)
#define	PRCMUPRCM_EDGE_SENS_HA9_WDRSTREQ_INT_1Shift	(0x4)
#define	PRCMUPRCM_EDGE_SENS_HSWRESET	(0xc)
#define	PRCMUPRCM_EDGE_SENS_HSWRESETShift	(0x2)
#define	PRCMUPRCM_EDGE_SENS_HSPARE_2	(0x3)
#define	PRCMUPRCM_EDGE_SENS_HSPARE_2Shift	(0x0)
#define	PRCMUPRCM_EDGE_SENS_HMask	(0xffffc3ff)
#define	PRCMUPRCM_EDGE_SENS_HTestMask	(0xffffc3ff)
#define	PRCMUPRCM_EDGE_SENS_HInitialValue	(0x15555554)
#define	PRCMUPRCM_EDGE_SENS_HAccessType	(RW)
#define	PRCMUPRCM_EDGE_SENS_H		(0x17c)

/* - PRCM_CLKODIV */
#define	PRCMUPRCM_CLKODIVCLKOUT1_DIV	(0x70000)
#define	PRCMUPRCM_CLKODIVCLKOUT1_DIVShift	(0x10)
#define	PRCMUPRCM_CLKODIVCLKOUT0_DIV	(0x7)
#define	PRCMUPRCM_CLKODIVCLKOUT0_DIVShift	(0x0)
#define	PRCMUPRCM_CLKODIVMask		(0x70007)
#define	PRCMUPRCM_CLKODIVTestMask	(0x70007)
#define	PRCMUPRCM_CLKODIVInitialValue	(0x0)
#define	PRCMUPRCM_CLKODIVAccessType	(RW)
#define	PRCMUPRCM_CLKODIV		(0x188)

/* - PRCM_DEBUG_CTRL_VAL */
#define	PRCMUPRCM_DEBUG_CTRL_VALDAP_APE_CDBGRSTREQ	(0x4)
#define	PRCMUPRCM_DEBUG_CTRL_VALDAP_APE_CSYSPWRUPREQ	(0x2)
#define	PRCMUPRCM_DEBUG_CTRL_VALDBG_MODEM_ACK	(0x1)
#define	PRCMUPRCM_DEBUG_CTRL_VALMask	(0x7)
#define	PRCMUPRCM_DEBUG_CTRL_VALTestMask	(0x7)
#define	PRCMUPRCM_DEBUG_CTRL_VALInitialValue	(0x0)
#define	PRCMUPRCM_DEBUG_CTRL_VALAccessType	(RO)
#define	PRCMUPRCM_DEBUG_CTRL_VAL	(0x190)

/* - PRCM_DEBUG_NOPWRDOWN_VAL */
#define	PRCMUPRCM_DEBUG_NOPWRDOWN_VALARM_DEBUG_NOPOWER_DOWN_REQ	(0x1)
#define	PRCMUPRCM_DEBUG_NOPWRDOWN_VALMask	(0x1)
#define	PRCMUPRCM_DEBUG_NOPWRDOWN_VALTestMask	(0x1)
#define	PRCMUPRCM_DEBUG_NOPWRDOWN_VALInitialValue	(0x0)
#define	PRCMUPRCM_DEBUG_NOPWRDOWN_VALAccessType	(RO)
#define	PRCMUPRCM_DEBUG_NOPWRDOWN_VAL	(0x194)

/* - PRCM_DEBUG_CTRL_ACK */
#define	PRCMUPRCM_DEBUG_CTRL_ACKCSYSPWRUP_SWT	(0x100)
#define	PRCMUPRCM_DEBUG_CTRL_ACKDAP_APE_CDBGRSTACK	(0x10)
#define	PRCMUPRCM_DEBUG_CTRL_ACKDAP_APE_CSYSPWRUPACK	(0x8)
#define	PRCMUPRCM_DEBUG_CTRL_ACKMOD_PWRUPREQ	(0x4)
#define	PRCMUPRCM_DEBUG_CTRL_ACKMask	(0x11c)
#define	PRCMUPRCM_DEBUG_CTRL_ACKTestMask	(0x11c)
#define	PRCMUPRCM_DEBUG_CTRL_ACKInitialValue	(0x0)
#define	PRCMUPRCM_DEBUG_CTRL_ACKAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_DEBUG_CTRL_ACK	(0x198)

/* - PRCM_A9PL_FORCE_CLKEN */
#define	PRCMUPRCM_A9PL_FORCE_CLKENPRCM_A9AXI_FORCE_CLKEN	(0x2)
#define	PRCMUPRCM_A9PL_FORCE_CLKENPRCM_A9PL_FORCE_CLKEN	(0x1)
#define	PRCMUPRCM_A9PL_FORCE_CLKENMask	(0x3)
#define	PRCMUPRCM_A9PL_FORCE_CLKENTestMask	(0x3)
#define	PRCMUPRCM_A9PL_FORCE_CLKENInitialValue	(0x3)
#define	PRCMUPRCM_A9PL_FORCE_CLKENAccessType	(RW)
#define	PRCMUPRCM_A9PL_FORCE_CLKEN	(0x19c)

/* - PRCM_TPIU_FLUSHIN_REQ */
#define	PRCMUPRCM_TPIU_FLUSHIN_REQPRCM_TPIU_FLUSHIN_REQ	(0x1)
#define	PRCMUPRCM_TPIU_FLUSHIN_REQMask	(0x1)
#define	PRCMUPRCM_TPIU_FLUSHIN_REQTestMask	(0x1)
#define	PRCMUPRCM_TPIU_FLUSHIN_REQInitialValue	(0x0)
#define	PRCMUPRCM_TPIU_FLUSHIN_REQAccessType	(RW)
#define	PRCMUPRCM_TPIU_FLUSHIN_REQ	(0x1a0)

/* - PRCM_TPIU_FLUSHIN_ACK */
#define	PRCMUPRCM_TPIU_FLUSHIN_ACKPRCM_TPIU_FLUSHIN_ACK	(0x1)
#define	PRCMUPRCM_TPIU_FLUSHIN_ACKMask	(0x1)
#define	PRCMUPRCM_TPIU_FLUSHIN_ACKTestMask	(0x1)
#define	PRCMUPRCM_TPIU_FLUSHIN_ACKInitialValue	(0x0)
#define	PRCMUPRCM_TPIU_FLUSHIN_ACKAccessType	(RO)
#define	PRCMUPRCM_TPIU_FLUSHIN_ACK	(0x1a4)

/* - PRCM_STP_FLUSHIN_REQ */
#define	PRCMUPRCM_STP_FLUSHIN_REQPRCM_STP_FLUSHIN_REQ	(0x1)
#define	PRCMUPRCM_STP_FLUSHIN_REQMask	(0x1)
#define	PRCMUPRCM_STP_FLUSHIN_REQTestMask	(0x1)
#define	PRCMUPRCM_STP_FLUSHIN_REQInitialValue	(0x0)
#define	PRCMUPRCM_STP_FLUSHIN_REQAccessType	(RW)
#define	PRCMUPRCM_STP_FLUSHIN_REQ	(0x1a8)

/* - PRCM_STP_FLUSHIN_ACK */
#define	PRCMUPRCM_STP_FLUSHIN_ACKPRCM_STP_FLUSHIN_ACK	(0x1)
#define	PRCMUPRCM_STP_FLUSHIN_ACKMask	(0x1)
#define	PRCMUPRCM_STP_FLUSHIN_ACKTestMask	(0x1)
#define	PRCMUPRCM_STP_FLUSHIN_ACKInitialValue	(0x0)
#define	PRCMUPRCM_STP_FLUSHIN_ACKAccessType	(RO)
#define	PRCMUPRCM_STP_FLUSHIN_ACK	(0x1ac)

/* - PRCM_HWI2C_DIV */
#define	PRCMUPRCM_HWI2C_DIVPRCM_HWI2C_DIV	(0x3)
#define	PRCMUPRCM_HWI2C_DIVPRCM_HWI2C_DIVShift	(0x0)
#define	PRCMUPRCM_HWI2C_DIVMask		(0x3)
#define	PRCMUPRCM_HWI2C_DIVTestMask	(0x3)
#define	PRCMUPRCM_HWI2C_DIVInitialValue	(0x0)
#define	PRCMUPRCM_HWI2C_DIVAccessType	(RW)
#define	PRCMUPRCM_HWI2C_DIV		(0x1b0)

/* - PRCM_HWI2C_GO */
#define	PRCMUPRCM_HWI2C_GOPRCM_HWI2C_GO	(0x1)
#define	PRCMUPRCM_HWI2C_GOMask		(0x1)
#define	PRCMUPRCM_HWI2C_GOTestMask	(0x1)
#define	PRCMUPRCM_HWI2C_GOInitialValue	(0x0)
#define	PRCMUPRCM_HWI2C_GOAccessType	(NO_TEST)
#define	PRCMUPRCM_HWI2C_GO		(0x1b4)

/* - PRCM_HWI2C_CMD */
#define	PRCMUPRCM_HWI2C_CMDREG_DATA	(0xff000000)
#define	PRCMUPRCM_HWI2C_CMDREG_DATAShift	(0x18)
#define	PRCMUPRCM_HWI2C_CMDREG_ADD	(0xff0000)
#define	PRCMUPRCM_HWI2C_CMDREG_ADDShift	(0x10)
#define	PRCMUPRCM_HWI2C_CMDSTOPEN	(0x800)
#define	PRCMUPRCM_HWI2C_CMDHWGCEN	(0x400)
#define	PRCMUPRCM_HWI2C_CMDTSIZE	(0x300)
#define	PRCMUPRCM_HWI2C_CMDTSIZEShift	(0x8)
#define	PRCMUPRCM_HWI2C_CMDA7		(0xfe)
#define	PRCMUPRCM_HWI2C_CMDA7Shift	(0x1)
#define	PRCMUPRCM_HWI2C_CMDRWB		(0x1)
#define	PRCMUPRCM_HWI2C_CMDMask		(0xffff0fff)
#define	PRCMUPRCM_HWI2C_CMDTestMask	(0xffff0ffe)
#define	PRCMUPRCM_HWI2C_CMDInitialValue	(0x800)
#define	PRCMUPRCM_HWI2C_CMDAccessType	(RW)
#define	PRCMUPRCM_HWI2C_CMD		(0x1b8)

/* - PRCM_HWI2C_DATA123 */
#define	PRCMUPRCM_HWI2C_DATA123DATA3	(0xff0000)
#define	PRCMUPRCM_HWI2C_DATA123DATA3Shift	(0x10)
#define	PRCMUPRCM_HWI2C_DATA123DATA2	(0xff00)
#define	PRCMUPRCM_HWI2C_DATA123DATA2Shift	(0x8)
#define	PRCMUPRCM_HWI2C_DATA123DATA1	(0xff)
#define	PRCMUPRCM_HWI2C_DATA123DATA1Shift	(0x0)
#define	PRCMUPRCM_HWI2C_DATA123Mask	(0xffffff)
#define	PRCMUPRCM_HWI2C_DATA123TestMask	(0xffffff)
#define	PRCMUPRCM_HWI2C_DATA123InitialValue	(0x0)
#define	PRCMUPRCM_HWI2C_DATA123AccessType	(RW)
#define	PRCMUPRCM_HWI2C_DATA123		(0x1bc)

/* - PRCM_HWI2C_SR */
#define	PRCMUPRCM_HWI2C_SRCAUSE		(0x1c)
#define	PRCMUPRCM_HWI2C_SRCAUSEShift	(0x2)
#define	PRCMUPRCM_HWI2C_SRSTATUS	(0x3)
#define	PRCMUPRCM_HWI2C_SRSTATUSShift	(0x0)
#define	PRCMUPRCM_HWI2C_SRMask		(0x1f)
#define	PRCMUPRCM_HWI2C_SRTestMask	(0x1f)
#define	PRCMUPRCM_HWI2C_SRInitialValue	(0x0)
#define	PRCMUPRCM_HWI2C_SRAccessType	(RO)
#define	PRCMUPRCM_HWI2C_SR		(0x1c0)

/* - PRCM_TCR */
#define	PRCMUPRCM_TCRDOZE_MODE		(0x20000)
#define	PRCMUPRCM_TCRSTOP_TIMERS	(0x10000)
#define	PRCMUPRCM_TCRTENSEL7		(0x80)
#define	PRCMUPRCM_TCRTENSEL6		(0x40)
#define	PRCMUPRCM_TCRTENSEL5		(0x20)
#define	PRCMUPRCM_TCRTENSEL4		(0x10)
#define	PRCMUPRCM_TCRTENSEL3		(0x8)
#define	PRCMUPRCM_TCRTENSEL2		(0x4)
#define	PRCMUPRCM_TCRTENSEL1		(0x2)
#define	PRCMUPRCM_TCRTENSEL0		(0x1)
#define	PRCMUPRCM_TCRMask		(0x300ff)
#define	PRCMUPRCM_TCRTestMask		(0x300ff)
#define	PRCMUPRCM_TCRInitialValue	(0x30000)
#define	PRCMUPRCM_TCRAccessType		(RW)
#define	PRCMUPRCM_TCR			(0x1c8)

/* - PRCM_CLKOCR */
#define	PRCMUPRCM_CLKOCRCLKOUT1_SEL	(0x3ff00000)
#define	PRCMUPRCM_CLKOCRCLKOUT1_SELShift	(0x14)
#define	PRCMUPRCM_CLKOCRCLKOUT1_SEL0	(0xf0000)
#define	PRCMUPRCM_CLKOCRCLKOUT1_SEL0Shift	(0x10)
#define	PRCMUPRCM_CLKOCRCLKOUT0_SEL	(0x3ff0)
#define	PRCMUPRCM_CLKOCRCLKOUT0_SELShift	(0x4)
#define	PRCMUPRCM_CLKOCRCLKOUT0_SEL0	(0xf)
#define	PRCMUPRCM_CLKOCRCLKOUT0_SEL0Shift	(0x0)
#define	PRCMUPRCM_CLKOCRMask		(0x3fff3fff)
#define	PRCMUPRCM_CLKOCRTestMask	(0x3fff3fff)
#define	PRCMUPRCM_CLKOCRInitialValue	(0x0)
#define	PRCMUPRCM_CLKOCRAccessType	(RW)
#define	PRCMUPRCM_CLKOCR		(0x1cc)

/* - PRCM_ITSTATUS_DBG */
#define	PRCMUPRCM_ITSTATUS_DBGCLKOUTREQ_GPIO_ALTA	(0x8)
#define	PRCMUPRCM_ITSTATUS_DBGDAP_APE_CDBGRSTREQ	(0x4)
#define	PRCMUPRCM_ITSTATUS_DBGDAP_APE_CSYSPWRUPREQ	(0x2)
#define	PRCMUPRCM_ITSTATUS_DBGDBG_MODEM_ACK	(0x1)
#define	PRCMUPRCM_ITSTATUS_DBGMask	(0xf)
#define	PRCMUPRCM_ITSTATUS_DBGTestMask	(0xf)
#define	PRCMUPRCM_ITSTATUS_DBGInitialValue	(0x0)
#define	PRCMUPRCM_ITSTATUS_DBGAccessType	(RO)
#define	PRCMUPRCM_ITSTATUS_DBG		(0x1d0)

/* - PRCM_ITCLR_DBG */
#define	PRCMUPRCM_ITCLR_DBGCLKOUTREQ_GPIO_ALTA	(0x8)
#define	PRCMUPRCM_ITCLR_DBGDAP_APE_CDBGRSTREQ	(0x4)
#define	PRCMUPRCM_ITCLR_DBGDAP_APE_CSYSPWRUPREQ	(0x2)
#define	PRCMUPRCM_ITCLR_DBGDBG_MODEM_ACK	(0x1)
#define	PRCMUPRCM_ITCLR_DBGMask		(0xf)
#define	PRCMUPRCM_ITCLR_DBGTestMask	(0xf)
#define	PRCMUPRCM_ITCLR_DBGInitialValue	(0x0)
#define	PRCMUPRCM_ITCLR_DBGAccessType	(WO)
#define	PRCMUPRCM_ITCLR_DBG		(0x1d4)

/* - PRCM_LINE_VALUE_DBG */
#define	PRCMUPRCM_LINE_VALUE_DBGCLKOUTREQ_GPIO_ALTA	(0x8)
#define	PRCMUPRCM_LINE_VALUE_DBGDAP_APE_CDBGRSTREQ	(0x4)
#define	PRCMUPRCM_LINE_VALUE_DBGDAP_APE_CSYSPWRUPREQ	(0x2)
#define	PRCMUPRCM_LINE_VALUE_DBGDBG_MODEM_ACK	(0x1)
#define	PRCMUPRCM_LINE_VALUE_DBGMask	(0xf)
#define	PRCMUPRCM_LINE_VALUE_DBGTestMask	(0xf)
#define	PRCMUPRCM_LINE_VALUE_DBGInitialValue	(0x0)
#define	PRCMUPRCM_LINE_VALUE_DBGAccessType	(RO)
#define	PRCMUPRCM_LINE_VALUE_DBG	(0x1d8)

/* - PRCM_DBG_HOLD */
#define	PRCMUPRCM_DBG_HOLDCLKOUTREQ_GPIO_ALTA	(0x8)
#define	PRCMUPRCM_DBG_HOLDDAP_APE_CDBGRSTREQ	(0x4)
#define	PRCMUPRCM_DBG_HOLDDAP_APE_CSYSPWRUPREQ	(0x2)
#define	PRCMUPRCM_DBG_HOLDDBG_MODEM_ACK	(0x1)
#define	PRCMUPRCM_DBG_HOLDMask		(0xf)
#define	PRCMUPRCM_DBG_HOLDTestMask	(0xf)
#define	PRCMUPRCM_DBG_HOLDInitialValue	(0xf)
#define	PRCMUPRCM_DBG_HOLDAccessType	(RW)
#define	PRCMUPRCM_DBG_HOLD		(0x1dc)

/* - PRCM_EDGE_SENS_DBG */
#define	PRCMUPRCM_EDGE_SENS_DBGCLKOUTREQ_GPIO_ALTA	(0xc0)
#define	PRCMUPRCM_EDGE_SENS_DBGCLKOUTREQ_GPIO_ALTAShift	(0x6)
#define	PRCMUPRCM_EDGE_SENS_DBGDAP_APE_CDBGRSTREQ	(0x30)
#define	PRCMUPRCM_EDGE_SENS_DBGDAP_APE_CDBGRSTREQShift	(0x4)
#define	PRCMUPRCM_EDGE_SENS_DBGDAP_APE_CSYSPWRUPREQ	(0xc)
#define	PRCMUPRCM_EDGE_SENS_DBGDAP_APE_CSYSPWRUPREQShift	(0x2)
#define	PRCMUPRCM_EDGE_SENS_DBGDBG_MODEM_ACK	(0x3)
#define	PRCMUPRCM_EDGE_SENS_DBGDBG_MODEM_ACKShift	(0x0)
#define	PRCMUPRCM_EDGE_SENS_DBGMask	(0xff)
#define	PRCMUPRCM_EDGE_SENS_DBGTestMask	(0xff)
#define	PRCMUPRCM_EDGE_SENS_DBGInitialValue	(0x55)
#define	PRCMUPRCM_EDGE_SENS_DBGAccessType	(RW)
#define	PRCMUPRCM_EDGE_SENS_DBG		(0x1e0)

/* - PRCM_APE_RESETN_SET */
#define	PRCMUPRCM_APE_RESETN_SETAPE_RESETN	(0x80000000)
#define	PRCMUPRCM_APE_RESETN_SETAPE_PWRON_RESETN	(0x40000000)
#define	PRCMUPRCM_APE_RESETN_SETAPE_MEM_INITN	(0x20000000)
#define	PRCMUPRCM_APE_RESETN_SETESRAM2_INITN	(0x2000000)
#define	PRCMUPRCM_APE_RESETN_SETESRAM1_INITN	(0x1000000)
#define	PRCMUPRCM_APE_RESETN_SETSIA_PIPE_M_RAD_RESETN	(0x400000)
#define	PRCMUPRCM_APE_RESETN_SETSPARE_1	(0x200000)
#define	PRCMUPRCM_APE_RESETN_SETDDR_SS_L_RESETN_QUALIFIER	(0x100000)
#define	PRCMUPRCM_APE_RESETN_SETDDR_SS_L_RESETN	(0x80000)
#define	PRCMUPRCM_APE_RESETN_SETDDR_MOD_FIFO_RESETN	(0x40000)
#define	PRCMUPRCM_APE_RESETN_SETDDR_APE_FIFO_RESETN	(0x20000)
#define	PRCMUPRCM_APE_RESETN_SETDSIPLL_RESETN	(0x4000)
#define	PRCMUPRCM_APE_RESETN_SETACCESS_SS_MRET_INITN	(0x2000)
#define	PRCMUPRCM_APE_RESETN_SETACCESS_SS_M_INITN	(0x1000)
#define	PRCMUPRCM_APE_RESETN_SETSIA_PIPE_M_INITN	(0x800)
#define	PRCMUPRCM_APE_RESETN_SETACCESS_SS_L_RESETN	(0x400)
#define	PRCMUPRCM_APE_RESETN_SETSIA_PIPE_L_RESETN	(0x200)
#define	PRCMUPRCM_APE_RESETN_SETSVA_PIPE_M_INITN	(0x40)
#define	PRCMUPRCM_APE_RESETN_SETSVA_PIPE_L_RESETN	(0x10)
#define	PRCMUPRCM_APE_RESETN_SETDSS_M_INITN	(0x8)
#define	PRCMUPRCM_APE_RESETN_SETDSS_L_RESETN	(0x4)
#define	PRCMUPRCM_APE_RESETN_SETSGA_M_INITN	(0x2)
#define	PRCMUPRCM_APE_RESETN_SETSGA_L_RESETN	(0x1)
#define	PRCMUPRCM_APE_RESETN_SETMask	(0xe37e7e5f)
#define	PRCMUPRCM_APE_RESETN_SETTestMask	(0xe37e7e5f)
#define	PRCMUPRCM_APE_RESETN_SETInitialValue	(0x0)
#define	PRCMUPRCM_APE_RESETN_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_APE_RESETN_SET	(0x1e4)

/* - PRCM_APE_RESETN_CLR */
#define	PRCMUPRCM_APE_RESETN_CLRAPE_RESETN	(0x80000000)
#define	PRCMUPRCM_APE_RESETN_CLRAPE_PWRON_RESETN	(0x40000000)
#define	PRCMUPRCM_APE_RESETN_CLRAPE_MEM_INITN	(0x20000000)
#define	PRCMUPRCM_APE_RESETN_CLRESRAM2_INITN	(0x2000000)
#define	PRCMUPRCM_APE_RESETN_CLRESRAM1_INITN	(0x1000000)
#define	PRCMUPRCM_APE_RESETN_CLRSIA_PIPE_M_RAD_RESETN	(0x400000)
#define	PRCMUPRCM_APE_RESETN_CLRSPARE_1	(0x200000)
#define	PRCMUPRCM_APE_RESETN_CLRDDR_SS_L_RESETN_QUALIFIER	(0x100000)
#define	PRCMUPRCM_APE_RESETN_CLRDDR_SS_L_RESETN	(0x80000)
#define	PRCMUPRCM_APE_RESETN_CLRDDR_MOD_FIFO_RESETN	(0x40000)
#define	PRCMUPRCM_APE_RESETN_CLRDDR_APE_FIFO_RESETN	(0x20000)
#define	PRCMUPRCM_APE_RESETN_CLRDSIPLL_RESETN	(0x4000)
#define	PRCMUPRCM_APE_RESETN_CLRACCESS_SS_MRET_INITN	(0x2000)
#define	PRCMUPRCM_APE_RESETN_CLRACCESS_SS_M_INITN	(0x1000)
#define	PRCMUPRCM_APE_RESETN_CLRSIA_PIPE_M_INITN	(0x800)
#define	PRCMUPRCM_APE_RESETN_CLRACCESS_SS_L_RESETN	(0x400)
#define	PRCMUPRCM_APE_RESETN_CLRSIA_PIPE_L_RESETN	(0x200)
#define	PRCMUPRCM_APE_RESETN_CLRSVA_PIPE_M_INITN	(0x40)
#define	PRCMUPRCM_APE_RESETN_CLRSVA_PIPE_L_RESETN	(0x10)
#define	PRCMUPRCM_APE_RESETN_CLRDSS_M_INITN	(0x8)
#define	PRCMUPRCM_APE_RESETN_CLRDSS_L_RESETN	(0x4)
#define	PRCMUPRCM_APE_RESETN_CLRSGA_M_INITN	(0x2)
#define	PRCMUPRCM_APE_RESETN_CLRSGA_L_RESETN	(0x1)
#define	PRCMUPRCM_APE_RESETN_CLRMask	(0xe37e7e5f)
#define	PRCMUPRCM_APE_RESETN_CLRTestMask	(0xe37e7e5f)
#define	PRCMUPRCM_APE_RESETN_CLRInitialValue	(0x0)
#define	PRCMUPRCM_APE_RESETN_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_APE_RESETN_CLR	(0x1e8)

/* - PRCM_APE_RESETN_VAL */
#define	PRCMUPRCM_APE_RESETN_VALAPE_RESETN	(0x80000000)
#define	PRCMUPRCM_APE_RESETN_VALAPE_PWRON_RESETN	(0x40000000)
#define	PRCMUPRCM_APE_RESETN_VALAPE_MEM_INITN	(0x20000000)
#define	PRCMUPRCM_APE_RESETN_VALESRAM2_INITN	(0x2000000)
#define	PRCMUPRCM_APE_RESETN_VALESRAM1_INITN	(0x1000000)
#define	PRCMUPRCM_APE_RESETN_VALSIA_PIPE_M_RAD_RESETN	(0x400000)
#define	PRCMUPRCM_APE_RESETN_VALSPARE_1	(0x200000)
#define	PRCMUPRCM_APE_RESETN_VALDDR_SS_L_RESETN_QUALIFIER	(0x100000)
#define	PRCMUPRCM_APE_RESETN_VALDDR_SS_L_RESETN	(0x80000)
#define	PRCMUPRCM_APE_RESETN_VALDDR_MOD_FIFO_RESETN	(0x40000)
#define	PRCMUPRCM_APE_RESETN_VALDDR_APE_FIFO_RESETN	(0x20000)
#define	PRCMUPRCM_APE_RESETN_VALDSIPLL_RESETN	(0x4000)
#define	PRCMUPRCM_APE_RESETN_VALACCESS_SS_MRET_INITN	(0x2000)
#define	PRCMUPRCM_APE_RESETN_VALACCESS_SS_M_INITN	(0x1000)
#define	PRCMUPRCM_APE_RESETN_VALSIA_PIPE_M_INITN	(0x800)
#define	PRCMUPRCM_APE_RESETN_VALACCESS_SS_L_RESETN	(0x400)
#define	PRCMUPRCM_APE_RESETN_VALSIA_PIPE_L_RESETN	(0x200)
#define	PRCMUPRCM_APE_RESETN_VALSVA_PIPE_M_INITN	(0x40)
#define	PRCMUPRCM_APE_RESETN_VALSVA_PIPE_L_RESETN	(0x10)
#define	PRCMUPRCM_APE_RESETN_VALDSS_M_INITN	(0x8)
#define	PRCMUPRCM_APE_RESETN_VALDSS_L_RESETN	(0x4)
#define	PRCMUPRCM_APE_RESETN_VALSGA_M_INITN	(0x2)
#define	PRCMUPRCM_APE_RESETN_VALSGA_L_RESETN	(0x1)
#define	PRCMUPRCM_APE_RESETN_VALMask	(0xe37e7e5f)
#define	PRCMUPRCM_APE_RESETN_VALTestMask	(0xe37e7e5f)
#define	PRCMUPRCM_APE_RESETN_VALInitialValue	(0xe3000000)
#define	PRCMUPRCM_APE_RESETN_VALAccessType	(NO_TEST)
#define	PRCMUPRCM_APE_RESETN_VAL	(0x1ec)

/* - PRCM_MOD_RESETN_SET */
#define	PRCMUPRCM_MOD_RESETN_SETNDBGRESET	(0x4)
#define	PRCMUPRCM_MOD_RESETN_SETNCORERESET	(0x2)
#define	PRCMUPRCM_MOD_RESETN_SETNRESET	(0x1)
#define	PRCMUPRCM_MOD_RESETN_SETMask	(0x7)
#define	PRCMUPRCM_MOD_RESETN_SETTestMask	(0x7)
#define	PRCMUPRCM_MOD_RESETN_SETInitialValue	(0x0)
#define	PRCMUPRCM_MOD_RESETN_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_MOD_RESETN_SET	(0x1fc)

/* - PRCM_MOD_RESETN_CLR */
#define	PRCMUPRCM_MOD_RESETN_CLRNDBGRESET	(0x4)
#define	PRCMUPRCM_MOD_RESETN_CLRNCORERESET	(0x2)
#define	PRCMUPRCM_MOD_RESETN_CLRNRESET	(0x1)
#define	PRCMUPRCM_MOD_RESETN_CLRMask	(0x7)
#define	PRCMUPRCM_MOD_RESETN_CLRTestMask	(0x7)
#define	PRCMUPRCM_MOD_RESETN_CLRInitialValue	(0x0)
#define	PRCMUPRCM_MOD_RESETN_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_MOD_RESETN_CLR	(0x200)

/* - PRCM_MOD_RESETN_VAL */
#define	PRCMUPRCM_MOD_RESETN_VALNDBGRESET	(0x4)
#define	PRCMUPRCM_MOD_RESETN_VALNCORERESET	(0x2)
#define	PRCMUPRCM_MOD_RESETN_VALNRESET	(0x1)
#define	PRCMUPRCM_MOD_RESETN_VALMask	(0x7)
#define	PRCMUPRCM_MOD_RESETN_VALTestMask	(0x7)
#define	PRCMUPRCM_MOD_RESETN_VALInitialValue	(0x0)
#define	PRCMUPRCM_MOD_RESETN_VALAccessType	(NO_TEST)
#define	PRCMUPRCM_MOD_RESETN_VAL	(0x204)

/* - PRCM_GPIO_RESETN_SET */
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP7_MX	(0x8000)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP7	(0x4000)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP6_MX	(0x2000)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP6	(0x1000)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP5_MX	(0x800)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP5	(0x400)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP4_MX	(0x200)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP4	(0x100)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP3_MX	(0x80)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP3	(0x40)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP2_MX	(0x20)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP2	(0x10)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP1_MX	(0x8)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP1	(0x4)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP0_MX	(0x2)
#define	PRCMUPRCM_GPIO_RESETN_SETGPIO_RESETN_GRP0	(0x1)
#define	PRCMUPRCM_GPIO_RESETN_SETMask	(0xffff)
#define	PRCMUPRCM_GPIO_RESETN_SETTestMask	(0xffff)
#define	PRCMUPRCM_GPIO_RESETN_SETInitialValue	(0x0)
#define	PRCMUPRCM_GPIO_RESETN_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_GPIO_RESETN_SET	(0x208)

/* - PRCM_GPIO_RESETN_CLR */
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP7_MX	(0x8000)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP7	(0x4000)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP6_MX	(0x2000)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP6	(0x1000)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP5_MX	(0x800)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP5	(0x400)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP4_MX	(0x200)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP4	(0x100)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP3_MX	(0x80)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP3	(0x40)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP2_MX	(0x20)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP2	(0x10)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP1_MX	(0x8)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP1	(0x4)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP0_MX	(0x2)
#define	PRCMUPRCM_GPIO_RESETN_CLRGPIO_RESETN_GRP0	(0x1)
#define	PRCMUPRCM_GPIO_RESETN_CLRMask	(0xffff)
#define	PRCMUPRCM_GPIO_RESETN_CLRTestMask	(0xffff)
#define	PRCMUPRCM_GPIO_RESETN_CLRInitialValue	(0x0)
#define	PRCMUPRCM_GPIO_RESETN_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_GPIO_RESETN_CLR	(0x20c)

/* - PRCM_GPIO_RESETN_VAL */
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP7_MX	(0x8000)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP7	(0x4000)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP6_MX	(0x2000)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP6	(0x1000)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP5_MX	(0x800)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP5	(0x400)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP4_MX	(0x200)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP4	(0x100)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP3_MX	(0x80)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP3	(0x40)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP2_MX	(0x20)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP2	(0x10)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP1_MX	(0x8)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP1	(0x4)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP0_MX	(0x2)
#define	PRCMUPRCM_GPIO_RESETN_VALGPIO_RESETN_GRP0	(0x1)
#define	PRCMUPRCM_GPIO_RESETN_VALMask	(0xffff)
#define	PRCMUPRCM_GPIO_RESETN_VALTestMask	(0xffff)
#define	PRCMUPRCM_GPIO_RESETN_VALInitialValue	(0x0)
#define	PRCMUPRCM_GPIO_RESETN_VALAccessType	(NO_TEST)
#define	PRCMUPRCM_GPIO_RESETN_VAL	(0x210)

/* - PRCM_RESOUTN_SET */
#define	PRCMUPRCM_RESOUTN_SETRESOUT2_N	(0x4)
#define	PRCMUPRCM_RESOUTN_SETRESOUT1_N	(0x2)
#define	PRCMUPRCM_RESOUTN_SETRESOUT0_N	(0x1)
#define	PRCMUPRCM_RESOUTN_SETMask	(0x7)
#define	PRCMUPRCM_RESOUTN_SETTestMask	(0x7)
#define	PRCMUPRCM_RESOUTN_SETInitialValue	(0x0)
#define	PRCMUPRCM_RESOUTN_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_RESOUTN_SET		(0x214)

/* - PRCM_RESOUTN_CLR */
#define	PRCMUPRCM_RESOUTN_CLRRESOUT2_N	(0x4)
#define	PRCMUPRCM_RESOUTN_CLRRESOUT1_N	(0x2)
#define	PRCMUPRCM_RESOUTN_CLRRESOUT0_N	(0x1)
#define	PRCMUPRCM_RESOUTN_CLRMask	(0x7)
#define	PRCMUPRCM_RESOUTN_CLRTestMask	(0x7)
#define	PRCMUPRCM_RESOUTN_CLRInitialValue	(0x0)
#define	PRCMUPRCM_RESOUTN_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_RESOUTN_CLR		(0x218)

/* - PRCM_RESOUTN_VAL */
#define	PRCMUPRCM_RESOUTN_VALRESOUT2_N	(0x4)
#define	PRCMUPRCM_RESOUTN_VALRESOUT1_N	(0x2)
#define	PRCMUPRCM_RESOUTN_VALRESOUT0_N	(0x1)
#define	PRCMUPRCM_RESOUTN_VALMask	(0x7)
#define	PRCMUPRCM_RESOUTN_VALTestMask	(0x7)
#define	PRCMUPRCM_RESOUTN_VALInitialValue	(0x1)
#define	PRCMUPRCM_RESOUTN_VALAccessType	(RO)
#define	PRCMUPRCM_RESOUTN_VAL		(0x21c)

/* - PRCM_APE_SOFTRST */
#define	PRCMUPRCM_APE_SOFTRSTPRCM_APE_SOFTRST	(0x1)
#define	PRCMUPRCM_APE_SOFTRSTMask	(0x1)
#define	PRCMUPRCM_APE_SOFTRSTTestMask	(0x1)
#define	PRCMUPRCM_APE_SOFTRSTInitialValue	(0x0)
#define	PRCMUPRCM_APE_SOFTRSTAccessType	(WO)
#define	PRCMUPRCM_APE_SOFTRST		(0x228)

/* - PRCM_SWD_RST_TEMPO */
#define	PRCMUPRCM_SWD_RST_TEMPOPRCM_SWD_RST_TEMPO	(0x3ff)
#define	PRCMUPRCM_SWD_RST_TEMPOPRCM_SWD_RST_TEMPOShift	(0x0)
#define	PRCMUPRCM_SWD_RST_TEMPOMask	(0x3ff)
#define	PRCMUPRCM_SWD_RST_TEMPOTestMask	(0x3ff)
#define	PRCMUPRCM_SWD_RST_TEMPOInitialValue	(0x300)
#define	PRCMUPRCM_SWD_RST_TEMPOAccessType	(RW)
#define	PRCMUPRCM_SWD_RST_TEMPO		(0x238)

/* - PRCM_RST_4500_TEMPO */
#define	PRCMUPRCM_RST_4500_TEMPOPRCM_RST_4500_TEMPO	(0x3ff)
#define	PRCMUPRCM_RST_4500_TEMPOPRCM_RST_4500_TEMPOShift	(0x0)
#define	PRCMUPRCM_RST_4500_TEMPOMask	(0x3ff)
#define	PRCMUPRCM_RST_4500_TEMPOTestMask	(0x3ff)
#define	PRCMUPRCM_RST_4500_TEMPOInitialValue	(0x2e0)
#define	PRCMUPRCM_RST_4500_TEMPOAccessType	(RW)
#define	PRCMUPRCM_RST_4500_TEMPO	(0x23c)

/* - PRCM_APE2MOD_IT_SET */
#define	PRCMUPRCM_APE2MOD_IT_SETSPARE1	(0x4)
#define	PRCMUPRCM_APE2MOD_IT_SETSPARE0	(0x2)
#define	PRCMUPRCM_APE2MOD_IT_SETAPE2MOD_WDSWRST_N	(0x1)
#define	PRCMUPRCM_APE2MOD_IT_SETMask	(0x7)
#define	PRCMUPRCM_APE2MOD_IT_SETTestMask	(0x7)
#define	PRCMUPRCM_APE2MOD_IT_SETInitialValue	(0x0)
#define	PRCMUPRCM_APE2MOD_IT_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_APE2MOD_IT_SET	(0x240)

/* - PRCM_APE2MOD_IT_CLR */
#define	PRCMUPRCM_APE2MOD_IT_CLRSPARE1	(0x4)
#define	PRCMUPRCM_APE2MOD_IT_CLRSPARE0	(0x2)
#define	PRCMUPRCM_APE2MOD_IT_CLRAPE2MOD_WDSWRST_N	(0x1)
#define	PRCMUPRCM_APE2MOD_IT_CLRMask	(0x7)
#define	PRCMUPRCM_APE2MOD_IT_CLRTestMask	(0x7)
#define	PRCMUPRCM_APE2MOD_IT_CLRInitialValue	(0x0)
#define	PRCMUPRCM_APE2MOD_IT_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_APE2MOD_IT_CLR	(0x244)

/* - PRCM_APE2MOD_IT_VAL */
#define	PRCMUPRCM_APE2MOD_IT_VALSPARE1	(0x4)
#define	PRCMUPRCM_APE2MOD_IT_VALSPARE0	(0x2)
#define	PRCMUPRCM_APE2MOD_IT_VALAPE2MOD_WDSWRST_N	(0x1)
#define	PRCMUPRCM_APE2MOD_IT_VALMask	(0x7)
#define	PRCMUPRCM_APE2MOD_IT_VALTestMask	(0x7)
#define	PRCMUPRCM_APE2MOD_IT_VALInitialValue	(0x3)
#define	PRCMUPRCM_APE2MOD_IT_VALAccessType	(RO)
#define	PRCMUPRCM_APE2MOD_IT_VAL	(0x248)

/* - PRCM_STM_DATA */
#define	PRCMUPRCM_STM_DATAPRCM_STM_DATA	(0xff)
#define	PRCMUPRCM_STM_DATAPRCM_STM_DATAShift	(0x0)
#define	PRCMUPRCM_STM_DATAMask		(0xff)
#define	PRCMUPRCM_STM_DATATestMask	(0xff)
#define	PRCMUPRCM_STM_DATAInitialValue	(0x0)
#define	PRCMUPRCM_STM_DATAAccessType	(WO)
#define	PRCMUPRCM_STM_DATA		(0x250)

/* - PRCM_POWER_STATE_SET */
#define	PRCMUPRCM_POWER_STATE_SETESRAM2_STATE	(0x300000)
#define	PRCMUPRCM_POWER_STATE_SETESRAM2_STATEShift	(0x14)
#define	PRCMUPRCM_POWER_STATE_SETESRAM1_STATE	(0xc0000)
#define	PRCMUPRCM_POWER_STATE_SETESRAM1_STATEShift	(0x12)
#define	PRCMUPRCM_POWER_STATE_SETESRAM0_STATE	(0x30000)
#define	PRCMUPRCM_POWER_STATE_SETESRAM0_STATEShift	(0x10)
#define	PRCMUPRCM_POWER_STATE_SETCSI_DSI	(0x8000)
#define	PRCMUPRCM_POWER_STATE_SETVMODEM_STATE	(0x6000)
#define	PRCMUPRCM_POWER_STATE_SETVMODEM_STATEShift	(0xd)
#define	PRCMUPRCM_POWER_STATE_SETSGA_STATE	(0x1000)
#define	PRCMUPRCM_POWER_STATE_SETDSS_STATE	(0x800)
#define	PRCMUPRCM_POWER_STATE_SETSVA_PIPE_STATE	(0x400)
#define	PRCMUPRCM_POWER_STATE_SETSIA_PIPE_STATE	(0x80)
#define	PRCMUPRCM_POWER_STATE_SETACCESS_SS_STATE	(0x60)
#define	PRCMUPRCM_POWER_STATE_SETACCESS_SS_STATEShift	(0x5)
#define	PRCMUPRCM_POWER_STATE_SETDDR_CONTROLLER	(0x10)
#define	PRCMUPRCM_POWER_STATE_SETVARM_STATE	(0xc)
#define	PRCMUPRCM_POWER_STATE_SETVARM_STATEShift	(0x2)
#define	PRCMUPRCM_POWER_STATE_SETVAPE_STATE	(0x3)
#define	PRCMUPRCM_POWER_STATE_SETVAPE_STATEShift	(0x0)
#define	PRCMUPRCM_POWER_STATE_SETMask	(0x3ffcff)
#define	PRCMUPRCM_POWER_STATE_SETTestMask	(0x3ffcff)
#define	PRCMUPRCM_POWER_STATE_SETInitialValue	(0x0)
#define	PRCMUPRCM_POWER_STATE_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_POWER_STATE_SET	(0x254)

/* - PRCM_POWER_STATE_CLR */
#define	PRCMUPRCM_POWER_STATE_CLRESRAM2_STATE	(0x300000)
#define	PRCMUPRCM_POWER_STATE_CLRESRAM2_STATEShift	(0x14)
#define	PRCMUPRCM_POWER_STATE_CLRESRAM1_STATE	(0xc0000)
#define	PRCMUPRCM_POWER_STATE_CLRESRAM1_STATEShift	(0x12)
#define	PRCMUPRCM_POWER_STATE_CLRESRAM0_STATE	(0x30000)
#define	PRCMUPRCM_POWER_STATE_CLRESRAM0_STATEShift	(0x10)
#define	PRCMUPRCM_POWER_STATE_CLRCSI_DSI	(0x8000)
#define	PRCMUPRCM_POWER_STATE_CLRSGA_STATE	(0x1000)
#define	PRCMUPRCM_POWER_STATE_CLRDSS_STATE	(0x800)
#define	PRCMUPRCM_POWER_STATE_CLRSVA_PIPE_STATE	(0x400)
#define	PRCMUPRCM_POWER_STATE_CLRSIA_PIPE_STATE	(0x80)
#define	PRCMUPRCM_POWER_STATE_CLRACCESS_SS_STATE	(0x60)
#define	PRCMUPRCM_POWER_STATE_CLRACCESS_SS_STATEShift	(0x5)
#define	PRCMUPRCM_POWER_STATE_CLRDDR_CONTROLLER	(0x10)
#define	PRCMUPRCM_POWER_STATE_CLRVARM_STATE	(0xc)
#define	PRCMUPRCM_POWER_STATE_CLRVARM_STATEShift	(0x2)
#define	PRCMUPRCM_POWER_STATE_CLRVAPE_STATE	(0x3)
#define	PRCMUPRCM_POWER_STATE_CLRVAPE_STATEShift	(0x0)
#define	PRCMUPRCM_POWER_STATE_CLRMask	(0x3f9cff)
#define	PRCMUPRCM_POWER_STATE_CLRTestMask	(0x3f9cff)
#define	PRCMUPRCM_POWER_STATE_CLRInitialValue	(0x0)
#define	PRCMUPRCM_POWER_STATE_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_POWER_STATE_CLR	(0x258)

/* - PRCM_POWER_STATE_VAL */
#define	PRCMUPRCM_POWER_STATE_VALESRAM2_STATE	(0x300000)
#define	PRCMUPRCM_POWER_STATE_VALESRAM2_STATEShift	(0x14)
#define	PRCMUPRCM_POWER_STATE_VALESRAM1_STATE	(0xc0000)
#define	PRCMUPRCM_POWER_STATE_VALESRAM1_STATEShift	(0x12)
#define	PRCMUPRCM_POWER_STATE_VALESRAM0_STATE	(0x30000)
#define	PRCMUPRCM_POWER_STATE_VALESRAM0_STATEShift	(0x10)
#define	PRCMUPRCM_POWER_STATE_VALCSI_DSI	(0x8000)
#define	PRCMUPRCM_POWER_STATE_VALSGA_STATE	(0x1000)
#define	PRCMUPRCM_POWER_STATE_VALDSS_STATE	(0x800)
#define	PRCMUPRCM_POWER_STATE_VALSVA_PIPE_STATE	(0x400)
#define	PRCMUPRCM_POWER_STATE_VALSIA_PIPE_STATE	(0x80)
#define	PRCMUPRCM_POWER_STATE_VALACCESS_SS_STATE	(0x60)
#define	PRCMUPRCM_POWER_STATE_VALACCESS_SS_STATEShift	(0x5)
#define	PRCMUPRCM_POWER_STATE_VALDDR_CONTROLLER	(0x10)
#define	PRCMUPRCM_POWER_STATE_VALVARM_STATE	(0xc)
#define	PRCMUPRCM_POWER_STATE_VALVARM_STATEShift	(0x2)
#define	PRCMUPRCM_POWER_STATE_VALVAPE_STATE	(0x3)
#define	PRCMUPRCM_POWER_STATE_VALVAPE_STATEShift	(0x0)
#define	PRCMUPRCM_POWER_STATE_VALMask	(0x3f9cff)
#define	PRCMUPRCM_POWER_STATE_VALTestMask	(0x3f9cff)
#define	PRCMUPRCM_POWER_STATE_VALInitialValue	(0x2a001a)
#define	PRCMUPRCM_POWER_STATE_VALAccessType	(RW)
#define	PRCMUPRCM_POWER_STATE_VAL	(0x25c)

/* - PRCM_ARMITVALUE31TO0 */
#define	PRCMUPRCM_ARMITVALUE31TO0PRCM_ARMITVALUE31TO0	(0xffffffff)
#define	PRCMUPRCM_ARMITVALUE31TO0PRCM_ARMITVALUE31TO0Shift	(0x0)
#define	PRCMUPRCM_ARMITVALUE31TO0Mask	(0xffffffff)
#define	PRCMUPRCM_ARMITVALUE31TO0TestMask	(0xfffffff5)
#define	PRCMUPRCM_ARMITVALUE31TO0InitialValue	(0x0)
#define	PRCMUPRCM_ARMITVALUE31TO0AccessType	(RO)
#define	PRCMUPRCM_ARMITVALUE31TO0	(0x260)

/* - PRCM_ARMITVALUE63TO32 */
#define	PRCMUPRCM_ARMITVALUE63TO32PRCM_ARMITVALUE63TO32	(0xffffffff)
#define	PRCMUPRCM_ARMITVALUE63TO32PRCM_ARMITVALUE63TO32Shift	(0x0)
#define	PRCMUPRCM_ARMITVALUE63TO32Mask	(0xffffffff)
#define	PRCMUPRCM_ARMITVALUE63TO32TestMask	(0xffffffff)
#define	PRCMUPRCM_ARMITVALUE63TO32InitialValue	(0x0)
#define	PRCMUPRCM_ARMITVALUE63TO32AccessType	(RO)
#define	PRCMUPRCM_ARMITVALUE63TO32	(0x264)

/* - PRCM_ARMITVALUE95TO64 */
#define	PRCMUPRCM_ARMITVALUE95TO64PRCM_ARMITVALUE95TO64	(0xffffffff)
#define	PRCMUPRCM_ARMITVALUE95TO64PRCM_ARMITVALUE95TO64Shift	(0x0)
#define	PRCMUPRCM_ARMITVALUE95TO64Mask	(0xffffffff)
#define	PRCMUPRCM_ARMITVALUE95TO64TestMask	(0xffffffff)
#define	PRCMUPRCM_ARMITVALUE95TO64InitialValue	(0x0)
#define	PRCMUPRCM_ARMITVALUE95TO64AccessType	(RO)
#define	PRCMUPRCM_ARMITVALUE95TO64	(0x268)

/* - PRCM_ARMITVALUE127TO96 */
#define	PRCMUPRCM_ARMITVALUE127TO96PRCM_ARMITVALUE127TO96	(0xffffffff)
#define	PRCMUPRCM_ARMITVALUE127TO96PRCM_ARMITVALUE127TO96Shift	(0x0)
#define	PRCMUPRCM_ARMITVALUE127TO96Mask	(0xffffffff)
#define	PRCMUPRCM_ARMITVALUE127TO96TestMask	(0xffffffff)
#define	PRCMUPRCM_ARMITVALUE127TO96InitialValue	(0x0)
#define	PRCMUPRCM_ARMITVALUE127TO96AccessType	(RO)
#define	PRCMUPRCM_ARMITVALUE127TO96	(0x26c)

/* - PRCM_REDUN_LOAD */
#define	PRCMUPRCM_REDUN_LOADPRCM_REDUN_GO_SIA	(0x2)
#define	PRCMUPRCM_REDUN_LOADPRCM_REDUN_GO_ARM	(0x1)
#define	PRCMUPRCM_REDUN_LOADMask	(0x3)
#define	PRCMUPRCM_REDUN_LOADTestMask	(0x3)
#define	PRCMUPRCM_REDUN_LOADInitialValue	(0x0)
#define	PRCMUPRCM_REDUN_LOADAccessType	(NO_TEST)
#define	PRCMUPRCM_REDUN_LOAD		(0x270)

/* - PRCM_REDUN_STATUS */
#define	PRCMUPRCM_REDUN_STATUSPRCM_REDUN_OK_XP70	(0x8)
#define	PRCMUPRCM_REDUN_STATUSPRCM_REDUN_OK_ESRAM	(0x4)
#define	PRCMUPRCM_REDUN_STATUSPRCM_REDUN_OK_SIA	(0x2)
#define	PRCMUPRCM_REDUN_STATUSPRCM_REDUN_OK_ARM	(0x1)
#define	PRCMUPRCM_REDUN_STATUSMask	(0xf)
#define	PRCMUPRCM_REDUN_STATUSTestMask	(0xf)
#define	PRCMUPRCM_REDUN_STATUSInitialValue	(0xd)
#define	PRCMUPRCM_REDUN_STATUSAccessType	(NO_TEST)
#define	PRCMUPRCM_REDUN_STATUS		(0x274)

/* - PRCM_RNGCLK_MGT */
#define	PRCMUPRCM_RNGCLK_MGTRNGCLK26DIV	(0x800)
#define	PRCMUPRCM_RNGCLK_MGTRNGCLK26SRC	(0x400)
#define	PRCMUPRCM_RNGCLK_MGTRNGCLK26	(0x200)
#define	PRCMUPRCM_RNGCLK_MGTRNGCLKEN	(0x100)
#define	PRCMUPRCM_RNGCLK_MGTRNGCLKPLLSW	(0xe0)
#define	PRCMUPRCM_RNGCLK_MGTRNGCLKPLLSWShift	(0x5)
#define	PRCMUPRCM_RNGCLK_MGTRNGCLKPLLDIV	(0x1f)
#define	PRCMUPRCM_RNGCLK_MGTRNGCLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_RNGCLK_MGTMask	(0xfff)
#define	PRCMUPRCM_RNGCLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_RNGCLK_MGTInitialValue	(0x200)
#define	PRCMUPRCM_RNGCLK_MGTAccessType	(RW)
#define	PRCMUPRCM_RNGCLK_MGT		(0x284)

/* - PRCM_DAP_RESETN_SET */
#define	PRCMUPRCM_DAP_RESETN_SETSOC_NRESETDBG	(0x10000)
#define	PRCMUPRCM_DAP_RESETN_SETDAP_RESETN	(0x1)
#define	PRCMUPRCM_DAP_RESETN_SETMask	(0x10001)
#define	PRCMUPRCM_DAP_RESETN_SETTestMask	(0x10001)
#define	PRCMUPRCM_DAP_RESETN_SETInitialValue	(0x0)
#define	PRCMUPRCM_DAP_RESETN_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_DAP_RESETN_SET	(0x2a0)

/* - PRCM_DAP_RESETN_CLR */
#define	PRCMUPRCM_DAP_RESETN_CLRSOC_NRESETDBG	(0x10000)
#define	PRCMUPRCM_DAP_RESETN_CLRDAP_RESETN	(0x1)
#define	PRCMUPRCM_DAP_RESETN_CLRMask	(0x10001)
#define	PRCMUPRCM_DAP_RESETN_CLRTestMask	(0x10001)
#define	PRCMUPRCM_DAP_RESETN_CLRInitialValue	(0x0)
#define	PRCMUPRCM_DAP_RESETN_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_DAP_RESETN_CLR	(0x2a4)

/* - PRCM_DAP_RESETN_VAL */
#define	PRCMUPRCM_DAP_RESETN_VALSOC_NRESETDBG	(0x10000)
#define	PRCMUPRCM_DAP_RESETN_VALDAP_RESETN	(0x1)
#define	PRCMUPRCM_DAP_RESETN_VALMask	(0x10001)
#define	PRCMUPRCM_DAP_RESETN_VALTestMask	(0x10001)
#define	PRCMUPRCM_DAP_RESETN_VALInitialValue	(0x1)
#define	PRCMUPRCM_DAP_RESETN_VALAccessType	(RO)
#define	PRCMUPRCM_DAP_RESETN_VAL	(0x2a8)

/* - PRCM_SRAM_DEDCSTOV */
#define	PRCMUPRCM_SRAM_DEDCSTOVSTOV	(0x80)
#define	PRCMUPRCM_SRAM_DEDCSTOVDE	(0x40)
#define	PRCMUPRCM_SRAM_DEDCSTOVDC	(0x3f)
#define	PRCMUPRCM_SRAM_DEDCSTOVDCShift	(0x0)
#define	PRCMUPRCM_SRAM_DEDCSTOVMask	(0xff)
#define	PRCMUPRCM_SRAM_DEDCSTOVTestMask	(0xff)
#define	PRCMUPRCM_SRAM_DEDCSTOVInitialValue	(0x0)
#define	PRCMUPRCM_SRAM_DEDCSTOVAccessType	(RW)
#define	PRCMUPRCM_SRAM_DEDCSTOV		(0x300)

/* - PRCM_SRAM_LS_SLEEP */
#define	PRCMUPRCM_SRAM_LS_SLEEPSPARE_SLEEP	(0x10000000)
#define	PRCMUPRCM_SRAM_LS_SLEEPESRAM2_SLEEP	(0x100000)
#define	PRCMUPRCM_SRAM_LS_SLEEPESRAM1_SLEEP	(0x40000)
#define	PRCMUPRCM_SRAM_LS_SLEEPAPE_SLEEP	(0x4000)
#define	PRCMUPRCM_SRAM_LS_SLEEPDSS_SLEEP	(0x400)
#define	PRCMUPRCM_SRAM_LS_SLEEPACCESS_SS_LS	(0x200)
#define	PRCMUPRCM_SRAM_LS_SLEEPACCESS_SS_SLEEP	(0x100)
#define	PRCMUPRCM_SRAM_LS_SLEEPSIA_PIPE_LS	(0x80)
#define	PRCMUPRCM_SRAM_LS_SLEEPSIA_PIPE_SLEEP	(0x40)
#define	PRCMUPRCM_SRAM_LS_SLEEPSVA_PIPE_LS	(0x8)
#define	PRCMUPRCM_SRAM_LS_SLEEPSVA_PIPE_SLEEP	(0x4)
#define	PRCMUPRCM_SRAM_LS_SLEEPSGA_LS	(0x2)
#define	PRCMUPRCM_SRAM_LS_SLEEPSGA_SLEEP	(0x1)
#define	PRCMUPRCM_SRAM_LS_SLEEPMask	(0x101447cf)
#define	PRCMUPRCM_SRAM_LS_SLEEPTestMask	(0x101447cf)
#define	PRCMUPRCM_SRAM_LS_SLEEPInitialValue	(0x545)
#define	PRCMUPRCM_SRAM_LS_SLEEPAccessType	(RW)
#define	PRCMUPRCM_SRAM_LS_SLEEP		(0x304)

/* - PRCM_SRAM_A9 */
#define	PRCMUPRCM_SRAM_A9A9_LS		(0x200)
#define	PRCMUPRCM_SRAM_A9A9_SLEEP	(0x100)
#define	PRCMUPRCM_SRAM_A9A9_STOV	(0x80)
#define	PRCMUPRCM_SRAM_A9A9_DE		(0x40)
#define	PRCMUPRCM_SRAM_A9A9_DC		(0x3f)
#define	PRCMUPRCM_SRAM_A9A9_DCShift	(0x0)
#define	PRCMUPRCM_SRAM_A9Mask		(0x3ff)
#define	PRCMUPRCM_SRAM_A9TestMask	(0x3ff)
#define	PRCMUPRCM_SRAM_A9InitialValue	(0x0)
#define	PRCMUPRCM_SRAM_A9AccessType	(RW)
#define	PRCMUPRCM_SRAM_A9		(0x308)

/* - PRCM_ARM_LS_CLAMP */
#define	PRCMUPRCM_ARM_LS_CLAMPPLL_INLATCH_I	(0x4)
#define	PRCMUPRCM_ARM_LS_CLAMPOUTCLAMP_I	(0x2)
#define	PRCMUPRCM_ARM_LS_CLAMPINCLAMP_I	(0x1)
#define	PRCMUPRCM_ARM_LS_CLAMPMask	(0x7)
#define	PRCMUPRCM_ARM_LS_CLAMPTestMask	(0x7)
#define	PRCMUPRCM_ARM_LS_CLAMPInitialValue	(0x0)
#define	PRCMUPRCM_ARM_LS_CLAMPAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_ARM_LS_CLAMP		(0x30c)

/* - PRCM_IOCR */
#define	PRCMUPRCM_IOCRTDO_PULLUP_ENABLE	(0x2)
#define	PRCMUPRCM_IOCRIOFORCE		(0x1)
#define	PRCMUPRCM_IOCRMask		(0x3)
#define	PRCMUPRCM_IOCRTestMask		(0x3)
#define	PRCMUPRCM_IOCRInitialValue	(0x0)
#define	PRCMUPRCM_IOCRAccessType	(RW)
#define	PRCMUPRCM_IOCR			(0x310)

/* - PRCM_MODEM_SYSCLKOK */
#define	PRCMUPRCM_MODEM_SYSCLKOKPRCM_MODEM_SYSCLKOK	(0x3)
#define	PRCMUPRCM_MODEM_SYSCLKOKPRCM_MODEM_SYSCLKOKShift	(0x0)
#define	PRCMUPRCM_MODEM_SYSCLKOKMask	(0x3)
#define	PRCMUPRCM_MODEM_SYSCLKOKTestMask	(0x3)
#define	PRCMUPRCM_MODEM_SYSCLKOKInitialValue	(0x1)
#define	PRCMUPRCM_MODEM_SYSCLKOKAccessType	(RW)
#define	PRCMUPRCM_MODEM_SYSCLKOK	(0x314)

/* - PRCM_SYSCLKOK_DELAY */
#define	PRCMUPRCM_SYSCLKOK_DELAYPRCM_SYSCLKOK_DELAY	(0xff)
#define	PRCMUPRCM_SYSCLKOK_DELAYPRCM_SYSCLKOK_DELAYShift	(0x0)
#define	PRCMUPRCM_SYSCLKOK_DELAYMask	(0xff)
#define	PRCMUPRCM_SYSCLKOK_DELAYTestMask	(0xff)
#define	PRCMUPRCM_SYSCLKOK_DELAYInitialValue	(0xff)
#define	PRCMUPRCM_SYSCLKOK_DELAYAccessType	(RW)
#define	PRCMUPRCM_SYSCLKOK_DELAY	(0x318)

/* - PRCM_SYSCLKSTATUS */
#define	PRCMUPRCM_SYSCLKSTATUSSYSCLKLOCKED	(0x2)
#define	PRCMUPRCM_SYSCLKSTATUSMask	(0x2)
#define	PRCMUPRCM_SYSCLKSTATUSTestMask	(0x2)
#define	PRCMUPRCM_SYSCLKSTATUSInitialValue	(0x0)
#define	PRCMUPRCM_SYSCLKSTATUSAccessType	(RO)
#define	PRCMUPRCM_SYSCLKSTATUS		(0x31c)

/* - PRCM_SYSCLKOK_TIMER_START */
#define	PRCMUPRCM_SYSCLKOK_TIMER_STARTPRCM_SYSCLKOK_TIMER_START	(0x1)
#define	PRCMUPRCM_SYSCLKOK_TIMER_STARTMask	(0x1)
#define	PRCMUPRCM_SYSCLKOK_TIMER_STARTTestMask	(0x1)
#define	PRCMUPRCM_SYSCLKOK_TIMER_STARTInitialValue	(0x0)
#define	PRCMUPRCM_SYSCLKOK_TIMER_STARTAccessType	(WO)
#define	PRCMUPRCM_SYSCLKOK_TIMER_START	(0x320)

/* - PRCM_DSI_SW_RESET */
#define	PRCMUPRCM_DSI_SW_RESETDSI1_SW_RESETN	(0x2)
#define	PRCMUPRCM_DSI_SW_RESETDSI0_SW_RESETN	(0x1)
#define	PRCMUPRCM_DSI_SW_RESETMask	(0x3)
#define	PRCMUPRCM_DSI_SW_RESETTestMask	(0x3)
#define	PRCMUPRCM_DSI_SW_RESETInitialValue	(0x0)
#define	PRCMUPRCM_DSI_SW_RESETAccessType	(NO_TEST)
#define	PRCMUPRCM_DSI_SW_RESET		(0x324)

/* - PRCM_A9_MASK_REQ */
#define	PRCMUPRCM_A9_MASK_REQPRCM_A9_MASK_REQ	(0x1)
#define	PRCMUPRCM_A9_MASK_REQMask	(0x1)
#define	PRCMUPRCM_A9_MASK_REQTestMask	(0x1)
#define	PRCMUPRCM_A9_MASK_REQInitialValue	(0x0)
#define	PRCMUPRCM_A9_MASK_REQAccessType	(RW)
#define	PRCMUPRCM_A9_MASK_REQ		(0x328)

/* - PRCM_A9_MASK_ACK */
#define	PRCMUPRCM_A9_MASK_ACKPRCM_A9_MASK_ACK	(0x1)
#define	PRCMUPRCM_A9_MASK_ACKMask	(0x1)
#define	PRCMUPRCM_A9_MASK_ACKTestMask	(0x1)
#define	PRCMUPRCM_A9_MASK_ACKInitialValue	(0x0)
#define	PRCMUPRCM_A9_MASK_ACKAccessType	(RO)
#define	PRCMUPRCM_A9_MASK_ACK		(0x32c)

/* - PRCM_HOSTACCESS_REQ */
#define	PRCMUPRCM_HOSTACCESS_REQHOSTACCESS_ID	(0x6)
#define	PRCMUPRCM_HOSTACCESS_REQHOSTACCESS_IDShift	(0x1)
#define	PRCMUPRCM_HOSTACCESS_REQHOSTACCESS_REQ	(0x1)
#define	PRCMUPRCM_HOSTACCESS_REQMask	(0x7)
#define	PRCMUPRCM_HOSTACCESS_REQTestMask	(0x7)
#define	PRCMUPRCM_HOSTACCESS_REQInitialValue	(0x0)
#define	PRCMUPRCM_HOSTACCESS_REQAccessType	(RW)
#define	PRCMUPRCM_HOSTACCESS_REQ	(0x334)

/* - PRCM_TIMER_3_REF */
#define	PRCMUPRCM_TIMER_3_REFPRCM_TIMER_3_REF	(0xffffffff)
#define	PRCMUPRCM_TIMER_3_REFPRCM_TIMER_3_REFShift	(0x0)
#define	PRCMUPRCM_TIMER_3_REFMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_3_REFTestMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_3_REFInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_3_REFAccessType	(RW)
#define	PRCMUPRCM_TIMER_3_REF		(0x338)

/* - PRCM_TIMER_3_DOWNCOUNT */
#define	PRCMUPRCM_TIMER_3_DOWNCOUNTPRCM_TIMER_3_DOWNCOUNT	(0xffffffff)
#define	PRCMUPRCM_TIMER_3_DOWNCOUNTPRCM_TIMER_3_DOWNCOUNTShift	(0x0)
#define	PRCMUPRCM_TIMER_3_DOWNCOUNTMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_3_DOWNCOUNTTestMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_3_DOWNCOUNTInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_3_DOWNCOUNTAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_TIMER_3_DOWNCOUNT	(0x33c)

/* - PRCM_TIMER_3_MODE */
#define	PRCMUPRCM_TIMER_3_MODEPRCM_TIMER_3_MODE	(0x1)
#define	PRCMUPRCM_TIMER_3_MODEMask	(0x1)
#define	PRCMUPRCM_TIMER_3_MODETestMask	(0x1)
#define	PRCMUPRCM_TIMER_3_MODEInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_3_MODEAccessType	(RW)
#define	PRCMUPRCM_TIMER_3_MODE		(0x340)

/* - PRCM_PMB_SENS_CTRL */
#define	PRCMUPRCM_PMB_SENS_CTRLPD_SENS	(0x8000)
#define	PRCMUPRCM_PMB_SENS_CTRLALL_SENS	(0x4000)
#define	PRCMUPRCM_PMB_SENS_CTRLAUX_SEL	(0x2000)
#define	PRCMUPRCM_PMB_SENS_CTRLSMODE	(0x1800)
#define	PRCMUPRCM_PMB_SENS_CTRLSMODEShift	(0xb)
#define	PRCMUPRCM_PMB_SENS_CTRLSENS_RUN	(0x400)
#define	PRCMUPRCM_PMB_SENS_CTRLDIV_LEAK	(0x300)
#define	PRCMUPRCM_PMB_SENS_CTRLDIV_LEAKShift	(0x8)
#define	PRCMUPRCM_PMB_SENS_CTRLDIV_SPEED	(0xc0)
#define	PRCMUPRCM_PMB_SENS_CTRLDIV_SPEEDShift	(0x6)
#define	PRCMUPRCM_PMB_SENS_CTRLSEL	(0xf)
#define	PRCMUPRCM_PMB_SENS_CTRLSELShift	(0x0)
#define	PRCMUPRCM_PMB_SENS_CTRLMask	(0xffcf)
#define	PRCMUPRCM_PMB_SENS_CTRLTestMask	(0xffcf)
#define	PRCMUPRCM_PMB_SENS_CTRLInitialValue	(0x0)
#define	PRCMUPRCM_PMB_SENS_CTRLAccessType	(RW)
#define	PRCMUPRCM_PMB_SENS_CTRL		(0x344)

/* - PRCM_PMB_REF_COUNTER */
#define	PRCMUPRCM_PMB_REF_COUNTERREF_COUNTER	(0xffff)
#define	PRCMUPRCM_PMB_REF_COUNTERREF_COUNTERShift	(0x0)
#define	PRCMUPRCM_PMB_REF_COUNTERMask	(0xffff)
#define	PRCMUPRCM_PMB_REF_COUNTERTestMask	(0xffff)
#define	PRCMUPRCM_PMB_REF_COUNTERInitialValue	(0xffff)
#define	PRCMUPRCM_PMB_REF_COUNTERAccessType	(RW)
#define	PRCMUPRCM_PMB_REF_COUNTER	(0x348)

/* - PRCM_PMB_SENSOR_STATUS */
#define	PRCMUPRCM_PMB_SENSOR_STATUSSENSOR_STATUS	(0xffff)
#define	PRCMUPRCM_PMB_SENSOR_STATUSSENSOR_STATUSShift	(0x0)
#define	PRCMUPRCM_PMB_SENSOR_STATUSMask	(0xffff)
#define	PRCMUPRCM_PMB_SENSOR_STATUSTestMask	(0xffff)
#define	PRCMUPRCM_PMB_SENSOR_STATUSInitialValue	(0x0)
#define	PRCMUPRCM_PMB_SENSOR_STATUSAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_PMB_SENSOR_STATUS	(0x34c)

/* - PRCM_SEM */
#define	PRCMUPRCM_SEMPRCM_SEM		(0x1)
#define	PRCMUPRCM_SEMMask		(0x1)
#define	PRCMUPRCM_SEMTestMask		(0x1)
#define	PRCMUPRCM_SEMInitialValue	(0x0)
#define	PRCMUPRCM_SEMAccessType		(INITIAL_TEST)
#define	PRCMUPRCM_SEM			(0x400)

/* - PRCM_APE_EPOD_CFG */
#define	PRCMUPRCM_APE_EPOD_CFGBIAS_BOOST_VDDI_MMDSP	(0x10000)
#define	PRCMUPRCM_APE_EPOD_CFGVDDI_BIAS_CUR_1	(0xc000)
#define	PRCMUPRCM_APE_EPOD_CFGVDDI_BIAS_CUR_1Shift	(0xe)
#define	PRCMUPRCM_APE_EPOD_CFGBIAS_BOOST_VDDI_ESRAM	(0x3000)
#define	PRCMUPRCM_APE_EPOD_CFGBIAS_BOOST_VDDI_ESRAMShift	(0xc)
#define	PRCMUPRCM_APE_EPOD_CFGVDDI_BIAS_CUR_0	(0xc00)
#define	PRCMUPRCM_APE_EPOD_CFGVDDI_BIAS_CUR_0Shift	(0xa)
#define	PRCMUPRCM_APE_EPOD_CFGVDDI_BIAS_VOLT_1	(0x380)
#define	PRCMUPRCM_APE_EPOD_CFGVDDI_BIAS_VOLT_1Shift	(0x7)
#define	PRCMUPRCM_APE_EPOD_CFGVDDI_BIAS_VOLT_0	(0x70)
#define	PRCMUPRCM_APE_EPOD_CFGVDDI_BIAS_VOLT_0Shift	(0x4)
#define	PRCMUPRCM_APE_EPOD_CFGVDDI_WAKEUP_CUR_1	(0xc)
#define	PRCMUPRCM_APE_EPOD_CFGVDDI_WAKEUP_CUR_1Shift	(0x2)
#define	PRCMUPRCM_APE_EPOD_CFGVDDI_WAKEUP_CUR_0	(0x3)
#define	PRCMUPRCM_APE_EPOD_CFGVDDI_WAKEUP_CUR_0Shift	(0x0)
#define	PRCMUPRCM_APE_EPOD_CFGMask	(0x1ffff)
#define	PRCMUPRCM_APE_EPOD_CFGTestMask	(0x1ffff)
#define	PRCMUPRCM_APE_EPOD_CFGInitialValue	(0xfe4f)
#define	PRCMUPRCM_APE_EPOD_CFGAccessType	(RW)
#define	PRCMUPRCM_APE_EPOD_CFG		(0x404)

/* - PRCM_DDR_EPOD_CFG */
#define	PRCMUPRCM_DDR_EPOD_CFGBIAS_BOOST_VDDI_CTRL	(0x38000)
#define	PRCMUPRCM_DDR_EPOD_CFGBIAS_BOOST_VDDI_CTRLShift	(0xf)
#define	PRCMUPRCM_DDR_EPOD_CFGBIAS_BOOST_GNDI_CTRL	(0x4000)
#define	PRCMUPRCM_DDR_EPOD_CFGBIAS_CUR_CTRL	(0x3000)
#define	PRCMUPRCM_DDR_EPOD_CFGBIAS_CUR_CTRLShift	(0xc)
#define	PRCMUPRCM_DDR_EPOD_CFGVDDI_BIAS_VOLT_PHY	(0xe00)
#define	PRCMUPRCM_DDR_EPOD_CFGVDDI_BIAS_VOLT_PHYShift	(0x9)
#define	PRCMUPRCM_DDR_EPOD_CFGVDDI_BIAS_VOLT_CTRL	(0x1c0)
#define	PRCMUPRCM_DDR_EPOD_CFGVDDI_BIAS_VOLT_CTRLShift	(0x6)
#define	PRCMUPRCM_DDR_EPOD_CFGGNDI_BIAS_VOLT	(0x30)
#define	PRCMUPRCM_DDR_EPOD_CFGGNDI_BIAS_VOLTShift	(0x4)
#define	PRCMUPRCM_DDR_EPOD_CFGVDDI_WAKEUP_CUR	(0xc)
#define	PRCMUPRCM_DDR_EPOD_CFGVDDI_WAKEUP_CURShift	(0x2)
#define	PRCMUPRCM_DDR_EPOD_CFGGNDI_WAKEUP_CUR	(0x3)
#define	PRCMUPRCM_DDR_EPOD_CFGGNDI_WAKEUP_CURShift	(0x0)
#define	PRCMUPRCM_DDR_EPOD_CFGMask	(0x3ffff)
#define	PRCMUPRCM_DDR_EPOD_CFGTestMask	(0x3ffff)
#define	PRCMUPRCM_DDR_EPOD_CFGInitialValue	(0x3f02f)
#define	PRCMUPRCM_DDR_EPOD_CFGAccessType	(RW)
#define	PRCMUPRCM_DDR_EPOD_CFG		(0x408)

/* - PRCM_EPOD_C_SET */
#define	PRCMUPRCM_EPOD_C_SETAPERAMS_ON	(0x400000)
#define	PRCMUPRCM_EPOD_C_SETDSS_M_ON	(0x200000)
#define	PRCMUPRCM_EPOD_C_SETDSS_L_ON	(0x100000)
#define	PRCMUPRCM_EPOD_C_SETACCESS_SS_M_RET	(0x80000)
#define	PRCMUPRCM_EPOD_C_SETACCESS_SS_M_ON	(0x40000)
#define	PRCMUPRCM_EPOD_C_SETACCESS_SS_L_ON	(0x20000)
#define	PRCMUPRCM_EPOD_C_SETSIA_M_ON	(0x10000)
#define	PRCMUPRCM_EPOD_C_SETSIA_L_ON	(0x8000)
#define	PRCMUPRCM_EPOD_C_SETSVA_M_ON	(0x800)
#define	PRCMUPRCM_EPOD_C_SETSVA_L_ON	(0x400)
#define	PRCMUPRCM_EPOD_C_SETSGA_M_ON	(0x200)
#define	PRCMUPRCM_EPOD_C_SETSGA_L_ON	(0x100)
#define	PRCMUPRCM_EPOD_C_SETESRAM1_2_RET	(0x2)
#define	PRCMUPRCM_EPOD_C_SETESRAM1_2_ON	(0x1)
#define	PRCMUPRCM_EPOD_C_SETMask	(0x7f8f03)
#define	PRCMUPRCM_EPOD_C_SETTestMask	(0x7f8f03)
#define	PRCMUPRCM_EPOD_C_SETInitialValue	(0x0)
#define	PRCMUPRCM_EPOD_C_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_EPOD_C_SET		(0x410)

/* - PRCM_EPOD_C_CLR */
#define	PRCMUPRCM_EPOD_C_CLRAPERAMS_ON	(0x400000)
#define	PRCMUPRCM_EPOD_C_CLRDSS_M_ON	(0x200000)
#define	PRCMUPRCM_EPOD_C_CLRDSS_L_ON	(0x100000)
#define	PRCMUPRCM_EPOD_C_CLRACCESS_SS_M_RET	(0x80000)
#define	PRCMUPRCM_EPOD_C_CLRACCESS_SS_M_ON	(0x40000)
#define	PRCMUPRCM_EPOD_C_CLRACCESS_SS_L_ON	(0x20000)
#define	PRCMUPRCM_EPOD_C_CLRSIA_M_ON	(0x10000)
#define	PRCMUPRCM_EPOD_C_CLRSIA_L_ON	(0x8000)
#define	PRCMUPRCM_EPOD_C_CLRSVA_M_ON	(0x800)
#define	PRCMUPRCM_EPOD_C_CLRSVA_L_ON	(0x400)
#define	PRCMUPRCM_EPOD_C_CLRSGA_M_ON	(0x200)
#define	PRCMUPRCM_EPOD_C_CLRSGA_L_ON	(0x100)
#define	PRCMUPRCM_EPOD_C_CLRESRAM1_2_RET	(0x2)
#define	PRCMUPRCM_EPOD_C_CLRESRAM1_2_ON	(0x1)
#define	PRCMUPRCM_EPOD_C_CLRMask	(0x7f8f03)
#define	PRCMUPRCM_EPOD_C_CLRTestMask	(0x7f8f03)
#define	PRCMUPRCM_EPOD_C_CLRInitialValue	(0x0)
#define	PRCMUPRCM_EPOD_C_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_EPOD_C_CLR		(0x414)

/* - PRCM_EPOD_C_VAL */
#define	PRCMUPRCM_EPOD_C_VALAPERAMS_ON	(0x400000)
#define	PRCMUPRCM_EPOD_C_VALDSS_M_ON	(0x200000)
#define	PRCMUPRCM_EPOD_C_VALDSS_L_ON	(0x100000)
#define	PRCMUPRCM_EPOD_C_VALACCESS_SS_M_RET	(0x80000)
#define	PRCMUPRCM_EPOD_C_VALACCESS_SS_M_ON	(0x40000)
#define	PRCMUPRCM_EPOD_C_VALACCESS_SS_L_ON	(0x20000)
#define	PRCMUPRCM_EPOD_C_VALSIA_M_ON	(0x10000)
#define	PRCMUPRCM_EPOD_C_VALSIA_L_ON	(0x8000)
#define	PRCMUPRCM_EPOD_C_VALSVA_M_ON	(0x800)
#define	PRCMUPRCM_EPOD_C_VALSVA_L_ON	(0x400)
#define	PRCMUPRCM_EPOD_C_VALSGA_M_ON	(0x200)
#define	PRCMUPRCM_EPOD_C_VALSGA_L_ON	(0x100)
#define	PRCMUPRCM_EPOD_C_VALESRAM1_2_RET	(0x2)
#define	PRCMUPRCM_EPOD_C_VALESRAM1_2_ON	(0x1)
#define	PRCMUPRCM_EPOD_C_VALMask	(0x7f8f03)
#define	PRCMUPRCM_EPOD_C_VALTestMask	(0x7f8f03)
#define	PRCMUPRCM_EPOD_C_VALInitialValue	(0x440001)
#define	PRCMUPRCM_EPOD_C_VALAccessType	(RW)
#define	PRCMUPRCM_EPOD_C_VAL		(0x418)

/* - PRCM_EPOD_VOK */
#define	PRCMUPRCM_EPOD_VOKAPERAMS_M_VOK	(0x400000)
#define	PRCMUPRCM_EPOD_VOKDSS_M_VOK	(0x200000)
#define	PRCMUPRCM_EPOD_VOKDSS_L_VOK	(0x100000)
#define	PRCMUPRCM_EPOD_VOKACCESS_SS_MRET_VOK	(0x80000)
#define	PRCMUPRCM_EPOD_VOKACCESS_SS_M_VOK	(0x40000)
#define	PRCMUPRCM_EPOD_VOKACCESS_SS_L_VOK	(0x20000)
#define	PRCMUPRCM_EPOD_VOKSIA_M_VOK	(0x10000)
#define	PRCMUPRCM_EPOD_VOKSIA_L_VOK	(0x8000)
#define	PRCMUPRCM_EPOD_VOKSVA_M_VOK	(0x800)
#define	PRCMUPRCM_EPOD_VOKSVA_L_VOK	(0x400)
#define	PRCMUPRCM_EPOD_VOKSGA_M_VOK	(0x200)
#define	PRCMUPRCM_EPOD_VOKSGA_L_VOK	(0x100)
#define	PRCMUPRCM_EPOD_VOKESRAM1_2_VOK	(0x1)
#define	PRCMUPRCM_EPOD_VOKMask		(0x7f8f01)
#define	PRCMUPRCM_EPOD_VOKTestMask	(0x7f8f01)
#define	PRCMUPRCM_EPOD_VOKInitialValue	(0x0)
#define	PRCMUPRCM_EPOD_VOKAccessType	(NO_TEST)
#define	PRCMUPRCM_EPOD_VOK		(0x41c)

/* - PRCM_MMIP_LS_CLAMP_SET */
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETDSIPLL_CLAMPI	(0x400000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETDSS_CLAMPI	(0x200000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETSIA_PIPE_CLAMPI	(0x80000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETSVA_PIPE_CLAMPI	(0x20000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETSGA_CLAMPI	(0x10000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETDSIPLL_CLAMP	(0x800)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETDSS_CLAMP	(0x400)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETSIA_PIPE_CLAMP	(0x100)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETSVA_PIPE_CLAMP	(0x40)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETSGA_CLAMP	(0x20)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETMask	(0x6b0d60)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETTestMask	(0x6b0d64)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETInitialValue	(0x0)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_MMIP_LS_CLAMP_SET	(0x420)

/* - PRCM_MMIP_LS_CLAMP_CLR */
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRDSIPLL_CLAMPI	(0x400000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRDSS_CLAMPI	(0x200000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRSIA_PIPE_CLAMPI	(0x80000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRSVA_PIPE_CLAMPI	(0x20000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRSGA_CLAMPI	(0x10000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRDSIPLL_CLAMP	(0x800)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRDSS_CLAMP	(0x400)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRSIA_PIPE_CLAMP	(0x100)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRSVA_PIPE_CLAMP	(0x40)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRSGA_CLAMP	(0x20)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRMask	(0x6b0d60)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRTestMask	(0x6b0d64)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRInitialValue	(0x0)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_MMIP_LS_CLAMP_CLR	(0x424)

/* - PRCM_MMIP_LS_CLAMP_VAL */
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALDSIPLL_CLAMPI	(0x400000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALDSS_CLAMPI	(0x200000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALSIA_PIPE_CLAMPI	(0x80000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALSVA_PIPE_CLAMPI	(0x20000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALSGA_CLAMPI	(0x10000)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALDSIPLL_CLAMP	(0x800)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALDSS_CLAMP	(0x400)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALSIA_PIPE_CLAMP	(0x100)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALSVA_PIPE_CLAMP	(0x40)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALSGA_CLAMP	(0x20)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALMask	(0x6b0d60)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALTestMask	(0x6b0d60)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALInitialValue	(0x7b0f60)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VALAccessType	(RW)
#define	PRCMUPRCM_MMIP_LS_CLAMP_VAL	(0x428)

/* - PRCM_VSAFE_LS_CLAMP_SET */
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SETPMB_CLAMP_VAPE	(0x20000)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SETPMB_CLAMP_VARM	(0x10000)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SETVANA_VSAFE_CLAMP	(0x100)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SETVPLL_VSAFE_CLAMP	(0x80)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SETVAPE_VSAFE_CLAMP_2	(0x40)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SETVAPE_VSAFE_CLAMP_1	(0x10)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SETVAPE_VSAFE_CLAMP_0	(0x4)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SETVAPE_VSAFE_FIFOCLAMP	(0x1)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SETMask	(0x301d5)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SETTestMask	(0x301d5)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SETInitialValue	(0x0)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_SET	(0x42c)

/* - PRCM_VSAFE_LS_CLAMP_CLR */
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLRPMB_CLAMP_VAPE	(0x20000)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLRPMB_CLAMP_VARM	(0x10000)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLRVANA_VSAFE_CLAMP	(0x100)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLRVPLL_VSAFE_CLAMP	(0x80)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLRVAPE_VSAFE_CLAMP_2	(0x40)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLRVAPE_VSAFE_CLAMP_1	(0x10)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLRVAPE_VSAFE_CLAMP_0	(0x4)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLRVAPE_VSAFE_FIFOCLAMP	(0x1)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLRMask	(0x301d5)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLRTestMask	(0x301d5)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLRInitialValue	(0x0)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_CLR	(0x430)

/* - PRCM_VSAFE_LS_CLAMP_VAL */
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VALPMB_CLAMP_VAPE	(0x20000)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VALPMB_CLAMP_VARM	(0x10000)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VALVANA_VSAFE_CLAMP	(0x100)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VALVPLL_VSAFE_CLAMP	(0x80)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VALVAPE_VSAFE_CLAMP_2	(0x40)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VALVAPE_VSAFE_CLAMP_1	(0x10)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VALVAPE_VSAFE_CLAMP_0	(0x4)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VALVAPE_VSAFE_FIFOCLAMP	(0x1)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VALMask	(0x301d5)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VALTestMask	(0x301d5)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VALInitialValue	(0x30000)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VALAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_VSAFE_LS_CLAMP_VAL	(0x434)

/* - PRCM_DDRSUBSYS_APE_MINBW */
#define	PRCMUPRCM_DDRSUBSYS_APE_MINBWAPE_MIN_BW	(0x3)
#define	PRCMUPRCM_DDRSUBSYS_APE_MINBWAPE_MIN_BWShift	(0x0)
#define	PRCMUPRCM_DDRSUBSYS_APE_MINBWMask	(0x3)
#define	PRCMUPRCM_DDRSUBSYS_APE_MINBWTestMask	(0x3)
#define	PRCMUPRCM_DDRSUBSYS_APE_MINBWInitialValue	(0x0)
#define	PRCMUPRCM_DDRSUBSYS_APE_MINBWAccessType	(RW)
#define	PRCMUPRCM_DDRSUBSYS_APE_MINBW	(0x438)

/* - PRCM_DDRSUBSYS_STATUS */
#define	PRCMUPRCM_DDRSUBSYS_STATUSSPARE	(0xfff00000)
#define	PRCMUPRCM_DDRSUBSYS_STATUSSPAREShift	(0x14)
#define	PRCMUPRCM_DDRSUBSYS_STATUSPLL_FSM_STATE	(0xe0000)
#define	PRCMUPRCM_DDRSUBSYS_STATUSPLL_FSM_STATEShift	(0x11)
#define	PRCMUPRCM_DDRSUBSYS_STATUSPHY_DOMAIN_FSM_STATE	(0x1c000)
#define	PRCMUPRCM_DDRSUBSYS_STATUSPHY_DOMAIN_FSM_STATEShift	(0xe)
#define	PRCMUPRCM_DDRSUBSYS_STATUSCORE_DOMAIN_FSM_STATE	(0x3c00)
#define	PRCMUPRCM_DDRSUBSYS_STATUSCORE_DOMAIN_FSM_STATEShift	(0xa)
#define	PRCMUPRCM_DDRSUBSYS_STATUSEFFECTIVE_MIN_BW	(0x60)
#define	PRCMUPRCM_DDRSUBSYS_STATUSEFFECTIVE_MIN_BWShift	(0x5)
#define	PRCMUPRCM_DDRSUBSYS_STATUSMAIN_FSM_STATE	(0x1f)
#define	PRCMUPRCM_DDRSUBSYS_STATUSMAIN_FSM_STATEShift	(0x0)
#define	PRCMUPRCM_DDRSUBSYS_STATUSMask	(0xfffffc7f)
#define	PRCMUPRCM_DDRSUBSYS_STATUSTestMask	(0xfffffc7f)
#define	PRCMUPRCM_DDRSUBSYS_STATUSInitialValue	(0x0)
#define	PRCMUPRCM_DDRSUBSYS_STATUSAccessType	(NO_TEST)
#define	PRCMUPRCM_DDRSUBSYS_STATUS	(0x43c)

/* - PRCM_DDRSUBSYS_CONTROL */
#define	PRCMUPRCM_DDRSUBSYS_CONTROLSPARE_2	(0xfff800)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLSPARE_2Shift	(0xb)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLMIN_BW_REMAP	(0x400)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLVREF_IO_SET_WITH_EXTERNAL_VREF	(0x200)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLFORCE_PHY_IO_ISOLATION	(0x100)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLFREQDIV_BY4_DISABLE	(0x20)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLSPARE_1	(0x18)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLSPARE_1Shift	(0x3)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLPHY_OFF_DISABLE	(0x4)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLCORE_OFF_DISABLE	(0x2)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLCORE_BIAS_DISABLE	(0x1)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLMask	(0xffff3f)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLTestMask	(0xffff3f)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLInitialValue	(0x7)
#define	PRCMUPRCM_DDRSUBSYS_CONTROLAccessType	(RW)
#define	PRCMUPRCM_DDRSUBSYS_CONTROL	(0x440)

/* - PRCM_DDRSUBSYS_HIGH_LEAK_COND */
#define	PRCMUPRCM_DDRSUBSYS_HIGH_LEAK_CONDMask	(0x0)
#define	PRCMUPRCM_DDRSUBSYS_HIGH_LEAK_CONDTestMask	(0x0)
#define	PRCMUPRCM_DDRSUBSYS_HIGH_LEAK_CONDInitialValue	(0x0)
#define	PRCMUPRCM_DDRSUBSYS_HIGH_LEAK_CONDAccessType	(RW)
#define	PRCMUPRCM_DDRSUBSYS_HIGH_LEAK_COND	(0x444)

/* - PRCM_DDRSUBSYS_CONFIG */
#define	PRCMUPRCM_DDRSUBSYS_CONFIGDDRCONFIG_REQ	(0x3)
#define	PRCMUPRCM_DDRSUBSYS_CONFIGDDRCONFIG_REQShift	(0x0)
#define	PRCMUPRCM_DDRSUBSYS_CONFIGMask	(0x3)
#define	PRCMUPRCM_DDRSUBSYS_CONFIGTestMask	(0x3)
#define	PRCMUPRCM_DDRSUBSYS_CONFIGInitialValue	(0x0)
#define	PRCMUPRCM_DDRSUBSYS_CONFIGAccessType	(RO)
#define	PRCMUPRCM_DDRSUBSYS_CONFIG	(0x448)

/* - PRCM_DDRSUBSYS_CONFIG_ACK */
#define	PRCMUPRCM_DDRSUBSYS_CONFIG_ACKDDRCONFIG_ACK	(0x3)
#define	PRCMUPRCM_DDRSUBSYS_CONFIG_ACKDDRCONFIG_ACKShift	(0x0)
#define	PRCMUPRCM_DDRSUBSYS_CONFIG_ACKMask	(0x3)
#define	PRCMUPRCM_DDRSUBSYS_CONFIG_ACKTestMask	(0x3)
#define	PRCMUPRCM_DDRSUBSYS_CONFIG_ACKInitialValue	(0x0)
#define	PRCMUPRCM_DDRSUBSYS_CONFIG_ACKAccessType	(NO_TEST)
#define	PRCMUPRCM_DDRSUBSYS_CONFIG_ACK	(0x44c)

/* - PRCM_TIMER_4_REF */
#define	PRCMUPRCM_TIMER_4_REFPRCM_TIMER_4_REF	(0xffffffff)
#define	PRCMUPRCM_TIMER_4_REFPRCM_TIMER_4_REFShift	(0x0)
#define	PRCMUPRCM_TIMER_4_REFMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_4_REFTestMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_4_REFInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_4_REFAccessType	(RW)
#define	PRCMUPRCM_TIMER_4_REF		(0x450)

/* - PRCM_TIMER_4_DOWNCOUNT */
#define	PRCMUPRCM_TIMER_4_DOWNCOUNTPRCM_TIMER_4_DOWNCOUNT	(0xffffffff)
#define	PRCMUPRCM_TIMER_4_DOWNCOUNTPRCM_TIMER_4_DOWNCOUNTShift	(0x0)
#define	PRCMUPRCM_TIMER_4_DOWNCOUNTMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_4_DOWNCOUNTTestMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_4_DOWNCOUNTInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_4_DOWNCOUNTAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_TIMER_4_DOWNCOUNT	(0x454)

/* - PRCM_TIMER_4_MODE */
#define	PRCMUPRCM_TIMER_4_MODEPRCM_TIMER_4_MODE	(0x1)
#define	PRCMUPRCM_TIMER_4_MODEMask	(0x1)
#define	PRCMUPRCM_TIMER_4_MODETestMask	(0x1)
#define	PRCMUPRCM_TIMER_4_MODEInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_4_MODEAccessType	(RW)
#define	PRCMUPRCM_TIMER_4_MODE		(0x458)

/* - PRCM_TIMER_5_REF */
#define	PRCMUPRCM_TIMER_5_REFPRCM_TIMER_5_REF	(0xffffffff)
#define	PRCMUPRCM_TIMER_5_REFPRCM_TIMER_5_REFShift	(0x0)
#define	PRCMUPRCM_TIMER_5_REFMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_5_REFTestMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_5_REFInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_5_REFAccessType	(RW)
#define	PRCMUPRCM_TIMER_5_REF		(0x45c)

/* - PRCM_TIMER_5_DOWNCOUNT */
#define	PRCMUPRCM_TIMER_5_DOWNCOUNTPRCM_TIMER_5_DOWNCOUNT	(0xffffffff)
#define	PRCMUPRCM_TIMER_5_DOWNCOUNTPRCM_TIMER_5_DOWNCOUNTShift	(0x0)
#define	PRCMUPRCM_TIMER_5_DOWNCOUNTMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_5_DOWNCOUNTTestMask	(0xffffffff)
#define	PRCMUPRCM_TIMER_5_DOWNCOUNTInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_5_DOWNCOUNTAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_TIMER_5_DOWNCOUNT	(0x460)

/* - PRCM_TIMER_5_MODE */
#define	PRCMUPRCM_TIMER_5_MODEPRCM_TIMER_5_MODE	(0x1)
#define	PRCMUPRCM_TIMER_5_MODEMask	(0x1)
#define	PRCMUPRCM_TIMER_5_MODETestMask	(0x1)
#define	PRCMUPRCM_TIMER_5_MODEInitialValue	(0x0)
#define	PRCMUPRCM_TIMER_5_MODEAccessType	(RW)
#define	PRCMUPRCM_TIMER_5_MODE		(0x464)

/* - PRCM_SEM_A9_IT_CLR */
#define	PRCMUPRCM_SEM_A9_IT_CLRPRCM_SEM_A9_IT_CLR	(0x1)
#define	PRCMUPRCM_SEM_A9_IT_CLRMask	(0x1)
#define	PRCMUPRCM_SEM_A9_IT_CLRTestMask	(0x1)
#define	PRCMUPRCM_SEM_A9_IT_CLRInitialValue	(0x0)
#define	PRCMUPRCM_SEM_A9_IT_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_SEM_A9_IT_CLR		(0x46c)

/* - PRCM_APE_MEM_REQ */
#define	PRCMUPRCM_APE_MEM_REQAPE_MEM_REQ	(0x1)
#define	PRCMUPRCM_APE_MEM_REQMask	(0x1)
#define	PRCMUPRCM_APE_MEM_REQTestMask	(0x1)
#define	PRCMUPRCM_APE_MEM_REQInitialValue	(0x0)
#define	PRCMUPRCM_APE_MEM_REQAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_APE_MEM_REQ		(0x470)

/* - PRCM_DBG_FORCES_APE_MEM_REQ */
#define	PRCMUPRCM_DBG_FORCES_APE_MEM_REQDBG_FORCES_APE_MEM_REQ	(0x1)
#define	PRCMUPRCM_DBG_FORCES_APE_MEM_REQMask	(0x1)
#define	PRCMUPRCM_DBG_FORCES_APE_MEM_REQTestMask	(0x1)
#define	PRCMUPRCM_DBG_FORCES_APE_MEM_REQInitialValue	(0x0)
#define	PRCMUPRCM_DBG_FORCES_APE_MEM_REQAccessType	(RW)
#define	PRCMUPRCM_DBG_FORCES_APE_MEM_REQ	(0x474)

/* - PRCM_APE_MEM_WFX_EN */
#define	PRCMUPRCM_APE_MEM_WFX_ENWFE_1_ENABLE	(0x10)
#define	PRCMUPRCM_APE_MEM_WFX_ENWFE_0_ENABLE	(0x8)
#define	PRCMUPRCM_APE_MEM_WFX_ENWFI_1_ENABLE	(0x4)
#define	PRCMUPRCM_APE_MEM_WFX_ENWFI_0_ENABLE	(0x2)
#define	PRCMUPRCM_APE_MEM_WFX_ENPL310_IDLE_ENABLE	(0x1)
#define	PRCMUPRCM_APE_MEM_WFX_ENMask	(0x1f)
#define	PRCMUPRCM_APE_MEM_WFX_ENTestMask	(0x1f)
#define	PRCMUPRCM_APE_MEM_WFX_ENInitialValue	(0x0)
#define	PRCMUPRCM_APE_MEM_WFX_ENAccessType	(RW)
#define	PRCMUPRCM_APE_MEM_WFX_EN	(0x478)

/* - PRCM_APE_MEM_LATENCY */
#define	PRCMUPRCM_APE_MEM_LATENCYAPE_MEM_LATENCY	(0x1)
#define	PRCMUPRCM_APE_MEM_LATENCYMask	(0x1)
#define	PRCMUPRCM_APE_MEM_LATENCYTestMask	(0x1)
#define	PRCMUPRCM_APE_MEM_LATENCYInitialValue	(0x0)
#define	PRCMUPRCM_APE_MEM_LATENCYAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_APE_MEM_LATENCY	(0x47c)

/* - PRCM_APE_MEM_ACK */
#define	PRCMUPRCM_APE_MEM_ACKAPE_MEM_ACK	(0x1)
#define	PRCMUPRCM_APE_MEM_ACKMask	(0x1)
#define	PRCMUPRCM_APE_MEM_ACKTestMask	(0x1)
#define	PRCMUPRCM_APE_MEM_ACKInitialValue	(0x0)
#define	PRCMUPRCM_APE_MEM_ACKAccessType	(RO)
#define	PRCMUPRCM_APE_MEM_ACK		(0x480)

/* - PRCM_ITSTATUS5 */
#define	PRCMUPRCM_ITSTATUS5GPIO_EVENTS	(0xff)
#define	PRCMUPRCM_ITSTATUS5GPIO_EVENTSShift	(0x0)
#define	PRCMUPRCM_ITSTATUS5Mask		(0xff)
#define	PRCMUPRCM_ITSTATUS5TestMask	(0xff)
#define	PRCMUPRCM_ITSTATUS5InitialValue	(0x0)
#define	PRCMUPRCM_ITSTATUS5AccessType	(RO)
#define	PRCMUPRCM_ITSTATUS5		(0x484)

/* - PRCM_ITCLR5 */
#define	PRCMUPRCM_ITCLR5GPIO_EVENTS	(0xff)
#define	PRCMUPRCM_ITCLR5GPIO_EVENTSShift	(0x0)
#define	PRCMUPRCM_ITCLR5Mask		(0xff)
#define	PRCMUPRCM_ITCLR5TestMask	(0xff)
#define	PRCMUPRCM_ITCLR5InitialValue	(0x0)
#define	PRCMUPRCM_ITCLR5AccessType	(WO)
#define	PRCMUPRCM_ITCLR5		(0x488)

/* - PRCM_ARM_IT1_CLR */
#define	PRCMUPRCM_ARM_IT1_CLRPRCM_ARM_IT1_CLR	(0xff)
#define	PRCMUPRCM_ARM_IT1_CLRPRCM_ARM_IT1_CLRShift	(0x0)
#define	PRCMUPRCM_ARM_IT1_CLRMask	(0xff)
#define	PRCMUPRCM_ARM_IT1_CLRTestMask	(0xff)
#define	PRCMUPRCM_ARM_IT1_CLRInitialValue	(0x0)
#define	PRCMUPRCM_ARM_IT1_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_ARM_IT1_CLR		(0x48c)

/* - PRCM_ARM_IT1_SET */
#define	PRCMUPRCM_ARM_IT1_SETPRCM_ARM_IT1_SET	(0xff)
#define	PRCMUPRCM_ARM_IT1_SETPRCM_ARM_IT1_SETShift	(0x0)
#define	PRCMUPRCM_ARM_IT1_SETMask	(0xff)
#define	PRCMUPRCM_ARM_IT1_SETTestMask	(0xff)
#define	PRCMUPRCM_ARM_IT1_SETInitialValue	(0x0)
#define	PRCMUPRCM_ARM_IT1_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_ARM_IT1_SET		(0x490)

/* - PRCM_ARM_IT1_VAL */
#define	PRCMUPRCM_ARM_IT1_VALPRCM_ARM_IT1_VAL	(0xff)
#define	PRCMUPRCM_ARM_IT1_VALPRCM_ARM_IT1_VALShift	(0x0)
#define	PRCMUPRCM_ARM_IT1_VALMask	(0xff)
#define	PRCMUPRCM_ARM_IT1_VALTestMask	(0xff)
#define	PRCMUPRCM_ARM_IT1_VALInitialValue	(0x0)
#define	PRCMUPRCM_ARM_IT1_VALAccessType	(RW)
#define	PRCMUPRCM_ARM_IT1_VAL		(0x494)

/* - PRCM_MOD_PWR_OK */
#define	PRCMUPRCM_MOD_PWR_OKPRCM_MOD_PWR_OK	(0x1)
#define	PRCMUPRCM_MOD_PWR_OKMask	(0x1)
#define	PRCMUPRCM_MOD_PWR_OKTestMask	(0x1)
#define	PRCMUPRCM_MOD_PWR_OKInitialValue	(0x0)
#define	PRCMUPRCM_MOD_PWR_OKAccessType	(RW)
#define	PRCMUPRCM_MOD_PWR_OK		(0x498)

/* - PRCM_MOD_APE_ACK */
#define	PRCMUPRCM_MOD_APE_ACKPRCM_MOD_APE_ACK	(0x1)
#define	PRCMUPRCM_MOD_APE_ACKMask	(0x1)
#define	PRCMUPRCM_MOD_APE_ACKTestMask	(0x1)
#define	PRCMUPRCM_MOD_APE_ACKInitialValue	(0x0)
#define	PRCMUPRCM_MOD_APE_ACKAccessType	(RW)
#define	PRCMUPRCM_MOD_APE_ACK		(0x49c)

/* - PRCM_DBG_PWRCTL */
#define	PRCMUPRCM_DBG_PWRCTLSPARE	(0x3e0)
#define	PRCMUPRCM_DBG_PWRCTLSPAREShift	(0x5)
#define	PRCMUPRCM_DBG_PWRCTLA9DBGCLKEN	(0x10)
#define	PRCMUPRCM_DBG_PWRCTLMODDBGCLKEN	(0x8)
#define	PRCMUPRCM_DBG_PWRCTLMODNOPWRDN	(0x4)
#define	PRCMUPRCM_DBG_PWRCTLMODPWRUPEN	(0x2)
#define	PRCMUPRCM_DBG_PWRCTLA9PWRUPEN	(0x1)
#define	PRCMUPRCM_DBG_PWRCTLMask	(0x3ff)
#define	PRCMUPRCM_DBG_PWRCTLTestMask	(0x3ff)
#define	PRCMUPRCM_DBG_PWRCTLInitialValue	(0x1f)
#define	PRCMUPRCM_DBG_PWRCTLAccessType	(RW)
#define	PRCMUPRCM_DBG_PWRCTL		(0x4ac)

/* - PRCM_HWOBS_H */
#define	PRCMUPRCM_HWOBS_HHW_OBS_EN	(0x10)
#define	PRCMUPRCM_HWOBS_HHW_OBS_SEL_17	(0xc)
#define	PRCMUPRCM_HWOBS_HHW_OBS_SEL_17Shift	(0x2)
#define	PRCMUPRCM_HWOBS_HHW_OBS_SEL_16	(0x3)
#define	PRCMUPRCM_HWOBS_HHW_OBS_SEL_16Shift	(0x0)
#define	PRCMUPRCM_HWOBS_HMask		(0x1f)
#define	PRCMUPRCM_HWOBS_HTestMask	(0x1f)
#define	PRCMUPRCM_HWOBS_HInitialValue	(0x0)
#define	PRCMUPRCM_HWOBS_HAccessType	(RW)
#define	PRCMUPRCM_HWOBS_H		(0x4b0)

/* - PRCM_HWOBS_L */
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_15	(0xc0000000)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_15Shift	(0x1e)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_14	(0x30000000)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_14Shift	(0x1c)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_13	(0xc000000)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_13Shift	(0x1a)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_12	(0x3000000)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_12Shift	(0x18)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_11	(0xc00000)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_11Shift	(0x16)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_10	(0x300000)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_10Shift	(0x14)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_9	(0xc0000)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_9Shift	(0x12)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_8	(0x30000)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_8Shift	(0x10)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_7	(0xc000)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_7Shift	(0xe)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_6	(0x3000)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_6Shift	(0xc)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_5	(0xc00)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_5Shift	(0xa)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_4	(0x300)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_4Shift	(0x8)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_3	(0xc0)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_3Shift	(0x6)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_2	(0x30)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_2Shift	(0x4)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_1	(0xc)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_1Shift	(0x2)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_0	(0x3)
#define	PRCMUPRCM_HWOBS_LHW_OBS_SEL_0Shift	(0x0)
#define	PRCMUPRCM_HWOBS_LMask		(0xffffffff)
#define	PRCMUPRCM_HWOBS_LTestMask	(0xffffffff)
#define	PRCMUPRCM_HWOBS_LInitialValue	(0x0)
#define	PRCMUPRCM_HWOBS_LAccessType	(RW)
#define	PRCMUPRCM_HWOBS_L		(0x4b4)

/* - PRCM_PLLDSI_FREQ */
#define	PRCMUPRCM_PLLDSI_FREQSELDIV2	(0x1000000)
#define	PRCMUPRCM_PLLDSI_FREQR		(0x70000)
#define	PRCMUPRCM_PLLDSI_FREQRShift	(0x10)
#define	PRCMUPRCM_PLLDSI_FREQN		(0x3f00)
#define	PRCMUPRCM_PLLDSI_FREQNShift	(0x8)
#define	PRCMUPRCM_PLLDSI_FREQD		(0xff)
#define	PRCMUPRCM_PLLDSI_FREQDShift	(0x0)
#define	PRCMUPRCM_PLLDSI_FREQMask	(0x1073fff)
#define	PRCMUPRCM_PLLDSI_FREQTestMask	(0x1073fff)
#define	PRCMUPRCM_PLLDSI_FREQInitialValue	(0x4013b)
#define	PRCMUPRCM_PLLDSI_FREQAccessType	(RW)
#define	PRCMUPRCM_PLLDSI_FREQ		(0x500)

/* - PRCM_PLLDSI_ENABLE */
#define	PRCMUPRCM_PLLDSI_ENABLEPRCM_PLLDSI_ENABLE	(0x1)
#define	PRCMUPRCM_PLLDSI_ENABLEMask	(0x1)
#define	PRCMUPRCM_PLLDSI_ENABLETestMask	(0x1)
#define	PRCMUPRCM_PLLDSI_ENABLEInitialValue	(0x0)
#define	PRCMUPRCM_PLLDSI_ENABLEAccessType	(RW)
#define	PRCMUPRCM_PLLDSI_ENABLE		(0x504)

/* - PRCM_PLLDSI_LOCKP */
#define	PRCMUPRCM_PLLDSI_LOCKPPRCM_PLLDSI_LOCKP3	(0x2)
#define	PRCMUPRCM_PLLDSI_LOCKPPRCM_PLLDSI_LOCKP10	(0x1)
#define	PRCMUPRCM_PLLDSI_LOCKPMask	(0x3)
#define	PRCMUPRCM_PLLDSI_LOCKPTestMask	(0x3)
#define	PRCMUPRCM_PLLDSI_LOCKPInitialValue	(0x0)
#define	PRCMUPRCM_PLLDSI_LOCKPAccessType	(RO)
#define	PRCMUPRCM_PLLDSI_LOCKP		(0x508)

/* - PRCM_RNG_ENABLE */
#define	PRCMUPRCM_RNG_ENABLEPRCM_RNG_ENABLE	(0x1)
#define	PRCMUPRCM_RNG_ENABLEMask	(0x1)
#define	PRCMUPRCM_RNG_ENABLETestMask	(0x1)
#define	PRCMUPRCM_RNG_ENABLEInitialValue	(0x0)
#define	PRCMUPRCM_RNG_ENABLEAccessType	(RW)
#define	PRCMUPRCM_RNG_ENABLE		(0x50c)

/* - PRCM_YYCLKEN0_MGT_SET */
#define	PRCMUPRCM_YYCLKEN0_MGT_SETTVCLKEN	(0x20000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETB2R2CLKEN	(0x10000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETDMACLKEN	(0x8000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETDSIALTCLKEN	(0x4000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETMCDECLKEN	(0x1000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETAPETRACECLKEN	(0x800000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETAPEATCLKEN	(0x400000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETHDMICLKEN	(0x200000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETIRRCCLKEN	(0x40000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETPWMCLKEN	(0x20000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETIRDACLKEN	(0x10000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETPER6CLKEN	(0x8000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETPER5CLKEN	(0x4000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETPER3CLKEN	(0x2000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETPER2CLKEN	(0x1000)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETPER1CLKEN	(0x800)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETSDMMCCLKEN	(0x200)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETI2CCLKEN	(0x100)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETMSP02CLKEN	(0x40)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETUARTCLKEN	(0x20)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETSGACLKEN	(0x10)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETSIACLKEN	(0x8)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETSVACLKEN	(0x4)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETACLKEN	(0x2)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETARMCLKFIXEN	(0x1)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETMask	(0x3de7fb7f)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETTestMask	(0x3de7fb7f)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETInitialValue	(0x0)
#define	PRCMUPRCM_YYCLKEN0_MGT_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_YYCLKEN0_MGT_SET	(0x510)

/* - PRCM_YYCLKEN1_MGT_SET */
#define	PRCMUPRCM_YYCLKEN1_MGT_SETCLK26M2DSI_EN	(0x8000)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETCLK26M2CLKGEN_EN	(0x4000)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETTEMP_SENS_EN	(0x2000)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETPMBCLK_EN	(0x1000)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETMSP1CLK_EN	(0x800)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETPCLKCD_EN	(0x400)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETSPARE2CLKEN	(0x200)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETSPARE1CLKEN	(0x100)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETPCLKMSP1_EN	(0x80)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETP4SUBCLK_EN	(0x78)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETP4SUBCLK_ENShift	(0x3)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETPCLKP4GPIO_EN	(0x4)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETPCLKDBG_EN	(0x2)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETRNGCLKEN	(0x1)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETMask	(0xffff)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETTestMask	(0xffff)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETInitialValue	(0xf4fe)
#define	PRCMUPRCM_YYCLKEN1_MGT_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_YYCLKEN1_MGT_SET	(0x514)

/* - PRCM_YYCLKEN0_MGT_CLR */
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRTVCLKEN	(0x20000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRB2R2CLKEN	(0x10000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRDMACLKEN	(0x8000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRDSIALTCLKEN	(0x4000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRMCDECLKEN	(0x1000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRAPETRACECLKEN	(0x800000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRAPEATCLKEN	(0x400000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRHDMICLKEN	(0x200000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRIRRCCLKEN	(0x40000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRPWMCLKEN	(0x20000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRIRDACLKEN	(0x10000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRPER6CLKEN	(0x8000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRPER5CLKEN	(0x4000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRPER3CLKEN	(0x2000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRPER2CLKEN	(0x1000)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRPER1CLKEN	(0x800)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRSDMMCCLKEN	(0x200)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRI2CCLKEN	(0x100)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRMSP02CLKEN	(0x40)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRUARTCLKEN	(0x20)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRSGACLKEN	(0x10)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRSIACLKEN	(0x8)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRSVACLKEN	(0x4)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRACLKEN	(0x2)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRARMCLKFIXEN	(0x1)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRMask	(0x3de7fb7f)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRTestMask	(0x3de7fb7f)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRInitialValue	(0x0)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_YYCLKEN0_MGT_CLR	(0x518)

/* - PRCM_YYCLKEN1_MGT_CLR */
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRCLK26M2DSI_EN	(0x8000)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRCLK26M2CLKGEN_EN	(0x4000)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRTEMP_SENS_EN	(0x2000)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRPMBCLK_EN	(0x1000)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRMSP1CLK_EN	(0x800)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRPCLKCD_EN	(0x400)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRSPARE2CLKEN	(0x200)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRSPARE1CLKEN	(0x100)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRPCLKMSP1_EN	(0x80)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRP4SUBCLK_EN	(0x78)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRP4SUBCLK_ENShift	(0x3)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRPCLKP4GPIO_EN	(0x4)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRPCLKDBG_EN	(0x2)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRRNGCLKEN	(0x1)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRMask	(0xffff)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRTestMask	(0xffff)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRInitialValue	(0xf4fe)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_YYCLKEN1_MGT_CLR	(0x51c)

/* - PRCM_YYCLKEN0_MGT_VAL */
#define	PRCMUPRCM_YYCLKEN0_MGT_VALTVCLKEN	(0x20000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALB2R2CLKEN	(0x10000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALDMACLKEN	(0x8000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALDSIALTCLKEN	(0x4000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALMCDECLKEN	(0x1000000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALAPETRACECLKEN	(0x800000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALAPEATCLKEN	(0x400000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALHDMICLKEN	(0x200000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALIRRCCLKEN	(0x40000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALPWMCLKEN	(0x20000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALIRDACLKEN	(0x10000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALPER6CLKEN	(0x8000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALPER5CLKEN	(0x4000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALPER3CLKEN	(0x2000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALPER2CLKEN	(0x1000)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALPER1CLKEN	(0x800)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALSDMMCCLKEN	(0x200)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALI2CCLKEN	(0x100)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALMSP02CLKEN	(0x40)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALUARTCLKEN	(0x20)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALSGACLKEN	(0x10)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALSIACLKEN	(0x8)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALSVACLKEN	(0x4)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALACLKEN	(0x2)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALARMCLKFIXEN	(0x1)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALMask	(0x3de7fb7f)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALTestMask	(0x3de7fb7f)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALInitialValue	(0xcc2fb23)
#define	PRCMUPRCM_YYCLKEN0_MGT_VALAccessType	(RO)
#define	PRCMUPRCM_YYCLKEN0_MGT_VAL	(0x520)

/* - PRCM_YYCLKEN1_MGT_VAL */
#define	PRCMUPRCM_YYCLKEN1_MGT_VALCLK26M2DSI_EN	(0x8000)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALCLK26M2CLKGEN_EN	(0x4000)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALTEMP_SENS_EN	(0x2000)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALPMBCLK_EN	(0x1000)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALMSP1CLK_EN	(0x800)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALPCLKCD_EN	(0x400)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALSPARE2CLKEN	(0x200)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALSPARE1CLKEN	(0x100)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALPCLKMSP1_EN	(0x80)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALP4SUBCLK_EN	(0x78)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALP4SUBCLK_ENShift	(0x3)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALPCLKP4GPIO_EN	(0x4)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALPCLKDBG_EN	(0x2)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALRNGCLKEN	(0x1)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALMask	(0xffff)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALTestMask	(0xffff)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALInitialValue	(0xf5fe)
#define	PRCMUPRCM_YYCLKEN1_MGT_VALAccessType	(RO)
#define	PRCMUPRCM_YYCLKEN1_MGT_VAL	(0x524)

/* - PRCM_DSITVCLK_DIV */
#define	PRCMUPRCM_DSITVCLK_DIVDSI1_ESC_CLK_EN	(0x2000000)
#define	PRCMUPRCM_DSITVCLK_DIVDSI0_ESC_CLK_EN	(0x1000000)
#define	PRCMUPRCM_DSITVCLK_DIVDSI1_ESC_CLK_DIV	(0xff00)
#define	PRCMUPRCM_DSITVCLK_DIVDSI1_ESC_CLK_DIVShift	(0x8)
#define	PRCMUPRCM_DSITVCLK_DIVDSI0_ESC_CLK_DIV	(0xff)
#define	PRCMUPRCM_DSITVCLK_DIVDSI0_ESC_CLK_DIVShift	(0x0)
#define	PRCMUPRCM_DSITVCLK_DIVMask	(0x300ffff)
#define	PRCMUPRCM_DSITVCLK_DIVTestMask	(0x300ffff)
#define	PRCMUPRCM_DSITVCLK_DIVInitialValue	(0x0)
#define	PRCMUPRCM_DSITVCLK_DIVAccessType	(RW)
#define	PRCMUPRCM_DSITVCLK_DIV		(0x52c)

/* - PRCM_DSI_PLLOUT_SEL */
#define	PRCMUPRCM_DSI_PLLOUT_SELDSI1_PLLOUT_DIVSEL	(0x700)
#define	PRCMUPRCM_DSI_PLLOUT_SELDSI1_PLLOUT_DIVSELShift	(0x8)
#define	PRCMUPRCM_DSI_PLLOUT_SELDSI0_PLLOUT_DIVSEL	(0x7)
#define	PRCMUPRCM_DSI_PLLOUT_SELDSI0_PLLOUT_DIVSELShift	(0x0)
#define	PRCMUPRCM_DSI_PLLOUT_SELMask	(0x707)
#define	PRCMUPRCM_DSI_PLLOUT_SELTestMask	(0x707)
#define	PRCMUPRCM_DSI_PLLOUT_SELInitialValue	(0x0)
#define	PRCMUPRCM_DSI_PLLOUT_SELAccessType	(RW)
#define	PRCMUPRCM_DSI_PLLOUT_SEL	(0x530)

/* - PRCM_DSI_GLITCHFREE_EN */
#define	PRCMUPRCM_DSI_GLITCHFREE_ENDSI1_BYPASS_MCDE_CLK_SYNC	(0x200)
#define	PRCMUPRCM_DSI_GLITCHFREE_ENDSI1_BYPASS_BYTE_CLK_SYNC	(0x100)
#define	PRCMUPRCM_DSI_GLITCHFREE_ENDSI0_BYPASS_MCDE_CLK_SYNC	(0x2)
#define	PRCMUPRCM_DSI_GLITCHFREE_ENDSI0_BYPASS_BYTE_CLK_SYNC	(0x1)
#define	PRCMUPRCM_DSI_GLITCHFREE_ENMask	(0x303)
#define	PRCMUPRCM_DSI_GLITCHFREE_ENTestMask	(0x303)
#define	PRCMUPRCM_DSI_GLITCHFREE_ENInitialValue	(0x0)
#define	PRCMUPRCM_DSI_GLITCHFREE_ENAccessType	(RW)
#define	PRCMUPRCM_DSI_GLITCHFREE_EN	(0x534)

/* - PRCM_CLKACTIV */
#define	PRCMUPRCM_CLKACTIVPLLSOC0_DIV2_EN	(0x200000)
#define	PRCMUPRCM_CLKACTIVPLLSOC0_DIV12_EN	(0x100000)
#define	PRCMUPRCM_CLKACTIVPLLDDR_DIV2_EN	(0x80000)
#define	PRCMUPRCM_CLKACTIVPLLDDR_DIV12_EN	(0x40000)
#define	PRCMUPRCM_CLKACTIVPLLSOC1_EN	(0x20000)
#define	PRCMUPRCM_CLKACTIVSYSCLK_0_RUNNING	(0x1000)
#define	PRCMUPRCM_CLKACTIVIRDACLK_RUNNING	(0x800)
#define	PRCMUPRCM_CLKACTIVTVCLK_RUNNING	(0x400)
#define	PRCMUPRCM_CLKACTIVARMCLK_RUNNING	(0x200)
#define	PRCMUPRCM_CLKACTIVULPPLL_RUNNING	(0x40)
#define	PRCMUPRCM_CLKACTIVPLLDDR_RUNNING	(0x10)
#define	PRCMUPRCM_CLKACTIVPLLSOC1_RUNNING	(0x8)
#define	PRCMUPRCM_CLKACTIVPLLSOC0_RUNNING	(0x4)
#define	PRCMUPRCM_CLKACTIVREFCLK_RUNNING	(0x2)
#define	PRCMUPRCM_CLKACTIVRTCCLK_RUNNING	(0x1)
#define	PRCMUPRCM_CLKACTIVMask		(0x3e1e5f)
#define	PRCMUPRCM_CLKACTIVTestMask	(0x3e1e5f)
#define	PRCMUPRCM_CLKACTIVInitialValue	(0x3)
#define	PRCMUPRCM_CLKACTIVAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_CLKACTIV		(0x538)

/* - PRCM_SXA_FORCE_CLKEN */
#define	PRCMUPRCM_SXA_FORCE_CLKENSVA	(0x2)
#define	PRCMUPRCM_SXA_FORCE_CLKENSIA	(0x1)
#define	PRCMUPRCM_SXA_FORCE_CLKENMask	(0x3)
#define	PRCMUPRCM_SXA_FORCE_CLKENTestMask	(0x3)
#define	PRCMUPRCM_SXA_FORCE_CLKENInitialValue	(0x0)
#define	PRCMUPRCM_SXA_FORCE_CLKENAccessType	(RW)
#define	PRCMUPRCM_SXA_FORCE_CLKEN	(0x544)

/* - PRCM_DPICLK_MGT */
#define	PRCMUPRCM_DPICLK_MGTDPICLK26DIV	(0x800)
#define	PRCMUPRCM_DPICLK_MGTDPICLK26SRC	(0x400)
#define	PRCMUPRCM_DPICLK_MGTDPICLK26	(0x200)
#define	PRCMUPRCM_DPICLK_MGTDPICLKEN	(0x100)
#define	PRCMUPRCM_DPICLK_MGTDPICLKPLLSW	(0xe0)
#define	PRCMUPRCM_DPICLK_MGTDPICLKPLLSWShift	(0x5)
#define	PRCMUPRCM_DPICLK_MGTDPICLKPLLDIV	(0x1f)
#define	PRCMUPRCM_DPICLK_MGTDPICLKPLLDIVShift	(0x0)
#define	PRCMUPRCM_DPICLK_MGTMask	(0xfff)
#define	PRCMUPRCM_DPICLK_MGTTestMask	(0xfff)
#define	PRCMUPRCM_DPICLK_MGTInitialValue	(0x25)
#define	PRCMUPRCM_DPICLK_MGTAccessType	(RW)
#define	PRCMUPRCM_DPICLK_MGT		(0x548)

/* - PRCM_UICC_NANDTREE */
#define	PRCMUPRCM_UICC_NANDTREEMask	(0x0)
#define	PRCMUPRCM_UICC_NANDTREETestMask	(0x0)
#define	PRCMUPRCM_UICC_NANDTREEInitialValue	(0x0)
#define	PRCMUPRCM_UICC_NANDTREEAccessType	(RW)
#define	PRCMUPRCM_UICC_NANDTREE		(0x570)

/* - PRCM_GPIOCR2 */
#define	PRCMUPRCM_GPIOCR2Mask		(0x0)
#define	PRCMUPRCM_GPIOCR2TestMask	(0x0)
#define	PRCMUPRCM_GPIOCR2InitialValue	(0x0)
#define	PRCMUPRCM_GPIOCR2AccessType	(RW)
#define	PRCMUPRCM_GPIOCR2		(0x574)

/* - PRCM_MDM_ACWAKE */
#define	PRCMUPRCM_MDM_ACWAKEMask	(0x0)
#define	PRCMUPRCM_MDM_ACWAKETestMask	(0x0)
#define	PRCMUPRCM_MDM_ACWAKEInitialValue	(0x0)
#define	PRCMUPRCM_MDM_ACWAKEAccessType	(RW)
#define	PRCMUPRCM_MDM_ACWAKE		(0x578)

/* - PRCM_PWRCTRL_SET */
#define	PRCMUPRCM_PWRCTRL_SETPWRCTRL2	(0x4)
#define	PRCMUPRCM_PWRCTRL_SETPWRCTRL1	(0x2)
#define	PRCMUPRCM_PWRCTRL_SETPWRCTRL0	(0x1)
#define	PRCMUPRCM_PWRCTRL_SETMask	(0x7)
#define	PRCMUPRCM_PWRCTRL_SETTestMask	(0x7)
#define	PRCMUPRCM_PWRCTRL_SETInitialValue	(0x0)
#define	PRCMUPRCM_PWRCTRL_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_PWRCTRL_SET		(0x580)

/* - PRCM_PWRCTRL_CLR */
#define	PRCMUPRCM_PWRCTRL_CLRPWRCTRL2	(0x4)
#define	PRCMUPRCM_PWRCTRL_CLRPWRCTRL1	(0x2)
#define	PRCMUPRCM_PWRCTRL_CLRPWRCTRL0	(0x1)
#define	PRCMUPRCM_PWRCTRL_CLRMask	(0x7)
#define	PRCMUPRCM_PWRCTRL_CLRTestMask	(0x7)
#define	PRCMUPRCM_PWRCTRL_CLRInitialValue	(0x0)
#define	PRCMUPRCM_PWRCTRL_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_PWRCTRL_CLR		(0x584)

/* - PRCM_PWRCTRL_VAL */
#define	PRCMUPRCM_PWRCTRL_VALPWRCTRL2	(0x4)
#define	PRCMUPRCM_PWRCTRL_VALPWRCTRL1	(0x2)
#define	PRCMUPRCM_PWRCTRL_VALPWRCTRL0	(0x1)
#define	PRCMUPRCM_PWRCTRL_VALMask	(0x7)
#define	PRCMUPRCM_PWRCTRL_VALTestMask	(0x7)
#define	PRCMUPRCM_PWRCTRL_VALInitialValue	(0x0)
#define	PRCMUPRCM_PWRCTRL_VALAccessType	(RO)
#define	PRCMUPRCM_PWRCTRL_VAL		(0x588)

/* - PRCM_CLKOCR2 */
#define	PRCMUPRCM_CLKOCR2CLKOCR2	(0x7)
#define	PRCMUPRCM_CLKOCR2CLKOCR2Shift	(0x0)
#define	PRCMUPRCM_CLKOCR2Mask		(0x7)
#define	PRCMUPRCM_CLKOCR2TestMask	(0x7)
#define	PRCMUPRCM_CLKOCR2InitialValue	(0x0)
#define	PRCMUPRCM_CLKOCR2AccessType	(RW)
#define	PRCMUPRCM_CLKOCR2		(0x58c)

/* - PRCM_ITSTATUS6 */
#define	PRCMUPRCM_ITSTATUS6ACC_STRB_N	(0xff)
#define	PRCMUPRCM_ITSTATUS6ACC_STRB_NShift	(0x0)
#define	PRCMUPRCM_ITSTATUS6Mask		(0xff)
#define	PRCMUPRCM_ITSTATUS6TestMask	(0xff)
#define	PRCMUPRCM_ITSTATUS6InitialValue	(0x0)
#define	PRCMUPRCM_ITSTATUS6AccessType	(RO)
#define	PRCMUPRCM_ITSTATUS6		(0x590)

/* - PRCM_ITCLR6 */
#define	PRCMUPRCM_ITCLR6ACC_STRB_N	(0xff)
#define	PRCMUPRCM_ITCLR6ACC_STRB_NShift	(0x0)
#define	PRCMUPRCM_ITCLR6Mask		(0xff)
#define	PRCMUPRCM_ITCLR6TestMask	(0xff)
#define	PRCMUPRCM_ITCLR6InitialValue	(0x0)
#define	PRCMUPRCM_ITCLR6AccessType	(WO)
#define	PRCMUPRCM_ITCLR6		(0x594)

/* - PRCM_ACC_LINE_VALUE */
#define	PRCMUPRCM_ACC_LINE_VALUESPARE	(0xffffff00)
#define	PRCMUPRCM_ACC_LINE_VALUESPAREShift	(0x8)
#define	PRCMUPRCM_ACC_LINE_VALUEACC_STRB_N_7	(0x80)
#define	PRCMUPRCM_ACC_LINE_VALUEACC_STRB_N_6	(0x40)
#define	PRCMUPRCM_ACC_LINE_VALUEACC_STRB_N_5	(0x20)
#define	PRCMUPRCM_ACC_LINE_VALUEACC_STRB_N_4	(0x10)
#define	PRCMUPRCM_ACC_LINE_VALUEACC_STRB_N_3	(0x8)
#define	PRCMUPRCM_ACC_LINE_VALUEACC_STRB_N_2	(0x4)
#define	PRCMUPRCM_ACC_LINE_VALUEACC_STRB_N_1	(0x2)
#define	PRCMUPRCM_ACC_LINE_VALUEACC_STRB_N_0	(0x1)
#define	PRCMUPRCM_ACC_LINE_VALUEMask	(0xffffffff)
#define	PRCMUPRCM_ACC_LINE_VALUETestMask	(0xffffffff)
#define	PRCMUPRCM_ACC_LINE_VALUEInitialValue	(0x0)
#define	PRCMUPRCM_ACC_LINE_VALUEAccessType	(RO)
#define	PRCMUPRCM_ACC_LINE_VALUE	(0x598)

/* - PRCM_EDGE_SENS_ACC */
#define	PRCMUPRCM_EDGE_SENS_ACCSPARE	(0xffff0000)
#define	PRCMUPRCM_EDGE_SENS_ACCSPAREShift	(0x10)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_7	(0xc000)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_7Shift	(0xe)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_6	(0x3000)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_6Shift	(0xc)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_5	(0xc00)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_5Shift	(0xa)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_4	(0x300)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_4Shift	(0x8)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_3	(0xc0)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_3Shift	(0x6)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_2	(0x30)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_2Shift	(0x4)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_1	(0xc)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_1Shift	(0x2)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_0	(0x3)
#define	PRCMUPRCM_EDGE_SENS_ACCACC_STRB_N_0Shift	(0x0)
#define	PRCMUPRCM_EDGE_SENS_ACCMask	(0xffffffff)
#define	PRCMUPRCM_EDGE_SENS_ACCTestMask	(0xffff)
#define	PRCMUPRCM_EDGE_SENS_ACCInitialValue	(0x5555)
#define	PRCMUPRCM_EDGE_SENS_ACCAccessType	(RW)
#define	PRCMUPRCM_EDGE_SENS_ACC		(0x59c)

/* - PRCM_HOLD_EVT_ACC */
#define	PRCMUPRCM_HOLD_EVT_ACCACC_STRB_N	(0x1)
#define	PRCMUPRCM_HOLD_EVT_ACCMask	(0x1)
#define	PRCMUPRCM_HOLD_EVT_ACCTestMask	(0x1)
#define	PRCMUPRCM_HOLD_EVT_ACCInitialValue	(0x1)
#define	PRCMUPRCM_HOLD_EVT_ACCAccessType	(RW)
#define	PRCMUPRCM_HOLD_EVT_ACC		(0x5a0)

/* - PRCM_MOD_MEM_REQ */
#define	PRCMUPRCM_MOD_MEM_REQFSM_SELECT	(0x80)
#define	PRCMUPRCM_MOD_MEM_REQMOD_MEM_STATE	(0x70)
#define	PRCMUPRCM_MOD_MEM_REQMOD_MEM_STATEShift	(0x4)
#define	PRCMUPRCM_MOD_MEM_REQMOD_MEM_LAT_FORCE	(0x8)
#define	PRCMUPRCM_MOD_MEM_REQMOD_MEM_LAT_EN	(0x4)
#define	PRCMUPRCM_MOD_MEM_REQMOD_MEM_REQ_FORCE	(0x2)
#define	PRCMUPRCM_MOD_MEM_REQMOD_MEM_REQ_EN	(0x1)
#define	PRCMUPRCM_MOD_MEM_REQMask	(0xff)
#define	PRCMUPRCM_MOD_MEM_REQTestMask	(0xff)
#define	PRCMUPRCM_MOD_MEM_REQInitialValue	(0x0)
#define	PRCMUPRCM_MOD_MEM_REQAccessType	(NO_TEST)
#define	PRCMUPRCM_MOD_MEM_REQ		(0x5a4)

/* - PRCM_MOD_MEM_ACK */
#define	PRCMUPRCM_MOD_MEM_ACKFSM_SELECT	(0x80)
#define	PRCMUPRCM_MOD_MEM_ACKMOD_MEM_STATE	(0x70)
#define	PRCMUPRCM_MOD_MEM_ACKMOD_MEM_STATEShift	(0x4)
#define	PRCMUPRCM_MOD_MEM_ACKMOD_MEM_LAT_FORCE	(0x8)
#define	PRCMUPRCM_MOD_MEM_ACKMOD_MEM_LAT_EN	(0x4)
#define	PRCMUPRCM_MOD_MEM_ACKMOD_MEM_ACK_FORCE	(0x2)
#define	PRCMUPRCM_MOD_MEM_ACKMOD_MEM_ACK_EN	(0x1)
#define	PRCMUPRCM_MOD_MEM_ACKMask	(0xff)
#define	PRCMUPRCM_MOD_MEM_ACKTestMask	(0xff)
#define	PRCMUPRCM_MOD_MEM_ACKInitialValue	(0x0)
#define	PRCMUPRCM_MOD_MEM_ACKAccessType	(NO_TEST)
#define	PRCMUPRCM_MOD_MEM_ACK		(0x5a8)

/* - PRCM_ACC_STRB_ACK */
#define	PRCMUPRCM_ACC_STRB_ACKPRCM_ACC_STRB_ACK_N	(0xff)
#define	PRCMUPRCM_ACC_STRB_ACKPRCM_ACC_STRB_ACK_NShift	(0x0)
#define	PRCMUPRCM_ACC_STRB_ACKMask	(0xff)
#define	PRCMUPRCM_ACC_STRB_ACKTestMask	(0xff)
#define	PRCMUPRCM_ACC_STRB_ACKInitialValue	(0x0)
#define	PRCMUPRCM_ACC_STRB_ACKAccessType	(RW)
#define	PRCMUPRCM_ACC_STRB_ACK		(0x5ac)

/* - PRCM_ARM_PLLDIVPS_REQ */
#define	PRCMUPRCM_ARM_PLLDIVPS_REQARM_PLL_OBSVAL	(0x10)
#define	PRCMUPRCM_ARM_PLLDIVPS_REQARM_BRM_RATEVAL	(0x1)
#define	PRCMUPRCM_ARM_PLLDIVPS_REQMask	(0x11)
#define	PRCMUPRCM_ARM_PLLDIVPS_REQTestMask	(0x11)
#define	PRCMUPRCM_ARM_PLLDIVPS_REQInitialValue	(0x0)
#define	PRCMUPRCM_ARM_PLLDIVPS_REQAccessType	(RW)
#define	PRCMUPRCM_ARM_PLLDIVPS_REQ	(0x5b0)

/* - PRCM_ARM_PLLDIVPS_ACK */
#define	PRCMUPRCM_ARM_PLLDIVPS_ACKARM_PLL_OBSACK	(0x10)
#define	PRCMUPRCM_ARM_PLLDIVPS_ACKARM_BRM_RATEACK	(0x1)
#define	PRCMUPRCM_ARM_PLLDIVPS_ACKMask	(0x11)
#define	PRCMUPRCM_ARM_PLLDIVPS_ACKTestMask	(0x11)
#define	PRCMUPRCM_ARM_PLLDIVPS_ACKInitialValue	(0x0)
#define	PRCMUPRCM_ARM_PLLDIVPS_ACKAccessType	(RO)
#define	PRCMUPRCM_ARM_PLLDIVPS_ACK	(0x5b4)

/* - PRCM_SERVICEMODE */
#define	PRCMUPRCM_SERVICEMODESERVICE_N	(0x1)
#define	PRCMUPRCM_SERVICEMODEMask	(0x1)
#define	PRCMUPRCM_SERVICEMODETestMask	(0x1)
#define	PRCMUPRCM_SERVICEMODEInitialValue	(0x1)
#define	PRCMUPRCM_SERVICEMODEAccessType	(RO)
#define	PRCMUPRCM_SERVICEMODE		(0x5b8)

/* - PRCM_DDRSUBSYS_CONTROL2 */
#define	PRCMUPRCM_DDRSUBSYS_CONTROL2PRCM_FORCE_PHY_IO_ISO	(0x2)
#define	PRCMUPRCM_DDRSUBSYS_CONTROL2PRCM_FORCE_PHY_IO_RESET	(0x1)
#define	PRCMUPRCM_DDRSUBSYS_CONTROL2Mask	(0x3)
#define	PRCMUPRCM_DDRSUBSYS_CONTROL2TestMask	(0x3)
#define	PRCMUPRCM_DDRSUBSYS_CONTROL2InitialValue	(0x1)
#define	PRCMUPRCM_DDRSUBSYS_CONTROL2AccessType	(RW)
#define	PRCMUPRCM_DDRSUBSYS_CONTROL2	(0x5bc)

/* - PRCM_SRPTIMER_VAL */
#define	PRCMUPRCM_SRPTIMER_VALSRPTIMER_VAL	(0xff)
#define	PRCMUPRCM_SRPTIMER_VALSRPTIMER_VALShift	(0x0)
#define	PRCMUPRCM_SRPTIMER_VALMask	(0xff)
#define	PRCMUPRCM_SRPTIMER_VALTestMask	(0xff)
#define	PRCMUPRCM_SRPTIMER_VALInitialValue	(0xff)
#define	PRCMUPRCM_SRPTIMER_VALAccessType	(RW)
#define	PRCMUPRCM_SRPTIMER_VAL		(0x5d0)

/* - PRCM_HWI2C_A9_IT_CLR */
#define	PRCMUPRCM_HWI2C_A9_IT_CLRPRCM_HWI2C_A9_IT_CLR	(0x1)
#define	PRCMUPRCM_HWI2C_A9_IT_CLRMask	(0x1)
#define	PRCMUPRCM_HWI2C_A9_IT_CLRTestMask	(0x1)
#define	PRCMUPRCM_HWI2C_A9_IT_CLRInitialValue	(0x0)
#define	PRCMUPRCM_HWI2C_A9_IT_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_HWI2C_A9_IT_CLR	(0x5d8)

/* - PRCM_LINE_VALUE_MTIMER */
#define	PRCMUPRCM_LINE_VALUE_MTIMERTMR_M1_WAKEUPRQ	(0x200)
#define	PRCMUPRCM_LINE_VALUE_MTIMERTMR_M1_RTOS_IRQ_N_1	(0x100)
#define	PRCMUPRCM_LINE_VALUE_MTIMERTMR_M1_RTOS_IRQ_N_0	(0x80)
#define	PRCMUPRCM_LINE_VALUE_MTIMERTMR_M1_P_IRQ_N_1	(0x40)
#define	PRCMUPRCM_LINE_VALUE_MTIMERTMR_M1_P_IRQ_N_0	(0x20)
#define	PRCMUPRCM_LINE_VALUE_MTIMERTMR_M0_WAKEUPRQ	(0x10)
#define	PRCMUPRCM_LINE_VALUE_MTIMERTMR_M0_RTOS_IRQ_N_1	(0x8)
#define	PRCMUPRCM_LINE_VALUE_MTIMERTMR_M0_RTOS_IRQ_N_0	(0x4)
#define	PRCMUPRCM_LINE_VALUE_MTIMERTMR_M0_P_IRQ_N_1	(0x2)
#define	PRCMUPRCM_LINE_VALUE_MTIMERTMR_M0_P_IRQ_N_0	(0x1)
#define	PRCMUPRCM_LINE_VALUE_MTIMERMask	(0x3ff)
#define	PRCMUPRCM_LINE_VALUE_MTIMERTestMask	(0x3ff)
#define	PRCMUPRCM_LINE_VALUE_MTIMERInitialValue	(0x0)
#define	PRCMUPRCM_LINE_VALUE_MTIMERAccessType	(RO)
#define	PRCMUPRCM_LINE_VALUE_MTIMER	(0x5e0)

/* - PRCM_HOLD_EVT_MTIMER */
#define	PRCMUPRCM_HOLD_EVT_MTIMERTMR_M1_WAKEUPRQ	(0x200)
#define	PRCMUPRCM_HOLD_EVT_MTIMERTMR_M1_RTOS_IRQ_N_1	(0x100)
#define	PRCMUPRCM_HOLD_EVT_MTIMERTMR_M1_RTOS_IRQ_N_0	(0x80)
#define	PRCMUPRCM_HOLD_EVT_MTIMERTMR_M1_P_IRQ_N_1	(0x40)
#define	PRCMUPRCM_HOLD_EVT_MTIMERTMR_M1_P_IRQ_N_0	(0x20)
#define	PRCMUPRCM_HOLD_EVT_MTIMERTMR_M0_WAKEUPRQ	(0x10)
#define	PRCMUPRCM_HOLD_EVT_MTIMERTMR_M0_RTOS_IRQ_N_1	(0x8)
#define	PRCMUPRCM_HOLD_EVT_MTIMERTMR_M0_RTOS_IRQ_N_0	(0x4)
#define	PRCMUPRCM_HOLD_EVT_MTIMERTMR_M0_P_IRQ_N_1	(0x2)
#define	PRCMUPRCM_HOLD_EVT_MTIMERTMR_M0_P_IRQ_N_0	(0x1)
#define	PRCMUPRCM_HOLD_EVT_MTIMERMask	(0x3ff)
#define	PRCMUPRCM_HOLD_EVT_MTIMERTestMask	(0x3ff)
#define	PRCMUPRCM_HOLD_EVT_MTIMERInitialValue	(0x3ff)
#define	PRCMUPRCM_HOLD_EVT_MTIMERAccessType	(RW)
#define	PRCMUPRCM_HOLD_EVT_MTIMER	(0x5e4)

/* - PRCM_EDGE_SENS_MTIMER */
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M1_WAKEUPRQ	(0xc0000)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M1_WAKEUPRQShift	(0x12)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M1_RTOS_IRQ_N_1	(0x30000)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M1_RTOS_IRQ_N_1Shift	(0x10)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M1_RTOS_IRQ_N_0	(0xc000)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M1_RTOS_IRQ_N_0Shift	(0xe)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M1_P_IRQ_N_1	(0x3000)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M1_P_IRQ_N_1Shift	(0xc)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M1_P_IRQ_N_0	(0xc00)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M1_P_IRQ_N_0Shift	(0xa)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M0_WAKEUPRQ	(0x300)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M0_WAKEUPRQShift	(0x8)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M0_RTOS_IRQ_N_1	(0xc0)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M0_RTOS_IRQ_N_1Shift	(0x6)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M0_RTOS_IRQ_N_0	(0x30)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M0_RTOS_IRQ_N_0Shift	(0x4)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M0_P_IRQ_N_1	(0xc)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M0_P_IRQ_N_1Shift	(0x2)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M0_P_IRQ_N_0	(0x3)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTMR_M0_P_IRQ_N_0Shift	(0x0)
#define	PRCMUPRCM_EDGE_SENS_MTIMERMask	(0xfffff)
#define	PRCMUPRCM_EDGE_SENS_MTIMERTestMask	(0xfffff)
#define	PRCMUPRCM_EDGE_SENS_MTIMERInitialValue	(0x40100)
#define	PRCMUPRCM_EDGE_SENS_MTIMERAccessType	(RW)
#define	PRCMUPRCM_EDGE_SENS_MTIMER	(0x5e8)

/* - PRCM_A9GRADUAL_CTL */
#define	PRCMUPRCM_A9GRADUAL_CTLPRCM_ONE_CORE_IDLE_EN	(0x800)
#define	PRCMUPRCM_A9GRADUAL_CTLPRCM_SOFT_STOP_EN	(0x400)
#define	PRCMUPRCM_A9GRADUAL_CTLPRCM_ENABLE_IDLE_IRQ_FORCE	(0x200)
#define	PRCMUPRCM_A9GRADUAL_CTLPRCM_ENABLE_IDLE_IRQ_ENABLE	(0x100)
#define	PRCMUPRCM_A9GRADUAL_CTLPRCM_COND_HALT_CLOCK_FORCE	(0x80)
#define	PRCMUPRCM_A9GRADUAL_CTLPRCM_COND_HALT_CLOCK_ENABKE	(0x40)
#define	PRCMUPRCM_A9GRADUAL_CTLPRCM_FORCE_HALT_CLOCK_FORCE	(0x20)
#define	PRCMUPRCM_A9GRADUAL_CTLPRCM_FORCE_HALT_CLOCK_ENABLE	(0x10)
#define	PRCMUPRCM_A9GRADUAL_CTLPRCM_STANDBYWFI_ENABLE	(0x2)
#define	PRCMUPRCM_A9GRADUAL_CTLPRCM_STANDBYWFE_ENABLE	(0x1)
#define	PRCMUPRCM_A9GRADUAL_CTLMask	(0xff3)
#define	PRCMUPRCM_A9GRADUAL_CTLTestMask	(0xfff)
#define	PRCMUPRCM_A9GRADUAL_CTLInitialValue	(0x0)
#define	PRCMUPRCM_A9GRADUAL_CTLAccessType	(NO_TEST)
#define	PRCMUPRCM_A9GRADUAL_CTL		(0x5ec)

/* - PRCM_A9GRADUAL_STATE */
#define	PRCMUPRCM_A9GRADUAL_STATEPRCM_A9GRADUAL_STATE	(0x7)
#define	PRCMUPRCM_A9GRADUAL_STATEPRCM_A9GRADUAL_STATEShift	(0x0)
#define	PRCMUPRCM_A9GRADUAL_STATEMask	(0x7)
#define	PRCMUPRCM_A9GRADUAL_STATETestMask	(0x7)
#define	PRCMUPRCM_A9GRADUAL_STATEInitialValue	(0x0)
#define	PRCMUPRCM_A9GRADUAL_STATEAccessType	(NO_TEST)
#define	PRCMUPRCM_A9GRADUAL_STATE	(0x5f0)

/* - PRCM_A9GRADUAL_TIMER1 */
#define	PRCMUPRCM_A9GRADUAL_TIMER1PRCM_A9GRADUAL_TIMER1	(0xfff)
#define	PRCMUPRCM_A9GRADUAL_TIMER1PRCM_A9GRADUAL_TIMER1Shift	(0x0)
#define	PRCMUPRCM_A9GRADUAL_TIMER1Mask	(0xfff)
#define	PRCMUPRCM_A9GRADUAL_TIMER1TestMask	(0xfff)
#define	PRCMUPRCM_A9GRADUAL_TIMER1InitialValue	(0x0)
#define	PRCMUPRCM_A9GRADUAL_TIMER1AccessType	(NO_TEST)
#define	PRCMUPRCM_A9GRADUAL_TIMER1	(0x5f4)

/* - PRCM_A9GRADUAL_TIMER2 */
#define	PRCMUPRCM_A9GRADUAL_TIMER2PRCM_A9GRADUAL_TIMER2	(0xfff)
#define	PRCMUPRCM_A9GRADUAL_TIMER2PRCM_A9GRADUAL_TIMER2Shift	(0x0)
#define	PRCMUPRCM_A9GRADUAL_TIMER2Mask	(0xfff)
#define	PRCMUPRCM_A9GRADUAL_TIMER2TestMask	(0xfff)
#define	PRCMUPRCM_A9GRADUAL_TIMER2InitialValue	(0x0)
#define	PRCMUPRCM_A9GRADUAL_TIMER2AccessType	(NO_TEST)
#define	PRCMUPRCM_A9GRADUAL_TIMER2	(0x5f8)

/* - PRCM_A9GRADUAL_TIMER3 */
#define	PRCMUPRCM_A9GRADUAL_TIMER3PRCM_A9GRADUAL_TIMER3	(0xfff)
#define	PRCMUPRCM_A9GRADUAL_TIMER3PRCM_A9GRADUAL_TIMER3Shift	(0x0)
#define	PRCMUPRCM_A9GRADUAL_TIMER3Mask	(0xfff)
#define	PRCMUPRCM_A9GRADUAL_TIMER3TestMask	(0xfff)
#define	PRCMUPRCM_A9GRADUAL_TIMER3InitialValue	(0x0)
#define	PRCMUPRCM_A9GRADUAL_TIMER3AccessType	(NO_TEST)
#define	PRCMUPRCM_A9GRADUAL_TIMER3	(0x5fc)

/* - PRCM_LIMIT1 */
#define	PRCMUPRCM_LIMIT1LIMIT1		(0x1)
#define	PRCMUPRCM_LIMIT1Mask		(0x1)
#define	PRCMUPRCM_LIMIT1TestMask	(0xfff)
#define	PRCMUPRCM_LIMIT1InitialValue	(0xbf)
#define	PRCMUPRCM_LIMIT1AccessType	(NO_TEST)
#define	PRCMUPRCM_LIMIT1		(0x604)

/* - PRCM_LIMIT2 */
#define	PRCMUPRCM_LIMIT2LIMIT2		(0x1)
#define	PRCMUPRCM_LIMIT2Mask		(0x1)
#define	PRCMUPRCM_LIMIT2TestMask	(0xfff)
#define	PRCMUPRCM_LIMIT2InitialValue	(0xbf)
#define	PRCMUPRCM_LIMIT2AccessType	(NO_TEST)
#define	PRCMUPRCM_LIMIT2		(0x608)

/* - PRCM_DDRCLK2X_GATE_ENABLE */
#define	PRCMUPRCM_DDRCLK2X_GATE_ENABLECLK2X_SDRAM_GATE_EN	(0x1)
#define	PRCMUPRCM_DDRCLK2X_GATE_ENABLEMask	(0x1)
#define	PRCMUPRCM_DDRCLK2X_GATE_ENABLETestMask	(0x1)
#define	PRCMUPRCM_DDRCLK2X_GATE_ENABLEInitialValue	(0x1)
#define	PRCMUPRCM_DDRCLK2X_GATE_ENABLEAccessType	(RW)
#define	PRCMUPRCM_DDRCLK2X_GATE_ENABLE	(0x60c)

/* - PRCM_SECNONSEWM */
#define	PRCMUPRCM_SECNONSEWMPRCM_SECNONSECWM	(0xffff)
#define	PRCMUPRCM_SECNONSEWMPRCM_SECNONSECWMShift	(0x0)
#define	PRCMUPRCM_SECNONSEWMMask	(0xffff)
#define	PRCMUPRCM_SECNONSEWMTestMask	(0xffff)
#define	PRCMUPRCM_SECNONSEWMInitialValue	(0x9fff)
#define	PRCMUPRCM_SECNONSEWMAccessType	(RW)
#define	PRCMUPRCM_SECNONSEWM		(0x1000)

/* - PRCM_ESRAM0_INITN */
#define	PRCMUPRCM_ESRAM0_INITNPRCM_ESRAM0_INITN	(0x1)
#define	PRCMUPRCM_ESRAM0_INITNMask	(0x1)
#define	PRCMUPRCM_ESRAM0_INITNTestMask	(0x1)
#define	PRCMUPRCM_ESRAM0_INITNInitialValue	(0x1)
#define	PRCMUPRCM_ESRAM0_INITNAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_ESRAM0_INITN		(0x1004)

/* - PRCM_ARMITMSKSEC_31TO0 */
#define	PRCMUPRCM_ARMITMSKSEC_31TO0PRCM_ARMITMSKSEC_31TO0	(0xffffffff)
#define	PRCMUPRCM_ARMITMSKSEC_31TO0PRCM_ARMITMSKSEC_31TO0Shift	(0x0)
#define	PRCMUPRCM_ARMITMSKSEC_31TO0Mask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSKSEC_31TO0TestMask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSKSEC_31TO0InitialValue	(0x0)
#define	PRCMUPRCM_ARMITMSKSEC_31TO0AccessType	(RW)
#define	PRCMUPRCM_ARMITMSKSEC_31TO0	(0x1008)

/* - PRCM_ARMITMSKSEC_63TO32 */
#define	PRCMUPRCM_ARMITMSKSEC_63TO32PRCM_ARMITMSKSEC_63TO32	(0xffffffff)
#define	PRCMUPRCM_ARMITMSKSEC_63TO32PRCM_ARMITMSKSEC_63TO32Shift	(0x0)
#define	PRCMUPRCM_ARMITMSKSEC_63TO32Mask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSKSEC_63TO32TestMask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSKSEC_63TO32InitialValue	(0x0)
#define	PRCMUPRCM_ARMITMSKSEC_63TO32AccessType	(RW)
#define	PRCMUPRCM_ARMITMSKSEC_63TO32	(0x100c)

/* - PRCM_ARMITMSKSEC_95TO64 */
#define	PRCMUPRCM_ARMITMSKSEC_95TO64PRCM_ARMITMSKSEC_95TO64	(0xffffffff)
#define	PRCMUPRCM_ARMITMSKSEC_95TO64PRCM_ARMITMSKSEC_95TO64Shift	(0x0)
#define	PRCMUPRCM_ARMITMSKSEC_95TO64Mask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSKSEC_95TO64TestMask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSKSEC_95TO64InitialValue	(0x0)
#define	PRCMUPRCM_ARMITMSKSEC_95TO64AccessType	(RW)
#define	PRCMUPRCM_ARMITMSKSEC_95TO64	(0x1010)

/* - PRCM_ARMITMSKSEC_127TO96 */
#define	PRCMUPRCM_ARMITMSKSEC_127TO96PRCM_ARMITMSKSEC_127TO96	(0xffffffff)
#define	PRCMUPRCM_ARMITMSKSEC_127TO96PRCM_ARMITMSKSEC_127TO96Shift	(0x0)
#define	PRCMUPRCM_ARMITMSKSEC_127TO96Mask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSKSEC_127TO96TestMask	(0xffffffff)
#define	PRCMUPRCM_ARMITMSKSEC_127TO96InitialValue	(0x0)
#define	PRCMUPRCM_ARMITMSKSEC_127TO96AccessType	(RW)
#define	PRCMUPRCM_ARMITMSKSEC_127TO96	(0x1014)

/* - PRCM_ARMIT_MASKXP70_IT */
#define	PRCMUPRCM_ARMIT_MASKXP70_ITPRCM_ARMIT_MASKXP70_IT	(0x1)
#define	PRCMUPRCM_ARMIT_MASKXP70_ITMask	(0x1)
#define	PRCMUPRCM_ARMIT_MASKXP70_ITTestMask	(0x1)
#define	PRCMUPRCM_ARMIT_MASKXP70_ITInitialValue	(0x0)
#define	PRCMUPRCM_ARMIT_MASKXP70_ITAccessType	(RW)
#define	PRCMUPRCM_ARMIT_MASKXP70_IT	(0x1018)

/* - PRCM_ESRAM0_EPOD_CFG */
#define	PRCMUPRCM_ESRAM0_EPOD_CFGBOOST	(0x80)
#define	PRCMUPRCM_ESRAM0_EPOD_CFGBIAS_CUR_CTRL	(0x60)
#define	PRCMUPRCM_ESRAM0_EPOD_CFGBIAS_CUR_CTRLShift	(0x5)
#define	PRCMUPRCM_ESRAM0_EPOD_CFGVDDI_BIAS_VOLT_CTRL	(0x1c)
#define	PRCMUPRCM_ESRAM0_EPOD_CFGVDDI_BIAS_VOLT_CTRLShift	(0x2)
#define	PRCMUPRCM_ESRAM0_EPOD_CFGVDDI_WAKEUP_CUR	(0x3)
#define	PRCMUPRCM_ESRAM0_EPOD_CFGVDDI_WAKEUP_CURShift	(0x0)
#define	PRCMUPRCM_ESRAM0_EPOD_CFGMask	(0xff)
#define	PRCMUPRCM_ESRAM0_EPOD_CFGTestMask	(0xff)
#define	PRCMUPRCM_ESRAM0_EPOD_CFGInitialValue	(0x93)
#define	PRCMUPRCM_ESRAM0_EPOD_CFGAccessType	(RW)
#define	PRCMUPRCM_ESRAM0_EPOD_CFG	(0x101c)

/* - PRCM_ESRAM0_EPOD_C_VAL */
#define	PRCMUPRCM_ESRAM0_EPOD_C_VALESRAM0_RET	(0x2)
#define	PRCMUPRCM_ESRAM0_EPOD_C_VALESRAM0_ON	(0x1)
#define	PRCMUPRCM_ESRAM0_EPOD_C_VALMask	(0x3)
#define	PRCMUPRCM_ESRAM0_EPOD_C_VALTestMask	(0x3)
#define	PRCMUPRCM_ESRAM0_EPOD_C_VALInitialValue	(0x1)
#define	PRCMUPRCM_ESRAM0_EPOD_C_VALAccessType	(RW)
#define	PRCMUPRCM_ESRAM0_EPOD_C_VAL	(0x1020)

/* - PRCM_ESRAM0_EPOD_C_SET */
#define	PRCMUPRCM_ESRAM0_EPOD_C_SETESRAM0_RET	(0x2)
#define	PRCMUPRCM_ESRAM0_EPOD_C_SETESRAM0_ON	(0x1)
#define	PRCMUPRCM_ESRAM0_EPOD_C_SETMask	(0x3)
#define	PRCMUPRCM_ESRAM0_EPOD_C_SETTestMask	(0x3)
#define	PRCMUPRCM_ESRAM0_EPOD_C_SETInitialValue	(0x0)
#define	PRCMUPRCM_ESRAM0_EPOD_C_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_ESRAM0_EPOD_C_SET	(0x1024)

/* - PRCM_ESRAM0_EPOD_C_CLR */
#define	PRCMUPRCM_ESRAM0_EPOD_C_CLRESRAM0_RET	(0x2)
#define	PRCMUPRCM_ESRAM0_EPOD_C_CLRESRAM0_ON	(0x1)
#define	PRCMUPRCM_ESRAM0_EPOD_C_CLRMask	(0x3)
#define	PRCMUPRCM_ESRAM0_EPOD_C_CLRTestMask	(0x3)
#define	PRCMUPRCM_ESRAM0_EPOD_C_CLRInitialValue	(0x0)
#define	PRCMUPRCM_ESRAM0_EPOD_C_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_ESRAM0_EPOD_C_CLR	(0x1028)

/* - PRCM_ESRAM0_EPOD_VOK */
#define	PRCMUPRCM_ESRAM0_EPOD_VOKESRAM0_VOK	(0x1)
#define	PRCMUPRCM_ESRAM0_EPOD_VOKMask	(0x1)
#define	PRCMUPRCM_ESRAM0_EPOD_VOKTestMask	(0x1)
#define	PRCMUPRCM_ESRAM0_EPOD_VOKInitialValue	(0x0)
#define	PRCMUPRCM_ESRAM0_EPOD_VOKAccessType	(NO_TEST)
#define	PRCMUPRCM_ESRAM0_EPOD_VOK	(0x102c)

/* - PRCM_ESRAM0_LS_SLEEP */
#define	PRCMUPRCM_ESRAM0_LS_SLEEPESRAM0_SLEEP	(0x1)
#define	PRCMUPRCM_ESRAM0_LS_SLEEPMask	(0x1)
#define	PRCMUPRCM_ESRAM0_LS_SLEEPTestMask	(0x1)
#define	PRCMUPRCM_ESRAM0_LS_SLEEPInitialValue	(0x0)
#define	PRCMUPRCM_ESRAM0_LS_SLEEPAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_ESRAM0_LS_SLEEP	(0x1030)

/* - PRCM_SECURE_ONGOING */
#define	PRCMUPRCM_SECURE_ONGOINGSECURE_ONGOING	(0x1)
#define	PRCMUPRCM_SECURE_ONGOINGMask	(0x1)
#define	PRCMUPRCM_SECURE_ONGOINGTestMask	(0x1)
#define	PRCMUPRCM_SECURE_ONGOINGInitialValue	(0x0)
#define	PRCMUPRCM_SECURE_ONGOINGAccessType	(RW)
#define	PRCMUPRCM_SECURE_ONGOING	(0x1034)

/* - PRCM_I2C_SECURE */
#define	PRCMUPRCM_I2C_SECUREI2C_SECURE	(0x1)
#define	PRCMUPRCM_I2C_SECUREMask	(0x1)
#define	PRCMUPRCM_I2C_SECURETestMask	(0x1)
#define	PRCMUPRCM_I2C_SECUREInitialValue	(0x0)
#define	PRCMUPRCM_I2C_SECUREAccessType	(RW)
#define	PRCMUPRCM_I2C_SECURE		(0x1038)

/* - PRCM_RESET_STATUS */
#define	PRCMUPRCM_RESET_STATUSMODEM_SOFTWARE_RESET	(0x100)
#define	PRCMUPRCM_RESET_STATUSAPE_RESTART	(0x80)
#define	PRCMUPRCM_RESET_STATUSA9_RESTART	(0x40)
#define	PRCMUPRCM_RESET_STATUSPOWER_ON_RESET	(0x20)
#define	PRCMUPRCM_RESET_STATUSSECURE_WATCHDOG	(0x10)
#define	PRCMUPRCM_RESET_STATUSAPE_RESET	(0x8)
#define	PRCMUPRCM_RESET_STATUSAPE_SOFTWARE_RESET	(0x4)
#define	PRCMUPRCM_RESET_STATUSA9_CPU1_WATCHDOG_RESET	(0x2)
#define	PRCMUPRCM_RESET_STATUSA9_CPU0_WATCHDOG_RESET	(0x1)
#define	PRCMUPRCM_RESET_STATUSMask	(0x1ff)
#define	PRCMUPRCM_RESET_STATUSTestMask	(0x1ff)
#define	PRCMUPRCM_RESET_STATUSInitialValue	(0x20)
#define	PRCMUPRCM_RESET_STATUSAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_RESET_STATUS		(0x103c)

/* - PRCM_PERIPH4_RESETN_SET */
#define	PRCMUPRCM_PERIPH4_RESETN_SETTMR_RST_N	(0x200)
#define	PRCMUPRCM_PERIPH4_RESETN_SETPRESETN_MSP1	(0x100)
#define	PRCMUPRCM_PERIPH4_RESETN_SETCD_RESETN	(0x80)
#define	PRCMUPRCM_PERIPH4_RESETN_SETMSP1_RESETN	(0x40)
#define	PRCMUPRCM_PERIPH4_RESETN_SETCLK_PLL_CONF_RESETN	(0x20)
#define	PRCMUPRCM_PERIPH4_RESETN_SETSEC_REG_RESETN	(0x10)
#define	PRCMUPRCM_PERIPH4_RESETN_SETBACKUP_RAM_RESETN	(0x8)
#define	PRCMUPRCM_PERIPH4_RESETN_SETRTT1_RESETN	(0x4)
#define	PRCMUPRCM_PERIPH4_RESETN_SETRTT0_RESETN	(0x2)
#define	PRCMUPRCM_PERIPH4_RESETN_SETRTC_RESETN	(0x1)
#define	PRCMUPRCM_PERIPH4_RESETN_SETMask	(0x3ff)
#define	PRCMUPRCM_PERIPH4_RESETN_SETTestMask	(0x3ff)
#define	PRCMUPRCM_PERIPH4_RESETN_SETInitialValue	(0x0)
#define	PRCMUPRCM_PERIPH4_RESETN_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_PERIPH4_RESETN_SET	(0x1040)

/* - PRCM_PERIPH4_RESETN_CLR */
#define	PRCMUPRCM_PERIPH4_RESETN_CLRTMR_RST_N	(0x200)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRPRESETN_MSP1	(0x100)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRCD_RESETN	(0x80)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRMSP1_RESETN	(0x40)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRCLK_PLL_CONF_RESETN	(0x20)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRSEC_REG_RESETN	(0x10)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRBACKUP_RAM_RESETN	(0x8)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRRTT1_RESETN	(0x4)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRRTT0_RESETN	(0x2)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRRTC_RESETN	(0x1)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRMask	(0x3ff)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRTestMask	(0x3ff)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRInitialValue	(0x0)
#define	PRCMUPRCM_PERIPH4_RESETN_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_PERIPH4_RESETN_CLR	(0x1044)

/* - PRCM_PERIPH4_RESETN_VAL */
#define	PRCMUPRCM_PERIPH4_RESETN_VALTMR_RST_N	(0x200)
#define	PRCMUPRCM_PERIPH4_RESETN_VALPRESETN_MSP1	(0x100)
#define	PRCMUPRCM_PERIPH4_RESETN_VALCD_RESETN	(0x80)
#define	PRCMUPRCM_PERIPH4_RESETN_VALMSP1_RESETN	(0x40)
#define	PRCMUPRCM_PERIPH4_RESETN_VALCLK_PLL_CONF_RESETN	(0x20)
#define	PRCMUPRCM_PERIPH4_RESETN_VALSEC_REG_RESETN	(0x10)
#define	PRCMUPRCM_PERIPH4_RESETN_VALBACKUP_RAM_RESETN	(0x8)
#define	PRCMUPRCM_PERIPH4_RESETN_VALRTT1_RESETN	(0x4)
#define	PRCMUPRCM_PERIPH4_RESETN_VALRTT0_RESETN	(0x2)
#define	PRCMUPRCM_PERIPH4_RESETN_VALRTC_RESETN	(0x1)
#define	PRCMUPRCM_PERIPH4_RESETN_VALMask	(0x3ff)
#define	PRCMUPRCM_PERIPH4_RESETN_VALTestMask	(0x3ff)
#define	PRCMUPRCM_PERIPH4_RESETN_VALInitialValue	(0x3f)
#define	PRCMUPRCM_PERIPH4_RESETN_VALAccessType	(NO_TEST)
#define	PRCMUPRCM_PERIPH4_RESETN_VAL	(0x1048)

/* - PRCM_SPAREOUT_SEC */
#define	PRCMUPRCM_SPAREOUT_SECSPAREOUT_SEC	(0xfffe)
#define	PRCMUPRCM_SPAREOUT_SECSPAREOUT_SECShift	(0x1)
#define	PRCMUPRCM_SPAREOUT_SECBOOTROM_PDN	(0x1)
#define	PRCMUPRCM_SPAREOUT_SECMask	(0xffff)
#define	PRCMUPRCM_SPAREOUT_SECTestMask	(0xffff)
#define	PRCMUPRCM_SPAREOUT_SECInitialValue	(0x1)
#define	PRCMUPRCM_SPAREOUT_SECAccessType	(RW)
#define	PRCMUPRCM_SPAREOUT_SEC		(0x104c)

/* - PRCM_PIPELINEDCR */
#define	PRCMUPRCM_PIPELINEDCRPRCM_PIPELINEDCR	(0xffffffff)
#define	PRCMUPRCM_PIPELINEDCRPRCM_PIPELINEDCRShift	(0x0)
#define	PRCMUPRCM_PIPELINEDCRMask	(0xffffffff)
#define	PRCMUPRCM_PIPELINEDCRTestMask	(0xffffffff)
#define	PRCMUPRCM_PIPELINEDCRInitialValue	(0x0)
#define	PRCMUPRCM_PIPELINEDCRAccessType	(RW)
#define	PRCMUPRCM_PIPELINEDCR		(0x10d8)

/* - PRCM_VOLATILEIOCR */
#define	PRCMUPRCM_VOLATILEIOCRPRCM_VOLATILEIOCR	(0xffffffff)
#define	PRCMUPRCM_VOLATILEIOCRPRCM_VOLATILEIOCRShift	(0x0)
#define	PRCMUPRCM_VOLATILEIOCRMask	(0xffffffff)
#define	PRCMUPRCM_VOLATILEIOCRTestMask	(0xffffffff)
#define	PRCMUPRCM_VOLATILEIOCRInitialValue	(0x1)
#define	PRCMUPRCM_VOLATILEIOCRAccessType	(RW)
#define	PRCMUPRCM_VOLATILEIOCR		(0x10dc)

/* - PRCM_XP70CFGCR */
#define	PRCMUPRCM_XP70CFGCRXP70_IDLE_ACK	(0x8)
#define	PRCMUPRCM_XP70CFGCRXP70_EXCEPT_VB	(0x4)
#define	PRCMUPRCM_XP70CFGCRXP70_WAKE_UP	(0x2)
#define	PRCMUPRCM_XP70CFGCRXP70_P_FETCH_EN	(0x1)
#define	PRCMUPRCM_XP70CFGCRMask		(0xf)
#define	PRCMUPRCM_XP70CFGCRTestMask	(0xf)
#define	PRCMUPRCM_XP70CFGCRInitialValue	(0x8)
#define	PRCMUPRCM_XP70CFGCRAccessType	(RW)
#define	PRCMUPRCM_XP70CFGCR		(0x10e0)

/* - PRCM_XP70CLK_MGT_SEC */
#define	PRCMUPRCM_XP70CLK_MGT_SECEVT_FORCESFREERUNNING_CLK	(0x400000)
#define	PRCMUPRCM_XP70CLK_MGT_SECPRCM_FUSECLK_SELECT	(0x100000)
#define	PRCMUPRCM_XP70CLK_MGT_SECPCLK_RTT1_SEC	(0x80000)
#define	PRCMUPRCM_XP70CLK_MGT_SECFREERUNNINGOSC_COMP	(0x70000)
#define	PRCMUPRCM_XP70CLK_MGT_SECFREERUNNINGOSC_COMPShift	(0x10)
#define	PRCMUPRCM_XP70CLK_MGT_SECPCLK_RTT0_SEC	(0x8000)
#define	PRCMUPRCM_XP70CLK_MGT_SECFREERUNNINGOSC_DIV	(0x7f00)
#define	PRCMUPRCM_XP70CLK_MGT_SECFREERUNNINGOSC_DIVShift	(0x8)
#define	PRCMUPRCM_XP70CLK_MGT_SECP4PRCM_CLK_L2_SW	(0x40)
#define	PRCMUPRCM_XP70CLK_MGT_SECXP70_CLK_L2	(0x38)
#define	PRCMUPRCM_XP70CLK_MGT_SECXP70_CLK_L2Shift	(0x3)
#define	PRCMUPRCM_XP70CLK_MGT_SECXP70_CLK_L1	(0x7)
#define	PRCMUPRCM_XP70CLK_MGT_SECXP70_CLK_L1Shift	(0x0)
#define	PRCMUPRCM_XP70CLK_MGT_SECMask	(0x5fff7f)
#define	PRCMUPRCM_XP70CLK_MGT_SECTestMask	(0x5fff7f)
#define	PRCMUPRCM_XP70CLK_MGT_SECInitialValue	(0x88420)
#define	PRCMUPRCM_XP70CLK_MGT_SECAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_XP70CLK_MGT_SEC	(0x10e4)

/* - PRCM_REFCLK_MGT_SEC */
#define	PRCMUPRCM_REFCLK_MGT_SECPRCM_REFCLK_EN	(0x1)
#define	PRCMUPRCM_REFCLK_MGT_SECMask	(0x1)
#define	PRCMUPRCM_REFCLK_MGT_SECTestMask	(0x1)
#define	PRCMUPRCM_REFCLK_MGT_SECInitialValue	(0x1)
#define	PRCMUPRCM_REFCLK_MGT_SECAccessType	(INITIAL_TEST)
#define	PRCMUPRCM_REFCLK_MGT_SEC	(0x10e8)

/* - PRCM_TCPM_PAGING */
#define	PRCMUPRCM_TCPM_PAGINGPRCM_TCPM_PAGING	(0x1)
#define	PRCMUPRCM_TCPM_PAGINGMask	(0x1)
#define	PRCMUPRCM_TCPM_PAGINGTestMask	(0x1)
#define	PRCMUPRCM_TCPM_PAGINGInitialValue	(0x0)
#define	PRCMUPRCM_TCPM_PAGINGAccessType	(RW)
#define	PRCMUPRCM_TCPM_PAGING		(0x10f0)

/* - PRCM_A9_RESETN_SET */
#define	PRCMUPRCM_A9_RESETN_SETA9_NRESET_SWPLL_FF	(0x80)
#define	PRCMUPRCM_A9_RESETN_SETA9_WD_REQ_RESETN	(0x40)
#define	PRCMUPRCM_A9_RESETN_SETA9_NRESET_1	(0x20)
#define	PRCMUPRCM_A9_RESETN_SETA9_NRESET_0	(0x10)
#define	PRCMUPRCM_A9_RESETN_SETA9_NRESET_DBG	(0x8)
#define	PRCMUPRCM_A9_RESETN_SETAPE_NRESET	(0x4)
#define	PRCMUPRCM_A9_RESETN_SETA9_NRESET_SLICE	(0x2)
#define	PRCMUPRCM_A9_RESETN_SETA9_NPORESET	(0x1)
#define	PRCMUPRCM_A9_RESETN_SETMask	(0xff)
#define	PRCMUPRCM_A9_RESETN_SETTestMask	(0xff)
#define	PRCMUPRCM_A9_RESETN_SETInitialValue	(0x0)
#define	PRCMUPRCM_A9_RESETN_SETAccessType	(NO_TEST)
#define	PRCMUPRCM_A9_RESETN_SET		(0x11f0)

/* - PRCM_A9_RESETN_CLR */
#define	PRCMUPRCM_A9_RESETN_CLRA9_NRESET_SWPLL_FF	(0x80)
#define	PRCMUPRCM_A9_RESETN_CLRA9_WD_REQ_RESETN	(0x40)
#define	PRCMUPRCM_A9_RESETN_CLRA9_NRESET_1	(0x20)
#define	PRCMUPRCM_A9_RESETN_CLRA9_NRESET_0	(0x10)
#define	PRCMUPRCM_A9_RESETN_CLRA9_NRESET_DBG	(0x8)
#define	PRCMUPRCM_A9_RESETN_CLRAPE_NRESET	(0x4)
#define	PRCMUPRCM_A9_RESETN_CLRA9_NRESET_SLICE	(0x2)
#define	PRCMUPRCM_A9_RESETN_CLRA9_NPORESET	(0x1)
#define	PRCMUPRCM_A9_RESETN_CLRMask	(0xff)
#define	PRCMUPRCM_A9_RESETN_CLRTestMask	(0xff)
#define	PRCMUPRCM_A9_RESETN_CLRInitialValue	(0x0)
#define	PRCMUPRCM_A9_RESETN_CLRAccessType	(NO_TEST)
#define	PRCMUPRCM_A9_RESETN_CLR		(0x11f4)

/* - PRCM_A9_RESETN_VAL */
#define	PRCMUPRCM_A9_RESETN_VALA9_NRESET_SWPLL_FF	(0x80)
#define	PRCMUPRCM_A9_RESETN_VALA9_WD_REQ_RESETN	(0x40)
#define	PRCMUPRCM_A9_RESETN_VALA9_NRESET_1	(0x20)
#define	PRCMUPRCM_A9_RESETN_VALA9_NRESET_0	(0x10)
#define	PRCMUPRCM_A9_RESETN_VALA9_NRESET_DBG	(0x8)
#define	PRCMUPRCM_A9_RESETN_VALAPE_NRESET	(0x4)
#define	PRCMUPRCM_A9_RESETN_VALA9_NRESET_SLICE	(0x2)
#define	PRCMUPRCM_A9_RESETN_VALA9_NPORESET	(0x1)
#define	PRCMUPRCM_A9_RESETN_VALMask	(0xff)
#define	PRCMUPRCM_A9_RESETN_VALTestMask	(0xff)
#define	PRCMUPRCM_A9_RESETN_VALInitialValue	(0xff)
#define	PRCMUPRCM_A9_RESETN_VALAccessType	(RO)
#define	PRCMUPRCM_A9_RESETN_VAL		(0x11f8)

/* Instance values */
#define	asicPRCMUPRCM_ARMCLKFIX_MGT	(0x80157000)
#define	asicPRCMUPRCM_ACLK_MGT		(0x80157004)
#define	asicPRCMUPRCM_SVACLK_MGT	(0x80157008)
#define	asicPRCMUPRCM_SIACLK_MGT	(0x8015700c)
#define	asicPRCMUPRCM_SGACLK_MGT	(0x80157014)
#define	asicPRCMUPRCM_UARTCLK_MGT	(0x80157018)
#define	asicPRCMUPRCM_MSP02CLK_MGT	(0x8015701c)
#define	asicPRCMUPRCM_I2CCLK_MGT	(0x80157020)
#define	asicPRCMUPRCM_SDMMCCLK_MGT	(0x80157024)
#define	asicPRCMUPRCM_PER1CLK_MGT	(0x8015702c)
#define	asicPRCMUPRCM_PER2CLK_MGT	(0x80157030)
#define	asicPRCMUPRCM_PER3CLK_MGT	(0x80157034)
#define	asicPRCMUPRCM_PER5CLK_MGT	(0x80157038)
#define	asicPRCMUPRCM_PER6CLK_MGT	(0x8015703c)
#define	asicPRCMUPRCM_IRDACLK_MGT	(0x80157040)
#define	asicPRCMUPRCM_PWMCLK_MGT	(0x80157044)
#define	asicPRCMUPRCM_SPARE1CLK_MGT	(0x80157048)
#define	asicPRCMUPRCM_IRRCCLK_MGT	(0x8015704c)
#define	asicPRCMUPRCM_HDMICLK_MGT	(0x80157058)
#define	asicPRCMUPRCM_APEATCLK_MGT	(0x8015705c)
#define	asicPRCMUPRCM_APETRACECLK_MGT	(0x80157060)
#define	asicPRCMUPRCM_MCDECLK_MGT	(0x80157064)
#define	asicPRCMUPRCM_DSIALTCLK_MGT	(0x8015706c)
#define	asicPRCMUPRCM_SPARE2CLK_MGT	(0x80157070)
#define	asicPRCMUPRCM_DMACLK_MGT	(0x80157074)
#define	asicPRCMUPRCM_B2R2CLK_MGT	(0x80157078)
#define	asicPRCMUPRCM_TVCLK_MGT		(0x8015707c)
#define	asicPRCMUPRCM_PLLSOC0_FREQ	(0x80157080)
#define	asicPRCMUPRCM_PLLSOC1_FREQ	(0x80157084)
#define	asicPRCMUPRCM_PLLARM_FREQ	(0x80157088)
#define	asicPRCMUPRCM_PLLDDR_FREQ	(0x8015708c)
#define	asicPRCMUPRCM_PLLSOC0_ENABLE	(0x80157090)
#define	asicPRCMUPRCM_PLLSOC1_ENABLE	(0x80157094)
#define	asicPRCMUPRCM_PLLARM_ENABLE	(0x80157098)
#define	asicPRCMUPRCM_PLLDDR_ENABLE	(0x8015709c)
#define	asicPRCMUPRCM_PLLSOC0_LOCKP	(0x801570a0)
#define	asicPRCMUPRCM_PLLSOC1_LOCKP	(0x801570a4)
#define	asicPRCMUPRCM_PLLARM_LOCKP	(0x801570a8)
#define	asicPRCMUPRCM_PLLDDR_LOCKP	(0x801570ac)
#define	asicPRCMUPRCM_DDRCLK2X_GATE_ENABLE	(0x8015760c)
#define	asicPRCMUPRCM_XP70CLK_MGT	(0x801570b0)
#define	asicPRCMUPRCM_TIMER_0_REF	(0x801570b4)
#define	asicPRCMUPRCM_TIMER_0_DOWNCOUNT	(0x801570b8)
#define	asicPRCMUPRCM_TIMER_0_MODE	(0x801570bc)
#define	asicPRCMUPRCM_TIMER_1_REF	(0x801570c0)
#define	asicPRCMUPRCM_TIMER_1_DOWNCOUNT	(0x801570c4)
#define	asicPRCMUPRCM_TIMER_1_MODE	(0x801570c8)
#define	asicPRCMUPRCM_TIMER_2_REF	(0x801570cc)
#define	asicPRCMUPRCM_TIMER_2_DOWNCOUNT	(0x801570d0)
#define	asicPRCMUPRCM_TIMER_2_MODE	(0x801570d4)
#define	asicPRCMUPRCM_MODECLK		(0x801570e8)
#define	asicPRCMUPRCM_ARM_IT_SET	(0x801570f0)
#define	asicPRCMUPRCM_ARM_IT_CLR	(0x801570f4)
#define	asicPRCMUPRCM_4500_CLK_REQ	(0x801570f8)
#define	asicPRCMUPRCM_MBOX_CPU_VAL	(0x801570fc)
#define	asicPRCMUPRCM_MBOX_CPU_SET	(0x80157100)
#define	asicPRCMUPRCM_MBOX_CPU_CLR	(0x80157104)
#define	asicPRCMUPRCM_PLL32K_ENABLE	(0x8015710c)
#define	asicPRCMUPRCM_PLL32K_LOCKP	(0x80157110)
#define	asicPRCMUPRCM_ARM_CHGCLKREQ	(0x80157114)
#define	asicPRCMUPRCM_ARM_PLLDIVPS	(0x80157118)
#define	asicPRCMUPRCM_ARMITMSK31TO0	(0x8015711c)
#define	asicPRCMUPRCM_ARMITMSK63TO32	(0x80157120)
#define	asicPRCMUPRCM_ARMITMSK95TO64	(0x80157124)
#define	asicPRCMUPRCM_ARMITMSK127TO96	(0x80157128)
#define	asicPRCMUPRCM_ARMSTANDBY_STATUS	(0x80157130)
#define	asicPRCMUPRCM_CGATING_BYPASS	(0x80157134)
#define	asicPRCMUPRCM_GPIOCR		(0x80157138)
#define	asicPRCMUPRCM_LEMI		(0x8015713c)
#define	asicPRCMUPRCM_COMPCR		(0x80157140)
#define	asicPRCMUPRCM_COMPSTA		(0x80157144)
#define	asicPRCMUPRCM_ITSTATUS0		(0x80157148)
#define	asicPRCMUPRCM_ITCLR0		(0x8015714c)
#define	asicPRCMUPRCM_ITSTATUS1		(0x80157150)
#define	asicPRCMUPRCM_ITCLR1		(0x80157154)
#define	asicPRCMUPRCM_ITSTATUS2		(0x80157158)
#define	asicPRCMUPRCM_ITCLR2		(0x8015715c)
#define	asicPRCMUPRCM_ITSTATUS3		(0x80157160)
#define	asicPRCMUPRCM_ITCLR3		(0x80157164)
#define	asicPRCMUPRCM_ITSTATUS4		(0x80157168)
#define	asicPRCMUPRCM_ITCLR4		(0x8015716c)
#define	asicPRCMUPRCM_LINE_VALUE	(0x80157170)
#define	asicPRCMUPRCM_HOLD_EVT		(0x80157174)
#define	asicPRCMUPRCM_EDGE_SENS_L	(0x80157178)
#define	asicPRCMUPRCM_EDGE_SENS_H	(0x8015717c)
#define	asicPRCMUPRCM_CLKODIV		(0x80157188)
#define	asicPRCMUPRCM_DEBUG_CTRL_VAL	(0x80157190)
#define	asicPRCMUPRCM_DEBUG_NOPWRDOWN_VAL	(0x80157194)
#define	asicPRCMUPRCM_DEBUG_CTRL_ACK	(0x80157198)
#define	asicPRCMUPRCM_A9PL_FORCE_CLKEN	(0x8015719c)
#define	asicPRCMUPRCM_TPIU_FLUSHIN_REQ	(0x801571a0)
#define	asicPRCMUPRCM_TPIU_FLUSHIN_ACK	(0x801571a4)
#define	asicPRCMUPRCM_STP_FLUSHIN_REQ	(0x801571a8)
#define	asicPRCMUPRCM_STP_FLUSHIN_ACK	(0x801571ac)
#define	asicPRCMUPRCM_HWI2C_DIV		(0x801571b0)
#define	asicPRCMUPRCM_HWI2C_GO		(0x801571b4)
#define	asicPRCMUPRCM_HWI2C_CMD		(0x801571b8)
#define	asicPRCMUPRCM_HWI2C_DATA123	(0x801571bc)
#define	asicPRCMUPRCM_HWI2C_SR		(0x801571c0)
#define	asicPRCMUPRCM_TCR		(0x801571c8)
#define	asicPRCMUPRCM_CLKOCR		(0x801571cc)
#define	asicPRCMUPRCM_ITSTATUS_DBG	(0x801571d0)
#define	asicPRCMUPRCM_ITCLR_DBG		(0x801571d4)
#define	asicPRCMUPRCM_LINE_VALUE_DBG	(0x801571d8)
#define	asicPRCMUPRCM_DBG_HOLD		(0x801571dc)
#define	asicPRCMUPRCM_EDGE_SENS_DBG	(0x801571e0)
#define	asicPRCMUPRCM_APE_RESETN_SET	(0x801571e4)
#define	asicPRCMUPRCM_APE_RESETN_CLR	(0x801571e8)
#define	asicPRCMUPRCM_APE_RESETN_VAL	(0x801571ec)
#define	asicPRCMUPRCM_MOD_RESETN_SET	(0x801571fc)
#define	asicPRCMUPRCM_MOD_RESETN_CLR	(0x80157200)
#define	asicPRCMUPRCM_MOD_RESETN_VAL	(0x80157204)
#define	asicPRCMUPRCM_GPIO_RESETN_SET	(0x80157208)
#define	asicPRCMUPRCM_GPIO_RESETN_CLR	(0x8015720c)
#define	asicPRCMUPRCM_GPIO_RESETN_VAL	(0x80157210)
#define	asicPRCMUPRCM_RESOUTN_SET	(0x80157214)
#define	asicPRCMUPRCM_RESOUTN_CLR	(0x80157218)
#define	asicPRCMUPRCM_RESOUTN_VAL	(0x8015721c)
#define	asicPRCMUPRCM_APE_SOFTRST	(0x80157228)
#define	asicPRCMUPRCM_SWD_RST_TEMPO	(0x80157238)
#define	asicPRCMUPRCM_RST_4500_TEMPO	(0x8015723c)
#define	asicPRCMUPRCM_APE2MOD_IT_SET	(0x80157240)
#define	asicPRCMUPRCM_APE2MOD_IT_CLR	(0x80157244)
#define	asicPRCMUPRCM_APE2MOD_IT_VAL	(0x80157248)
#define	asicPRCMUPRCM_STM_DATA		(0x80157250)
#define	asicPRCMUPRCM_POWER_STATE_SET	(0x80157254)
#define	asicPRCMUPRCM_POWER_STATE_CLR	(0x80157258)
#define	asicPRCMUPRCM_POWER_STATE_VAL	(0x8015725c)
#define	asicPRCMUPRCM_ARMITVALUE31TO0	(0x80157260)
#define	asicPRCMUPRCM_ARMITVALUE63TO32	(0x80157264)
#define	asicPRCMUPRCM_ARMITVALUE95TO64	(0x80157268)
#define	asicPRCMUPRCM_ARMITVALUE127TO96	(0x8015726c)
#define	asicPRCMUPRCM_REDUN_LOAD	(0x80157270)
#define	asicPRCMUPRCM_REDUN_STATUS	(0x80157274)
#define	asicPRCMUPRCM_RNGCLK_MGT	(0x80157284)
#define	asicPRCMUPRCM_DAP_RESETN_SET	(0x801572a0)
#define	asicPRCMUPRCM_DAP_RESETN_CLR	(0x801572a4)
#define	asicPRCMUPRCM_DAP_RESETN_VAL	(0x801572a8)
#define	asicPRCMUPRCM_SRAM_DEDCSTOV	(0x80157300)
#define	asicPRCMUPRCM_SRAM_LS_SLEEP	(0x80157304)
#define	asicPRCMUPRCM_SRAM_A9		(0x80157308)
#define	asicPRCMUPRCM_ARM_LS_CLAMP	(0x8015730c)
#define	asicPRCMUPRCM_IOCR		(0x80157310)
#define	asicPRCMUPRCM_MODEM_SYSCLKOK	(0x80157314)
#define	asicPRCMUPRCM_SYSCLKOK_DELAY	(0x80157318)
#define	asicPRCMUPRCM_SYSCLKSTATUS	(0x8015731c)
#define	asicPRCMUPRCM_SYSCLKOK_TIMER_START	(0x80157320)
#define	asicPRCMUPRCM_DSI_SW_RESET	(0x80157324)
#define	asicPRCMUPRCM_A9_MASK_REQ	(0x80157328)
#define	asicPRCMUPRCM_A9_MASK_ACK	(0x8015732c)
#define	asicPRCMUPRCM_HOSTACCESS_REQ	(0x80157334)
#define	asicPRCMUPRCM_TIMER_3_REF	(0x80157338)
#define	asicPRCMUPRCM_TIMER_3_DOWNCOUNT	(0x8015733c)
#define	asicPRCMUPRCM_TIMER_3_MODE	(0x80157340)
#define	asicPRCMUPRCM_PMB_SENS_CTRL	(0x80157344)
#define	asicPRCMUPRCM_PMB_REF_COUNTER	(0x80157348)
#define	asicPRCMUPRCM_PMB_SENSOR_STATUS	(0x8015734c)
#define	asicPRCMUPRCM_SEM		(0x80157400)
#define	asicPRCMUPRCM_APE_EPOD_CFG	(0x80157404)
#define	asicPRCMUPRCM_DDR_EPOD_CFG	(0x80157408)
#define	asicPRCMUPRCM_EPOD_C_SET	(0x80157410)
#define	asicPRCMUPRCM_EPOD_C_CLR	(0x80157414)
#define	asicPRCMUPRCM_EPOD_C_VAL	(0x80157418)
#define	asicPRCMUPRCM_EPOD_VOK		(0x8015741c)
#define	asicPRCMUPRCM_MMIP_LS_CLAMP_SET	(0x80157420)
#define	asicPRCMUPRCM_MMIP_LS_CLAMP_CLR	(0x80157424)
#define	asicPRCMUPRCM_MMIP_LS_CLAMP_VAL	(0x80157428)
#define	asicPRCMUPRCM_VSAFE_LS_CLAMP_SET	(0x8015742c)
#define	asicPRCMUPRCM_VSAFE_LS_CLAMP_CLR	(0x80157430)
#define	asicPRCMUPRCM_VSAFE_LS_CLAMP_VAL	(0x80157434)
#define	asicPRCMUPRCM_DDRSUBSYS_APE_MINBW	(0x80157438)
#define	asicPRCMUPRCM_DDRSUBSYS_STATUS	(0x8015743c)
#define	asicPRCMUPRCM_DDRSUBSYS_CONTROL	(0x80157440)
#define	asicPRCMUPRCM_DDRSUBSYS_HIGH_LEAK_COND	(0x80157444)
#define	asicPRCMUPRCM_DDRSUBSYS_CONFIG	(0x80157448)
#define	asicPRCMUPRCM_DDRSUBSYS_CONFIG_ACK	(0x8015744c)
#define	asicPRCMUPRCM_TIMER_4_REF	(0x80157450)
#define	asicPRCMUPRCM_TIMER_4_DOWNCOUNT	(0x80157454)
#define	asicPRCMUPRCM_TIMER_4_MODE	(0x80157458)
#define	asicPRCMUPRCM_TIMER_5_REF	(0x8015745c)
#define	asicPRCMUPRCM_TIMER_5_DOWNCOUNT	(0x80157460)
#define	asicPRCMUPRCM_TIMER_5_MODE	(0x80157464)
#define	asicPRCMUPRCM_SEM_A9_IT_CLR	(0x8015746c)
#define	asicPRCMUPRCM_APE_MEM_REQ	(0x80157470)
#define	asicPRCMUPRCM_DBG_FORCES_APE_MEM_REQ	(0x80157474)
#define	asicPRCMUPRCM_APE_MEM_WFX_EN	(0x80157478)
#define	asicPRCMUPRCM_APE_MEM_LATENCY	(0x8015747c)
#define	asicPRCMUPRCM_APE_MEM_ACK	(0x80157480)
#define	asicPRCMUPRCM_ITSTATUS5		(0x80157484)
#define	asicPRCMUPRCM_ITCLR5		(0x80157488)
#define	asicPRCMUPRCM_ARM_IT1_CLR	(0x8015748c)
#define	asicPRCMUPRCM_ARM_IT1_SET	(0x80157490)
#define	asicPRCMUPRCM_ARM_IT1_VAL	(0x80157494)
#define	asicPRCMUPRCM_MOD_PWR_OK	(0x80157498)
#define	asicPRCMUPRCM_MOD_APE_ACK	(0x8015749c)
#define	asicPRCMUPRCM_DBG_PWRCTL	(0x801574ac)
#define	asicPRCMUPRCM_HWOBS_H		(0x801574b0)
#define	asicPRCMUPRCM_HWOBS_L		(0x801574b4)
#define	asicPRCMUPRCM_PLLDSI_FREQ	(0x80157500)
#define	asicPRCMUPRCM_PLLDSI_ENABLE	(0x80157504)
#define	asicPRCMUPRCM_PLLDSI_LOCKP	(0x80157508)
#define	asicPRCMUPRCM_RNG_ENABLE	(0x8015750c)
#define	asicPRCMUPRCM_YYCLKEN0_MGT_SET	(0x80157510)
#define	asicPRCMUPRCM_YYCLKEN1_MGT_SET	(0x80157514)
#define	asicPRCMUPRCM_YYCLKEN0_MGT_CLR	(0x80157518)
#define	asicPRCMUPRCM_YYCLKEN1_MGT_CLR	(0x8015751c)
#define	asicPRCMUPRCM_YYCLKEN0_MGT_VAL	(0x80157520)
#define	asicPRCMUPRCM_YYCLKEN1_MGT_VAL	(0x80157524)
#define	asicPRCMUPRCM_DSITVCLK_DIV	(0x8015752c)
#define	asicPRCMUPRCM_DSI_PLLOUT_SEL	(0x80157530)
#define	asicPRCMUPRCM_DSI_GLITCHFREE_EN	(0x80157534)
#define	asicPRCMUPRCM_DPICLK_MGT	(0x80157548)
#define	asicPRCMUPRCM_CLKACTIV		(0x80157538)
#define	asicPRCMUPRCM_SXA_FORCE_CLKEN	(0x80157544)
#define	asicPRCMUPRCM_UICC_NANDTREE	(0x80157570)
#define	asicPRCMUPRCM_GPIOCR2		(0x80157574)
#define	asicPRCMUPRCM_MDM_ACWAKE	(0x80157578)
#define	asicPRCMUPRCM_PWRCTRL_SET	(0x80157580)
#define	asicPRCMUPRCM_PWRCTRL_CLR	(0x80157584)
#define	asicPRCMUPRCM_PWRCTRL_VAL	(0x80157588)
#define	asicPRCMUPRCM_CLKOCR2		(0x8015758c)
#define	asicPRCMUPRCM_ITSTATUS6		(0x80157590)
#define	asicPRCMUPRCM_ITCLR6		(0x80157594)
#define	asicPRCMUPRCM_ACC_LINE_VALUE	(0x80157598)
#define	asicPRCMUPRCM_EDGE_SENS_ACC	(0x8015759c)
#define	asicPRCMUPRCM_HOLD_EVT_ACC	(0x801575a0)
#define	asicPRCMUPRCM_MOD_MEM_REQ	(0x801575a4)
#define	asicPRCMUPRCM_MOD_MEM_ACK	(0x801575a8)
#define	asicPRCMUPRCM_ACC_STRB_ACK	(0x801575ac)
#define	asicPRCMUPRCM_ARM_PLLDIVPS_REQ	(0x801575b0)
#define	asicPRCMUPRCM_ARM_PLLDIVPS_ACK	(0x801575b4)
#define	asicPRCMUPRCM_SERVICEMODE	(0x801575b8)
#define	asicPRCMUPRCM_DDRSUBSYS_CONTROL2	(0x801575bc)
#define	asicPRCMUPRCM_SRPTIMER_VAL	(0x801575d0)
#define	asicPRCMUPRCM_HWI2C_A9_IT_CLR	(0x801575d8)
#define	asicPRCMUPRCM_LINE_VALUE_MTIMER	(0x801575e0)
#define	asicPRCMUPRCM_HOLD_EVT_MTIMER	(0x801575e4)
#define	asicPRCMUPRCM_EDGE_SENS_MTIMER	(0x801575e8)
#define	asicPRCMUPRCM_A9GRADUAL_CTL	(0x801575ec)
#define	asicPRCMUPRCM_A9GRADUAL_STATE	(0x801575f0)
#define	asicPRCMUPRCM_A9GRADUAL_TIMER1	(0x801575f4)
#define	asicPRCMUPRCM_A9GRADUAL_TIMER2	(0x801575f8)
#define	asicPRCMUPRCM_A9GRADUAL_TIMER3	(0x801575fc)
#define	asicPRCMUPRCM_LIMIT1		(0x80157604)
#define	asicPRCMUPRCM_LIMIT2		(0x80157608)
#define	asicPRCMUPRCM_SECNONSEWM	(0x80158000)
#define	asicPRCMUPRCM_ESRAM0_INITN	(0x80158004)
#define	asicPRCMUPRCM_ARMITMSKSEC_31TO0	(0x80158008)
#define	asicPRCMUPRCM_ARMITMSKSEC_63TO32	(0x8015800c)
#define	asicPRCMUPRCM_ARMITMSKSEC_95TO64	(0x80158010)
#define	asicPRCMUPRCM_ARMITMSKSEC_127TO96	(0x80158014)
#define	asicPRCMUPRCM_ARMIT_MASKXP70_IT	(0x80158018)
#define	asicPRCMUPRCM_ESRAM0_EPOD_CFG	(0x8015801c)
#define	asicPRCMUPRCM_ESRAM0_EPOD_C_VAL	(0x80158020)
#define	asicPRCMUPRCM_ESRAM0_EPOD_C_SET	(0x80158024)
#define	asicPRCMUPRCM_ESRAM0_EPOD_C_CLR	(0x80158028)
#define	asicPRCMUPRCM_ESRAM0_EPOD_VOK	(0x8015802c)
#define	asicPRCMUPRCM_ESRAM0_LS_SLEEP	(0x80158030)
#define	asicPRCMUPRCM_SECURE_ONGOING	(0x80158034)
#define	asicPRCMUPRCM_I2C_SECURE	(0x80158038)
#define	asicPRCMUPRCM_RESET_STATUS	(0x8015803c)
#define	asicPRCMUPRCM_PERIPH4_RESETN_SET	(0x80158040)
#define	asicPRCMUPRCM_PERIPH4_RESETN_CLR	(0x80158044)
#define	asicPRCMUPRCM_PERIPH4_RESETN_VAL	(0x80158048)
#define	asicPRCMUPRCM_SPAREOUT_SEC	(0x8015804c)
#define	asicPRCMUPRCM_PIPELINEDCR	(0x801580d8)
#define	asicPRCMUPRCM_VOLATILEIOCR	(0x801580dc)
#define	asicPRCMUPRCM_XP70CFGCR		(0x801580e0)
#define	asicPRCMUPRCM_XP70CLK_MGT_SEC	(0x801580e4)
#define	asicPRCMUPRCM_REFCLK_MGT_SEC	(0x801580e8)
#define	asicPRCMUPRCM_TCPM_PAGING	(0x801580f0)
#define	asicPRCMUPRCM_A9_RESETN_SET	(0x801581f0)
#define	asicPRCMUPRCM_A9_RESETN_CLR	(0x801581f4)
#define	asicPRCMUPRCM_A9_RESETN_VAL	(0x801581f8)

/* C struct view */

typedef struct s_PRCMU {
 unsigned int PRCM_ARMCLKFIX_MGT; /* @0 */
 unsigned int PRCM_ACLK_MGT; /* @4 */
 unsigned int PRCM_SVACLK_MGT; /* @8 */
 unsigned int PRCM_SIACLK_MGT; /* @12 */
 unsigned char fill0[4];
 unsigned int PRCM_SGACLK_MGT; /* @20 */
 unsigned int PRCM_UARTCLK_MGT; /* @24 */
 unsigned int PRCM_MSP02CLK_MGT; /* @28 */
 unsigned int PRCM_I2CCLK_MGT; /* @32 */
 unsigned int PRCM_SDMMCCLK_MGT; /* @36 */
 unsigned char fill1[4];
 unsigned int PRCM_PER1CLK_MGT; /* @44 */
 unsigned int PRCM_PER2CLK_MGT; /* @48 */
 unsigned int PRCM_PER3CLK_MGT; /* @52 */
 unsigned int PRCM_PER5CLK_MGT; /* @56 */
 unsigned int PRCM_PER6CLK_MGT; /* @60 */
 unsigned int PRCM_IRDACLK_MGT; /* @64 */
 unsigned int PRCM_PWMCLK_MGT; /* @68 */
 unsigned int PRCM_SPARE1CLK_MGT; /* @72 */
 unsigned int PRCM_IRRCCLK_MGT; /* @76 */
 unsigned char fill2[8];
 unsigned int PRCM_HDMICLK_MGT; /* @88 */
 unsigned int PRCM_APEATCLK_MGT; /* @92 */
 unsigned int PRCM_APETRACECLK_MGT; /* @96 */
 unsigned int PRCM_MCDECLK_MGT; /* @100 */
 unsigned char fill3[4];
 unsigned int PRCM_DSIALTCLK_MGT; /* @108 */
 unsigned int PRCM_SPARE2CLK_MGT; /* @112 */
 unsigned int PRCM_DMACLK_MGT; /* @116 */
 unsigned int PRCM_B2R2CLK_MGT; /* @120 */
 unsigned int PRCM_TVCLK_MGT; /* @124 */
 unsigned int PRCM_PLLSOC0_FREQ; /* @128 */
 unsigned int PRCM_PLLSOC1_FREQ; /* @132 */
 unsigned int PRCM_PLLARM_FREQ; /* @136 */
 unsigned int PRCM_PLLDDR_FREQ; /* @140 */
 unsigned int PRCM_PLLSOC0_ENABLE; /* @144 */
 unsigned int PRCM_PLLSOC1_ENABLE; /* @148 */
 unsigned int PRCM_PLLARM_ENABLE; /* @152 */
 unsigned int PRCM_PLLDDR_ENABLE; /* @156 */
 unsigned int PRCM_PLLSOC0_LOCKP; /* @160 */
 unsigned int PRCM_PLLSOC1_LOCKP; /* @164 */
 unsigned int PRCM_PLLARM_LOCKP; /* @168 */
 unsigned int PRCM_PLLDDR_LOCKP; /* @172 */
 unsigned int PRCM_XP70CLK_MGT; /* @176 */
 unsigned int PRCM_TIMER_0_REF; /* @180 */
 unsigned int PRCM_TIMER_0_DOWNCOUNT; /* @184 */
 unsigned int PRCM_TIMER_0_MODE; /* @188 */
 unsigned int PRCM_TIMER_1_REF; /* @192 */
 unsigned int PRCM_TIMER_1_DOWNCOUNT; /* @196 */
 unsigned int PRCM_TIMER_1_MODE; /* @200 */
 unsigned int PRCM_TIMER_2_REF; /* @204 */
 unsigned int PRCM_TIMER_2_DOWNCOUNT; /* @208 */
 unsigned int PRCM_TIMER_2_MODE; /* @212 */
 unsigned char fill4[16];
 unsigned int PRCM_MODECLK; /* @232 */
 unsigned char fill5[4];
 unsigned int PRCM_ARM_IT_SET; /* @240 */
 unsigned int PRCM_ARM_IT_CLR; /* @244 */
 unsigned int PRCM_4500_CLK_REQ; /* @248 */
 unsigned int PRCM_MBOX_CPU_VAL; /* @252 */
 unsigned int PRCM_MBOX_CPU_SET; /* @256 */
 unsigned int PRCM_MBOX_CPU_CLR; /* @260 */
 unsigned char fill6[4];
 unsigned int PRCM_PLL32K_ENABLE; /* @268 */
 unsigned int PRCM_PLL32K_LOCKP; /* @272 */
 unsigned int PRCM_ARM_CHGCLKREQ; /* @276 */
 unsigned int PRCM_ARM_PLLDIVPS; /* @280 */
 unsigned int PRCM_ARMITMSK31TO0; /* @284 */
 unsigned int PRCM_ARMITMSK63TO32; /* @288 */
 unsigned int PRCM_ARMITMSK95TO64; /* @292 */
 unsigned int PRCM_ARMITMSK127TO96; /* @296 */
 unsigned char fill7[4];
 unsigned int PRCM_ARMSTANDBY_STATUS; /* @304 */
 unsigned int PRCM_CGATING_BYPASS; /* @308 */
 unsigned int PRCM_GPIOCR; /* @312 */
 unsigned int PRCM_LEMI; /* @316 */
 unsigned int PRCM_COMPCR; /* @320 */
 unsigned int PRCM_COMPSTA; /* @324 */
 unsigned int PRCM_ITSTATUS0; /* @328 */
 unsigned int PRCM_ITCLR0; /* @332 */
 unsigned int PRCM_ITSTATUS1; /* @336 */
 unsigned int PRCM_ITCLR1; /* @340 */
 unsigned int PRCM_ITSTATUS2; /* @344 */
 unsigned int PRCM_ITCLR2; /* @348 */
 unsigned int PRCM_ITSTATUS3; /* @352 */
 unsigned int PRCM_ITCLR3; /* @356 */
 unsigned int PRCM_ITSTATUS4; /* @360 */
 unsigned int PRCM_ITCLR4; /* @364 */
 unsigned int PRCM_LINE_VALUE; /* @368 */
 unsigned int PRCM_HOLD_EVT; /* @372 */
 unsigned int PRCM_EDGE_SENS_L; /* @376 */
 unsigned int PRCM_EDGE_SENS_H; /* @380 */
 unsigned char fill8[8];
 unsigned int PRCM_CLKODIV; /* @392 */
 unsigned char fill9[4];
 unsigned int PRCM_DEBUG_CTRL_VAL; /* @400 */
 unsigned int PRCM_DEBUG_NOPWRDOWN_VAL; /* @404 */
 unsigned int PRCM_DEBUG_CTRL_ACK; /* @408 */
 unsigned int PRCM_A9PL_FORCE_CLKEN; /* @412 */
 unsigned int PRCM_TPIU_FLUSHIN_REQ; /* @416 */
 unsigned int PRCM_TPIU_FLUSHIN_ACK; /* @420 */
 unsigned int PRCM_STP_FLUSHIN_REQ; /* @424 */
 unsigned int PRCM_STP_FLUSHIN_ACK; /* @428 */
 unsigned int PRCM_HWI2C_DIV; /* @432 */
 unsigned int PRCM_HWI2C_GO; /* @436 */
 unsigned int PRCM_HWI2C_CMD; /* @440 */
 unsigned int PRCM_HWI2C_DATA123; /* @444 */
 unsigned int PRCM_HWI2C_SR; /* @448 */
 unsigned char fill10[4];
 unsigned int PRCM_TCR; /* @456 */
 unsigned int PRCM_CLKOCR; /* @460 */
 unsigned int PRCM_ITSTATUS_DBG; /* @464 */
 unsigned int PRCM_ITCLR_DBG; /* @468 */
 unsigned int PRCM_LINE_VALUE_DBG; /* @472 */
 unsigned int PRCM_DBG_HOLD; /* @476 */
 unsigned int PRCM_EDGE_SENS_DBG; /* @480 */
 unsigned int PRCM_APE_RESETN_SET; /* @484 */
 unsigned int PRCM_APE_RESETN_CLR; /* @488 */
 unsigned int PRCM_APE_RESETN_VAL; /* @492 */
 unsigned char fill11[12];
 unsigned int PRCM_MOD_RESETN_SET; /* @508 */
 unsigned int PRCM_MOD_RESETN_CLR; /* @512 */
 unsigned int PRCM_MOD_RESETN_VAL; /* @516 */
 unsigned int PRCM_GPIO_RESETN_SET; /* @520 */
 unsigned int PRCM_GPIO_RESETN_CLR; /* @524 */
 unsigned int PRCM_GPIO_RESETN_VAL; /* @528 */
 unsigned int PRCM_RESOUTN_SET; /* @532 */
 unsigned int PRCM_RESOUTN_CLR; /* @536 */
 unsigned int PRCM_RESOUTN_VAL; /* @540 */
 unsigned char fill12[8];
 unsigned int PRCM_APE_SOFTRST; /* @552 */
 unsigned char fill13[12];
 unsigned int PRCM_SWD_RST_TEMPO; /* @568 */
 unsigned int PRCM_RST_4500_TEMPO; /* @572 */
 unsigned int PRCM_APE2MOD_IT_SET; /* @576 */
 unsigned int PRCM_APE2MOD_IT_CLR; /* @580 */
 unsigned int PRCM_APE2MOD_IT_VAL; /* @584 */
 unsigned char fill14[4];
 unsigned int PRCM_STM_DATA; /* @592 */
 unsigned int PRCM_POWER_STATE_SET; /* @596 */
 unsigned int PRCM_POWER_STATE_CLR; /* @600 */
 unsigned int PRCM_POWER_STATE_VAL; /* @604 */
 unsigned int PRCM_ARMITVALUE31TO0; /* @608 */
 unsigned int PRCM_ARMITVALUE63TO32; /* @612 */
 unsigned int PRCM_ARMITVALUE95TO64; /* @616 */
 unsigned int PRCM_ARMITVALUE127TO96; /* @620 */
 unsigned int PRCM_REDUN_LOAD; /* @624 */
 unsigned int PRCM_REDUN_STATUS; /* @628 */
 unsigned char fill15[12];
 unsigned int PRCM_RNGCLK_MGT; /* @644 */
 unsigned char fill16[24];
 unsigned int PRCM_DAP_RESETN_SET; /* @672 */
 unsigned int PRCM_DAP_RESETN_CLR; /* @676 */
 unsigned int PRCM_DAP_RESETN_VAL; /* @680 */
 unsigned char fill17[84];
 unsigned int PRCM_SRAM_DEDCSTOV; /* @768 */
 unsigned int PRCM_SRAM_LS_SLEEP; /* @772 */
 unsigned int PRCM_SRAM_A9; /* @776 */
 unsigned int PRCM_ARM_LS_CLAMP; /* @780 */
 unsigned int PRCM_IOCR; /* @784 */
 unsigned int PRCM_MODEM_SYSCLKOK; /* @788 */
 unsigned int PRCM_SYSCLKOK_DELAY; /* @792 */
 unsigned int PRCM_SYSCLKSTATUS; /* @796 */
 unsigned int PRCM_SYSCLKOK_TIMER_START; /* @800 */
 unsigned int PRCM_DSI_SW_RESET; /* @804 */
 unsigned int PRCM_A9_MASK_REQ; /* @808 */
 unsigned int PRCM_A9_MASK_ACK; /* @812 */
 unsigned char fill18[4];
 unsigned int PRCM_HOSTACCESS_REQ; /* @820 */
 unsigned int PRCM_TIMER_3_REF; /* @824 */
 unsigned int PRCM_TIMER_3_DOWNCOUNT; /* @828 */
 unsigned int PRCM_TIMER_3_MODE; /* @832 */
 unsigned int PRCM_PMB_SENS_CTRL; /* @836 */
 unsigned int PRCM_PMB_REF_COUNTER; /* @840 */
 unsigned int PRCM_PMB_SENSOR_STATUS; /* @844 */
 unsigned char fill19[176];
 unsigned int PRCM_SEM; /* @1024 */
 unsigned int PRCM_APE_EPOD_CFG; /* @1028 */
 unsigned int PRCM_DDR_EPOD_CFG; /* @1032 */
 unsigned char fill20[4];
 unsigned int PRCM_EPOD_C_SET; /* @1040 */
 unsigned int PRCM_EPOD_C_CLR; /* @1044 */
 unsigned int PRCM_EPOD_C_VAL; /* @1048 */
 unsigned int PRCM_EPOD_VOK; /* @1052 */
 unsigned int PRCM_MMIP_LS_CLAMP_SET; /* @1056 */
 unsigned int PRCM_MMIP_LS_CLAMP_CLR; /* @1060 */
 unsigned int PRCM_MMIP_LS_CLAMP_VAL; /* @1064 */
 unsigned int PRCM_VSAFE_LS_CLAMP_SET; /* @1068 */
 unsigned int PRCM_VSAFE_LS_CLAMP_CLR; /* @1072 */
 unsigned int PRCM_VSAFE_LS_CLAMP_VAL; /* @1076 */
 unsigned int PRCM_DDRSUBSYS_APE_MINBW; /* @1080 */
 unsigned int PRCM_DDRSUBSYS_STATUS; /* @1084 */
 unsigned int PRCM_DDRSUBSYS_CONTROL; /* @1088 */
 unsigned int PRCM_DDRSUBSYS_HIGH_LEAK_COND; /* @1092 */
 unsigned int PRCM_DDRSUBSYS_CONFIG; /* @1096 */
 unsigned int PRCM_DDRSUBSYS_CONFIG_ACK; /* @1100 */
 unsigned int PRCM_TIMER_4_REF; /* @1104 */
 unsigned int PRCM_TIMER_4_DOWNCOUNT; /* @1108 */
 unsigned int PRCM_TIMER_4_MODE; /* @1112 */
 unsigned int PRCM_TIMER_5_REF; /* @1116 */
 unsigned int PRCM_TIMER_5_DOWNCOUNT; /* @1120 */
 unsigned int PRCM_TIMER_5_MODE; /* @1124 */
 unsigned char fill21[4];
 unsigned int PRCM_SEM_A9_IT_CLR; /* @1132 */
 unsigned int PRCM_APE_MEM_REQ; /* @1136 */
 unsigned int PRCM_DBG_FORCES_APE_MEM_REQ; /* @1140 */
 unsigned int PRCM_APE_MEM_WFX_EN; /* @1144 */
 unsigned int PRCM_APE_MEM_LATENCY; /* @1148 */
 unsigned int PRCM_APE_MEM_ACK; /* @1152 */
 unsigned int PRCM_ITSTATUS5; /* @1156 */
 unsigned int PRCM_ITCLR5; /* @1160 */
 unsigned int PRCM_ARM_IT1_CLR; /* @1164 */
 unsigned int PRCM_ARM_IT1_SET; /* @1168 */
 unsigned int PRCM_ARM_IT1_VAL; /* @1172 */
 unsigned int PRCM_MOD_PWR_OK; /* @1176 */
 unsigned int PRCM_MOD_APE_ACK; /* @1180 */
 unsigned char fill22[12];
 unsigned int PRCM_DBG_PWRCTL; /* @1196 */
 unsigned int PRCM_HWOBS_H; /* @1200 */
 unsigned int PRCM_HWOBS_L; /* @1204 */
 unsigned char fill23[72];
 unsigned int PRCM_PLLDSI_FREQ; /* @1280 */
 unsigned int PRCM_PLLDSI_ENABLE; /* @1284 */
 unsigned int PRCM_PLLDSI_LOCKP; /* @1288 */
 unsigned int PRCM_RNG_ENABLE; /* @1292 */
 unsigned int PRCM_YYCLKEN0_MGT_SET; /* @1296 */
 unsigned int PRCM_YYCLKEN1_MGT_SET; /* @1300 */
 unsigned int PRCM_YYCLKEN0_MGT_CLR; /* @1304 */
 unsigned int PRCM_YYCLKEN1_MGT_CLR; /* @1308 */
 unsigned int PRCM_YYCLKEN0_MGT_VAL; /* @1312 */
 unsigned int PRCM_YYCLKEN1_MGT_VAL; /* @1316 */
 unsigned char fill24[4];
 unsigned int PRCM_DSITVCLK_DIV; /* @1324 */
 unsigned int PRCM_DSI_PLLOUT_SEL; /* @1328 */
 unsigned int PRCM_DSI_GLITCHFREE_EN; /* @1332 */
 unsigned int PRCM_CLKACTIV; /* @1336 */
 unsigned char fill25[8];
 unsigned int PRCM_SXA_FORCE_CLKEN; /* @1348 */
 unsigned int PRCM_DPICLK_MGT; /* @1352 */
 unsigned char fill26[36];
 unsigned int PRCM_UICC_NANDTREE; /* @1392 */
 unsigned int PRCM_GPIOCR2; /* @1396 */
 unsigned int PRCM_MDM_ACWAKE; /* @1400 */
 unsigned char fill27[4];
 unsigned int PRCM_PWRCTRL_SET; /* @1408 */
 unsigned int PRCM_PWRCTRL_CLR; /* @1412 */
 unsigned int PRCM_PWRCTRL_VAL; /* @1416 */
 unsigned int PRCM_CLKOCR2; /* @1420 */
 unsigned int PRCM_ITSTATUS6; /* @1424 */
 unsigned int PRCM_ITCLR6; /* @1428 */
 unsigned int PRCM_ACC_LINE_VALUE; /* @1432 */
 unsigned int PRCM_EDGE_SENS_ACC; /* @1436 */
 unsigned int PRCM_HOLD_EVT_ACC; /* @1440 */
 unsigned int PRCM_MOD_MEM_REQ; /* @1444 */
 unsigned int PRCM_MOD_MEM_ACK; /* @1448 */
 unsigned int PRCM_ACC_STRB_ACK; /* @1452 */
 unsigned int PRCM_ARM_PLLDIVPS_REQ; /* @1456 */
 unsigned int PRCM_ARM_PLLDIVPS_ACK; /* @1460 */
 unsigned int PRCM_SERVICEMODE; /* @1464 */
 unsigned int PRCM_DDRSUBSYS_CONTROL2; /* @1468 */
 unsigned char fill28[16];
 unsigned int PRCM_SRPTIMER_VAL; /* @1488 */
 unsigned char fill29[4];
 unsigned int PRCM_HWI2C_A9_IT_CLR; /* @1496 */
 unsigned char fill30[4];
 unsigned int PRCM_LINE_VALUE_MTIMER; /* @1504 */
 unsigned int PRCM_HOLD_EVT_MTIMER; /* @1508 */
 unsigned int PRCM_EDGE_SENS_MTIMER; /* @1512 */
 unsigned int PRCM_A9GRADUAL_CTL; /* @1516 */
 unsigned int PRCM_A9GRADUAL_STATE; /* @1520 */
 unsigned int PRCM_A9GRADUAL_TIMER1; /* @1524 */
 unsigned int PRCM_A9GRADUAL_TIMER2; /* @1528 */
 unsigned int PRCM_A9GRADUAL_TIMER3; /* @1532 */
 unsigned char fill31[4];
 unsigned int PRCM_LIMIT1; /* @1540 */
 unsigned int PRCM_LIMIT2; /* @1544 */
 unsigned int PRCM_DDRCLK2X_GATE_ENABLE; /* @1548 */
 unsigned char fill32[2544];
 unsigned int PRCM_SECNONSEWM; /* @4096 */
 unsigned int PRCM_ESRAM0_INITN; /* @4100 */
 unsigned int PRCM_ARMITMSKSEC_31TO0; /* @4104 */
 unsigned int PRCM_ARMITMSKSEC_63TO32; /* @4108 */
 unsigned int PRCM_ARMITMSKSEC_95TO64; /* @4112 */
 unsigned int PRCM_ARMITMSKSEC_127TO96; /* @4116 */
 unsigned int PRCM_ARMIT_MASKXP70_IT; /* @4120 */
 unsigned int PRCM_ESRAM0_EPOD_CFG; /* @4124 */
 unsigned int PRCM_ESRAM0_EPOD_C_VAL; /* @4128 */
 unsigned int PRCM_ESRAM0_EPOD_C_SET; /* @4132 */
 unsigned int PRCM_ESRAM0_EPOD_C_CLR; /* @4136 */
 unsigned int PRCM_ESRAM0_EPOD_VOK; /* @4140 */
 unsigned int PRCM_ESRAM0_LS_SLEEP; /* @4144 */
 unsigned int PRCM_SECURE_ONGOING; /* @4148 */
 unsigned int PRCM_I2C_SECURE; /* @4152 */
 unsigned int PRCM_RESET_STATUS; /* @4156 */
 unsigned int PRCM_PERIPH4_RESETN_SET; /* @4160 */
 unsigned int PRCM_PERIPH4_RESETN_CLR; /* @4164 */
 unsigned int PRCM_PERIPH4_RESETN_VAL; /* @4168 */
 unsigned int PRCM_SPAREOUT_SEC; /* @4172 */
 unsigned char fill33[136];
 unsigned int PRCM_PIPELINEDCR; /* @4312 */
 unsigned int PRCM_VOLATILEIOCR; /* @4316 */
 unsigned int PRCM_XP70CFGCR; /* @4320 */
 unsigned int PRCM_XP70CLK_MGT_SEC; /* @4324 */
 unsigned int PRCM_REFCLK_MGT_SEC; /* @4328 */
 unsigned char fill34[4];
 unsigned int PRCM_TCPM_PAGING; /* @4336 */
 unsigned char fill35[252];
 unsigned int PRCM_A9_RESETN_SET; /* @4592 */
 unsigned int PRCM_A9_RESETN_CLR; /* @4596 */
 unsigned int PRCM_A9_RESETN_VAL; /* @4600 */
} s_PRCMU;

#define asicPRCMU ((volatile struct s_PRCMU *) 0x80157000)
    
#endif /* !defined(__PRCMU_h) */
