// Seed: 4094143485
module module_0;
  assign id_1 = id_1 - 1'b0;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input wire id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    output tri1 id_8,
    output tri1 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wor id_12,
    output supply0 id_13
);
  string id_15;
  wire   id_16;
  always_comb @(*) begin
    if (1) begin
      $display(id_5);
      disable id_17;
      id_0 <= 1;
    end
  end
  id_18 :
  assert property (@(posedge id_10) id_2)
  else $display("" == id_10);
  wire id_19;
  module_0();
  generate
    assign id_15 = "";
  endgenerate
endmodule
