#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Wed Oct  9 20:33:24 2013
# Process ID: 11922
# Log file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/afs/ece.cmu.edu/usr/wtabib/.Xilinx/Vivado/tclapp/manifest.tcl'
start_gui
open_project /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/vc707_pcie_vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/ip'.
open_example_project -force -dir /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.srcs/sources_1/imports/example_design [get_ips  vc707_pcie_x8_gen2]
Generating IP 'vc707_pcie_x8_gen2'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Examples' target for IP 'vc707_pcie_x8_gen2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Examples Simulation' target for IP 'vc707_pcie_x8_gen2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Examples Script' target for IP 'vc707_pcie_x8_gen2'.
Delivering 'Examples Script Extension' files for IP 'vc707_pcie_x8_gen2'.
open_example_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 3778.160 ; gain = 0.012
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 21:13:43 2013...
