/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [18:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  reg [34:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_24z;
  wire [23:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[60] ? in_data[28] : in_data[68]);
  assign celloutsig_0_6z = !(in_data[16] ? celloutsig_0_3z[3] : celloutsig_0_3z[2]);
  assign celloutsig_1_19z = !(_00_ ? celloutsig_1_14z : celloutsig_1_5z[0]);
  assign celloutsig_0_13z = !(celloutsig_0_6z ? celloutsig_0_7z[1] : celloutsig_0_3z[0]);
  assign celloutsig_0_49z = celloutsig_0_21z[6] | ~(in_data[2]);
  assign celloutsig_1_12z = celloutsig_1_4z | ~(celloutsig_1_0z[4]);
  assign celloutsig_0_1z = in_data[49] | ~(in_data[78]);
  reg [5:0] _09_;
  always_ff @(negedge clkin_data[160], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 6'h00;
    else _09_ <= celloutsig_1_5z;
  assign { _01_[5:3], _00_, _01_[1:0] } = _09_;
  assign celloutsig_0_33z = celloutsig_0_17z[6:0] & { celloutsig_0_19z[33:28], celloutsig_0_14z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[92:89], in_data[0] };
  assign celloutsig_0_48z = celloutsig_0_33z[5:1] / { 1'h1, celloutsig_0_22z, celloutsig_0_32z };
  assign celloutsig_1_1z = celloutsig_1_0z[7:0] / { 1'h1, in_data[121:115] };
  assign celloutsig_1_5z = celloutsig_1_3z[10:5] / { 1'h1, celloutsig_1_0z[9:5] };
  assign celloutsig_0_18z = { celloutsig_0_17z[5:0], celloutsig_0_5z } / { 1'h1, celloutsig_0_17z[7:2] };
  assign celloutsig_0_9z = { celloutsig_0_8z[5:3], celloutsig_0_0z } === { in_data[18:16], celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_8z } === { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_5z = in_data[73:64] <= { celloutsig_0_2z[16:8], celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_2z[20:19], celloutsig_0_3z } && { in_data[29:28], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_18z = in_data[149:145] && celloutsig_1_3z[5:1];
  assign celloutsig_0_7z = celloutsig_0_3z[5:1] * { in_data[7:5], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_3z[5:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z } * in_data[42:35];
  assign celloutsig_1_0z = ~ in_data[161:150];
  assign celloutsig_0_20z = ~ { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_22z = ~ { celloutsig_0_20z[1:0], celloutsig_0_4z };
  assign celloutsig_1_4z = & in_data[191:184];
  assign celloutsig_0_14z = | celloutsig_0_2z[16:7];
  assign celloutsig_1_14z = ~^ { celloutsig_1_0z[9:1], celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_32z = ~^ { celloutsig_0_24z[2:0], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_1_2z = { celloutsig_1_0z[1], celloutsig_1_0z } >> { celloutsig_1_0z[7:3], celloutsig_1_1z };
  assign celloutsig_0_17z = { in_data[62:58], celloutsig_0_7z } >> { celloutsig_0_15z[17:12], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_2z = in_data[87:64] >> { in_data[21:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_3z = in_data[189:179] <<< celloutsig_1_2z[11:1];
  assign celloutsig_1_10z = { celloutsig_1_3z[9:4], celloutsig_1_5z } <<< { _00_, celloutsig_1_3z };
  assign celloutsig_0_15z = { in_data[75:59], celloutsig_0_1z, celloutsig_0_0z } ^ { celloutsig_0_2z[8:7], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_7z[3], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_12z } ^ celloutsig_0_19z[27:9];
  assign celloutsig_0_24z = { celloutsig_0_15z[7:5], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_13z } ^ { celloutsig_0_14z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_19z = 35'h000000000;
    else if (clkin_data[0]) celloutsig_0_19z = { in_data[63:35], celloutsig_0_3z };
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
