

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1                     none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_coal_disabled                    1 # Memory Coalescing Disabled (Default is enabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2                     none # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_compression_algo                    1 # default = 1 (BDI compression algorithm)
-gpgpu_enable_compression                    0 # default = 0 (compression is disabled by default)
-gpgpu_data_value_analysis                    0 # default = 0 (analysis is disabled by default)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
d2c39eec727fa28b95e3301633637b4e  /home/f85/adwait/research_bg/gpu_security/benchmarks/AES_gpgpusim/gpgpu_ptx_sim__AES_collector
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=collector.cu
self exe links to: /home/f85/adwait/research_bg/gpu_security/benchmarks/AES_gpgpusim/gpgpu_ptx_sim__AES_collector
Running md5sum using "md5sum /home/f85/adwait/research_bg/gpu_security/benchmarks/AES_gpgpusim/gpgpu_ptx_sim__AES_collector "
Parsing file _cuobjdump_complete_output_hDKRQ7
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: collector.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: collector.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z10read_arrayi : hostFun 0x0x4022bd, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "Te0" from 0x100 to 0x900 (global memory space)
GPGPU-Sim PTX: allocating global region for "Te1" from 0x900 to 0x1100 (global memory space)
GPGPU-Sim PTX: allocating global region for "Te2" from 0x1100 to 0x1900 (global memory space)
GPGPU-Sim PTX: allocating global region for "Te3" from 0x1900 to 0x2100 (global memory space)
GPGPU-Sim PTX: allocating global region for "Te4" from 0x2100 to 0x2900 (global memory space)
GPGPU-Sim PTX: allocating global region for "ek" from 0x2900 to 0x2ae8 (global memory space)
GPGPU-Sim PTX: allocating global region for "dummy" from 0x2b00 to 0x102b00 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10cudaRunnerPhPm'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10cudaRunnerPhPm'...
GPGPU-Sim PTX: Finding dominators for '_Z10cudaRunnerPhPm'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10cudaRunnerPhPm'...
GPGPU-Sim PTX: Finding postdominators for '_Z10cudaRunnerPhPm'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10cudaRunnerPhPm'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10cudaRunnerPhPm'...
GPGPU-Sim PTX: reconvergence points for _Z10cudaRunnerPhPm...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x098 (_1.ptx:92) @%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:94) mov.u64 %rd6, Te0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10cudaRunnerPhPm
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10cudaRunnerPhPm'.
GPGPU-Sim PTX: instruction assembly for function '_Z10read_arrayi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10read_arrayi'...
GPGPU-Sim PTX: Finding dominators for '_Z10read_arrayi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10read_arrayi'...
GPGPU-Sim PTX: Finding postdominators for '_Z10read_arrayi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10read_arrayi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10read_arrayi'...
GPGPU-Sim PTX: reconvergence points for _Z10read_arrayi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2150 (_1.ptx:1199) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1209) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10read_arrayi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10read_arrayi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_EWALi1"
Running: cat _ptx_EWALi1 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_SwReLU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_SwReLU --output-file  /dev/null 2> _ptx_EWALi1info"
GPGPU-Sim PTX: Kernel '_Z10read_arrayi' : regs=6, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: Kernel '_Z10cudaRunnerPhPm' : regs=34, lmem=0, smem=0, cmem=104
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_EWALi1 _ptx2_SwReLU _ptx_EWALi1info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z10cudaRunnerPhPm : hostFun 0x0x402250, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6142c0; deviceAddress = Te0; deviceName = Te0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2048 bytes
GPGPU-Sim PTX registering global Te0 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x614ac0; deviceAddress = Te1; deviceName = Te1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2048 bytes
GPGPU-Sim PTX registering global Te1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6152c0; deviceAddress = Te2; deviceName = Te2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2048 bytes
GPGPU-Sim PTX registering global Te2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x615ac0; deviceAddress = Te3; deviceName = Te3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2048 bytes
GPGPU-Sim PTX registering global Te3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6162c0; deviceAddress = Te4; deviceName = Te4
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2048 bytes
GPGPU-Sim PTX registering global Te4 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x616ac0; deviceAddress = ek; deviceName = ek
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 488 bytes
GPGPU-Sim PTX registering constant ek (488 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x616cc0; deviceAddress = dummy; deviceName = dummy
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1048576 bytes
GPGPU-Sim PTX registering global dummy hostVar to name mapping
Num Samples:1
Num Encryption At A Time:32
entering AES_set_encrypt_key
entering AES_set_encrypt_key DONE
entering AES_set_encrypt_key GET PASSED
entering AES_set_encrypt_key retrun 0
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6142c0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6142c0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6142c0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 2048 bytes  to  symbol Te0+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x614ac0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x614ac0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x614ac0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 2048 bytes  to  symbol Te1+0 @0x900 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6152c0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6152c0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6152c0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 2048 bytes  to  symbol Te2+0 @0x1100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x615ac0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x615ac0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x615ac0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 2048 bytes  to  symbol Te3+0 @0x1900 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6162c0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6162c0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6162c0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 2048 bytes  to  symbol Te4+0 @0x2100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x616ac0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x616ac0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x616ac0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 488 bytes  to  symbol ek+0 @0x2900 ...
6d 09 53 ee 25 50 19 4e 85 29 92 d8 8f 72 e3 bd 
bb 3d 04 56 28 c6 44 a4 76 ab 35 7f 84 27 7e f2 
30 d1 e0 55 21 f9 a4 a6 22 36 7e b1 a9 62 6e 64 
9f 72 bb c8 38 ff 6c af aa a1 2e 2f c8 ac 21 f8 
7d 01 4e 9f fb f2 45 1d 28 c4 cf d1 26 3d 36 c5 
b0 f1 8d e8 f0 f9 97 9a 9a c6 c9 62 72 ea 5b f0 
ec a9 8f e7 9b d4 04 c3 98 d3 95 be 11 cb 84 c1 
bc 11 a9 ac 0b 41 46 a5 07 10 08 79 fa 63 69 e6 
0c f8 cd a7 cd d2 6a 65 a5 ff 24 b6 ca a8 77 86 
b9 21 32 c4 62 79 6a 69 89 72 e2 83 d5 4c 6a e1 
44 37 88 11 09 f2 77 af f2 9b 65 bc 43 dd 43 fc 
fe 75 c1 60 ee 2b c9 77 9d ab fb 72 f7 65 53 3c 
9c db 4d a6 cd c4 55 bf 5f ba 7c a2 97 bf 9f 95 
34 60 f5 23 8b be 9a 28 6a 95 9a 61 fa ed 9d 97 
c8 eb 3d 95 af 92 55 0f 4c d1 b1 e4 90 50 79 c4 
b0 6f e7 3b 2d 82 63 97 17 fd f9 12 ea 96 a9 b2 
81 e6 48 31 78 9d 40 c4 6e f1 a8 fe 42 22 c2 f2 
91 aa 2e be 2c 91 56 43 8f 4f 55 79 e5 fe 2c 67 
e4 74 98 5c 11 d8 21 7f c9 c9 7d 0b eb 3f fe 7c 
e9 2c 3b 15 bd 91 59 4c e0 ae c6 c5 ad f2 2c 91 
66 c4 ee 77 9c 0f f6 66 d8 73 71 c4 b2 6f 40 9c 
9b 7b b1 59 0c 0a a5 ec b9 6b b2 66 5d de f7 c3 
a3 e5 3a 3f f4 30 a5 cd a3 17 91 56 86 d1 f2 22 
4d a3 7b 59 ae 20 46 67 8c f8 cd e9 d6 c4 ad 79 
aa e7 b9 9e 18 5e 6b bb 75 fc 11 fc ce 03 1e 1b 
a7 99 74 55 b9 ba bc 45 b2 89 2f 89 4d dc 02 f7 
c3 bb 96 db 1a 01 97 8f fe a8 8b cc ac a9 e7 53 
42 5b a8 fc 16 64 41 c8 ed 70 51 3a 4c 54 32 10 
0f c8 eb 29 c9 82 b9 c7 2b 44 93 d7 ee 7a 2a 30 
d6 d2 2c ec 36 6e b4 23 de 06 5d 2b 5a 8f 3b 69 
57 26 93 21 a9 4c e8 d4 90 7c ab 7e f6 d5 af cc 
a7 db b8 dd 49 6d 00 28 73 5d 53 cd ed 8e 36 44 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402250 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10cudaRunnerPhPm' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
kernel '_Z10cudaRunnerPhPm' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z10cudaRunnerPhPm'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 352 (ipc= 0.7) sim_rate=352 (inst/sec) elapsed = 0:0:00:01 / Fri Apr 29 10:12:30 2016
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 23424 (ipc= 0.6) sim_rate=11712 (inst/sec) elapsed = 0:0:00:02 / Fri Apr 29 10:12:32 2016
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 38272 (ipc= 0.6) sim_rate=12757 (inst/sec) elapsed = 0:0:00:03 / Fri Apr 29 10:12:33 2016
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 52960 (ipc= 0.6) sim_rate=13240 (inst/sec) elapsed = 0:0:00:04 / Fri Apr 29 10:12:34 2016
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 66912 (ipc= 0.6) sim_rate=13382 (inst/sec) elapsed = 0:0:00:05 / Fri Apr 29 10:12:35 2016
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 77312 (ipc= 0.5) sim_rate=12885 (inst/sec) elapsed = 0:0:00:06 / Fri Apr 29 10:12:36 2016
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 88384 (ipc= 0.5) sim_rate=12626 (inst/sec) elapsed = 0:0:00:07 / Fri Apr 29 10:12:37 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (201073,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z10cudaRunnerPhPm').
GPGPU-Sim uArch: GPU detected kernel '_Z10cudaRunnerPhPm' finished on shader 1.
kernel_name = _Z10cudaRunnerPhPm 
kernel_launch_uid = 1 
gpu_sim_cycle = 201074
gpu_sim_insn = 99136
gpu_ipc =       0.4930
gpu_tot_sim_cycle = 201074
gpu_tot_sim_insn = 99136
gpu_tot_ipc =       0.4930
gpu_tot_issued_cta = 1
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 79591
gpu_total_sim_rate=12392

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1805
	L1I_total_cache_misses = 67
	L1I_total_cache_miss_rate = 0.0371
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 1
	L1C_total_cache_misses = 1
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1738
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 67
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 99168
gpgpu_n_tot_w_icount = 3099
gpgpu_n_stall_shd_mem = 43444

gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14656
gpgpu_n_mem_write_global = 8704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_mem_read_inst = 67

gpgpu_n_load_insn  = 14656
gpgpu_n_store_insn = 8704
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43444
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:225571	W0_Scoreboard:173506	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3099
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117248 {8:14656,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 348160 {40:8704,}
traffic_breakdown_coretomem[INST_ACC_R] = 536 {8:67,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1154560 {40:8736,136:5920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 69632 {8:8704,}
traffic_breakdown_memtocore[INST_ACC_R] = 9112 {136:67,}
maxmrqlatency = 105 
maxdqlatency = 0 
maxmflatency = 774 
averagemflatency = 307 
max_icnt2mem_latency = 138 
max_icnt2sh_latency = 201073 
mrq_lat_table:15389 	2340 	3598 	1310 	270 	338 	183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1632 	20610 	1119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2107 	11749 	9562 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2959 	7201 	1141 	1941 	1415 	0 	0 	64 	160 	288 	567 	1129 	2304 	3680 	512 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	380 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:      1131       172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1024      8302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1024       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1026      1101         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1044      1099         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       451      1097         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:    103850    133684         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:    119279    136279         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    122907    138749         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:    126390    140994         0         0         0    118497         0         0         0         0         0         0         0         0         0         0 
dram[4]:    128462    143471         0         0         0    118466         0         0         0         0         0         0         0         0         0         0 
dram[5]:    131276    145831         0         0         0         0    189256         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 136.899994 46.777779      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 153.399994 964.444458      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 155.800003 51.555557      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 126.500000 202.285721      -nan      -nan      -nan 512.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 126.083336 167.250000      -nan      -nan      -nan 512.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 122.333336 227.333328      -nan      -nan      -nan      -nan 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 23428/114 = 205.508774
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1369       421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1534       488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1558       464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1518      1416         0         0         0       256         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1513      1338         0         0         0       256         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1101      1364         0         0         0         0       128         0         0         0         0         0         0         0         0         0 
total reads: 14724
min_bank_accesses = 0!
chip skew: 3190/1790 = 1.78
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      8192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0       256         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0       256         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total writes: 8704
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        320       369    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        329       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        330       370    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        327       324    none      none      none         283    none      none      none      none      none      none      none      none      none      none  
dram[4]:        324       316    none      none      none         267    none      none      none      none      none      none      none      none      none      none  
dram[5]:        411       316    none      none      none      none         442    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        734       774         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        700       680         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        726       668         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        692       744         0         0         0       529         0         0         0         0         0         0         0         0         0         0
dram[4]:        666       712         0         0         0       481         0         0         0         0         0         0         0         0         0         0
dram[5]:        684       724         0         0         0         0       640         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265417 n_nop=262824 n_act=20 n_pre=18 n_req=1790 n_rd=2555 n_write=0 nbytes_uncomp=163520 nbytes_comp=163520 bw_util=0.01925
toggles=136630, zeros=1369937, ones=463023, tot_bits=1832960
zero_per=0.7474
avg_bit_diff=506.7
hist_bit_diff = 0	0	0	0	0	0.9503	0.04246	0	0	0	0.007263	
n_activity=11979 dram_eff=0.4266
bk0: 1713a 260740i bk1: 842a 263036i bk2: 0a 265397i bk3: 0a 265399i bk4: 0a 265403i bk5: 0a 265404i bk6: 0a 265409i bk7: 0a 265410i bk8: 0a 265415i bk9: 0a 265418i bk10: 0a 265421i bk11: 0a 265423i bk12: 0a 265427i bk13: 0a 265428i bk14: 0a 265431i bk15: 0a 265432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0191887
Memory Partition 1: 
In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265417 n_nop=254197 n_act=21 n_pre=19 n_req=10214 n_rd=2988 n_write=8192 nbytes_uncomp=715520 nbytes_comp=715520 bw_util=0.08424
toggles=221676, zeros=8901454, ones=1557682, tot_bits=10459136
zero_per=0.8511
avg_bit_diff=719
hist_bit_diff = 0	0	0	0	0	0.1398	0.1635	0.1817	0.4073	0.07832	0.02937	
n_activity=47747 dram_eff=0.4683
bk0: 2044a 259521i bk1: 944a 254095i bk2: 0a 265399i bk3: 0a 265401i bk4: 0a 265404i bk5: 0a 265405i bk6: 0a 265408i bk7: 0a 265409i bk8: 0a 265414i bk9: 0a 265416i bk10: 0a 265421i bk11: 0a 265424i bk12: 0a 265428i bk13: 0a 265429i bk14: 0a 265431i bk15: 0a 265431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0512966
Memory Partition 2: 
In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265417 n_nop=262357 n_act=21 n_pre=19 n_req=2022 n_rd=3020 n_write=0 nbytes_uncomp=193280 nbytes_comp=193280 bw_util=0.02276
toggles=183786, zeros=1571083, ones=499445, tot_bits=2070528
zero_per=0.7588
avg_bit_diff=530
hist_bit_diff = 0	0	0	0	0	0.6528	0.3412	0	0	0	0.005935	
n_activity=13888 dram_eff=0.4349
bk0: 2092a 259863i bk1: 928a 262498i bk2: 0a 265400i bk3: 0a 265408i bk4: 0a 265409i bk5: 0a 265409i bk6: 0a 265410i bk7: 0a 265413i bk8: 0a 265417i bk9: 0a 265417i bk10: 0a 265420i bk11: 0a 265420i bk12: 0a 265422i bk13: 0a 265425i bk14: 0a 265426i bk15: 0a 265428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0193469
Memory Partition 3: 
In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265417 n_nop=261044 n_act=22 n_pre=19 n_req=3446 n_rd=4076 n_write=256 nbytes_uncomp=277248 nbytes_comp=277248 bw_util=0.03264
toggles=192971, zeros=2479150, ones=1049554, tot_bits=3528704
zero_per=0.7026
avg_bit_diff=423.7
hist_bit_diff = 0.09286	0.05572	0	0	0.1576	0.6907	0	0	0	0	0.003192	
n_activity=18329 dram_eff=0.4727
bk0: 2012a 259990i bk1: 1808a 260064i bk2: 0a 265402i bk3: 0a 265406i bk4: 0a 265408i bk5: 256a 264465i bk6: 0a 265409i bk7: 0a 265412i bk8: 0a 265415i bk9: 0a 265416i bk10: 0a 265418i bk11: 0a 265423i bk12: 0a 265424i bk13: 0a 265425i bk14: 0a 265427i bk15: 0a 265428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0373186
Memory Partition 4: 
In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265417 n_nop=261208 n_act=23 n_pre=20 n_req=3363 n_rd=3910 n_write=256 nbytes_uncomp=266624 nbytes_comp=266624 bw_util=0.03139
toggles=181624, zeros=2462592, ones=981120, tot_bits=3443712
zero_per=0.7151
avg_bit_diff=450.1
hist_bit_diff = 0.135	0.01725	0	0	0.16	0.3408	0.344	0	0	0	0.002974	
n_activity=17714 dram_eff=0.4704
bk0: 2002a 260040i bk1: 1652a 260556i bk2: 0a 265399i bk3: 0a 265402i bk4: 0a 265403i bk5: 256a 264462i bk6: 0a 265406i bk7: 0a 265408i bk8: 0a 265412i bk9: 0a 265418i bk10: 0a 265421i bk11: 0a 265425i bk12: 0a 265429i bk13: 0a 265430i bk14: 0a 265431i bk15: 0a 265433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0358756
Memory Partition 5: 
In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265417 n_nop=261222 n_act=18 n_pre=15 n_req=2593 n_rd=4162 n_write=0 nbytes_uncomp=266368 nbytes_comp=266368 bw_util=0.03136
toggles=140240, zeros=2040377, ones=614855, tot_bits=2655232
zero_per=0.7684
avg_bit_diff=549.8
hist_bit_diff = 0	0	0	0	0	0.7358	0.211	0	0	0	0.05322	
n_activity=17015 dram_eff=0.4892
bk0: 2202a 259230i bk1: 1704a 260585i bk2: 0a 265407i bk3: 0a 265412i bk4: 0a 265413i bk5: 0a 265414i bk6: 256a 264554i bk7: 0a 265414i bk8: 0a 265415i bk9: 0a 265417i bk10: 0a 265418i bk11: 0a 265418i bk12: 0a 265420i bk13: 0a 265421i bk14: 0a 265421i bk15: 0a 265422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.185437

icnt_total_pkts_mem_to_simt=56114
icnt_total_pkts_simt_to_mem=32132
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.4601
	minimum = 6
	maximum = 273
Network latency average = 19.3864
	minimum = 6
	maximum = 231
Slowest packet = 34238
Flit latency average = 25.62
	minimum = 6
	maximum = 231
Slowest flit = 85699
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00863069
	minimum = 0 (at node 0)
	maximum = 0.116514 (at node 1)
Accepted packet rate average = 0.00863069
	minimum = 0 (at node 0)
	maximum = 0.116514 (at node 1)
Injected flit rate average = 0.0162546
	minimum = 0 (at node 0)
	maximum = 0.159802 (at node 1)
Accepted flit rate average= 0.0162546
	minimum = 0 (at node 0)
	maximum = 0.279071 (at node 1)
Injected packet length average = 1.88334
Accepted packet length average = 1.88334
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.4601 (1 samples)
	minimum = 6 (1 samples)
	maximum = 273 (1 samples)
Network latency average = 19.3864 (1 samples)
	minimum = 6 (1 samples)
	maximum = 231 (1 samples)
Flit latency average = 25.62 (1 samples)
	minimum = 6 (1 samples)
	maximum = 231 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00863069 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.116514 (1 samples)
Accepted packet rate average = 0.00863069 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.116514 (1 samples)
Injected flit rate average = 0.0162546 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.159802 (1 samples)
Accepted flit rate average = 0.0162546 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.279071 (1 samples)
Injected packet size average = 1.88334 (1 samples)
Accepted packet size average = 1.88334 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 12392 (inst/sec)
gpgpu_simulation_rate = 25134 (cycle/sec)
0
done
