// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module ALU_sys_HDL_operation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        op,
        ALU_operation_MEM_address0,
        ALU_operation_MEM_ce0,
        ALU_operation_MEM_we0,
        ALU_operation_MEM_d0,
        ALU_operation_dout,
        ALU_operation_empty_n,
        ALU_operation_read,
        ALU_operation_din,
        ALU_operation_full_n,
        ALU_operation_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [31:0] m_axi_gmem3_WDATA;
output  [3:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [31:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [8:0] m_axi_gmem3_RFIFONUM;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] op;
output  [6:0] ALU_operation_MEM_address0;
output   ALU_operation_MEM_ce0;
output   ALU_operation_MEM_we0;
output  [31:0] ALU_operation_MEM_d0;
input  [31:0] ALU_operation_dout;
input   ALU_operation_empty_n;
output   ALU_operation_read;
output  [31:0] ALU_operation_din;
input   ALU_operation_full_n;
output   ALU_operation_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem3_ARVALID;
reg m_axi_gmem3_RREADY;
reg ALU_operation_read;
reg ALU_operation_write;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_operation_Pipeline_l_operation_fu_42_ap_start;
wire    grp_operation_Pipeline_l_operation_fu_42_ap_done;
wire    grp_operation_Pipeline_l_operation_fu_42_ap_idle;
wire    grp_operation_Pipeline_l_operation_fu_42_ap_ready;
wire    grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWVALID;
wire   [63:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWADDR;
wire   [0:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWID;
wire   [31:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWLEN;
wire   [2:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWSIZE;
wire   [1:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWBURST;
wire   [1:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWLOCK;
wire   [3:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWCACHE;
wire   [2:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWPROT;
wire   [3:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWQOS;
wire   [3:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWREGION;
wire   [0:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWUSER;
wire    grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_WVALID;
wire   [31:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_WDATA;
wire   [3:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_WSTRB;
wire    grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_WLAST;
wire   [0:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_WID;
wire   [0:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_WUSER;
wire    grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARVALID;
wire   [63:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARADDR;
wire   [0:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARID;
wire   [31:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARLEN;
wire   [2:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARSIZE;
wire   [1:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARBURST;
wire   [1:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARLOCK;
wire   [3:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARCACHE;
wire   [2:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARPROT;
wire   [3:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARQOS;
wire   [3:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARREGION;
wire   [0:0] grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARUSER;
wire    grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_RREADY;
wire    grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_BREADY;
wire   [31:0] grp_operation_Pipeline_l_operation_fu_42_ALU_operation_din;
wire    grp_operation_Pipeline_l_operation_fu_42_ALU_operation_write;
wire    grp_operation_Pipeline_s_operation_data_op_fu_51_ap_start;
wire    grp_operation_Pipeline_s_operation_data_op_fu_51_ap_done;
wire    grp_operation_Pipeline_s_operation_data_op_fu_51_ap_idle;
wire    grp_operation_Pipeline_s_operation_data_op_fu_51_ap_ready;
wire    grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_read;
wire   [6:0] grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_MEM_address0;
wire    grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_MEM_ce0;
wire    grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_MEM_we0;
wire   [31:0] grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_MEM_d0;
reg    grp_operation_Pipeline_l_operation_fu_42_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_operation_Pipeline_s_operation_data_op_fu_51_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_operation_Pipeline_l_operation_fu_42_ap_start_reg = 1'b0;
#0 grp_operation_Pipeline_s_operation_data_op_fu_51_ap_start_reg = 1'b0;
end

ALU_sys_HDL_operation_Pipeline_l_operation grp_operation_Pipeline_l_operation_fu_42(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operation_Pipeline_l_operation_fu_42_ap_start),
    .ap_done(grp_operation_Pipeline_l_operation_fu_42_ap_done),
    .ap_idle(grp_operation_Pipeline_l_operation_fu_42_ap_idle),
    .ap_ready(grp_operation_Pipeline_l_operation_fu_42_ap_ready),
    .m_axi_gmem3_AWVALID(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
    .m_axi_gmem3_RREADY(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(m_axi_gmem3_RDATA),
    .m_axi_gmem3_RLAST(m_axi_gmem3_RLAST),
    .m_axi_gmem3_RID(m_axi_gmem3_RID),
    .m_axi_gmem3_RFIFONUM(m_axi_gmem3_RFIFONUM),
    .m_axi_gmem3_RUSER(m_axi_gmem3_RUSER),
    .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .ALU_operation_din(grp_operation_Pipeline_l_operation_fu_42_ALU_operation_din),
    .ALU_operation_full_n(ALU_operation_full_n),
    .ALU_operation_write(grp_operation_Pipeline_l_operation_fu_42_ALU_operation_write),
    .op(op)
);

ALU_sys_HDL_operation_Pipeline_s_operation_data_op grp_operation_Pipeline_s_operation_data_op_fu_51(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operation_Pipeline_s_operation_data_op_fu_51_ap_start),
    .ap_done(grp_operation_Pipeline_s_operation_data_op_fu_51_ap_done),
    .ap_idle(grp_operation_Pipeline_s_operation_data_op_fu_51_ap_idle),
    .ap_ready(grp_operation_Pipeline_s_operation_data_op_fu_51_ap_ready),
    .ALU_operation_dout(ALU_operation_dout),
    .ALU_operation_empty_n(ALU_operation_empty_n),
    .ALU_operation_read(grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_read),
    .ALU_operation_MEM_address0(grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_MEM_address0),
    .ALU_operation_MEM_ce0(grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_MEM_ce0),
    .ALU_operation_MEM_we0(grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_MEM_we0),
    .ALU_operation_MEM_d0(grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_MEM_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operation_Pipeline_l_operation_fu_42_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_operation_Pipeline_l_operation_fu_42_ap_start_reg <= 1'b1;
        end else if ((grp_operation_Pipeline_l_operation_fu_42_ap_ready == 1'b1)) begin
            grp_operation_Pipeline_l_operation_fu_42_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operation_Pipeline_s_operation_data_op_fu_51_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_operation_Pipeline_s_operation_data_op_fu_51_ap_start_reg <= 1'b1;
        end else if ((grp_operation_Pipeline_s_operation_data_op_fu_51_ap_ready == 1'b1)) begin
            grp_operation_Pipeline_s_operation_data_op_fu_51_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ALU_operation_read = grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_read;
    end else begin
        ALU_operation_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ALU_operation_write = grp_operation_Pipeline_l_operation_fu_42_ALU_operation_write;
    end else begin
        ALU_operation_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_operation_Pipeline_l_operation_fu_42_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_operation_Pipeline_s_operation_data_op_fu_51_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state6) & (grp_operation_Pipeline_s_operation_data_op_fu_51_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_operation_Pipeline_s_operation_data_op_fu_51_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem3_ARVALID = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARVALID;
    end else begin
        m_axi_gmem3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem3_RREADY = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_RREADY;
    end else begin
        m_axi_gmem3_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_operation_Pipeline_l_operation_fu_42_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_operation_Pipeline_s_operation_data_op_fu_51_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ALU_operation_MEM_address0 = grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_MEM_address0;

assign ALU_operation_MEM_ce0 = grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_MEM_ce0;

assign ALU_operation_MEM_d0 = grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_MEM_d0;

assign ALU_operation_MEM_we0 = grp_operation_Pipeline_s_operation_data_op_fu_51_ALU_operation_MEM_we0;

assign ALU_operation_din = grp_operation_Pipeline_l_operation_fu_42_ALU_operation_din;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign grp_operation_Pipeline_l_operation_fu_42_ap_start = grp_operation_Pipeline_l_operation_fu_42_ap_start_reg;

assign grp_operation_Pipeline_s_operation_data_op_fu_51_ap_start = grp_operation_Pipeline_s_operation_data_op_fu_51_ap_start_reg;

assign m_axi_gmem3_ARADDR = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARADDR;

assign m_axi_gmem3_ARBURST = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARBURST;

assign m_axi_gmem3_ARCACHE = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARCACHE;

assign m_axi_gmem3_ARID = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARID;

assign m_axi_gmem3_ARLEN = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARLEN;

assign m_axi_gmem3_ARLOCK = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARLOCK;

assign m_axi_gmem3_ARPROT = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARPROT;

assign m_axi_gmem3_ARQOS = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARQOS;

assign m_axi_gmem3_ARREGION = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARREGION;

assign m_axi_gmem3_ARSIZE = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARSIZE;

assign m_axi_gmem3_ARUSER = grp_operation_Pipeline_l_operation_fu_42_m_axi_gmem3_ARUSER;

assign m_axi_gmem3_AWADDR = 64'd0;

assign m_axi_gmem3_AWBURST = 2'd0;

assign m_axi_gmem3_AWCACHE = 4'd0;

assign m_axi_gmem3_AWID = 1'd0;

assign m_axi_gmem3_AWLEN = 32'd0;

assign m_axi_gmem3_AWLOCK = 2'd0;

assign m_axi_gmem3_AWPROT = 3'd0;

assign m_axi_gmem3_AWQOS = 4'd0;

assign m_axi_gmem3_AWREGION = 4'd0;

assign m_axi_gmem3_AWSIZE = 3'd0;

assign m_axi_gmem3_AWUSER = 1'd0;

assign m_axi_gmem3_AWVALID = 1'b0;

assign m_axi_gmem3_BREADY = 1'b0;

assign m_axi_gmem3_WDATA = 32'd0;

assign m_axi_gmem3_WID = 1'd0;

assign m_axi_gmem3_WLAST = 1'b0;

assign m_axi_gmem3_WSTRB = 4'd0;

assign m_axi_gmem3_WUSER = 1'd0;

assign m_axi_gmem3_WVALID = 1'b0;

endmodule //ALU_sys_HDL_operation
