{"hands_on_practices": [{"introduction": "Before diving into the logical behavior of a wired-AND configuration, it's essential to understand its electrical underpinnings. This first exercise grounds our understanding in the physical world by calculating the current flow through the pull-up resistor when the bus is pulled low. Mastering this calculation is key to analyzing power consumption and selecting appropriate component values in a real-world circuit design. [@problem_id:1977715]", "problem": "In a digital system, a shared bus line is created using a wired-AND configuration. This is achieved by connecting the outputs of several open-collector gates to a single line. This common bus line is connected to a DC power supply with a voltage of $V_{CC} = 5.0 \\text{ V}$ through a single pull-up resistor with resistance $R_L = 2.2 \\text{ k}\\Omega$. When all connected gate outputs are in their high-impedance state, the bus line voltage is pulled up to $V_{CC}$. However, if any one of the gates asserts a logic '0', its output transistor saturates and pulls the voltage of the entire bus line down to a low-level output voltage, $V_{OL} = 0.2 \\text{ V}$.\n\nAssuming that one of the open-collector gates is currently asserting a logic '0' on the bus, what is the current flowing through the pull-up resistor $R_L$?\n\nExpress your answer in milliamperes (mA), rounded to three significant figures.", "solution": "When one open-collector gate asserts a logic '0', its transistor saturates and clamps the bus line to the low-level output voltage $V_{OL}$. The pull-up resistor $R_{L}$ then drops the difference between the supply and the bus voltage. By Ohm's law, the current through $R_{L}$ is\n$$\nI_{R_{L}} = \\frac{V_{CC} - V_{OL}}{R_{L}}.\n$$\nSubstituting the given values,\n$$\nI_{R_{L}} = \\frac{5.0 \\, \\text{V} - 0.2 \\, \\text{V}}{2.2 \\times 10^{3} \\, \\Omega} = \\frac{4.8 \\, \\text{V}}{2.2 \\times 10^{3} \\, \\Omega} = 2.181818\\ldots \\times 10^{-3} \\, \\text{A}.\n$$\nExpressed in milliamperes and rounded to three significant figures, this is\n$$\n2.18 \\text{ mA}.\n$$", "answer": "$$\\boxed{2.18}$$", "id": "1977715"}, {"introduction": "With the electrical basics established, we now shift our focus to the logical function implemented by the wired-AND connection. This problem challenges you to think backwards from a desired output state (logic HIGH) to determine the necessary input conditions for a set of connected gates. This practice sharpens your ability to analyze how multiple open-collector outputs interact to produce a single, coherent logical result. [@problem_id:1977709]", "problem": "In a digital system, a shared communication bus is implemented using a wired-AND configuration. This bus must be held at a logic HIGH state (logic 1) only under a specific set of input conditions. The bus is connected to a high voltage source via a single pull-up resistor. Two devices are connected to this bus.\n\nDevice 1 is an open-collector inverter with a single input, labeled $A$. When the logical input to the inverter is HIGH (1), its output transistor pulls the bus line to a LOW state (0). When its logical input is LOW (0), its output transistor enters a high-impedance state and does not drive the bus.\n\nDevice 2 is an open-collector buffer with a single input, labeled $B$. When the logical input to the buffer is LOW (0), its output transistor pulls the bus line to a LOW state (0). When its logical input is HIGH (1), its output transistor enters a high-impedance state and does not drive the bus.\n\nDetermine the logical condition on the inputs $A$ and $B$ that will cause the shared bus line to be in a logic HIGH state.\n\nA. $A=1$ and $B=1$\n\nB. $A=0$ and $B=1$\n\nC. $A=1$ and $B=0$\n\nD. $A=0$ and $B=0$\n\nE. The output is always LOW.", "solution": "A wired-AND bus with a pull-up resistor is HIGH only when no connected open-collector device pulls the line LOW. Thus, the bus is HIGH if and only if all connected outputs are in the high-impedance state.\n\nDevice 1 (open-collector inverter) pulls LOW when its input is HIGH, and is high-impedance when its input is LOW. Therefore, Device 1 is high-impedance when $A=0$.\n\nDevice 2 (open-collector buffer) pulls LOW when its input is LOW, and is high-impedance when its input is HIGH. Therefore, Device 2 is high-impedance when $B=1$.\n\nHence, the bus is HIGH exactly when both devices are high-impedance, i.e., when $A=0$ and $B=1$.\n\nEquivalently, describing the LOW condition: the bus is LOW if either device pulls it LOW, which occurs when $A=1$ (Device 1 active) or $B=0$ (Device 2 active). In Boolean form,\n$$\n\\text{LOW} = A \\lor \\overline{B}.\n$$\nTherefore,\n$$\n\\text{HIGH} = \\overline{A \\lor \\overline{B}} = \\overline{A} \\land B,\n$$\nwhich corresponds to $A=0$ and $B=1$. This matches option B.", "answer": "$$\\boxed{B}$$", "id": "1977709"}, {"introduction": "Beyond simply sharing a bus, wired-AND logic offers a powerful technique for efficient logic synthesis. This final practice demonstrates how you can create a new, more complex logic function simply by wiring together the outputs of existing gates. By determining the final Boolean expression, you will see how wired-AND can implement an AND-OR-Invert (AOI) function, a valuable tool for compact and elegant digital design. [@problem_id:1977680]", "problem": "In a digital logic circuit, two special-purpose NAND gates are used. The first gate has inputs designated as A and B, and the second gate has inputs designated as C and D. Both gates are designed with open-collector outputs. An open-collector output has two possible states: it can actively pull the output line to a logic '0' (ground level), or it can enter a high-impedance state, effectively disconnecting itself from the output line.\n\nThe outputs of these two gates are physically wired together to a single node, which is labeled Y. A single pull-up resistor is connected between this node Y and the high voltage supply, Vcc (which represents a logic '1'). This configuration ensures that the node Y will be at a logic '1' if and only if neither of the connected gate outputs is actively pulling it down to a logic '0'.\n\nDetermine the simplest Boolean expression for the final output Y in terms of the inputs A, B, C, and D. In your expression, represent the logical AND operation by juxtaposition (e.g., $XY$), the logical OR operation by a plus sign (+), and the logical NOT operation by an overbar (e.g., $\\overline{X}$).", "solution": "Each NAND gate has the standard Boolean output equal to the complement of the AND of its inputs. Thus, define the individual gate outputs as\n$$Z_{1}=\\overline{AB}, \\quad Z_{2}=\\overline{CD}.$$\nAn open-collector output can either pull the line to logic 0 or be high-impedance. When two such outputs are tied together with a single pull-up resistor to form node $Y$, the node is at logic 0 if at least one tied output is actively pulling low, and is at logic 1 only if none is pulling low. Therefore, the node voltage $Y$ equals the logical AND of the individual gate logical outputs $Z_{1}$ and $Z_{2}$:\n$$Y=Z_{1}Z_{2}=\\overline{AB}\\,\\overline{CD}.$$\nApplying De Morgan's law to simplify gives an equivalent single-complement form:\n$$Y=\\overline{AB+CD}.$$\nHence, the simplest Boolean expression for $Y$ is $\\overline{AB+CD}$.", "answer": "$$\\boxed{\\overline{AB+CD}}$$", "id": "1977680"}]}