/* Generated by Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os) */

module cpu_lab6(clk, reset, control, seg, an);
  output [3:0] an;
  wire [3:0] an;
  input clk;
  wire clk;
  input control;
  wire control;
  input reset;
  wire reset;
  output [6:0] seg;
  wire [6:0] seg;
  sky130_fd_sc_hd__conb_1 _00_ (
    .HI(an[1])
  );
  sky130_fd_sc_hd__conb_1 _01_ (
    .HI(an[2])
  );
  sky130_fd_sc_hd__conb_1 _02_ (
    .HI(an[3])
  );
  sky130_fd_sc_hd__conb_1 _03_ (
    .LO(an[0])
  );
  sky130_fd_sc_hd__conb_1 _04_ (
    .LO(seg[0])
  );
  sky130_fd_sc_hd__conb_1 _05_ (
    .LO(seg[1])
  );
  sky130_fd_sc_hd__conb_1 _06_ (
    .LO(seg[2])
  );
  sky130_fd_sc_hd__conb_1 _07_ (
    .LO(seg[3])
  );
  sky130_fd_sc_hd__conb_1 _08_ (
    .LO(seg[4])
  );
  sky130_fd_sc_hd__conb_1 _09_ (
    .LO(seg[5])
  );
  sky130_fd_sc_hd__conb_1 _10_ (
    .LO(seg[6])
  );
endmodule
