#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Jan 23 11:45:21 2022
# Process ID: 26792
# Current directory: G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/impl_1
# Command line: vivado.exe -log urllc_fifo_sender_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source urllc_fifo_sender_wrapper.tcl -notrace
# Log file: G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/impl_1/urllc_fifo_sender_wrapper.vdi
# Journal file: G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source urllc_fifo_sender_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [Vivado 12-8448] Reference module source file g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/sources_1/bd/urllc_fifo_core/urllc_fifo_core.bd referred in sub-design urllc_fifo_sender is not added in project.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.957 ; gain = 0.000
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.957 ; gain = 0.000
Command: link_design -top urllc_fifo_sender_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_0_0/urllc_fifo_core_inst_0_ila_0_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_fifo_in_0/urllc_fifo_core_inst_0_ila_fifo_in_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_fifo_in'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_fifo_out_0/urllc_fifo_core_inst_0_ila_fifo_out_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_fifo_out'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_DDCWrapper_0_0/urllc_fifo_core_inst_0_DDCWrapper_0_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_adc_0_0/urllc_fifo_core_inst_0_adc_0_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_slow_to_fast_0_0/urllc_fifo_core_inst_0_clk_slow_to_fast_0_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/adc/clk_slow_to_fast_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_slow_to_fast_1_0/urllc_fifo_core_inst_0_clk_slow_to_fast_1_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/adc/clk_slow_to_fast_1'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_count_trigger_0_0/urllc_fifo_core_inst_0_count_trigger_0_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/adc/count_trigger_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_fifo_read_to_axis_0_0/urllc_fifo_core_inst_0_fifo_read_to_axis_0_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_mux_reciever_in_0/urllc_fifo_core_inst_0_mux_reciever_in_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_dma_0_0/urllc_fifo_core_inst_0_axi_dma_0_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_smc_0/urllc_fifo_core_inst_0_axi_smc_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_dynamic_0/urllc_fifo_core_inst_0_clk_dynamic_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_static_0/urllc_fifo_core_inst_0_clk_static_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_fifo_adc_0/urllc_fifo_core_inst_0_fifo_adc_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_fifo_dac_0/urllc_fifo_core_inst_0_fifo_dac_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_reset_dynamic_0/urllc_fifo_core_inst_0_reset_dynamic_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_reset_static_0/urllc_fifo_core_inst_0_reset_static_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_static'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_xbar_0/urllc_fifo_core_inst_0_xbar_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_auto_pc_0/urllc_fifo_core_inst_0_auto_pc_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_DUCWrapper_0_0/urllc_fifo_core_inst_0_DUCWrapper_0_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axis_write_to_fifo_0_0/urllc_fifo_core_inst_0_axis_write_to_fifo_0_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/dac/axis_write_to_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_dac_0_0/urllc_fifo_core_inst_0_dac_0_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_mux_reciever_out_0/urllc_fifo_core_inst_0_mux_reciever_out_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/dac/mux_reciever_out'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_gpio_0_0/urllc_fifo_core_inst_0_axi_gpio_0_0.dcp' for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.765 . Memory (MB): peak = 1258.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 754 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: urllc_fifo_sender_i/urllc_fifo_core_0/ila_0 UUID: 59d9bf37-dd29-5ac0-a570-7f0f061a650c 
INFO: [Chipscope 16-324] Core: urllc_fifo_sender_i/urllc_fifo_core_0/ila_fifo_in UUID: 0dd3063f-c828-529e-a8ea-3732856ac2a6 
INFO: [Chipscope 16-324] Core: urllc_fifo_sender_i/urllc_fifo_core_0/ila_fifo_out UUID: 8d172f9b-18b4-5272-919d-3a37a6eea24f 
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_reset_dynamic_0/urllc_fifo_core_inst_0_reset_dynamic_0_board.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_reset_dynamic_0/urllc_fifo_core_inst_0_reset_dynamic_0_board.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_reset_dynamic_0/urllc_fifo_core_inst_0_reset_dynamic_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_reset_dynamic_0/urllc_fifo_core_inst_0_reset_dynamic_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_reset_static_0/urllc_fifo_core_inst_0_reset_static_0_board.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_static/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_reset_static_0/urllc_fifo_core_inst_0_reset_static_0_board.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_static/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_reset_static_0/urllc_fifo_core_inst_0_reset_static_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_static/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_reset_static_0/urllc_fifo_core_inst_0_reset_static_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_static/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_dma_0_0/urllc_fifo_core_inst_0_axi_dma_0_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_dma_0_0/urllc_fifo_core_inst_0_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_dma_0_0/urllc_fifo_core_inst_0_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_dma_0_0/urllc_fifo_core_inst_0_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_dma_0_0/urllc_fifo_core_inst_0_axi_dma_0_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_smc_0/bd_0/ip/ip_1/bd_100b_psr_aclk_0_board.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_smc_0/bd_0/ip/ip_1/bd_100b_psr_aclk_0_board.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_smc_0/bd_0/ip/ip_1/bd_100b_psr_aclk_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_smc_0/bd_0/ip/ip_1/bd_100b_psr_aclk_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_static_0/urllc_fifo_core_inst_0_clk_static_0_board.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_static_0/urllc_fifo_core_inst_0_clk_static_0_board.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_static_0/urllc_fifo_core_inst_0_clk_static_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_static_0/urllc_fifo_core_inst_0_clk_static_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_static_0/urllc_fifo_core_inst_0_clk_static_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.344 ; gain = 588.848
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_static_0/urllc_fifo_core_inst_0_clk_static_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_dynamic_0/urllc_fifo_core_inst_0_clk_dynamic_0_board.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_dynamic_0/urllc_fifo_core_inst_0_clk_dynamic_0_board.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_dynamic_0/urllc_fifo_core_inst_0_clk_dynamic_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst'
INFO: [Timing 38-2] Deriving generated clocks [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_dynamic_0/urllc_fifo_core_inst_0_clk_dynamic_0.xdc:57]
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_clk_dynamic_0/urllc_fifo_core_inst_0_clk_dynamic_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_fifo_adc_0/urllc_fifo_core_inst_0_fifo_adc_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_fifo_adc_0/urllc_fifo_core_inst_0_fifo_adc_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_fifo_dac_0/urllc_fifo_core_inst_0_fifo_dac_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_fifo_dac_0/urllc_fifo_core_inst_0_fifo_dac_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_gpio_0_0/urllc_fifo_core_inst_0_axi_gpio_0_0_board.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_gpio_0_0/urllc_fifo_core_inst_0_axi_gpio_0_0_board.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_gpio_0_0/urllc_fifo_core_inst_0_axi_gpio_0_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_gpio_0_0/urllc_fifo_core_inst_0_axi_gpio_0_0.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_0/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_0/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_0/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_0/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_fifo_in_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_fifo_in/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_fifo_in_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_fifo_in/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_fifo_in_0/ila_v6_2/constraints/ila.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_fifo_in/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_fifo_in_0/ila_v6_2/constraints/ila.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_fifo_in/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_fifo_out_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_fifo_out/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_fifo_out_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_fifo_out/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_fifo_out_0/ila_v6_2/constraints/ila.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_fifo_out/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_ila_fifo_out_0/ila_v6_2/constraints/ila.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/ila_fifo_out/inst'
Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_pl_50M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_pl_50M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_frame_avaliable'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_frame_avaliable'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da_clk_8M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_da_clk_8M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_clk_60M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_clk_60M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_clk_60M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel1_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel2_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_sel2_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_clk_200M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_clk_200M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_ad_clk_200M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_serial_in'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_serial_in'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_frame_start'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reciever_frame_start'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc]
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_dma_0_0/urllc_fifo_core_inst_0_axi_dma_0_0_clocks.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_sender/bd/urllc_fifo_core_inst_0/ip/urllc_fifo_core_inst_0_axi_dma_0_0/urllc_fifo_core_inst_0_axi_dma_0_0_clocks.xdc] for cell 'urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0'
INFO: [Project 1-1714] 65 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1869.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 349 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 168 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 174 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances

43 Infos, 67 Warnings, 59 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1869.344 ; gain = 610.387
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.800 . Memory (MB): peak = 1869.344 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1de1f2ff5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.741 . Memory (MB): peak = 1915.785 ; gain = 46.441

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 26b2e2bb0e1f0414.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2159.852 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2290796ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2159.852 ; gain = 44.793

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 19 inverter(s) to 122 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 236d1440d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2159.852 ; gain = 44.793
INFO: [Opt 31-389] Phase Retarget created 68 cells and removed 186 cells
INFO: [Opt 31-1021] In phase Retarget, 151 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1d66643be

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2159.852 ; gain = 44.793
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 307 cells
INFO: [Opt 31-1021] In phase Constant propagation, 118 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
INFO: [Opt 31-120] Instance urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.c3 (urllc_fifo_core_inst_0_fifo_dac_0_compare_4) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 4 Sweep | Checksum: 22a196fa3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2159.852 ; gain = 44.793
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 384 cells
INFO: [Opt 31-1021] In phase Sweep, 1711 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 22a196fa3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2159.852 ; gain = 44.793
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 22a196fa3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2159.852 ; gain = 44.793
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 22a196fa3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2159.852 ; gain = 44.793
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 113 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              68  |             186  |                                            151  |
|  Constant propagation         |              22  |             307  |                                            118  |
|  Sweep                        |               0  |             384  |                                           1711  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            113  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2159.852 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 247d1c1a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2159.852 ; gain = 44.793

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 60 newly gated: 0 Total Ports: 96
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1a3607476

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.424 . Memory (MB): peak = 2627.551 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a3607476

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2627.551 ; gain = 467.699

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1b28503c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.551 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1b28503c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2627.551 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2627.551 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b28503c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 67 Warnings, 59 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2627.551 ; gain = 758.207
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/impl_1/urllc_fifo_sender_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file urllc_fifo_sender_wrapper_drc_opted.rpt -pb urllc_fifo_sender_wrapper_drc_opted.pb -rpx urllc_fifo_sender_wrapper_drc_opted.rpx
Command: report_drc -file urllc_fifo_sender_wrapper_drc_opted.rpt -pb urllc_fifo_sender_wrapper_drc_opted.pb -rpx urllc_fifo_sender_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/impl_1/urllc_fifo_sender_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 32 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_54) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_12) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0] (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0[0]) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_48) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0] (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0[0]) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_44) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_13) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0] (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0[0]) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_49) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0] (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0[0]) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_55) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_14) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0] (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0[0]) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_50) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0] (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0[0]) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_45) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_15) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 32 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1334cabef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2627.551 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16ac3519f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a82b63d0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a82b63d0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a82b63d0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16d765d5a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12aa656a1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 111e4a98b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 787 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 0, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 319 nets or LUTs. Breaked 3 LUTs, combined 316 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2627.551 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |            316  |                   319  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |            316  |                   319  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1498a7264

Time (s): cpu = 00:01:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 14212b9f8

Time (s): cpu = 00:01:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14212b9f8

Time (s): cpu = 00:01:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 174b2570d

Time (s): cpu = 00:01:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1defe6717

Time (s): cpu = 00:01:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ddcc2c74

Time (s): cpu = 00:01:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18eaed4e3

Time (s): cpu = 00:01:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14f7b2dea

Time (s): cpu = 00:02:06 ; elapsed = 00:01:03 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e89f0675

Time (s): cpu = 00:02:14 ; elapsed = 00:01:09 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a41a2fe6

Time (s): cpu = 00:02:15 ; elapsed = 00:01:10 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13791f80b

Time (s): cpu = 00:02:15 ; elapsed = 00:01:10 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19312ca10

Time (s): cpu = 00:02:42 ; elapsed = 00:01:30 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19312ca10

Time (s): cpu = 00:02:42 ; elapsed = 00:01:30 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1123ac5ad

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 32 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.699 | TNS=-9.404 |
Phase 1 Physical Synthesis Initialization | Checksum: 159a928bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.404 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 156950669

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.474 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1123ac5ad

Time (s): cpu = 00:02:55 ; elapsed = 00:01:34 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.465. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2162e3c80

Time (s): cpu = 00:03:22 ; elapsed = 00:01:54 . Memory (MB): peak = 2627.551 ; gain = 0.000

Time (s): cpu = 00:03:22 ; elapsed = 00:01:54 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2162e3c80

Time (s): cpu = 00:03:22 ; elapsed = 00:01:54 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2162e3c80

Time (s): cpu = 00:03:22 ; elapsed = 00:01:54 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2162e3c80

Time (s): cpu = 00:03:22 ; elapsed = 00:01:54 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2162e3c80

Time (s): cpu = 00:03:22 ; elapsed = 00:01:54 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2627.551 ; gain = 0.000

Time (s): cpu = 00:03:22 ; elapsed = 00:01:55 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bdbb7b1e

Time (s): cpu = 00:03:23 ; elapsed = 00:01:55 . Memory (MB): peak = 2627.551 ; gain = 0.000
Ending Placer Task | Checksum: cbc3ae5a

Time (s): cpu = 00:03:23 ; elapsed = 00:01:55 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 88 Warnings, 59 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:27 ; elapsed = 00:01:56 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/impl_1/urllc_fifo_sender_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file urllc_fifo_sender_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file urllc_fifo_sender_wrapper_utilization_placed.rpt -pb urllc_fifo_sender_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file urllc_fifo_sender_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2627.551 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 84a3b5ed ConstDB: 0 ShapeSum: 471ff86d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13f6a3ca3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2627.551 ; gain = 0.000
Post Restoration Checksum: NetGraph: 4d11b430 NumContArr: f2588873 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13f6a3ca3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13f6a3ca3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13f6a3ca3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2627.551 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1322f594d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.418 | TNS=-8.431 | WHS=-0.491 | THS=-985.837|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: e947154d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:36 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.418 | TNS=-8.303 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1d3a03418

Time (s): cpu = 00:01:00 ; elapsed = 00:00:36 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 2 Router Initialization | Checksum: f20752eb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:36 . Memory (MB): peak = 2627.551 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00947499 %
  Global Horizontal Routing Utilization  = 0.00490196 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18563
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18546
  Number of Partially Routed Nets     = 17
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f20752eb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1626d73e9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out_200M_urllc_fifo_core_inst_0_clk_dynamic_0_1 |clk_out1_urllc_fifo_core_inst_0_clk_static_0 |                                        urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D|
| clk_out1_urllc_fifo_core_inst_0_clk_static_0 |clk_out_200M_urllc_fifo_core_inst_0_clk_dynamic_0_1 |                                urllc_fifo_sender_i/urllc_fifo_core_0/adc/clk_slow_to_fast_0/inst/r1_reg/D|
| clk_out_200M_urllc_fifo_core_inst_0_clk_dynamic_0_1 |clk_out1_urllc_fifo_core_inst_0_clk_static_0 |                                        urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1191
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.487 | TNS=-24.633| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 251d47957

Time (s): cpu = 00:01:54 ; elapsed = 00:01:19 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.862 | TNS=-27.238| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 158e603a0

Time (s): cpu = 00:02:03 ; elapsed = 00:01:28 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.213 | TNS=-22.847| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 155c56035

Time (s): cpu = 00:02:18 ; elapsed = 00:01:43 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 155c56035

Time (s): cpu = 00:02:18 ; elapsed = 00:01:43 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 86392d51

Time (s): cpu = 00:02:22 ; elapsed = 00:01:43 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.862 | TNS=-21.856| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e93baa54

Time (s): cpu = 00:02:22 ; elapsed = 00:01:43 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e93baa54

Time (s): cpu = 00:02:22 ; elapsed = 00:01:44 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1e93baa54

Time (s): cpu = 00:02:22 ; elapsed = 00:01:44 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b6897c2e

Time (s): cpu = 00:02:26 ; elapsed = 00:01:44 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.862 | TNS=-21.656| WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dbc80568

Time (s): cpu = 00:02:26 ; elapsed = 00:01:44 . Memory (MB): peak = 2627.551 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1dbc80568

Time (s): cpu = 00:02:26 ; elapsed = 00:01:44 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.22321 %
  Global Horizontal Routing Utilization  = 4.05561 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1f856e3b7

Time (s): cpu = 00:02:26 ; elapsed = 00:01:45 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f856e3b7

Time (s): cpu = 00:02:26 ; elapsed = 00:01:45 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23cead765

Time (s): cpu = 00:02:28 ; elapsed = 00:01:46 . Memory (MB): peak = 2627.551 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.862 | TNS=-21.656| WHS=0.033  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 23cead765

Time (s): cpu = 00:02:32 ; elapsed = 00:01:47 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:32 ; elapsed = 00:01:47 . Memory (MB): peak = 2627.551 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 89 Warnings, 59 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:45 ; elapsed = 00:01:50 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/impl_1/urllc_fifo_sender_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2627.551 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file urllc_fifo_sender_wrapper_drc_routed.rpt -pb urllc_fifo_sender_wrapper_drc_routed.pb -rpx urllc_fifo_sender_wrapper_drc_routed.rpx
Command: report_drc -file urllc_fifo_sender_wrapper_drc_routed.rpt -pb urllc_fifo_sender_wrapper_drc_routed.pb -rpx urllc_fifo_sender_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/impl_1/urllc_fifo_sender_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file urllc_fifo_sender_wrapper_methodology_drc_routed.rpt -pb urllc_fifo_sender_wrapper_methodology_drc_routed.pb -rpx urllc_fifo_sender_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file urllc_fifo_sender_wrapper_methodology_drc_routed.rpt -pb urllc_fifo_sender_wrapper_methodology_drc_routed.pb -rpx urllc_fifo_sender_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 32 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/impl_1/urllc_fifo_sender_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file urllc_fifo_sender_wrapper_power_routed.rpt -pb urllc_fifo_sender_wrapper_power_summary_routed.pb -rpx urllc_fifo_sender_wrapper_power_routed.rpx
Command: report_power -file urllc_fifo_sender_wrapper_power_routed.rpt -pb urllc_fifo_sender_wrapper_power_summary_routed.pb -rpx urllc_fifo_sender_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
155 Infos, 90 Warnings, 59 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2915.586 ; gain = 136.340
INFO: [runtcl-4] Executing : report_route_status -file urllc_fifo_sender_wrapper_route_status.rpt -pb urllc_fifo_sender_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file urllc_fifo_sender_wrapper_timing_summary_routed.rpt -pb urllc_fifo_sender_wrapper_timing_summary_routed.pb -rpx urllc_fifo_sender_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 32 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file urllc_fifo_sender_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file urllc_fifo_sender_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file urllc_fifo_sender_wrapper_bus_skew_routed.rpt -pb urllc_fifo_sender_wrapper_bus_skew_routed.pb -rpx urllc_fifo_sender_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 32 CPUs
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force urllc_fifo_sender_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 32 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X42Y111:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_1/O, cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_54) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_12) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0] (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0[0]) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_48) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0] (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0[0]) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_44) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_13) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0] (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0[0]) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_49) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0] (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0[0]) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_55) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_14) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0] (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0[0]) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_50) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0] (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_0[0]) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_45) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B has an input control pin urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN (net: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_15) which is driven by a register (urllc_fifo_sender_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_fifo_read_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 42 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 40 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./urllc_fifo_sender_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3093.066 ; gain = 177.480
INFO: [Common 17-206] Exiting Vivado at Sun Jan 23 11:51:46 2022...
