vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.cpu_vhd_tst
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.cpu_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cpu_vhd_tst(cpu_arch)
# Loading ieee.numeric_std(body)
# Loading work.cpu(rtl)
# Loading work.if_block(rtl)
# Loading work.id_block(rtl)
# Loading work.ex_block(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.instr_cache(rtl)
# Loading work.reg_file(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /cpu_vhd_tst/i_reg_file/reg2_data_out(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_vhd_tst/i_instr_cache
add wave -position end  sim:/cpu_vhd_tst/clk
run
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /cpu_vhd_tst/i_reg_file/reg2_data_out(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_vhd_tst/i_instr_cache
run
run
run
run
run
run
# Break in Process line__75 at C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/EX_BLOCK.vhd line 358
# Compile of CPU.vhd was successful.
# Compile of INSTR_CACHE.vhd was successful.
# Compile of CPU.vht was successful.
# Compile of IF_BLOCK.vhd was successful.
# Compile of ID_BLOCK.vhd failed with 2 errors.
# Compile of EX_BLOCK.vhd was successful.
# Compile of REG_FILE.vhd was successful.
# 7 compiles, 1 failed with 2 errors. 
# Compile of CPU.vhd was successful.
# Compile of INSTR_CACHE.vhd was successful.
# Compile of CPU.vht was successful.
# Compile of IF_BLOCK.vhd was successful.
# Compile of ID_BLOCK.vhd failed with 4 errors.
# Compile of EX_BLOCK.vhd was successful.
# Compile of REG_FILE.vhd was successful.
# 7 compiles, 1 failed with 4 errors. 
# Compile of CPU.vhd was successful.
# Compile of INSTR_CACHE.vhd was successful.
# Compile of CPU.vht was successful.
# Compile of IF_BLOCK.vhd was successful.
# Compile of ID_BLOCK.vhd was successful.
# Compile of EX_BLOCK.vhd was successful.
# Compile of REG_FILE.vhd was successful.
# 7 compiles, 0 failed with no errors. 
vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.cpu_vhd_tst
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.cpu_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cpu_vhd_tst(cpu_arch)
# Loading ieee.numeric_std(body)
# Loading work.cpu(rtl)
# Loading work.if_block(rtl)
# Loading work.id_block(rtl)
# Loading work.ex_block(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.instr_cache(rtl)
# Loading work.reg_file(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /cpu_vhd_tst/i_reg_file/reg2_data_out(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_vhd_tst/i_instr_cache
run
add wave -position end  sim:/cpu_vhd_tst/i_cpu/EX_BLOCK/clk
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /cpu_vhd_tst/i_reg_file/reg2_data_out(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_vhd_tst/i_instr_cache
run
run
run
run
run
run
run
