// Seed: 1912010697
module module_0 (
    input wor  id_0,
    input wand id_1
    , id_3
);
  assign id_3 = id_3;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    input wand id_3,
    output tri id_4,
    output wand id_5,
    input uwire id_6,
    input wor id_7,
    input wire id_8,
    input wor id_9,
    input tri id_10,
    output supply0 id_11
);
  tri id_13 = 1;
  module_0 modCall_1 (
      id_0,
      id_7
  );
endmodule
module module_2 (
    output uwire id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    input wire id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri id_7,
    input tri id_8
);
  wire id_10;
  assign id_0 = (id_6 == id_4);
  and primCall (id_5, id_10, id_6, id_8, id_4, id_3);
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
