<stg><name>subconv_1x1_4_p</name>


<trans_list>

<trans id="2837" from="1" to="2">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2922" from="2" to="14">
<condition id="393">
<or_exp><and_exp><literal name="exitcond_flatten7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2923" from="2" to="3">
<condition id="405">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="3" to="4">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="4" to="5">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="5" to="6">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2914" from="6" to="7">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2915" from="7" to="8">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2916" from="8" to="9">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2917" from="9" to="10">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2918" from="10" to="11">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="11" to="12">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2920" from="12" to="13">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2921" from="13" to="2">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="14" to="15">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="15" to="16">
<condition id="320">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="15" to="33">
<condition id="349">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="16" to="17">
<condition id="322">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="16" to="15">
<condition id="347">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="17" to="18">
<condition id="324">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="17" to="16">
<condition id="345">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="18" to="19">
<condition id="325">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="18" to="17">
<condition id="343">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="19" to="20">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="20" to="21">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="21" to="22">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="22" to="23">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="23" to="24">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="24" to="25">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="25" to="26">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="26" to="27">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="27" to="28">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="28" to="29">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="29" to="30">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="30" to="31">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="31" to="32">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="32" to="18">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="33" to="34">
<condition id="351">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="33" to="46">
<condition id="375">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="34" to="35">
<condition id="353">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="34" to="33">
<condition id="373">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="35" to="36">
<condition id="355">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="35" to="34">
<condition id="371">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="36" to="37">
<condition id="356">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="36" to="35">
<condition id="369">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="37" to="38">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="38" to="39">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="39" to="40">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="40" to="41">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="41" to="42">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="42" to="43">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="43" to="44">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="44" to="45">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="45" to="36">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2936" from="46" to="58">
<condition id="406">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="46" to="47">
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2925" from="47" to="48">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2926" from="48" to="49">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2927" from="49" to="50">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2928" from="50" to="51">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="51" to="52">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="52" to="53">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="53" to="54">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="54" to="55">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2933" from="55" to="56">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2934" from="56" to="57">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2935" from="57" to="46">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader96:0  %indvar_flatten7 = phi i11 [ 0, %0 ], [ %indvar_flatten_next7, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader96:1  %co = phi i7 [ 0, %0 ], [ %co_cast_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader96:2  %indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader96:3  %h = phi i3 [ 1, %0 ], [ %h_cast_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader96:4  %w = phi i3 [ 1, %0 ], [ %w_13, %1 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader96:5  %exitcond_flatten7 = icmp eq i11 %indvar_flatten7, -512

]]></Node>
<StgValue><ssdm name="exitcond_flatten7"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader96:6  %indvar_flatten_next7 = add i11 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader96:7  br i1 %exitcond_flatten7, label %.preheader95.preheader, label %.preheader97.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader97.preheader:2  %exitcond_flatten = icmp eq i6 %indvar_flatten, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %indvar_flatten_op = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:0  %co_13 = add i7 1, %co

]]></Node>
<StgValue><ssdm name="co_13"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader97.preheader:3  %h_mid = select i1 %exitcond_flatten, i3 1, i3 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader97.preheader:4  %co_cast_mid2_v = select i1 %exitcond_flatten, i7 %co_13, i7 %co

]]></Node>
<StgValue><ssdm name="co_cast_mid2_v"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader97.preheader:19  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader97.preheader:20  %exitcond = icmp eq i3 %w, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader97.preheader:21  %exitcond13_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond13_mid"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader97.preheader:22  %h_13 = add i3 1, %h_mid

]]></Node>
<StgValue><ssdm name="h_13"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader97.preheader:23  %tmp_294 = or i1 %exitcond13_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader97.preheader:24  %w_mid2 = select i1 %tmp_294, i3 1, i3 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader97.preheader:25  %h_cast_mid2 = select i1 %exitcond13_mid, i3 %h_13, i3 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader97.preheader:48  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %w_13 = add i3 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_13"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="93" st_id="11" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="7">
<![CDATA[
.preheader97.preheader:8  %zext_cast = zext i7 %co_cast_mid2_v to i16

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader97.preheader:9  %mul = mul i16 171, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader97.preheader:10  %tmp_642 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
.preheader97.preheader:5  %co_cast_mid2 = zext i7 %co_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast_mid2"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader97.preheader:11  %tmp_643 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_642, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="8">
<![CDATA[
.preheader97.preheader:12  %tmp_s = sext i8 %tmp_643 to i10

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="10">
<![CDATA[
.preheader97.preheader:13  %p_shl2_cast = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader97.preheader:14  %tmp_646 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_642, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="6">
<![CDATA[
.preheader97.preheader:15  %tmp_292 = sext i6 %tmp_646 to i8

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="8">
<![CDATA[
.preheader97.preheader:16  %p_shl3_cast = zext i8 %tmp_292 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader97.preheader:17  %tmp_293 = sub i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="11">
<![CDATA[
.preheader97.preheader:18  %tmp_602_cast = sext i11 %tmp_293 to i12

]]></Node>
<StgValue><ssdm name="tmp_602_cast"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="3">
<![CDATA[
.preheader97.preheader:26  %h_cast_mid2_cast = zext i3 %h_cast_mid2 to i12

]]></Node>
<StgValue><ssdm name="h_cast_mid2_cast"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader97.preheader:27  %tmp_295 = add i12 %h_cast_mid2_cast, %tmp_602_cast

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="12">
<![CDATA[
.preheader97.preheader:28  %tmp_647 = trunc i12 %tmp_295 to i7

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader97.preheader:29  %p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_647, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="12">
<![CDATA[
.preheader97.preheader:30  %tmp_650 = trunc i12 %tmp_295 to i9

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader97.preheader:31  %p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_650, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader97.preheader:32  %tmp_296 = sub i10 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="3">
<![CDATA[
.preheader97.preheader:33  %w_cast_cast = zext i3 %w_mid2 to i10

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader97.preheader:34  %tmp_297 = add i10 %w_cast_cast, %tmp_296

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:50  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="7">
<![CDATA[
.preheader97.preheader:51  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader97.preheader:1  %empty_164 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5">
<![CDATA[
.preheader97.preheader:7  %tmp_637 = trunc i7 %arrayNo3_cast_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="10">
<![CDATA[
.preheader97.preheader:35  %tmp_608_cast = zext i10 %tmp_297 to i32

]]></Node>
<StgValue><ssdm name="tmp_608_cast"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:36  %buffer1_1_96_4x4_p_V = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:37  %buffer1_1_96_4x4_p_V_24 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_24"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:38  %buffer1_1_96_4x4_p_V_25 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_25"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:39  %buffer1_1_96_4x4_p_V_26 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_26"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:40  %buffer1_1_96_4x4_p_V_27 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_27"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:41  %buffer1_1_96_4x4_p_V_28 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_28"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:42  %buffer1_1_96_4x4_p_V_29 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_29"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:43  %buffer1_1_96_4x4_p_V_30 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_30"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:44  %buffer1_1_96_4x4_p_V_31 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_31"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:45  %buffer1_1_96_4x4_p_V_32 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_32"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:46  %buffer1_1_96_4x4_p_V_33 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_33"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:47  %buffer1_1_96_4x4_p_V_34 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_34"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader97.preheader:49  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="7">
<![CDATA[
.preheader97.preheader:51  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0">
<![CDATA[
.preheader97.preheader:52  switch i5 %tmp_637, label %branch23 [
    i5 0, label %branch12
    i5 1, label %branch13
    i5 2, label %branch14
    i5 3, label %branch15
    i5 4, label %branch16
    i5 5, label %branch17
    i5 6, label %branch18
    i5 7, label %branch19
    i5 8, label %branch20
    i5 9, label %branch21
    i5 10, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_637" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch22:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_26, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_637" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="tmp_637" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch21:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_25, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="tmp_637" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_637" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch20:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_29, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_637" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_637" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch19:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_28, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_637" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_637" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch18:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_33, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_637" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_637" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch17:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_34, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_637" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_637" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch16:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_24, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_637" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_637" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch15:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_27, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_637" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_637" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch14:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_31, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_637" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch13:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_32, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch12:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_30, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_637" val="!0"/>
<literal name="tmp_637" val="!1"/>
<literal name="tmp_637" val="!2"/>
<literal name="tmp_637" val="!3"/>
<literal name="tmp_637" val="!4"/>
<literal name="tmp_637" val="!5"/>
<literal name="tmp_637" val="!6"/>
<literal name="tmp_637" val="!7"/>
<literal name="tmp_637" val="!8"/>
<literal name="tmp_637" val="!9"/>
<literal name="tmp_637" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch23:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_637" val="!0"/>
<literal name="tmp_637" val="!1"/>
<literal name="tmp_637" val="!2"/>
<literal name="tmp_637" val="!3"/>
<literal name="tmp_637" val="!4"/>
<literal name="tmp_637" val="!5"/>
<literal name="tmp_637" val="!6"/>
<literal name="tmp_637" val="!7"/>
<literal name="tmp_637" val="!8"/>
<literal name="tmp_637" val="!9"/>
<literal name="tmp_637" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.preheader95.preheader:0  br label %.preheader95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader95:0  %h1 = phi i3 [ %h_3, %3 ], [ 1, %.preheader95.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="3">
<![CDATA[
.preheader95:1  %h1_cast_cast2 = zext i3 %h1 to i9

]]></Node>
<StgValue><ssdm name="h1_cast_cast2"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="3">
<![CDATA[
.preheader95:2  %h1_cast_cast3 = zext i3 %h1 to i10

]]></Node>
<StgValue><ssdm name="h1_cast_cast3"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="3">
<![CDATA[
.preheader95:3  %h1_cast_cast4 = zext i3 %h1 to i11

]]></Node>
<StgValue><ssdm name="h1_cast_cast4"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="3">
<![CDATA[
.preheader95:4  %h1_cast_cast = zext i3 %h1 to i12

]]></Node>
<StgValue><ssdm name="h1_cast_cast"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader95:5  %exitcond9 = icmp eq i3 %h1, -3

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader95:6  %empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader95:7  br i1 %exitcond9, label %.preheader91.preheader, label %.preheader94.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader94.preheader:0  br label %.preheader94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0">
<![CDATA[
.preheader91.preheader:0  br label %.preheader91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader94:0  %w2 = phi i3 [ %w_14, %2 ], [ 1, %.preheader94.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="3">
<![CDATA[
.preheader94:1  %w2_cast_cast4 = zext i3 %w2 to i10

]]></Node>
<StgValue><ssdm name="w2_cast_cast4"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="3">
<![CDATA[
.preheader94:2  %w2_cast_cast5 = zext i3 %w2 to i11

]]></Node>
<StgValue><ssdm name="w2_cast_cast5"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="3">
<![CDATA[
.preheader94:3  %w2_cast_cast = zext i3 %w2 to i13

]]></Node>
<StgValue><ssdm name="w2_cast_cast"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader94:4  %exitcond3 = icmp eq i3 %w2, -3

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader94:5  %empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader94:6  br i1 %exitcond3, label %3, label %.preheader93.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.preheader93.preheader:0  br label %.preheader93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %h_3 = add i3 %h1, 1

]]></Node>
<StgValue><ssdm name="h_3"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader93:0  %ci = phi i7 [ %ci_3, %.preheader93.loopexit ], [ 0, %.preheader93.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="7">
<![CDATA[
.preheader93:1  %ci_cast_cast = zext i7 %ci to i11

]]></Node>
<StgValue><ssdm name="ci_cast_cast"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader93:2  %tmp_298 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="10">
<![CDATA[
.preheader93:3  %p_shl6_cast = zext i10 %tmp_298 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader93:4  %tmp_299 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="8">
<![CDATA[
.preheader93:5  %p_shl7_cast = zext i8 %tmp_299 to i11

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader93:6  %tmp_300 = sub i11 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="11">
<![CDATA[
.preheader93:7  %tmp_611_cast = sext i11 %tmp_300 to i12

]]></Node>
<StgValue><ssdm name="tmp_611_cast"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader93:8  %tmp_301 = add i12 %h1_cast_cast, %tmp_611_cast

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="12">
<![CDATA[
.preheader93:9  %tmp_651 = trunc i12 %tmp_301 to i10

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader93:10  %p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_651, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader93:11  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_301, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader93:12  %tmp_302 = sub i13 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader93:13  %tmp_303 = add i13 %w2_cast_cast, %tmp_302

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="13">
<![CDATA[
.preheader93:14  %tmp_616_cast = zext i13 %tmp_303 to i32

]]></Node>
<StgValue><ssdm name="tmp_616_cast"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:15  %input_V_addr = getelementptr [3456 x i8]* %input_V, i32 0, i32 %tmp_616_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader93:16  %exitcond5 = icmp eq i7 %ci, -32

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader93:17  %empty_167 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader93:18  %ci_3 = add i7 1, %ci

]]></Node>
<StgValue><ssdm name="ci_3"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader93:19  br i1 %exitcond5, label %2, label %.preheader92.0.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.preheader92.0.preheader:0  br label %.preheader92.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %w_14 = add i3 %w2, 1

]]></Node>
<StgValue><ssdm name="w_14"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader92.0:0  %indvars_iv = phi i2 [ %indvars_iv_next, %_ifconv ], [ 0, %.preheader92.0.preheader ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader92.0:1  %indvars_iv1 = phi i2 [ %indvars_iv_next4, %_ifconv ], [ 0, %.preheader92.0.preheader ]

]]></Node>
<StgValue><ssdm name="indvars_iv1"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader92.0:2  %indvars_iv2 = phi i3 [ %indvars_iv_next2, %_ifconv ], [ -4, %.preheader92.0.preheader ]

]]></Node>
<StgValue><ssdm name="indvars_iv2"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader92.0:3  %indvars_iv3 = phi i2 [ %indvars_iv_next3, %_ifconv ], [ 0, %.preheader92.0.preheader ]

]]></Node>
<StgValue><ssdm name="indvars_iv3"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader92.0:4  %co3 = phi i5 [ %co_15_s, %_ifconv ], [ 0, %.preheader92.0.preheader ]

]]></Node>
<StgValue><ssdm name="co3"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader92.0:5  %empty_168 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader92.0:6  %exitcond7 = icmp eq i5 %co3, -8

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.0:7  %indvars_iv_next = add i2 %indvars_iv, 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader92.0:8  br i1 %exitcond7, label %.preheader93.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
_ifconv:0  %tmp_673 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %indvars_iv1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_673"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="9">
<![CDATA[
_ifconv:1  %p_shl190_cast = zext i9 %tmp_673 to i11

]]></Node>
<StgValue><ssdm name="p_shl190_cast"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
_ifconv:2  %tmp_676 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %indvars_iv1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_676"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="7">
<![CDATA[
_ifconv:3  %p_shl191_cast = zext i7 %tmp_676 to i11

]]></Node>
<StgValue><ssdm name="p_shl191_cast"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:4  %tmp_317 = sub i11 %p_shl190_cast, %p_shl191_cast

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:5  %tmp_318 = add i11 %tmp_317, %ci_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:6  %tmp_319 = add i11 %tmp_318, %h1_cast_cast4

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:7  %tmp_320 = add i11 %tmp_319, %w2_cast_cast5

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ifconv:10  %tmp_677 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %indvars_iv1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_677"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="5">
<![CDATA[
_ifconv:11  %p_shl188_cast = zext i5 %tmp_677 to i9

]]></Node>
<StgValue><ssdm name="p_shl188_cast"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ifconv:12  %tmp_678 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %indvars_iv1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_678"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="3">
<![CDATA[
_ifconv:13  %p_shl189_cast = zext i3 %tmp_678 to i9

]]></Node>
<StgValue><ssdm name="p_shl189_cast"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:14  %tmp_321 = sub i9 %p_shl188_cast, %p_shl189_cast

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:15  %tmp_644_cast = sext i9 %tmp_321 to i10

]]></Node>
<StgValue><ssdm name="tmp_644_cast"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:16  %tmp_322 = add i10 %tmp_644_cast, %h1_cast_cast3

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:17  %tmp_679 = shl i10 %tmp_322, 3

]]></Node>
<StgValue><ssdm name="tmp_679"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:18  %tmp_680 = shl i10 %tmp_322, 1

]]></Node>
<StgValue><ssdm name="tmp_680"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:19  %tmp_323 = sub i10 %tmp_679, %tmp_680

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:20  %tmp_324 = add i10 %tmp_323, %w2_cast_cast4

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
_ifconv:24  %tmp_681 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %indvars_iv2, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:25  %p_shl182_cast = zext i10 %tmp_681 to i11

]]></Node>
<StgValue><ssdm name="p_shl182_cast"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
_ifconv:26  %tmp_682 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %indvars_iv2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_682"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="8">
<![CDATA[
_ifconv:27  %p_shl183_cast = zext i8 %tmp_682 to i11

]]></Node>
<StgValue><ssdm name="p_shl183_cast"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:28  %tmp_325 = sub i11 %p_shl182_cast, %p_shl183_cast

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:29  %tmp_326 = add i11 %tmp_325, %ci_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:32  %tmp_683 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %indvars_iv2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="6">
<![CDATA[
_ifconv:33  %p_shl180_cast = zext i6 %tmp_683 to i11

]]></Node>
<StgValue><ssdm name="p_shl180_cast"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
_ifconv:34  %tmp_684 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %indvars_iv2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_684"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="4">
<![CDATA[
_ifconv:35  %p_shl181_cast = zext i4 %tmp_684 to i11

]]></Node>
<StgValue><ssdm name="p_shl181_cast"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:36  %tmp_327 = sub i11 %p_shl180_cast, %p_shl181_cast

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:37  %tmp_656_cast = sext i11 %tmp_327 to i12

]]></Node>
<StgValue><ssdm name="tmp_656_cast"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:38  %tmp_328 = add i12 %tmp_656_cast, %h1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="12">
<![CDATA[
_ifconv:39  %tmp_685 = trunc i12 %tmp_328 to i7

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
_ifconv:40  %p_shl178_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_685, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl178_cast"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="12">
<![CDATA[
_ifconv:41  %tmp_686 = trunc i12 %tmp_328 to i9

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ifconv:42  %p_shl179_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_686, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl179_cast"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:43  %tmp_329 = sub i10 %p_shl178_cast, %p_shl179_cast

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:44  %tmp_330 = add i10 %tmp_329, %w2_cast_cast4

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:48  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
_ifconv:132  %tmp_697 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %indvars_iv, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="9">
<![CDATA[
_ifconv:133  %tmp_331 = zext i9 %tmp_697 to i11

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
_ifconv:134  %tmp_698 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %indvars_iv, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_698"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="7">
<![CDATA[
_ifconv:135  %p_shl176_cast = zext i7 %tmp_698 to i11

]]></Node>
<StgValue><ssdm name="p_shl176_cast"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:136  %tmp_332 = sub i11 %tmp_331, %p_shl176_cast

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:137  %tmp_333 = add i11 %tmp_332, %ci_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:138  %tmp_334 = add i11 %tmp_333, %h1_cast_cast4

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:139  %tmp_335 = add i11 %tmp_334, %w2_cast_cast5

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ifconv:142  %tmp_699 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %indvars_iv, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_699"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="5">
<![CDATA[
_ifconv:143  %p_shl173_cast = zext i5 %tmp_699 to i8

]]></Node>
<StgValue><ssdm name="p_shl173_cast"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ifconv:144  %tmp_700 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %indvars_iv, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_700"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:145  %p_shl174_cast = zext i3 %tmp_700 to i8

]]></Node>
<StgValue><ssdm name="p_shl174_cast"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:146  %tmp_336 = sub i8 %p_shl173_cast, %p_shl174_cast

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:147  %tmp_670_cast = sext i8 %tmp_336 to i9

]]></Node>
<StgValue><ssdm name="tmp_670_cast"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:148  %tmp_337 = add i9 %tmp_670_cast, %h1_cast_cast2

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="9">
<![CDATA[
_ifconv:149  %tmp_701 = trunc i9 %tmp_337 to i7

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
_ifconv:150  %p_shl171_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_701, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl171_cast"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ifconv:151  %p_shl172_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_337, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl172_cast"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:152  %tmp_338 = sub i10 %p_shl171_cast, %p_shl172_cast

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:153  %tmp_339 = add i10 %tmp_338, %w2_cast_cast4

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
_ifconv:866  %tmp_782 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %indvars_iv3, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_782"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="11" op_0_bw="9">
<![CDATA[
_ifconv:867  %p_shl50_cast = zext i9 %tmp_782 to i11

]]></Node>
<StgValue><ssdm name="p_shl50_cast"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
_ifconv:868  %tmp_783 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %indvars_iv3, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_783"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="11" op_0_bw="7">
<![CDATA[
_ifconv:869  %tmp_340 = zext i7 %tmp_783 to i11

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:870  %tmp_341 = sub i11 %p_shl50_cast, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:871  %tmp_342 = add i11 %tmp_341, %ci_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:872  %tmp_343 = add i11 %tmp_342, %h1_cast_cast4

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:873  %tmp_344 = add i11 %tmp_343, %w2_cast_cast5

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ifconv:876  %tmp_784 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %indvars_iv3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="10" op_0_bw="5">
<![CDATA[
_ifconv:877  %p_shl48_cast = zext i5 %tmp_784 to i10

]]></Node>
<StgValue><ssdm name="p_shl48_cast"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ifconv:878  %tmp_785 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %indvars_iv3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_785"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="10" op_0_bw="3">
<![CDATA[
_ifconv:879  %p_shl49_cast = zext i3 %tmp_785 to i10

]]></Node>
<StgValue><ssdm name="p_shl49_cast"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:880  %tmp_345 = sub i10 %p_shl48_cast, %p_shl49_cast

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:881  %tmp_878_cast = sext i10 %tmp_345 to i11

]]></Node>
<StgValue><ssdm name="tmp_878_cast"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:882  %tmp_346 = add i11 %tmp_878_cast, %h1_cast_cast4

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="7" op_0_bw="11">
<![CDATA[
_ifconv:883  %tmp_786 = trunc i11 %tmp_346 to i7

]]></Node>
<StgValue><ssdm name="tmp_786"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
_ifconv:884  %p_shl46_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_786, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl46_cast"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="9" op_0_bw="11">
<![CDATA[
_ifconv:885  %tmp_787 = trunc i11 %tmp_346 to i9

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ifconv:886  %p_shl47_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_787, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl47_cast"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:887  %tmp_347 = sub i10 %p_shl46_cast, %p_shl47_cast

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:888  %tmp_348 = add i10 %tmp_347, %w2_cast_cast4

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1156  %co_15_s = add i5 12, %co3

]]></Node>
<StgValue><ssdm name="co_15_s"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1157  %indvars_iv_next2 = add i3 1, %indvars_iv2

]]></Node>
<StgValue><ssdm name="indvars_iv_next2"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:1158  %indvars_iv_next3 = add i2 1, %indvars_iv3

]]></Node>
<StgValue><ssdm name="indvars_iv_next3"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:1159  %indvars_iv_next4 = add i2 1, %indvars_iv1

]]></Node>
<StgValue><ssdm name="indvars_iv_next4"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0">
<![CDATA[
.preheader93.loopexit:0  br label %.preheader93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:8  %tmp_641_cast = sext i11 %tmp_320 to i32

]]></Node>
<StgValue><ssdm name="tmp_641_cast"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9  %weight_0_V_addr = getelementptr [768 x i8]* %weight_0_V, i32 0, i32 %tmp_641_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:23  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:30  %tmp_653_cast = sext i11 %tmp_326 to i32

]]></Node>
<StgValue><ssdm name="tmp_653_cast"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:31  %weight_0_V_addr_3 = getelementptr [768 x i8]* %weight_0_V, i32 0, i32 %tmp_653_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_3"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:47  %weight_0_V_load_3 = load i8* %weight_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_3"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:48  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:140  %tmp_667_cast = sext i11 %tmp_335 to i32

]]></Node>
<StgValue><ssdm name="tmp_667_cast"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:141  %weight_1_V_addr = getelementptr [768 x i8]* %weight_1_V, i32 0, i32 %tmp_667_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:156  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:157  %weight_1_V_addr_3 = getelementptr [768 x i8]* %weight_1_V, i32 0, i32 %tmp_653_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_3"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:159  %weight_1_V_load_3 = load i8* %weight_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_3"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:243  %weight_2_V_addr = getelementptr [768 x i8]* %weight_2_V, i32 0, i32 %tmp_667_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:245  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:246  %weight_2_V_addr_3 = getelementptr [768 x i8]* %weight_2_V, i32 0, i32 %tmp_653_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_3"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:248  %weight_2_V_load_3 = load i8* %weight_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_3"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:332  %weight_3_V_addr = getelementptr [768 x i8]* %weight_3_V, i32 0, i32 %tmp_667_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:334  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:335  %weight_3_V_addr_3 = getelementptr [768 x i8]* %weight_3_V, i32 0, i32 %tmp_653_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_3"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:337  %weight_3_V_load_3 = load i8* %weight_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_3"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:421  %weight_4_V_addr = getelementptr [768 x i8]* %weight_4_V, i32 0, i32 %tmp_641_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:423  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:424  %weight_4_V_addr_3 = getelementptr [768 x i8]* %weight_4_V, i32 0, i32 %tmp_653_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_3"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:426  %weight_4_V_load_3 = load i8* %weight_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_3"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:510  %weight_5_V_addr = getelementptr [768 x i8]* %weight_5_V, i32 0, i32 %tmp_641_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:512  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:513  %weight_5_V_addr_3 = getelementptr [768 x i8]* %weight_5_V, i32 0, i32 %tmp_653_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_3"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:515  %weight_5_V_load_3 = load i8* %weight_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_3"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:599  %weight_6_V_addr = getelementptr [768 x i8]* %weight_6_V, i32 0, i32 %tmp_641_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:601  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:602  %weight_6_V_addr_3 = getelementptr [768 x i8]* %weight_6_V, i32 0, i32 %tmp_653_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_3"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:604  %weight_6_V_load_3 = load i8* %weight_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_3"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:688  %weight_7_V_addr = getelementptr [768 x i8]* %weight_7_V, i32 0, i32 %tmp_641_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:690  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:691  %weight_7_V_addr_3 = getelementptr [768 x i8]* %weight_7_V, i32 0, i32 %tmp_653_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_3"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:693  %weight_7_V_load_3 = load i8* %weight_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_3"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:777  %weight_8_V_addr = getelementptr [768 x i8]* %weight_8_V, i32 0, i32 %tmp_641_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:779  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:780  %weight_8_V_addr_3 = getelementptr [768 x i8]* %weight_8_V, i32 0, i32 %tmp_653_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_3"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:782  %weight_8_V_load_3 = load i8* %weight_8_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_3"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:874  %tmp_875_cast = sext i11 %tmp_344 to i32

]]></Node>
<StgValue><ssdm name="tmp_875_cast"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:875  %weight_9_V_addr = getelementptr [768 x i8]* %weight_9_V, i32 0, i32 %tmp_875_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:891  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:892  %weight_9_V_addr_3 = getelementptr [768 x i8]* %weight_9_V, i32 0, i32 %tmp_653_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_3"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:894  %weight_9_V_load_3 = load i8* %weight_9_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_3"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:978  %weight_10_V_addr = getelementptr [768 x i8]* %weight_10_V, i32 0, i32 %tmp_875_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:980  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:981  %weight_10_V_addr_3 = getelementptr [768 x i8]* %weight_10_V, i32 0, i32 %tmp_653_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_3"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:983  %weight_10_V_load_3 = load i8* %weight_10_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_3"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:1067  %weight_11_V_addr = getelementptr [768 x i8]* %weight_11_V, i32 0, i32 %tmp_875_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1069  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:1070  %weight_11_V_addr_3 = getelementptr [768 x i8]* %weight_11_V, i32 0, i32 %tmp_653_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_3"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1072  %weight_11_V_load_3 = load i8* %weight_11_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="352" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:23  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:47  %weight_0_V_load_3 = load i8* %weight_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_3"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:156  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:159  %weight_1_V_load_3 = load i8* %weight_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_3"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:245  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:248  %weight_2_V_load_3 = load i8* %weight_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_3"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:334  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:337  %weight_3_V_load_3 = load i8* %weight_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_3"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:423  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:426  %weight_4_V_load_3 = load i8* %weight_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_3"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:512  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:515  %weight_5_V_load_3 = load i8* %weight_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_3"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:601  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:604  %weight_6_V_load_3 = load i8* %weight_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_3"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:690  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:693  %weight_7_V_load_3 = load i8* %weight_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_3"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:779  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:782  %weight_8_V_load_3 = load i8* %weight_8_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_3"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:891  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:894  %weight_9_V_load_3 = load i8* %weight_9_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_3"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:980  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:983  %weight_10_V_load_3 = load i8* %weight_10_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_3"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1069  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1072  %weight_11_V_load_3 = load i8* %weight_11_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="376" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:49  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:160  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:249  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:338  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:427  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:516  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:605  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:694  %MUL_DP_ret49 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret49"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:783  %MUL_DP_ret51 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret51"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:895  %MUL_DP_ret53 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret53"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:984  %MUL_DP_ret55 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret55"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:1073  %MUL_DP_ret57 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret57"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="388" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:49  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:160  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:249  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:338  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:427  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:516  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:605  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:694  %MUL_DP_ret49 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret49"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:783  %MUL_DP_ret51 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret51"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:895  %MUL_DP_ret53 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret53"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:984  %MUL_DP_ret55 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret55"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:1073  %MUL_DP_ret57 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret57"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="400" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:21  %tmp_649_cast = zext i10 %tmp_324 to i32

]]></Node>
<StgValue><ssdm name="tmp_649_cast"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:22  %buffer1_1_96_4x4_p_V_35 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_649_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_35"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:45  %tmp_661_cast = zext i10 %tmp_330 to i32

]]></Node>
<StgValue><ssdm name="tmp_661_cast"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:46  %buffer1_1_96_4x4_p_V_36 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_661_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_36"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:49  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:52  %buffer1_1_96_4x4_p_V_37 = load i8* %buffer1_1_96_4x4_p_V_35, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_37"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:92  %buffer1_1_96_4x4_p_V_38 = load i8* %buffer1_1_96_4x4_p_V_36, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_38"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:154  %tmp_675_cast = zext i10 %tmp_339 to i32

]]></Node>
<StgValue><ssdm name="tmp_675_cast"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:155  %buffer1_1_96_4x4_p_V_39 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_675_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_39"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:158  %buffer1_1_96_4x4_p_V_40 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_661_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_40"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:160  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:163  %buffer1_1_96_4x4_p_V_41 = load i8* %buffer1_1_96_4x4_p_V_39, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_41"/></StgValue>
</operation>

<operation id="412" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:203  %buffer1_1_96_4x4_p_V_42 = load i8* %buffer1_1_96_4x4_p_V_40, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_42"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:244  %buffer1_1_96_4x4_p_V_43 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_675_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_43"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:247  %buffer1_1_96_4x4_p_V_44 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_661_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_44"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:249  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:252  %buffer1_1_96_4x4_p_V_45 = load i8* %buffer1_1_96_4x4_p_V_43, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_45"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:292  %buffer1_1_96_4x4_p_V_46 = load i8* %buffer1_1_96_4x4_p_V_44, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_46"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:333  %buffer1_1_96_4x4_p_V_47 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_675_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_47"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:336  %buffer1_1_96_4x4_p_V_48 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_661_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_48"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:338  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:341  %buffer1_1_96_4x4_p_V_49 = load i8* %buffer1_1_96_4x4_p_V_47, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_49"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:381  %buffer1_1_96_4x4_p_V_50 = load i8* %buffer1_1_96_4x4_p_V_48, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_50"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:422  %buffer1_1_96_4x4_p_V_51 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_649_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_51"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:425  %buffer1_1_96_4x4_p_V_52 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_661_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_52"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:427  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:430  %buffer1_1_96_4x4_p_V_53 = load i8* %buffer1_1_96_4x4_p_V_51, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_53"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:470  %buffer1_1_96_4x4_p_V_54 = load i8* %buffer1_1_96_4x4_p_V_52, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_54"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:511  %buffer1_1_96_4x4_p_V_55 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_649_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_55"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:514  %buffer1_1_96_4x4_p_V_56 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_661_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_56"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:516  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:519  %buffer1_1_96_4x4_p_V_57 = load i8* %buffer1_1_96_4x4_p_V_55, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_57"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:559  %buffer1_1_96_4x4_p_V_58 = load i8* %buffer1_1_96_4x4_p_V_56, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_58"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:600  %buffer1_1_96_4x4_p_V_59 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_649_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_59"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:603  %buffer1_1_96_4x4_p_V_60 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_661_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_60"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:605  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:608  %buffer1_1_96_4x4_p_V_61 = load i8* %buffer1_1_96_4x4_p_V_59, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_61"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:648  %buffer1_1_96_4x4_p_V_62 = load i8* %buffer1_1_96_4x4_p_V_60, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_62"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:689  %buffer1_1_96_4x4_p_V_63 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_649_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_63"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:692  %buffer1_1_96_4x4_p_V_64 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_661_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_64"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:694  %MUL_DP_ret49 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret49"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:697  %buffer1_1_96_4x4_p_V_65 = load i8* %buffer1_1_96_4x4_p_V_63, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_65"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:737  %buffer1_1_96_4x4_p_V_66 = load i8* %buffer1_1_96_4x4_p_V_64, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_66"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:778  %buffer1_1_96_4x4_p_V_67 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_649_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_67"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:781  %buffer1_1_96_4x4_p_V_68 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_661_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_68"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:783  %MUL_DP_ret51 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret51"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:786  %buffer1_1_96_4x4_p_V_69 = load i8* %buffer1_1_96_4x4_p_V_67, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_69"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:889  %tmp_883_cast = zext i10 %tmp_348 to i32

]]></Node>
<StgValue><ssdm name="tmp_883_cast"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:890  %buffer1_1_96_4x4_p_V_71 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_883_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_71"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:893  %buffer1_1_96_4x4_p_V_72 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_661_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_72"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:895  %MUL_DP_ret53 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret53"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:898  %buffer1_1_96_4x4_p_V_73 = load i8* %buffer1_1_96_4x4_p_V_71, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_73"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:938  %buffer1_1_96_4x4_p_V_74 = load i8* %buffer1_1_96_4x4_p_V_72, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_74"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:979  %buffer1_1_96_4x4_p_V_75 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_883_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_75"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:982  %buffer1_1_96_4x4_p_V_76 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_661_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_76"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:984  %MUL_DP_ret55 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret55"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:987  %buffer1_1_96_4x4_p_V_77 = load i8* %buffer1_1_96_4x4_p_V_75, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_77"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:1027  %buffer1_1_96_4x4_p_V_78 = load i8* %buffer1_1_96_4x4_p_V_76, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_78"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:1068  %buffer1_1_96_4x4_p_V_79 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_883_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_79"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:1071  %buffer1_1_96_4x4_p_V_80 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_661_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_80"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:1073  %MUL_DP_ret57 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret57"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:1076  %buffer1_1_96_4x4_p_V_81 = load i8* %buffer1_1_96_4x4_p_V_79, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_81"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:1116  %buffer1_1_96_4x4_p_V_82 = load i8* %buffer1_1_96_4x4_p_V_80, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_82"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="463" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:49  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:50  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret35, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:51  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret35, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:52  %buffer1_1_96_4x4_p_V_37 = load i8* %buffer1_1_96_4x4_p_V_35, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_37"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:59  %tmp_688 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:92  %buffer1_1_96_4x4_p_V_38 = load i8* %buffer1_1_96_4x4_p_V_36, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_38"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:99  %tmp_693 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:160  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:161  %rr_0_V_35 = extractvalue { i16, i16 } %MUL_DP_ret37, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_35"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:162  %rr_1_V_35 = extractvalue { i16, i16 } %MUL_DP_ret37, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_35"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:163  %buffer1_1_96_4x4_p_V_41 = load i8* %buffer1_1_96_4x4_p_V_39, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_41"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:170  %tmp_703 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_35, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:203  %buffer1_1_96_4x4_p_V_42 = load i8* %buffer1_1_96_4x4_p_V_40, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_42"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:210  %tmp_708 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_35, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:249  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:250  %rr_0_V_36 = extractvalue { i16, i16 } %MUL_DP_ret39, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_36"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:251  %rr_1_V_36 = extractvalue { i16, i16 } %MUL_DP_ret39, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_36"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:252  %buffer1_1_96_4x4_p_V_45 = load i8* %buffer1_1_96_4x4_p_V_43, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_45"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:259  %tmp_713 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_36, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:292  %buffer1_1_96_4x4_p_V_46 = load i8* %buffer1_1_96_4x4_p_V_44, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_46"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:299  %tmp_718 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_36, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:338  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:339  %rr_0_V_37 = extractvalue { i16, i16 } %MUL_DP_ret41, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_37"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:340  %rr_1_V_37 = extractvalue { i16, i16 } %MUL_DP_ret41, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_37"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:341  %buffer1_1_96_4x4_p_V_49 = load i8* %buffer1_1_96_4x4_p_V_47, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_49"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:348  %tmp_723 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_37, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:381  %buffer1_1_96_4x4_p_V_50 = load i8* %buffer1_1_96_4x4_p_V_48, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_50"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:388  %tmp_728 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_37, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:427  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:428  %rr_0_V_38 = extractvalue { i16, i16 } %MUL_DP_ret43, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_38"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:429  %rr_1_V_38 = extractvalue { i16, i16 } %MUL_DP_ret43, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_38"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:430  %buffer1_1_96_4x4_p_V_53 = load i8* %buffer1_1_96_4x4_p_V_51, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_53"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:437  %tmp_733 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_38, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:470  %buffer1_1_96_4x4_p_V_54 = load i8* %buffer1_1_96_4x4_p_V_52, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_54"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:477  %tmp_738 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_38, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:516  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:517  %rr_0_V_39 = extractvalue { i16, i16 } %MUL_DP_ret45, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_39"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:518  %rr_1_V_39 = extractvalue { i16, i16 } %MUL_DP_ret45, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_39"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:519  %buffer1_1_96_4x4_p_V_57 = load i8* %buffer1_1_96_4x4_p_V_55, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_57"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:526  %tmp_743 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_39, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:559  %buffer1_1_96_4x4_p_V_58 = load i8* %buffer1_1_96_4x4_p_V_56, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_58"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:566  %tmp_748 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_39, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:605  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:606  %rr_0_V_40 = extractvalue { i16, i16 } %MUL_DP_ret47, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_40"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:607  %rr_1_V_40 = extractvalue { i16, i16 } %MUL_DP_ret47, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_40"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:608  %buffer1_1_96_4x4_p_V_61 = load i8* %buffer1_1_96_4x4_p_V_59, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_61"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:615  %tmp_753 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_40, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:648  %buffer1_1_96_4x4_p_V_62 = load i8* %buffer1_1_96_4x4_p_V_60, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_62"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:655  %tmp_758 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_40, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:694  %MUL_DP_ret49 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret49"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:695  %rr_0_V_41 = extractvalue { i16, i16 } %MUL_DP_ret49, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_41"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:696  %rr_1_V_41 = extractvalue { i16, i16 } %MUL_DP_ret49, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_41"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:697  %buffer1_1_96_4x4_p_V_65 = load i8* %buffer1_1_96_4x4_p_V_63, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_65"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:704  %tmp_763 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_41, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_763"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:737  %buffer1_1_96_4x4_p_V_66 = load i8* %buffer1_1_96_4x4_p_V_64, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_66"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:744  %tmp_768 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_41, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_768"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:783  %MUL_DP_ret51 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret51"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:784  %rr_0_V_42 = extractvalue { i16, i16 } %MUL_DP_ret51, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_42"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:785  %rr_1_V_42 = extractvalue { i16, i16 } %MUL_DP_ret51, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_42"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:786  %buffer1_1_96_4x4_p_V_69 = load i8* %buffer1_1_96_4x4_p_V_67, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_69"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:793  %tmp_773 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_42, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_773"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:833  %tmp_778 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_42, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_778"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:895  %MUL_DP_ret53 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret53"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:896  %rr_0_V_43 = extractvalue { i16, i16 } %MUL_DP_ret53, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_43"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:897  %rr_1_V_43 = extractvalue { i16, i16 } %MUL_DP_ret53, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_43"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:898  %buffer1_1_96_4x4_p_V_73 = load i8* %buffer1_1_96_4x4_p_V_71, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_73"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:905  %tmp_789 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_43, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_789"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:938  %buffer1_1_96_4x4_p_V_74 = load i8* %buffer1_1_96_4x4_p_V_72, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_74"/></StgValue>
</operation>

<operation id="531" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:945  %tmp_794 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_43, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_794"/></StgValue>
</operation>

<operation id="532" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:984  %MUL_DP_ret55 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret55"/></StgValue>
</operation>

<operation id="533" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:985  %rr_0_V_44 = extractvalue { i16, i16 } %MUL_DP_ret55, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_44"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:986  %rr_1_V_44 = extractvalue { i16, i16 } %MUL_DP_ret55, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_44"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:987  %buffer1_1_96_4x4_p_V_77 = load i8* %buffer1_1_96_4x4_p_V_75, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_77"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:994  %tmp_799 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_44, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:1027  %buffer1_1_96_4x4_p_V_78 = load i8* %buffer1_1_96_4x4_p_V_76, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_78"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1034  %tmp_804 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_44, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:1073  %MUL_DP_ret57 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_3, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret57"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:1074  %rr_0_V_45 = extractvalue { i16, i16 } %MUL_DP_ret57, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_45"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:1075  %rr_1_V_45 = extractvalue { i16, i16 } %MUL_DP_ret57, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_45"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:1076  %buffer1_1_96_4x4_p_V_81 = load i8* %buffer1_1_96_4x4_p_V_79, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_81"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1083  %tmp_809 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_45, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:1116  %buffer1_1_96_4x4_p_V_82 = load i8* %buffer1_1_96_4x4_p_V_80, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_82"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1123  %tmp_814 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_45, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_814"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="546" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:53  %tmp_108 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_37, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="547" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:54  %tmp_166_cast = sext i14 %tmp_108 to i17

]]></Node>
<StgValue><ssdm name="tmp_166_cast"/></StgValue>
</operation>

<operation id="548" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:55  %tmp_109 = sext i16 %rr_0_V to i17

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="549" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:56  %p_Val2_s = add i17 %tmp_109, %tmp_166_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="550" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:57  %tmp_687 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>

<operation id="551" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:58  %p_Val2_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:60  %tmp_110 = zext i1 %tmp_688 to i8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="553" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:61  %tmp_689 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:62  %p_Val2_3 = add i8 %tmp_110, %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="555" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:63  %tmp_690 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %tmp_111 = xor i1 %tmp_690, true

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="557" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %carry_s = and i1 %tmp_689, %tmp_111

]]></Node>
<StgValue><ssdm name="carry_s"/></StgValue>
</operation>

<operation id="558" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:67  %p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="559" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:68  %Range2_all_ones = icmp eq i2 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="560" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:69  %p_Result_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="561" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:70  %Range1_all_ones = icmp eq i3 %p_Result_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="562" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:71  %Range1_all_zeros = icmp eq i3 %p_Result_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="563" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:93  %tmp_114 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_38, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="564" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:94  %tmp_185_cast = sext i14 %tmp_114 to i17

]]></Node>
<StgValue><ssdm name="tmp_185_cast"/></StgValue>
</operation>

<operation id="565" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:95  %tmp_115 = sext i16 %rr_1_V to i17

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="566" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:96  %p_Val2_4 = add i17 %tmp_115, %tmp_185_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="567" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:97  %tmp_692 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="568" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:98  %p_Val2_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="569" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:100  %tmp_116 = zext i1 %tmp_693 to i8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="570" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:101  %tmp_694 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="571" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:102  %p_Val2_6 = add i8 %tmp_116, %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="572" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:103  %tmp_695 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="573" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:104  %tmp_117 = xor i1 %tmp_695, true

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="574" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:105  %carry_3 = and i1 %tmp_694, %tmp_117

]]></Node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="575" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:107  %p_Result_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="576" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:108  %Range2_all_ones_4 = icmp eq i2 %p_Result_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="577" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:109  %p_Result_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="578" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:110  %Range1_all_ones_4 = icmp eq i3 %p_Result_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="579" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:111  %Range1_all_zeros_4 = icmp eq i3 %p_Result_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="580" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:164  %tmp_205_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_41, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_205_1"/></StgValue>
</operation>

<operation id="581" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:165  %tmp_205_1_cast = sext i14 %tmp_205_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_205_1_cast"/></StgValue>
</operation>

<operation id="582" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:166  %tmp_206_1 = sext i16 %rr_0_V_35 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_1"/></StgValue>
</operation>

<operation id="583" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:167  %p_Val2_68_1 = add i17 %tmp_206_1, %tmp_205_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_1"/></StgValue>
</operation>

<operation id="584" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:168  %tmp_702 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_702"/></StgValue>
</operation>

<operation id="585" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:169  %p_Val2_69_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_68_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_69_1"/></StgValue>
</operation>

<operation id="586" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:171  %tmp_209_1 = zext i1 %tmp_703 to i8

]]></Node>
<StgValue><ssdm name="tmp_209_1"/></StgValue>
</operation>

<operation id="587" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:172  %tmp_704 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="588" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:173  %p_Val2_70_1 = add i8 %tmp_209_1, %p_Val2_69_1

]]></Node>
<StgValue><ssdm name="p_Val2_70_1"/></StgValue>
</operation>

<operation id="589" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:174  %tmp_705 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_70_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="590" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:175  %tmp_213_1 = xor i1 %tmp_705, true

]]></Node>
<StgValue><ssdm name="tmp_213_1"/></StgValue>
</operation>

<operation id="591" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:176  %carry_14_1 = and i1 %tmp_704, %tmp_213_1

]]></Node>
<StgValue><ssdm name="carry_14_1"/></StgValue>
</operation>

<operation id="592" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:178  %p_Result_136_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_68_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_1"/></StgValue>
</operation>

<operation id="593" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:179  %Range2_all_ones_1 = icmp eq i2 %p_Result_136_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="594" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:180  %p_Result_137_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_68_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_1"/></StgValue>
</operation>

<operation id="595" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:181  %Range1_all_ones_1 = icmp eq i3 %p_Result_137_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="596" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:182  %Range1_all_zeros_1 = icmp eq i3 %p_Result_137_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="597" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:204  %tmp_237_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_42, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_237_1"/></StgValue>
</operation>

<operation id="598" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:205  %tmp_237_1_cast = sext i14 %tmp_237_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_237_1_cast"/></StgValue>
</operation>

<operation id="599" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:206  %tmp_238_1 = sext i16 %rr_1_V_35 to i17

]]></Node>
<StgValue><ssdm name="tmp_238_1"/></StgValue>
</operation>

<operation id="600" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:207  %p_Val2_78_1 = add i17 %tmp_238_1, %tmp_237_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78_1"/></StgValue>
</operation>

<operation id="601" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:208  %tmp_707 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="602" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:209  %p_Val2_79_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_78_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_79_1"/></StgValue>
</operation>

<operation id="603" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:211  %tmp_241_1 = zext i1 %tmp_708 to i8

]]></Node>
<StgValue><ssdm name="tmp_241_1"/></StgValue>
</operation>

<operation id="604" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:212  %tmp_709 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="605" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:213  %p_Val2_80_1 = add i8 %tmp_241_1, %p_Val2_79_1

]]></Node>
<StgValue><ssdm name="p_Val2_80_1"/></StgValue>
</operation>

<operation id="606" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:214  %tmp_710 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_80_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="607" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:215  %tmp_245_1 = xor i1 %tmp_710, true

]]></Node>
<StgValue><ssdm name="tmp_245_1"/></StgValue>
</operation>

<operation id="608" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:216  %carry_18_1 = and i1 %tmp_709, %tmp_245_1

]]></Node>
<StgValue><ssdm name="carry_18_1"/></StgValue>
</operation>

<operation id="609" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:218  %p_Result_138_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_78_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_1"/></StgValue>
</operation>

<operation id="610" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:219  %Range2_all_ones_4_1 = icmp eq i2 %p_Result_138_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_1"/></StgValue>
</operation>

<operation id="611" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:220  %p_Result_139_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_78_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_1"/></StgValue>
</operation>

<operation id="612" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:221  %Range1_all_ones_4_1 = icmp eq i3 %p_Result_139_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_1"/></StgValue>
</operation>

<operation id="613" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:222  %Range1_all_zeros_4_1 = icmp eq i3 %p_Result_139_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_1"/></StgValue>
</operation>

<operation id="614" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:253  %tmp_205_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_45, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_205_2"/></StgValue>
</operation>

<operation id="615" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:254  %tmp_205_2_cast = sext i14 %tmp_205_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_205_2_cast"/></StgValue>
</operation>

<operation id="616" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:255  %tmp_206_2 = sext i16 %rr_0_V_36 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_2"/></StgValue>
</operation>

<operation id="617" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:256  %p_Val2_68_2 = add i17 %tmp_206_2, %tmp_205_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_2"/></StgValue>
</operation>

<operation id="618" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:257  %tmp_712 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="619" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:258  %p_Val2_69_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_68_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_69_2"/></StgValue>
</operation>

<operation id="620" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:260  %tmp_209_2 = zext i1 %tmp_713 to i8

]]></Node>
<StgValue><ssdm name="tmp_209_2"/></StgValue>
</operation>

<operation id="621" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:261  %tmp_714 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="622" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:262  %p_Val2_70_2 = add i8 %tmp_209_2, %p_Val2_69_2

]]></Node>
<StgValue><ssdm name="p_Val2_70_2"/></StgValue>
</operation>

<operation id="623" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:263  %tmp_715 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_70_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="624" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:264  %tmp_213_2 = xor i1 %tmp_715, true

]]></Node>
<StgValue><ssdm name="tmp_213_2"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:265  %carry_14_2 = and i1 %tmp_714, %tmp_213_2

]]></Node>
<StgValue><ssdm name="carry_14_2"/></StgValue>
</operation>

<operation id="626" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:267  %p_Result_136_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_68_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_2"/></StgValue>
</operation>

<operation id="627" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:268  %Range2_all_ones_2 = icmp eq i2 %p_Result_136_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="628" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:269  %p_Result_137_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_68_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_2"/></StgValue>
</operation>

<operation id="629" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:270  %Range1_all_ones_2 = icmp eq i3 %p_Result_137_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="630" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:271  %Range1_all_zeros_2 = icmp eq i3 %p_Result_137_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="631" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:293  %tmp_237_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_46, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_237_2"/></StgValue>
</operation>

<operation id="632" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:294  %tmp_237_2_cast = sext i14 %tmp_237_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_237_2_cast"/></StgValue>
</operation>

<operation id="633" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:295  %tmp_238_2 = sext i16 %rr_1_V_36 to i17

]]></Node>
<StgValue><ssdm name="tmp_238_2"/></StgValue>
</operation>

<operation id="634" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:296  %p_Val2_78_2 = add i17 %tmp_238_2, %tmp_237_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78_2"/></StgValue>
</operation>

<operation id="635" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:297  %tmp_717 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="636" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:298  %p_Val2_79_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_78_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_79_2"/></StgValue>
</operation>

<operation id="637" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:300  %tmp_241_2 = zext i1 %tmp_718 to i8

]]></Node>
<StgValue><ssdm name="tmp_241_2"/></StgValue>
</operation>

<operation id="638" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:301  %tmp_719 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_719"/></StgValue>
</operation>

<operation id="639" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:302  %p_Val2_80_2 = add i8 %tmp_241_2, %p_Val2_79_2

]]></Node>
<StgValue><ssdm name="p_Val2_80_2"/></StgValue>
</operation>

<operation id="640" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:303  %tmp_720 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_80_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_720"/></StgValue>
</operation>

<operation id="641" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:304  %tmp_245_2 = xor i1 %tmp_720, true

]]></Node>
<StgValue><ssdm name="tmp_245_2"/></StgValue>
</operation>

<operation id="642" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:305  %carry_18_2 = and i1 %tmp_719, %tmp_245_2

]]></Node>
<StgValue><ssdm name="carry_18_2"/></StgValue>
</operation>

<operation id="643" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:307  %p_Result_138_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_78_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_2"/></StgValue>
</operation>

<operation id="644" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:308  %Range2_all_ones_4_2 = icmp eq i2 %p_Result_138_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_2"/></StgValue>
</operation>

<operation id="645" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:309  %p_Result_139_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_78_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_2"/></StgValue>
</operation>

<operation id="646" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:310  %Range1_all_ones_4_2 = icmp eq i3 %p_Result_139_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_2"/></StgValue>
</operation>

<operation id="647" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:311  %Range1_all_zeros_4_2 = icmp eq i3 %p_Result_139_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_2"/></StgValue>
</operation>

<operation id="648" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:342  %tmp_205_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_49, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_205_3"/></StgValue>
</operation>

<operation id="649" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:343  %tmp_205_3_cast = sext i14 %tmp_205_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_205_3_cast"/></StgValue>
</operation>

<operation id="650" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:344  %tmp_206_3 = sext i16 %rr_0_V_37 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_3"/></StgValue>
</operation>

<operation id="651" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:345  %p_Val2_68_3 = add i17 %tmp_206_3, %tmp_205_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_3"/></StgValue>
</operation>

<operation id="652" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:346  %tmp_722 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="653" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:347  %p_Val2_69_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_68_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_69_3"/></StgValue>
</operation>

<operation id="654" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:349  %tmp_209_3 = zext i1 %tmp_723 to i8

]]></Node>
<StgValue><ssdm name="tmp_209_3"/></StgValue>
</operation>

<operation id="655" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:350  %tmp_724 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="656" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:351  %p_Val2_70_3 = add i8 %tmp_209_3, %p_Val2_69_3

]]></Node>
<StgValue><ssdm name="p_Val2_70_3"/></StgValue>
</operation>

<operation id="657" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:352  %tmp_725 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_70_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="658" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:353  %tmp_213_3 = xor i1 %tmp_725, true

]]></Node>
<StgValue><ssdm name="tmp_213_3"/></StgValue>
</operation>

<operation id="659" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:354  %carry_14_3 = and i1 %tmp_724, %tmp_213_3

]]></Node>
<StgValue><ssdm name="carry_14_3"/></StgValue>
</operation>

<operation id="660" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:356  %p_Result_136_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_68_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_3"/></StgValue>
</operation>

<operation id="661" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:357  %Range2_all_ones_s = icmp eq i2 %p_Result_136_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_s"/></StgValue>
</operation>

<operation id="662" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:358  %p_Result_137_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_68_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_3"/></StgValue>
</operation>

<operation id="663" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:359  %Range1_all_ones_s = icmp eq i3 %p_Result_137_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_s"/></StgValue>
</operation>

<operation id="664" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:360  %Range1_all_zeros_s = icmp eq i3 %p_Result_137_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_s"/></StgValue>
</operation>

<operation id="665" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:382  %tmp_237_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_50, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_237_3"/></StgValue>
</operation>

<operation id="666" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:383  %tmp_237_3_cast = sext i14 %tmp_237_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_237_3_cast"/></StgValue>
</operation>

<operation id="667" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:384  %tmp_238_3 = sext i16 %rr_1_V_37 to i17

]]></Node>
<StgValue><ssdm name="tmp_238_3"/></StgValue>
</operation>

<operation id="668" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:385  %p_Val2_78_3 = add i17 %tmp_238_3, %tmp_237_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78_3"/></StgValue>
</operation>

<operation id="669" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:386  %tmp_727 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="670" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:387  %p_Val2_79_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_78_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_79_3"/></StgValue>
</operation>

<operation id="671" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:389  %tmp_241_3 = zext i1 %tmp_728 to i8

]]></Node>
<StgValue><ssdm name="tmp_241_3"/></StgValue>
</operation>

<operation id="672" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:390  %tmp_729 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="673" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:391  %p_Val2_80_3 = add i8 %tmp_241_3, %p_Val2_79_3

]]></Node>
<StgValue><ssdm name="p_Val2_80_3"/></StgValue>
</operation>

<operation id="674" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:392  %tmp_730 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_80_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="675" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:393  %tmp_245_3 = xor i1 %tmp_730, true

]]></Node>
<StgValue><ssdm name="tmp_245_3"/></StgValue>
</operation>

<operation id="676" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:394  %carry_18_3 = and i1 %tmp_729, %tmp_245_3

]]></Node>
<StgValue><ssdm name="carry_18_3"/></StgValue>
</operation>

<operation id="677" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:396  %p_Result_138_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_78_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_3"/></StgValue>
</operation>

<operation id="678" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:397  %Range2_all_ones_4_3 = icmp eq i2 %p_Result_138_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_3"/></StgValue>
</operation>

<operation id="679" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:398  %p_Result_139_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_78_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_3"/></StgValue>
</operation>

<operation id="680" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:399  %Range1_all_ones_4_3 = icmp eq i3 %p_Result_139_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_3"/></StgValue>
</operation>

<operation id="681" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:400  %Range1_all_zeros_4_3 = icmp eq i3 %p_Result_139_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_3"/></StgValue>
</operation>

<operation id="682" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:431  %tmp_205_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_53, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_205_4"/></StgValue>
</operation>

<operation id="683" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:432  %tmp_205_4_cast = sext i14 %tmp_205_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_205_4_cast"/></StgValue>
</operation>

<operation id="684" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:433  %tmp_206_4 = sext i16 %rr_0_V_38 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_4"/></StgValue>
</operation>

<operation id="685" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:434  %p_Val2_68_4 = add i17 %tmp_206_4, %tmp_205_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_4"/></StgValue>
</operation>

<operation id="686" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:435  %tmp_732 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="687" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:436  %p_Val2_69_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_68_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_69_4"/></StgValue>
</operation>

<operation id="688" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:438  %tmp_209_4 = zext i1 %tmp_733 to i8

]]></Node>
<StgValue><ssdm name="tmp_209_4"/></StgValue>
</operation>

<operation id="689" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:439  %tmp_734 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="690" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:440  %p_Val2_70_4 = add i8 %tmp_209_4, %p_Val2_69_4

]]></Node>
<StgValue><ssdm name="p_Val2_70_4"/></StgValue>
</operation>

<operation id="691" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:441  %tmp_735 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_70_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="692" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:442  %tmp_213_4 = xor i1 %tmp_735, true

]]></Node>
<StgValue><ssdm name="tmp_213_4"/></StgValue>
</operation>

<operation id="693" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:443  %carry_14_4 = and i1 %tmp_734, %tmp_213_4

]]></Node>
<StgValue><ssdm name="carry_14_4"/></StgValue>
</operation>

<operation id="694" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:445  %p_Result_136_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_68_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_4"/></StgValue>
</operation>

<operation id="695" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:446  %Range2_all_ones_24 = icmp eq i2 %p_Result_136_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_24"/></StgValue>
</operation>

<operation id="696" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:447  %p_Result_137_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_68_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_4"/></StgValue>
</operation>

<operation id="697" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:448  %Range1_all_ones_24 = icmp eq i3 %p_Result_137_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_24"/></StgValue>
</operation>

<operation id="698" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:449  %Range1_all_zeros_24 = icmp eq i3 %p_Result_137_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_24"/></StgValue>
</operation>

<operation id="699" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:471  %tmp_237_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_54, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_237_4"/></StgValue>
</operation>

<operation id="700" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:472  %tmp_237_4_cast = sext i14 %tmp_237_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_237_4_cast"/></StgValue>
</operation>

<operation id="701" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:473  %tmp_238_4 = sext i16 %rr_1_V_38 to i17

]]></Node>
<StgValue><ssdm name="tmp_238_4"/></StgValue>
</operation>

<operation id="702" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:474  %p_Val2_78_4 = add i17 %tmp_238_4, %tmp_237_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78_4"/></StgValue>
</operation>

<operation id="703" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:475  %tmp_737 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="704" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:476  %p_Val2_79_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_78_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_79_4"/></StgValue>
</operation>

<operation id="705" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:478  %tmp_241_4 = zext i1 %tmp_738 to i8

]]></Node>
<StgValue><ssdm name="tmp_241_4"/></StgValue>
</operation>

<operation id="706" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:479  %tmp_739 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="707" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:480  %p_Val2_80_4 = add i8 %tmp_241_4, %p_Val2_79_4

]]></Node>
<StgValue><ssdm name="p_Val2_80_4"/></StgValue>
</operation>

<operation id="708" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:481  %tmp_740 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_80_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="709" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:482  %tmp_245_4 = xor i1 %tmp_740, true

]]></Node>
<StgValue><ssdm name="tmp_245_4"/></StgValue>
</operation>

<operation id="710" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:483  %carry_18_4 = and i1 %tmp_739, %tmp_245_4

]]></Node>
<StgValue><ssdm name="carry_18_4"/></StgValue>
</operation>

<operation id="711" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:485  %p_Result_138_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_78_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_4"/></StgValue>
</operation>

<operation id="712" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:486  %Range2_all_ones_4_4 = icmp eq i2 %p_Result_138_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_4"/></StgValue>
</operation>

<operation id="713" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:487  %p_Result_139_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_78_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_4"/></StgValue>
</operation>

<operation id="714" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:488  %Range1_all_ones_4_4 = icmp eq i3 %p_Result_139_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_4"/></StgValue>
</operation>

<operation id="715" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:489  %Range1_all_zeros_4_4 = icmp eq i3 %p_Result_139_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_4"/></StgValue>
</operation>

<operation id="716" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:520  %tmp_205_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_57, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_205_5"/></StgValue>
</operation>

<operation id="717" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:521  %tmp_205_5_cast = sext i14 %tmp_205_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_205_5_cast"/></StgValue>
</operation>

<operation id="718" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:522  %tmp_206_5 = sext i16 %rr_0_V_39 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_5"/></StgValue>
</operation>

<operation id="719" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:523  %p_Val2_68_5 = add i17 %tmp_206_5, %tmp_205_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_5"/></StgValue>
</operation>

<operation id="720" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:524  %tmp_742 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="721" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:525  %p_Val2_69_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_68_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_69_5"/></StgValue>
</operation>

<operation id="722" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:527  %tmp_209_5 = zext i1 %tmp_743 to i8

]]></Node>
<StgValue><ssdm name="tmp_209_5"/></StgValue>
</operation>

<operation id="723" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:528  %tmp_744 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="724" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:529  %p_Val2_70_5 = add i8 %tmp_209_5, %p_Val2_69_5

]]></Node>
<StgValue><ssdm name="p_Val2_70_5"/></StgValue>
</operation>

<operation id="725" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:530  %tmp_745 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_70_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="726" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:531  %tmp_213_5 = xor i1 %tmp_745, true

]]></Node>
<StgValue><ssdm name="tmp_213_5"/></StgValue>
</operation>

<operation id="727" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:532  %carry_14_5 = and i1 %tmp_744, %tmp_213_5

]]></Node>
<StgValue><ssdm name="carry_14_5"/></StgValue>
</operation>

<operation id="728" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:534  %p_Result_136_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_68_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_5"/></StgValue>
</operation>

<operation id="729" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:535  %Range2_all_ones_25 = icmp eq i2 %p_Result_136_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_25"/></StgValue>
</operation>

<operation id="730" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:536  %p_Result_137_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_68_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_5"/></StgValue>
</operation>

<operation id="731" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:537  %Range1_all_ones_25 = icmp eq i3 %p_Result_137_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_25"/></StgValue>
</operation>

<operation id="732" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:538  %Range1_all_zeros_25 = icmp eq i3 %p_Result_137_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_25"/></StgValue>
</operation>

<operation id="733" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:560  %tmp_237_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_58, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_237_5"/></StgValue>
</operation>

<operation id="734" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:561  %tmp_237_5_cast = sext i14 %tmp_237_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_237_5_cast"/></StgValue>
</operation>

<operation id="735" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:562  %tmp_238_5 = sext i16 %rr_1_V_39 to i17

]]></Node>
<StgValue><ssdm name="tmp_238_5"/></StgValue>
</operation>

<operation id="736" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:563  %p_Val2_78_5 = add i17 %tmp_238_5, %tmp_237_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78_5"/></StgValue>
</operation>

<operation id="737" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:564  %tmp_747 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="738" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:565  %p_Val2_79_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_78_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_79_5"/></StgValue>
</operation>

<operation id="739" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:567  %tmp_241_5 = zext i1 %tmp_748 to i8

]]></Node>
<StgValue><ssdm name="tmp_241_5"/></StgValue>
</operation>

<operation id="740" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:568  %tmp_749 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="741" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:569  %p_Val2_80_5 = add i8 %tmp_241_5, %p_Val2_79_5

]]></Node>
<StgValue><ssdm name="p_Val2_80_5"/></StgValue>
</operation>

<operation id="742" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:570  %tmp_750 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_80_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="743" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:571  %tmp_245_5 = xor i1 %tmp_750, true

]]></Node>
<StgValue><ssdm name="tmp_245_5"/></StgValue>
</operation>

<operation id="744" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:572  %carry_18_5 = and i1 %tmp_749, %tmp_245_5

]]></Node>
<StgValue><ssdm name="carry_18_5"/></StgValue>
</operation>

<operation id="745" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:574  %p_Result_138_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_78_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_5"/></StgValue>
</operation>

<operation id="746" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:575  %Range2_all_ones_4_5 = icmp eq i2 %p_Result_138_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_5"/></StgValue>
</operation>

<operation id="747" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:576  %p_Result_139_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_78_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_5"/></StgValue>
</operation>

<operation id="748" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:577  %Range1_all_ones_4_5 = icmp eq i3 %p_Result_139_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_5"/></StgValue>
</operation>

<operation id="749" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:578  %Range1_all_zeros_4_5 = icmp eq i3 %p_Result_139_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_5"/></StgValue>
</operation>

<operation id="750" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:609  %tmp_205_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_61, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_205_6"/></StgValue>
</operation>

<operation id="751" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:610  %tmp_205_6_cast = sext i14 %tmp_205_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_205_6_cast"/></StgValue>
</operation>

<operation id="752" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:611  %tmp_206_6 = sext i16 %rr_0_V_40 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_6"/></StgValue>
</operation>

<operation id="753" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:612  %p_Val2_68_6 = add i17 %tmp_206_6, %tmp_205_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_6"/></StgValue>
</operation>

<operation id="754" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:613  %tmp_752 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="755" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:614  %p_Val2_69_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_68_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_69_6"/></StgValue>
</operation>

<operation id="756" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:616  %tmp_209_6 = zext i1 %tmp_753 to i8

]]></Node>
<StgValue><ssdm name="tmp_209_6"/></StgValue>
</operation>

<operation id="757" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:617  %tmp_754 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>

<operation id="758" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:618  %p_Val2_70_6 = add i8 %tmp_209_6, %p_Val2_69_6

]]></Node>
<StgValue><ssdm name="p_Val2_70_6"/></StgValue>
</operation>

<operation id="759" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:619  %tmp_755 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_70_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="760" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:620  %tmp_213_6 = xor i1 %tmp_755, true

]]></Node>
<StgValue><ssdm name="tmp_213_6"/></StgValue>
</operation>

<operation id="761" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:621  %carry_14_6 = and i1 %tmp_754, %tmp_213_6

]]></Node>
<StgValue><ssdm name="carry_14_6"/></StgValue>
</operation>

<operation id="762" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:623  %p_Result_136_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_68_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_6"/></StgValue>
</operation>

<operation id="763" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:624  %Range2_all_ones_6 = icmp eq i2 %p_Result_136_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="764" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:625  %p_Result_137_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_68_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_6"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:626  %Range1_all_ones_6 = icmp eq i3 %p_Result_137_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="766" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:627  %Range1_all_zeros_6 = icmp eq i3 %p_Result_137_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:649  %tmp_237_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_62, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_237_6"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:650  %tmp_237_6_cast = sext i14 %tmp_237_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_237_6_cast"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:651  %tmp_238_6 = sext i16 %rr_1_V_40 to i17

]]></Node>
<StgValue><ssdm name="tmp_238_6"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:652  %p_Val2_78_6 = add i17 %tmp_238_6, %tmp_237_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78_6"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:653  %tmp_757 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:654  %p_Val2_79_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_78_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_79_6"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:656  %tmp_241_6 = zext i1 %tmp_758 to i8

]]></Node>
<StgValue><ssdm name="tmp_241_6"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:657  %tmp_759 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:658  %p_Val2_80_6 = add i8 %tmp_241_6, %p_Val2_79_6

]]></Node>
<StgValue><ssdm name="p_Val2_80_6"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:659  %tmp_760 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_80_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_760"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:660  %tmp_245_6 = xor i1 %tmp_760, true

]]></Node>
<StgValue><ssdm name="tmp_245_6"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:661  %carry_18_6 = and i1 %tmp_759, %tmp_245_6

]]></Node>
<StgValue><ssdm name="carry_18_6"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:663  %p_Result_138_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_78_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_6"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:664  %Range2_all_ones_4_6 = icmp eq i2 %p_Result_138_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_6"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:665  %p_Result_139_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_78_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_6"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:666  %Range1_all_ones_4_6 = icmp eq i3 %p_Result_139_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_6"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:667  %Range1_all_zeros_4_6 = icmp eq i3 %p_Result_139_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_6"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:698  %tmp_205_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_65, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_205_7"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:699  %tmp_205_7_cast = sext i14 %tmp_205_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_205_7_cast"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:700  %tmp_206_7 = sext i16 %rr_0_V_41 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_7"/></StgValue>
</operation>

<operation id="787" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:701  %p_Val2_68_7 = add i17 %tmp_206_7, %tmp_205_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_7"/></StgValue>
</operation>

<operation id="788" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:702  %tmp_762 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_762"/></StgValue>
</operation>

<operation id="789" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:703  %p_Val2_69_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_68_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_69_7"/></StgValue>
</operation>

<operation id="790" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:705  %tmp_209_7 = zext i1 %tmp_763 to i8

]]></Node>
<StgValue><ssdm name="tmp_209_7"/></StgValue>
</operation>

<operation id="791" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:706  %tmp_764 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_764"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:707  %p_Val2_70_7 = add i8 %tmp_209_7, %p_Val2_69_7

]]></Node>
<StgValue><ssdm name="p_Val2_70_7"/></StgValue>
</operation>

<operation id="793" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:708  %tmp_765 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_70_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_765"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:709  %tmp_213_7 = xor i1 %tmp_765, true

]]></Node>
<StgValue><ssdm name="tmp_213_7"/></StgValue>
</operation>

<operation id="795" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:710  %carry_14_7 = and i1 %tmp_764, %tmp_213_7

]]></Node>
<StgValue><ssdm name="carry_14_7"/></StgValue>
</operation>

<operation id="796" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:712  %p_Result_136_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_68_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_7"/></StgValue>
</operation>

<operation id="797" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:713  %Range2_all_ones_7 = icmp eq i2 %p_Result_136_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7"/></StgValue>
</operation>

<operation id="798" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:714  %p_Result_137_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_68_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_7"/></StgValue>
</operation>

<operation id="799" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:715  %Range1_all_ones_7 = icmp eq i3 %p_Result_137_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="800" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:716  %Range1_all_zeros_7 = icmp eq i3 %p_Result_137_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="801" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:738  %tmp_237_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_66, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_237_7"/></StgValue>
</operation>

<operation id="802" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:739  %tmp_237_7_cast = sext i14 %tmp_237_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_237_7_cast"/></StgValue>
</operation>

<operation id="803" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:740  %tmp_238_7 = sext i16 %rr_1_V_41 to i17

]]></Node>
<StgValue><ssdm name="tmp_238_7"/></StgValue>
</operation>

<operation id="804" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:741  %p_Val2_78_7 = add i17 %tmp_238_7, %tmp_237_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78_7"/></StgValue>
</operation>

<operation id="805" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:742  %tmp_767 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_767"/></StgValue>
</operation>

<operation id="806" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:743  %p_Val2_79_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_78_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_79_7"/></StgValue>
</operation>

<operation id="807" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:745  %tmp_241_7 = zext i1 %tmp_768 to i8

]]></Node>
<StgValue><ssdm name="tmp_241_7"/></StgValue>
</operation>

<operation id="808" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:746  %tmp_769 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_769"/></StgValue>
</operation>

<operation id="809" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:747  %p_Val2_80_7 = add i8 %tmp_241_7, %p_Val2_79_7

]]></Node>
<StgValue><ssdm name="p_Val2_80_7"/></StgValue>
</operation>

<operation id="810" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:748  %tmp_770 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_80_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="811" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:749  %tmp_245_7 = xor i1 %tmp_770, true

]]></Node>
<StgValue><ssdm name="tmp_245_7"/></StgValue>
</operation>

<operation id="812" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:750  %carry_18_7 = and i1 %tmp_769, %tmp_245_7

]]></Node>
<StgValue><ssdm name="carry_18_7"/></StgValue>
</operation>

<operation id="813" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:752  %p_Result_138_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_78_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_7"/></StgValue>
</operation>

<operation id="814" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:753  %Range2_all_ones_4_7 = icmp eq i2 %p_Result_138_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_7"/></StgValue>
</operation>

<operation id="815" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:754  %p_Result_139_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_78_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_7"/></StgValue>
</operation>

<operation id="816" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:755  %Range1_all_ones_4_7 = icmp eq i3 %p_Result_139_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_7"/></StgValue>
</operation>

<operation id="817" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:756  %Range1_all_zeros_4_7 = icmp eq i3 %p_Result_139_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_7"/></StgValue>
</operation>

<operation id="818" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:787  %tmp_205_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_69, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_205_8"/></StgValue>
</operation>

<operation id="819" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:788  %tmp_205_8_cast = sext i14 %tmp_205_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_205_8_cast"/></StgValue>
</operation>

<operation id="820" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:789  %tmp_206_8 = sext i16 %rr_0_V_42 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_8"/></StgValue>
</operation>

<operation id="821" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:790  %p_Val2_68_8 = add i17 %tmp_206_8, %tmp_205_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_8"/></StgValue>
</operation>

<operation id="822" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:791  %tmp_772 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_772"/></StgValue>
</operation>

<operation id="823" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:792  %p_Val2_69_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_68_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_69_8"/></StgValue>
</operation>

<operation id="824" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:794  %tmp_209_8 = zext i1 %tmp_773 to i8

]]></Node>
<StgValue><ssdm name="tmp_209_8"/></StgValue>
</operation>

<operation id="825" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:795  %tmp_774 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_774"/></StgValue>
</operation>

<operation id="826" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:796  %p_Val2_70_8 = add i8 %tmp_209_8, %p_Val2_69_8

]]></Node>
<StgValue><ssdm name="p_Val2_70_8"/></StgValue>
</operation>

<operation id="827" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:797  %tmp_775 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_70_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_775"/></StgValue>
</operation>

<operation id="828" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:798  %tmp_213_8 = xor i1 %tmp_775, true

]]></Node>
<StgValue><ssdm name="tmp_213_8"/></StgValue>
</operation>

<operation id="829" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:799  %carry_14_8 = and i1 %tmp_774, %tmp_213_8

]]></Node>
<StgValue><ssdm name="carry_14_8"/></StgValue>
</operation>

<operation id="830" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:801  %p_Result_136_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_68_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_8"/></StgValue>
</operation>

<operation id="831" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:802  %Range2_all_ones_8 = icmp eq i2 %p_Result_136_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8"/></StgValue>
</operation>

<operation id="832" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:803  %p_Result_137_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_68_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_8"/></StgValue>
</operation>

<operation id="833" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:804  %Range1_all_ones_8 = icmp eq i3 %p_Result_137_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8"/></StgValue>
</operation>

<operation id="834" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:805  %Range1_all_zeros_8 = icmp eq i3 %p_Result_137_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="835" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:899  %tmp_205_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_73, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_205_9"/></StgValue>
</operation>

<operation id="836" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:900  %tmp_205_9_cast = sext i14 %tmp_205_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_205_9_cast"/></StgValue>
</operation>

<operation id="837" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:901  %tmp_206_9 = sext i16 %rr_0_V_43 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_9"/></StgValue>
</operation>

<operation id="838" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:902  %p_Val2_68_9 = add i17 %tmp_206_9, %tmp_205_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_9"/></StgValue>
</operation>

<operation id="839" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:903  %tmp_788 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_788"/></StgValue>
</operation>

<operation id="840" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:904  %p_Val2_69_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_68_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_69_9"/></StgValue>
</operation>

<operation id="841" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:906  %tmp_209_9 = zext i1 %tmp_789 to i8

]]></Node>
<StgValue><ssdm name="tmp_209_9"/></StgValue>
</operation>

<operation id="842" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:907  %tmp_790 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_790"/></StgValue>
</operation>

<operation id="843" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:908  %p_Val2_70_9 = add i8 %tmp_209_9, %p_Val2_69_9

]]></Node>
<StgValue><ssdm name="p_Val2_70_9"/></StgValue>
</operation>

<operation id="844" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:909  %tmp_791 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_70_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_791"/></StgValue>
</operation>

<operation id="845" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:910  %tmp_213_9 = xor i1 %tmp_791, true

]]></Node>
<StgValue><ssdm name="tmp_213_9"/></StgValue>
</operation>

<operation id="846" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:911  %carry_14_9 = and i1 %tmp_790, %tmp_213_9

]]></Node>
<StgValue><ssdm name="carry_14_9"/></StgValue>
</operation>

<operation id="847" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:913  %p_Result_136_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_68_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_9"/></StgValue>
</operation>

<operation id="848" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:914  %Range2_all_ones_9 = icmp eq i2 %p_Result_136_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9"/></StgValue>
</operation>

<operation id="849" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:915  %p_Result_137_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_68_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_9"/></StgValue>
</operation>

<operation id="850" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:916  %Range1_all_ones_9 = icmp eq i3 %p_Result_137_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9"/></StgValue>
</operation>

<operation id="851" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:917  %Range1_all_zeros_9 = icmp eq i3 %p_Result_137_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="852" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:939  %tmp_237_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_74, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_237_9"/></StgValue>
</operation>

<operation id="853" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:940  %tmp_237_9_cast = sext i14 %tmp_237_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_237_9_cast"/></StgValue>
</operation>

<operation id="854" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:941  %tmp_238_9 = sext i16 %rr_1_V_43 to i17

]]></Node>
<StgValue><ssdm name="tmp_238_9"/></StgValue>
</operation>

<operation id="855" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:942  %p_Val2_78_9 = add i17 %tmp_238_9, %tmp_237_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78_9"/></StgValue>
</operation>

<operation id="856" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:943  %tmp_793 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_793"/></StgValue>
</operation>

<operation id="857" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:944  %p_Val2_79_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_78_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_79_9"/></StgValue>
</operation>

<operation id="858" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:946  %tmp_241_9 = zext i1 %tmp_794 to i8

]]></Node>
<StgValue><ssdm name="tmp_241_9"/></StgValue>
</operation>

<operation id="859" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:947  %tmp_795 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_795"/></StgValue>
</operation>

<operation id="860" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:948  %p_Val2_80_9 = add i8 %tmp_241_9, %p_Val2_79_9

]]></Node>
<StgValue><ssdm name="p_Val2_80_9"/></StgValue>
</operation>

<operation id="861" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:949  %tmp_796 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_80_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>

<operation id="862" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:950  %tmp_245_9 = xor i1 %tmp_796, true

]]></Node>
<StgValue><ssdm name="tmp_245_9"/></StgValue>
</operation>

<operation id="863" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:951  %carry_18_9 = and i1 %tmp_795, %tmp_245_9

]]></Node>
<StgValue><ssdm name="carry_18_9"/></StgValue>
</operation>

<operation id="864" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:953  %p_Result_138_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_78_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_9"/></StgValue>
</operation>

<operation id="865" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:954  %Range2_all_ones_4_9 = icmp eq i2 %p_Result_138_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_9"/></StgValue>
</operation>

<operation id="866" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:955  %p_Result_139_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_78_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_9"/></StgValue>
</operation>

<operation id="867" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:956  %Range1_all_ones_4_9 = icmp eq i3 %p_Result_139_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_9"/></StgValue>
</operation>

<operation id="868" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:957  %Range1_all_zeros_4_9 = icmp eq i3 %p_Result_139_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_9"/></StgValue>
</operation>

<operation id="869" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:988  %tmp_205_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_77, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_205_s"/></StgValue>
</operation>

<operation id="870" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:989  %tmp_205_cast = sext i14 %tmp_205_s to i17

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="871" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:990  %tmp_206_s = sext i16 %rr_0_V_44 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_s"/></StgValue>
</operation>

<operation id="872" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:991  %p_Val2_68_s = add i17 %tmp_206_s, %tmp_205_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_s"/></StgValue>
</operation>

<operation id="873" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:992  %tmp_798 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_798"/></StgValue>
</operation>

<operation id="874" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:993  %p_Val2_69_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_68_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_69_s"/></StgValue>
</operation>

<operation id="875" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:995  %tmp_209_s = zext i1 %tmp_799 to i8

]]></Node>
<StgValue><ssdm name="tmp_209_s"/></StgValue>
</operation>

<operation id="876" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:996  %tmp_800 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="877" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:997  %p_Val2_70_s = add i8 %tmp_209_s, %p_Val2_69_s

]]></Node>
<StgValue><ssdm name="p_Val2_70_s"/></StgValue>
</operation>

<operation id="878" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:998  %tmp_801 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_70_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="879" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:999  %tmp_213_s = xor i1 %tmp_801, true

]]></Node>
<StgValue><ssdm name="tmp_213_s"/></StgValue>
</operation>

<operation id="880" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1000  %carry_14_s = and i1 %tmp_800, %tmp_213_s

]]></Node>
<StgValue><ssdm name="carry_14_s"/></StgValue>
</operation>

<operation id="881" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1002  %p_Result_136_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_68_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_s"/></StgValue>
</operation>

<operation id="882" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:1003  %Range2_all_ones_10 = icmp eq i2 %p_Result_136_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10"/></StgValue>
</operation>

<operation id="883" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1004  %p_Result_137_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_68_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_s"/></StgValue>
</operation>

<operation id="884" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1005  %Range1_all_ones_10 = icmp eq i3 %p_Result_137_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10"/></StgValue>
</operation>

<operation id="885" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1006  %Range1_all_zeros_10 = icmp eq i3 %p_Result_137_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10"/></StgValue>
</operation>

<operation id="886" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:1028  %tmp_237_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_78, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_237_s"/></StgValue>
</operation>

<operation id="887" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:1029  %tmp_237_cast = sext i14 %tmp_237_s to i17

]]></Node>
<StgValue><ssdm name="tmp_237_cast"/></StgValue>
</operation>

<operation id="888" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:1030  %tmp_238_s = sext i16 %rr_1_V_44 to i17

]]></Node>
<StgValue><ssdm name="tmp_238_s"/></StgValue>
</operation>

<operation id="889" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:1031  %p_Val2_78_s = add i17 %tmp_238_s, %tmp_237_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78_s"/></StgValue>
</operation>

<operation id="890" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1032  %tmp_803 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_803"/></StgValue>
</operation>

<operation id="891" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1033  %p_Val2_79_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_78_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_79_s"/></StgValue>
</operation>

<operation id="892" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:1035  %tmp_241_s = zext i1 %tmp_804 to i8

]]></Node>
<StgValue><ssdm name="tmp_241_s"/></StgValue>
</operation>

<operation id="893" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1036  %tmp_805 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_805"/></StgValue>
</operation>

<operation id="894" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1037  %p_Val2_80_s = add i8 %tmp_241_s, %p_Val2_79_s

]]></Node>
<StgValue><ssdm name="p_Val2_80_s"/></StgValue>
</operation>

<operation id="895" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1038  %tmp_806 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_80_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_806"/></StgValue>
</operation>

<operation id="896" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1039  %tmp_245_s = xor i1 %tmp_806, true

]]></Node>
<StgValue><ssdm name="tmp_245_s"/></StgValue>
</operation>

<operation id="897" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1040  %carry_18_s = and i1 %tmp_805, %tmp_245_s

]]></Node>
<StgValue><ssdm name="carry_18_s"/></StgValue>
</operation>

<operation id="898" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1042  %p_Result_138_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_78_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_s"/></StgValue>
</operation>

<operation id="899" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:1043  %Range2_all_ones_4_s = icmp eq i2 %p_Result_138_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_s"/></StgValue>
</operation>

<operation id="900" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1044  %p_Result_139_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_78_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_s"/></StgValue>
</operation>

<operation id="901" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1045  %Range1_all_ones_4_s = icmp eq i3 %p_Result_139_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_s"/></StgValue>
</operation>

<operation id="902" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1046  %Range1_all_zeros_4_s = icmp eq i3 %p_Result_139_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_s"/></StgValue>
</operation>

<operation id="903" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:1077  %tmp_205_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_81, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_205_10"/></StgValue>
</operation>

<operation id="904" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:1078  %tmp_205_10_cast = sext i14 %tmp_205_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_205_10_cast"/></StgValue>
</operation>

<operation id="905" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:1079  %tmp_206_10 = sext i16 %rr_0_V_45 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_10"/></StgValue>
</operation>

<operation id="906" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:1080  %p_Val2_68_10 = add i17 %tmp_206_10, %tmp_205_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_10"/></StgValue>
</operation>

<operation id="907" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1081  %tmp_808 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>

<operation id="908" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1082  %p_Val2_69_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_68_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_69_10"/></StgValue>
</operation>

<operation id="909" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:1084  %tmp_209_10 = zext i1 %tmp_809 to i8

]]></Node>
<StgValue><ssdm name="tmp_209_10"/></StgValue>
</operation>

<operation id="910" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1085  %tmp_810 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_810"/></StgValue>
</operation>

<operation id="911" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1086  %p_Val2_70_10 = add i8 %tmp_209_10, %p_Val2_69_10

]]></Node>
<StgValue><ssdm name="p_Val2_70_10"/></StgValue>
</operation>

<operation id="912" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1087  %tmp_811 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_70_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_811"/></StgValue>
</operation>

<operation id="913" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1088  %tmp_213_10 = xor i1 %tmp_811, true

]]></Node>
<StgValue><ssdm name="tmp_213_10"/></StgValue>
</operation>

<operation id="914" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1089  %carry_14_10 = and i1 %tmp_810, %tmp_213_10

]]></Node>
<StgValue><ssdm name="carry_14_10"/></StgValue>
</operation>

<operation id="915" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1091  %p_Result_136_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_68_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_10"/></StgValue>
</operation>

<operation id="916" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:1092  %Range2_all_ones_11 = icmp eq i2 %p_Result_136_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11"/></StgValue>
</operation>

<operation id="917" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1093  %p_Result_137_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_68_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_10"/></StgValue>
</operation>

<operation id="918" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1094  %Range1_all_ones_11 = icmp eq i3 %p_Result_137_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11"/></StgValue>
</operation>

<operation id="919" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1095  %Range1_all_zeros_11 = icmp eq i3 %p_Result_137_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>

<operation id="920" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:1117  %tmp_237_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_82, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_237_10"/></StgValue>
</operation>

<operation id="921" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:1118  %tmp_237_10_cast = sext i14 %tmp_237_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_237_10_cast"/></StgValue>
</operation>

<operation id="922" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:1119  %tmp_238_10 = sext i16 %rr_1_V_45 to i17

]]></Node>
<StgValue><ssdm name="tmp_238_10"/></StgValue>
</operation>

<operation id="923" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:1120  %p_Val2_78_10 = add i17 %tmp_238_10, %tmp_237_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78_10"/></StgValue>
</operation>

<operation id="924" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1121  %tmp_813 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="925" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1122  %p_Val2_79_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_78_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_79_10"/></StgValue>
</operation>

<operation id="926" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:1124  %tmp_241_10 = zext i1 %tmp_814 to i8

]]></Node>
<StgValue><ssdm name="tmp_241_10"/></StgValue>
</operation>

<operation id="927" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1125  %tmp_815 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_815"/></StgValue>
</operation>

<operation id="928" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1126  %p_Val2_80_10 = add i8 %tmp_241_10, %p_Val2_79_10

]]></Node>
<StgValue><ssdm name="p_Val2_80_10"/></StgValue>
</operation>

<operation id="929" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1127  %tmp_816 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_80_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>

<operation id="930" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1128  %tmp_245_10 = xor i1 %tmp_816, true

]]></Node>
<StgValue><ssdm name="tmp_245_10"/></StgValue>
</operation>

<operation id="931" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1129  %carry_18_10 = and i1 %tmp_815, %tmp_245_10

]]></Node>
<StgValue><ssdm name="carry_18_10"/></StgValue>
</operation>

<operation id="932" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1131  %p_Result_138_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_78_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_10"/></StgValue>
</operation>

<operation id="933" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:1132  %Range2_all_ones_4_10 = icmp eq i2 %p_Result_138_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_10"/></StgValue>
</operation>

<operation id="934" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1133  %p_Result_139_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_78_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_10"/></StgValue>
</operation>

<operation id="935" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1134  %Range1_all_ones_4_10 = icmp eq i3 %p_Result_139_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_10"/></StgValue>
</operation>

<operation id="936" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1135  %Range1_all_zeros_4_10 = icmp eq i3 %p_Result_139_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_10"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="937" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:66  %tmp_691 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="938" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:72  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="939" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %tmp_112 = xor i1 %tmp_691, true

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="940" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %p_41_i_i3 = and i1 %Range2_all_ones, %tmp_112

]]></Node>
<StgValue><ssdm name="p_41_i_i3"/></StgValue>
</operation>

<operation id="941" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:75  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i3, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="942" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %p_38_i_i3 = and i1 %carry_s, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i3"/></StgValue>
</operation>

<operation id="943" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="944" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78  %brmerge_i_i = or i1 %tmp_690, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="945" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %tmp_113 = xor i1 %tmp_687, true

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="946" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:80  %overflow = and i1 %brmerge_i_i, %tmp_113

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="947" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:81  %brmerge40_demorgan_i = and i1 %tmp_690, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="948" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:82  %tmp2_demorgan = or i1 %p_38_i_i3, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp2_demorgan"/></StgValue>
</operation>

<operation id="949" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:83  %tmp2 = xor i1 %tmp2_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="950" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:84  %underflow = and i1 %tmp_687, %tmp2

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="951" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="952" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="carry_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:106  %tmp_696 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="953" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:112  %deleted_zeros_4 = select i1 %carry_3, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="954" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="carry_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:113  %tmp_118 = xor i1 %tmp_696, true

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="955" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="carry_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:114  %p_41_i_i5 = and i1 %Range2_all_ones_4, %tmp_118

]]></Node>
<StgValue><ssdm name="p_41_i_i5"/></StgValue>
</operation>

<operation id="956" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:115  %deleted_ones_4 = select i1 %carry_3, i1 %p_41_i_i5, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="957" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:116  %p_38_i_i5 = and i1 %carry_3, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i_i5"/></StgValue>
</operation>

<operation id="958" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:117  %p_not_i_i4 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4"/></StgValue>
</operation>

<operation id="959" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:118  %brmerge_i_i1 = or i1 %tmp_695, %p_not_i_i4

]]></Node>
<StgValue><ssdm name="brmerge_i_i1"/></StgValue>
</operation>

<operation id="960" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119  %tmp_119 = xor i1 %tmp_692, true

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="961" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:120  %overflow_10 = and i1 %brmerge_i_i1, %tmp_119

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="962" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:121  %brmerge40_demorgan_i_115 = and i1 %tmp_695, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_115"/></StgValue>
</operation>

<operation id="963" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:122  %tmp4_demorgan = or i1 %p_38_i_i5, %brmerge40_demorgan_i_115

]]></Node>
<StgValue><ssdm name="tmp4_demorgan"/></StgValue>
</operation>

<operation id="964" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:123  %tmp4 = xor i1 %tmp4_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="965" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124  %underflow_10 = and i1 %tmp_692, %tmp4

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="966" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125  %brmerge_i_i_i4 = or i1 %underflow_10, %overflow_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4"/></StgValue>
</operation>

<operation id="967" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="carry_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:177  %tmp_706 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="968" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:183  %deleted_zeros_1 = select i1 %carry_14_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="969" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="carry_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:184  %tmp_228_1 = xor i1 %tmp_706, true

]]></Node>
<StgValue><ssdm name="tmp_228_1"/></StgValue>
</operation>

<operation id="970" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="carry_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:185  %p_41_i_i3_1 = and i1 %Range2_all_ones_1, %tmp_228_1

]]></Node>
<StgValue><ssdm name="p_41_i_i3_1"/></StgValue>
</operation>

<operation id="971" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:186  %deleted_ones_1 = select i1 %carry_14_1, i1 %p_41_i_i3_1, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="972" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:187  %p_38_i_i3_1 = and i1 %carry_14_1, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i_i3_1"/></StgValue>
</operation>

<operation id="973" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:188  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_1"/></StgValue>
</operation>

<operation id="974" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:189  %brmerge_i_i_1 = or i1 %tmp_705, %p_not_i_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1"/></StgValue>
</operation>

<operation id="975" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:190  %tmp_232_1 = xor i1 %tmp_702, true

]]></Node>
<StgValue><ssdm name="tmp_232_1"/></StgValue>
</operation>

<operation id="976" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:191  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_232_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="977" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:192  %brmerge40_demorgan_i_69 = and i1 %tmp_705, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_69"/></StgValue>
</operation>

<operation id="978" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:193  %tmp6_demorgan = or i1 %p_38_i_i3_1, %brmerge40_demorgan_i_69

]]></Node>
<StgValue><ssdm name="tmp6_demorgan"/></StgValue>
</operation>

<operation id="979" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:194  %tmp6 = xor i1 %tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="980" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:195  %underflow_1 = and i1 %tmp_702, %tmp6

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="981" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:196  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_1"/></StgValue>
</operation>

<operation id="982" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="carry_18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:217  %tmp_711 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="983" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:223  %deleted_zeros_4_1 = select i1 %carry_18_1, i1 %Range1_all_ones_4_1, i1 %Range1_all_zeros_4_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_1"/></StgValue>
</operation>

<operation id="984" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="carry_18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:224  %tmp_258_1 = xor i1 %tmp_711, true

]]></Node>
<StgValue><ssdm name="tmp_258_1"/></StgValue>
</operation>

<operation id="985" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="carry_18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:225  %p_41_i_i5_1 = and i1 %Range2_all_ones_4_1, %tmp_258_1

]]></Node>
<StgValue><ssdm name="p_41_i_i5_1"/></StgValue>
</operation>

<operation id="986" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:226  %deleted_ones_4_1 = select i1 %carry_18_1, i1 %p_41_i_i5_1, i1 %Range1_all_ones_4_1

]]></Node>
<StgValue><ssdm name="deleted_ones_4_1"/></StgValue>
</operation>

<operation id="987" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:227  %p_38_i_i5_1 = and i1 %carry_18_1, %Range1_all_ones_4_1

]]></Node>
<StgValue><ssdm name="p_38_i_i5_1"/></StgValue>
</operation>

<operation id="988" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:228  %p_not_i_i4_1 = xor i1 %deleted_zeros_4_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_1"/></StgValue>
</operation>

<operation id="989" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:229  %brmerge_i_i1_1 = or i1 %tmp_710, %p_not_i_i4_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_1"/></StgValue>
</operation>

<operation id="990" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:230  %tmp_262_1 = xor i1 %tmp_707, true

]]></Node>
<StgValue><ssdm name="tmp_262_1"/></StgValue>
</operation>

<operation id="991" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:231  %overflow_10_1 = and i1 %brmerge_i_i1_1, %tmp_262_1

]]></Node>
<StgValue><ssdm name="overflow_10_1"/></StgValue>
</operation>

<operation id="992" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:232  %brmerge40_demorgan_i_70 = and i1 %tmp_710, %deleted_ones_4_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_70"/></StgValue>
</operation>

<operation id="993" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:233  %tmp8_demorgan = or i1 %p_38_i_i5_1, %brmerge40_demorgan_i_70

]]></Node>
<StgValue><ssdm name="tmp8_demorgan"/></StgValue>
</operation>

<operation id="994" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:234  %tmp8 = xor i1 %tmp8_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="995" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:235  %underflow_10_1 = and i1 %tmp_707, %tmp8

]]></Node>
<StgValue><ssdm name="underflow_10_1"/></StgValue>
</operation>

<operation id="996" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:236  %brmerge_i_i_i4_1 = or i1 %underflow_10_1, %overflow_10_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_1"/></StgValue>
</operation>

<operation id="997" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="carry_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:266  %tmp_716 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="998" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:272  %deleted_zeros_2 = select i1 %carry_14_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="999" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="carry_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:273  %tmp_228_2 = xor i1 %tmp_716, true

]]></Node>
<StgValue><ssdm name="tmp_228_2"/></StgValue>
</operation>

<operation id="1000" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="carry_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:274  %p_41_i_i3_2 = and i1 %Range2_all_ones_2, %tmp_228_2

]]></Node>
<StgValue><ssdm name="p_41_i_i3_2"/></StgValue>
</operation>

<operation id="1001" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:275  %deleted_ones_2 = select i1 %carry_14_2, i1 %p_41_i_i3_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="1002" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:276  %p_38_i_i3_2 = and i1 %carry_14_2, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i_i3_2"/></StgValue>
</operation>

<operation id="1003" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:277  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_2"/></StgValue>
</operation>

<operation id="1004" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:278  %brmerge_i_i_2 = or i1 %tmp_715, %p_not_i_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2"/></StgValue>
</operation>

<operation id="1005" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:279  %tmp_232_2 = xor i1 %tmp_712, true

]]></Node>
<StgValue><ssdm name="tmp_232_2"/></StgValue>
</operation>

<operation id="1006" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:280  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_232_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="1007" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:281  %brmerge40_demorgan_i_71 = and i1 %tmp_715, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_71"/></StgValue>
</operation>

<operation id="1008" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:282  %tmp10_demorgan = or i1 %p_38_i_i3_2, %brmerge40_demorgan_i_71

]]></Node>
<StgValue><ssdm name="tmp10_demorgan"/></StgValue>
</operation>

<operation id="1009" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:283  %tmp10 = xor i1 %tmp10_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="1010" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:284  %underflow_2 = and i1 %tmp_712, %tmp10

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="1011" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:285  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_2"/></StgValue>
</operation>

<operation id="1012" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="carry_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:306  %tmp_721 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="1013" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:312  %deleted_zeros_4_2 = select i1 %carry_18_2, i1 %Range1_all_ones_4_2, i1 %Range1_all_zeros_4_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_2"/></StgValue>
</operation>

<operation id="1014" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="carry_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:313  %tmp_258_2 = xor i1 %tmp_721, true

]]></Node>
<StgValue><ssdm name="tmp_258_2"/></StgValue>
</operation>

<operation id="1015" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="carry_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:314  %p_41_i_i5_2 = and i1 %Range2_all_ones_4_2, %tmp_258_2

]]></Node>
<StgValue><ssdm name="p_41_i_i5_2"/></StgValue>
</operation>

<operation id="1016" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:315  %deleted_ones_4_2 = select i1 %carry_18_2, i1 %p_41_i_i5_2, i1 %Range1_all_ones_4_2

]]></Node>
<StgValue><ssdm name="deleted_ones_4_2"/></StgValue>
</operation>

<operation id="1017" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:316  %p_38_i_i5_2 = and i1 %carry_18_2, %Range1_all_ones_4_2

]]></Node>
<StgValue><ssdm name="p_38_i_i5_2"/></StgValue>
</operation>

<operation id="1018" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:317  %p_not_i_i4_2 = xor i1 %deleted_zeros_4_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_2"/></StgValue>
</operation>

<operation id="1019" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:318  %brmerge_i_i1_2 = or i1 %tmp_720, %p_not_i_i4_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_2"/></StgValue>
</operation>

<operation id="1020" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:319  %tmp_262_2 = xor i1 %tmp_717, true

]]></Node>
<StgValue><ssdm name="tmp_262_2"/></StgValue>
</operation>

<operation id="1021" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:320  %overflow_10_2 = and i1 %brmerge_i_i1_2, %tmp_262_2

]]></Node>
<StgValue><ssdm name="overflow_10_2"/></StgValue>
</operation>

<operation id="1022" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:321  %brmerge40_demorgan_i_72 = and i1 %tmp_720, %deleted_ones_4_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_72"/></StgValue>
</operation>

<operation id="1023" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:322  %tmp12_demorgan = or i1 %p_38_i_i5_2, %brmerge40_demorgan_i_72

]]></Node>
<StgValue><ssdm name="tmp12_demorgan"/></StgValue>
</operation>

<operation id="1024" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:323  %tmp12 = xor i1 %tmp12_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="1025" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:324  %underflow_10_2 = and i1 %tmp_717, %tmp12

]]></Node>
<StgValue><ssdm name="underflow_10_2"/></StgValue>
</operation>

<operation id="1026" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:325  %brmerge_i_i_i4_2 = or i1 %underflow_10_2, %overflow_10_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_2"/></StgValue>
</operation>

<operation id="1027" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="carry_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:355  %tmp_726 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="1028" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:361  %deleted_zeros_s = select i1 %carry_14_3, i1 %Range1_all_ones_s, i1 %Range1_all_zeros_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_s"/></StgValue>
</operation>

<operation id="1029" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="carry_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:362  %tmp_228_3 = xor i1 %tmp_726, true

]]></Node>
<StgValue><ssdm name="tmp_228_3"/></StgValue>
</operation>

<operation id="1030" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="carry_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:363  %p_41_i_i3_3 = and i1 %Range2_all_ones_s, %tmp_228_3

]]></Node>
<StgValue><ssdm name="p_41_i_i3_3"/></StgValue>
</operation>

<operation id="1031" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:364  %deleted_ones_s = select i1 %carry_14_3, i1 %p_41_i_i3_3, i1 %Range1_all_ones_s

]]></Node>
<StgValue><ssdm name="deleted_ones_s"/></StgValue>
</operation>

<operation id="1032" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:365  %p_38_i_i3_3 = and i1 %carry_14_3, %Range1_all_ones_s

]]></Node>
<StgValue><ssdm name="p_38_i_i3_3"/></StgValue>
</operation>

<operation id="1033" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:366  %p_not_i_i_3 = xor i1 %deleted_zeros_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_3"/></StgValue>
</operation>

<operation id="1034" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:367  %brmerge_i_i_3 = or i1 %tmp_725, %p_not_i_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3"/></StgValue>
</operation>

<operation id="1035" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:368  %tmp_232_3 = xor i1 %tmp_722, true

]]></Node>
<StgValue><ssdm name="tmp_232_3"/></StgValue>
</operation>

<operation id="1036" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:369  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_232_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="1037" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:370  %brmerge40_demorgan_i_73 = and i1 %tmp_725, %deleted_ones_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_73"/></StgValue>
</operation>

<operation id="1038" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:371  %tmp14_demorgan = or i1 %p_38_i_i3_3, %brmerge40_demorgan_i_73

]]></Node>
<StgValue><ssdm name="tmp14_demorgan"/></StgValue>
</operation>

<operation id="1039" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:372  %tmp14 = xor i1 %tmp14_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1040" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:373  %underflow_3 = and i1 %tmp_722, %tmp14

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="1041" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:374  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_3"/></StgValue>
</operation>

<operation id="1042" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="carry_18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:395  %tmp_731 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="1043" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:401  %deleted_zeros_4_3 = select i1 %carry_18_3, i1 %Range1_all_ones_4_3, i1 %Range1_all_zeros_4_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_3"/></StgValue>
</operation>

<operation id="1044" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="carry_18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:402  %tmp_258_3 = xor i1 %tmp_731, true

]]></Node>
<StgValue><ssdm name="tmp_258_3"/></StgValue>
</operation>

<operation id="1045" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="carry_18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:403  %p_41_i_i5_3 = and i1 %Range2_all_ones_4_3, %tmp_258_3

]]></Node>
<StgValue><ssdm name="p_41_i_i5_3"/></StgValue>
</operation>

<operation id="1046" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:404  %deleted_ones_4_3 = select i1 %carry_18_3, i1 %p_41_i_i5_3, i1 %Range1_all_ones_4_3

]]></Node>
<StgValue><ssdm name="deleted_ones_4_3"/></StgValue>
</operation>

<operation id="1047" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:405  %p_38_i_i5_3 = and i1 %carry_18_3, %Range1_all_ones_4_3

]]></Node>
<StgValue><ssdm name="p_38_i_i5_3"/></StgValue>
</operation>

<operation id="1048" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:406  %p_not_i_i4_3 = xor i1 %deleted_zeros_4_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_3"/></StgValue>
</operation>

<operation id="1049" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:407  %brmerge_i_i1_3 = or i1 %tmp_730, %p_not_i_i4_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_3"/></StgValue>
</operation>

<operation id="1050" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:408  %tmp_262_3 = xor i1 %tmp_727, true

]]></Node>
<StgValue><ssdm name="tmp_262_3"/></StgValue>
</operation>

<operation id="1051" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:409  %overflow_10_3 = and i1 %brmerge_i_i1_3, %tmp_262_3

]]></Node>
<StgValue><ssdm name="overflow_10_3"/></StgValue>
</operation>

<operation id="1052" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:410  %brmerge40_demorgan_i_74 = and i1 %tmp_730, %deleted_ones_4_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_74"/></StgValue>
</operation>

<operation id="1053" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:411  %tmp16_demorgan = or i1 %p_38_i_i5_3, %brmerge40_demorgan_i_74

]]></Node>
<StgValue><ssdm name="tmp16_demorgan"/></StgValue>
</operation>

<operation id="1054" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:412  %tmp16 = xor i1 %tmp16_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1055" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:413  %underflow_10_3 = and i1 %tmp_727, %tmp16

]]></Node>
<StgValue><ssdm name="underflow_10_3"/></StgValue>
</operation>

<operation id="1056" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:414  %brmerge_i_i_i4_3 = or i1 %underflow_10_3, %overflow_10_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_3"/></StgValue>
</operation>

<operation id="1057" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="carry_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:444  %tmp_736 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="1058" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:450  %deleted_zeros_24 = select i1 %carry_14_4, i1 %Range1_all_ones_24, i1 %Range1_all_zeros_24

]]></Node>
<StgValue><ssdm name="deleted_zeros_24"/></StgValue>
</operation>

<operation id="1059" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="carry_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:451  %tmp_228_4 = xor i1 %tmp_736, true

]]></Node>
<StgValue><ssdm name="tmp_228_4"/></StgValue>
</operation>

<operation id="1060" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="carry_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:452  %p_41_i_i3_4 = and i1 %Range2_all_ones_24, %tmp_228_4

]]></Node>
<StgValue><ssdm name="p_41_i_i3_4"/></StgValue>
</operation>

<operation id="1061" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:453  %deleted_ones_24 = select i1 %carry_14_4, i1 %p_41_i_i3_4, i1 %Range1_all_ones_24

]]></Node>
<StgValue><ssdm name="deleted_ones_24"/></StgValue>
</operation>

<operation id="1062" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:454  %p_38_i_i3_4 = and i1 %carry_14_4, %Range1_all_ones_24

]]></Node>
<StgValue><ssdm name="p_38_i_i3_4"/></StgValue>
</operation>

<operation id="1063" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:455  %p_not_i_i_4 = xor i1 %deleted_zeros_24, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_4"/></StgValue>
</operation>

<operation id="1064" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:456  %brmerge_i_i_4 = or i1 %tmp_735, %p_not_i_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4"/></StgValue>
</operation>

<operation id="1065" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:457  %tmp_232_4 = xor i1 %tmp_732, true

]]></Node>
<StgValue><ssdm name="tmp_232_4"/></StgValue>
</operation>

<operation id="1066" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:458  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_232_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="1067" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:459  %brmerge40_demorgan_i_75 = and i1 %tmp_735, %deleted_ones_24

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_75"/></StgValue>
</operation>

<operation id="1068" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:460  %tmp18_demorgan = or i1 %p_38_i_i3_4, %brmerge40_demorgan_i_75

]]></Node>
<StgValue><ssdm name="tmp18_demorgan"/></StgValue>
</operation>

<operation id="1069" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:461  %tmp18 = xor i1 %tmp18_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="1070" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:462  %underflow_4 = and i1 %tmp_732, %tmp18

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="1071" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:463  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_4"/></StgValue>
</operation>

<operation id="1072" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="carry_18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:484  %tmp_741 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="1073" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:490  %deleted_zeros_4_4 = select i1 %carry_18_4, i1 %Range1_all_ones_4_4, i1 %Range1_all_zeros_4_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_4"/></StgValue>
</operation>

<operation id="1074" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="carry_18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:491  %tmp_258_4 = xor i1 %tmp_741, true

]]></Node>
<StgValue><ssdm name="tmp_258_4"/></StgValue>
</operation>

<operation id="1075" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="carry_18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:492  %p_41_i_i5_4 = and i1 %Range2_all_ones_4_4, %tmp_258_4

]]></Node>
<StgValue><ssdm name="p_41_i_i5_4"/></StgValue>
</operation>

<operation id="1076" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:493  %deleted_ones_4_4 = select i1 %carry_18_4, i1 %p_41_i_i5_4, i1 %Range1_all_ones_4_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4_4"/></StgValue>
</operation>

<operation id="1077" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:494  %p_38_i_i5_4 = and i1 %carry_18_4, %Range1_all_ones_4_4

]]></Node>
<StgValue><ssdm name="p_38_i_i5_4"/></StgValue>
</operation>

<operation id="1078" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:495  %p_not_i_i4_4 = xor i1 %deleted_zeros_4_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_4"/></StgValue>
</operation>

<operation id="1079" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:496  %brmerge_i_i1_4 = or i1 %tmp_740, %p_not_i_i4_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_4"/></StgValue>
</operation>

<operation id="1080" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:497  %tmp_262_4 = xor i1 %tmp_737, true

]]></Node>
<StgValue><ssdm name="tmp_262_4"/></StgValue>
</operation>

<operation id="1081" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:498  %overflow_10_4 = and i1 %brmerge_i_i1_4, %tmp_262_4

]]></Node>
<StgValue><ssdm name="overflow_10_4"/></StgValue>
</operation>

<operation id="1082" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:499  %brmerge40_demorgan_i_76 = and i1 %tmp_740, %deleted_ones_4_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_76"/></StgValue>
</operation>

<operation id="1083" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:500  %tmp20_demorgan = or i1 %p_38_i_i5_4, %brmerge40_demorgan_i_76

]]></Node>
<StgValue><ssdm name="tmp20_demorgan"/></StgValue>
</operation>

<operation id="1084" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:501  %tmp20 = xor i1 %tmp20_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1085" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:502  %underflow_10_4 = and i1 %tmp_737, %tmp20

]]></Node>
<StgValue><ssdm name="underflow_10_4"/></StgValue>
</operation>

<operation id="1086" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:503  %brmerge_i_i_i4_4 = or i1 %underflow_10_4, %overflow_10_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_4"/></StgValue>
</operation>

<operation id="1087" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="carry_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:533  %tmp_746 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="1088" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:539  %deleted_zeros_25 = select i1 %carry_14_5, i1 %Range1_all_ones_25, i1 %Range1_all_zeros_25

]]></Node>
<StgValue><ssdm name="deleted_zeros_25"/></StgValue>
</operation>

<operation id="1089" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="carry_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:540  %tmp_228_5 = xor i1 %tmp_746, true

]]></Node>
<StgValue><ssdm name="tmp_228_5"/></StgValue>
</operation>

<operation id="1090" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="carry_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:541  %p_41_i_i3_5 = and i1 %Range2_all_ones_25, %tmp_228_5

]]></Node>
<StgValue><ssdm name="p_41_i_i3_5"/></StgValue>
</operation>

<operation id="1091" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:542  %deleted_ones_25 = select i1 %carry_14_5, i1 %p_41_i_i3_5, i1 %Range1_all_ones_25

]]></Node>
<StgValue><ssdm name="deleted_ones_25"/></StgValue>
</operation>

<operation id="1092" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:543  %p_38_i_i3_5 = and i1 %carry_14_5, %Range1_all_ones_25

]]></Node>
<StgValue><ssdm name="p_38_i_i3_5"/></StgValue>
</operation>

<operation id="1093" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:544  %p_not_i_i_5 = xor i1 %deleted_zeros_25, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_5"/></StgValue>
</operation>

<operation id="1094" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:545  %brmerge_i_i_5 = or i1 %tmp_745, %p_not_i_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5"/></StgValue>
</operation>

<operation id="1095" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:546  %tmp_232_5 = xor i1 %tmp_742, true

]]></Node>
<StgValue><ssdm name="tmp_232_5"/></StgValue>
</operation>

<operation id="1096" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:547  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_232_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="1097" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:548  %brmerge40_demorgan_i_77 = and i1 %tmp_745, %deleted_ones_25

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_77"/></StgValue>
</operation>

<operation id="1098" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:549  %tmp22_demorgan = or i1 %p_38_i_i3_5, %brmerge40_demorgan_i_77

]]></Node>
<StgValue><ssdm name="tmp22_demorgan"/></StgValue>
</operation>

<operation id="1099" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:550  %tmp22 = xor i1 %tmp22_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="1100" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:551  %underflow_5 = and i1 %tmp_742, %tmp22

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="1101" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:552  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_5"/></StgValue>
</operation>

<operation id="1102" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="carry_18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:573  %tmp_751 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="1103" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:579  %deleted_zeros_4_5 = select i1 %carry_18_5, i1 %Range1_all_ones_4_5, i1 %Range1_all_zeros_4_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_5"/></StgValue>
</operation>

<operation id="1104" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="carry_18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:580  %tmp_258_5 = xor i1 %tmp_751, true

]]></Node>
<StgValue><ssdm name="tmp_258_5"/></StgValue>
</operation>

<operation id="1105" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="carry_18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:581  %p_41_i_i5_5 = and i1 %Range2_all_ones_4_5, %tmp_258_5

]]></Node>
<StgValue><ssdm name="p_41_i_i5_5"/></StgValue>
</operation>

<operation id="1106" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:582  %deleted_ones_4_5 = select i1 %carry_18_5, i1 %p_41_i_i5_5, i1 %Range1_all_ones_4_5

]]></Node>
<StgValue><ssdm name="deleted_ones_4_5"/></StgValue>
</operation>

<operation id="1107" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:583  %p_38_i_i5_5 = and i1 %carry_18_5, %Range1_all_ones_4_5

]]></Node>
<StgValue><ssdm name="p_38_i_i5_5"/></StgValue>
</operation>

<operation id="1108" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:584  %p_not_i_i4_5 = xor i1 %deleted_zeros_4_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_5"/></StgValue>
</operation>

<operation id="1109" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:585  %brmerge_i_i1_5 = or i1 %tmp_750, %p_not_i_i4_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_5"/></StgValue>
</operation>

<operation id="1110" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:586  %tmp_262_5 = xor i1 %tmp_747, true

]]></Node>
<StgValue><ssdm name="tmp_262_5"/></StgValue>
</operation>

<operation id="1111" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:587  %overflow_10_5 = and i1 %brmerge_i_i1_5, %tmp_262_5

]]></Node>
<StgValue><ssdm name="overflow_10_5"/></StgValue>
</operation>

<operation id="1112" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:588  %brmerge40_demorgan_i_78 = and i1 %tmp_750, %deleted_ones_4_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_78"/></StgValue>
</operation>

<operation id="1113" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:589  %tmp24_demorgan = or i1 %p_38_i_i5_5, %brmerge40_demorgan_i_78

]]></Node>
<StgValue><ssdm name="tmp24_demorgan"/></StgValue>
</operation>

<operation id="1114" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:590  %tmp24 = xor i1 %tmp24_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1115" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:591  %underflow_10_5 = and i1 %tmp_747, %tmp24

]]></Node>
<StgValue><ssdm name="underflow_10_5"/></StgValue>
</operation>

<operation id="1116" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:592  %brmerge_i_i_i4_5 = or i1 %underflow_10_5, %overflow_10_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_5"/></StgValue>
</operation>

<operation id="1117" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="carry_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:622  %tmp_756 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="1118" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:628  %deleted_zeros_6 = select i1 %carry_14_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="1119" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="carry_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:629  %tmp_228_6 = xor i1 %tmp_756, true

]]></Node>
<StgValue><ssdm name="tmp_228_6"/></StgValue>
</operation>

<operation id="1120" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="carry_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:630  %p_41_i_i3_6 = and i1 %Range2_all_ones_6, %tmp_228_6

]]></Node>
<StgValue><ssdm name="p_41_i_i3_6"/></StgValue>
</operation>

<operation id="1121" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:631  %deleted_ones_6 = select i1 %carry_14_6, i1 %p_41_i_i3_6, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="1122" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:632  %p_38_i_i3_6 = and i1 %carry_14_6, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="p_38_i_i3_6"/></StgValue>
</operation>

<operation id="1123" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:633  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_6"/></StgValue>
</operation>

<operation id="1124" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:634  %brmerge_i_i_6 = or i1 %tmp_755, %p_not_i_i_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6"/></StgValue>
</operation>

<operation id="1125" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:635  %tmp_232_6 = xor i1 %tmp_752, true

]]></Node>
<StgValue><ssdm name="tmp_232_6"/></StgValue>
</operation>

<operation id="1126" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:636  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_232_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="1127" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:637  %brmerge40_demorgan_i_79 = and i1 %tmp_755, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_79"/></StgValue>
</operation>

<operation id="1128" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:638  %tmp26_demorgan = or i1 %p_38_i_i3_6, %brmerge40_demorgan_i_79

]]></Node>
<StgValue><ssdm name="tmp26_demorgan"/></StgValue>
</operation>

<operation id="1129" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:639  %tmp26 = xor i1 %tmp26_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="1130" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:640  %underflow_6 = and i1 %tmp_752, %tmp26

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="1131" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:641  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_6"/></StgValue>
</operation>

<operation id="1132" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="carry_18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:662  %tmp_761 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_761"/></StgValue>
</operation>

<operation id="1133" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:668  %deleted_zeros_4_6 = select i1 %carry_18_6, i1 %Range1_all_ones_4_6, i1 %Range1_all_zeros_4_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_6"/></StgValue>
</operation>

<operation id="1134" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="carry_18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:669  %tmp_258_6 = xor i1 %tmp_761, true

]]></Node>
<StgValue><ssdm name="tmp_258_6"/></StgValue>
</operation>

<operation id="1135" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="carry_18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:670  %p_41_i_i5_6 = and i1 %Range2_all_ones_4_6, %tmp_258_6

]]></Node>
<StgValue><ssdm name="p_41_i_i5_6"/></StgValue>
</operation>

<operation id="1136" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:671  %deleted_ones_4_6 = select i1 %carry_18_6, i1 %p_41_i_i5_6, i1 %Range1_all_ones_4_6

]]></Node>
<StgValue><ssdm name="deleted_ones_4_6"/></StgValue>
</operation>

<operation id="1137" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:672  %p_38_i_i5_6 = and i1 %carry_18_6, %Range1_all_ones_4_6

]]></Node>
<StgValue><ssdm name="p_38_i_i5_6"/></StgValue>
</operation>

<operation id="1138" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:673  %p_not_i_i4_6 = xor i1 %deleted_zeros_4_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_6"/></StgValue>
</operation>

<operation id="1139" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:674  %brmerge_i_i1_6 = or i1 %tmp_760, %p_not_i_i4_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_6"/></StgValue>
</operation>

<operation id="1140" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:675  %tmp_262_6 = xor i1 %tmp_757, true

]]></Node>
<StgValue><ssdm name="tmp_262_6"/></StgValue>
</operation>

<operation id="1141" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:676  %overflow_10_6 = and i1 %brmerge_i_i1_6, %tmp_262_6

]]></Node>
<StgValue><ssdm name="overflow_10_6"/></StgValue>
</operation>

<operation id="1142" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:677  %brmerge40_demorgan_i_80 = and i1 %tmp_760, %deleted_ones_4_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_80"/></StgValue>
</operation>

<operation id="1143" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:678  %tmp28_demorgan = or i1 %p_38_i_i5_6, %brmerge40_demorgan_i_80

]]></Node>
<StgValue><ssdm name="tmp28_demorgan"/></StgValue>
</operation>

<operation id="1144" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:679  %tmp28 = xor i1 %tmp28_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1145" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:680  %underflow_10_6 = and i1 %tmp_757, %tmp28

]]></Node>
<StgValue><ssdm name="underflow_10_6"/></StgValue>
</operation>

<operation id="1146" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:681  %brmerge_i_i_i4_6 = or i1 %underflow_10_6, %overflow_10_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_6"/></StgValue>
</operation>

<operation id="1147" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="carry_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:711  %tmp_766 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_766"/></StgValue>
</operation>

<operation id="1148" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:717  %deleted_zeros_7 = select i1 %carry_14_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="1149" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="carry_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:718  %tmp_228_7 = xor i1 %tmp_766, true

]]></Node>
<StgValue><ssdm name="tmp_228_7"/></StgValue>
</operation>

<operation id="1150" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="carry_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:719  %p_41_i_i3_7 = and i1 %Range2_all_ones_7, %tmp_228_7

]]></Node>
<StgValue><ssdm name="p_41_i_i3_7"/></StgValue>
</operation>

<operation id="1151" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:720  %deleted_ones_7 = select i1 %carry_14_7, i1 %p_41_i_i3_7, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="1152" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:721  %p_38_i_i3_7 = and i1 %carry_14_7, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="p_38_i_i3_7"/></StgValue>
</operation>

<operation id="1153" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:722  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_7"/></StgValue>
</operation>

<operation id="1154" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:723  %brmerge_i_i_7 = or i1 %tmp_765, %p_not_i_i_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7"/></StgValue>
</operation>

<operation id="1155" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:724  %tmp_232_7 = xor i1 %tmp_762, true

]]></Node>
<StgValue><ssdm name="tmp_232_7"/></StgValue>
</operation>

<operation id="1156" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:725  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_232_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="1157" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:726  %brmerge40_demorgan_i_81 = and i1 %tmp_765, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_81"/></StgValue>
</operation>

<operation id="1158" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:727  %tmp30_demorgan = or i1 %p_38_i_i3_7, %brmerge40_demorgan_i_81

]]></Node>
<StgValue><ssdm name="tmp30_demorgan"/></StgValue>
</operation>

<operation id="1159" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:728  %tmp30 = xor i1 %tmp30_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1160" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:729  %underflow_7 = and i1 %tmp_762, %tmp30

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="1161" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:730  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_7"/></StgValue>
</operation>

<operation id="1162" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="carry_18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:751  %tmp_771 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="1163" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:757  %deleted_zeros_4_7 = select i1 %carry_18_7, i1 %Range1_all_ones_4_7, i1 %Range1_all_zeros_4_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_7"/></StgValue>
</operation>

<operation id="1164" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="carry_18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:758  %tmp_258_7 = xor i1 %tmp_771, true

]]></Node>
<StgValue><ssdm name="tmp_258_7"/></StgValue>
</operation>

<operation id="1165" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="carry_18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:759  %p_41_i_i5_7 = and i1 %Range2_all_ones_4_7, %tmp_258_7

]]></Node>
<StgValue><ssdm name="p_41_i_i5_7"/></StgValue>
</operation>

<operation id="1166" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:760  %deleted_ones_4_7 = select i1 %carry_18_7, i1 %p_41_i_i5_7, i1 %Range1_all_ones_4_7

]]></Node>
<StgValue><ssdm name="deleted_ones_4_7"/></StgValue>
</operation>

<operation id="1167" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:761  %p_38_i_i5_7 = and i1 %carry_18_7, %Range1_all_ones_4_7

]]></Node>
<StgValue><ssdm name="p_38_i_i5_7"/></StgValue>
</operation>

<operation id="1168" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:762  %p_not_i_i4_7 = xor i1 %deleted_zeros_4_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_7"/></StgValue>
</operation>

<operation id="1169" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:763  %brmerge_i_i1_7 = or i1 %tmp_770, %p_not_i_i4_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_7"/></StgValue>
</operation>

<operation id="1170" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:764  %tmp_262_7 = xor i1 %tmp_767, true

]]></Node>
<StgValue><ssdm name="tmp_262_7"/></StgValue>
</operation>

<operation id="1171" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:765  %overflow_10_7 = and i1 %brmerge_i_i1_7, %tmp_262_7

]]></Node>
<StgValue><ssdm name="overflow_10_7"/></StgValue>
</operation>

<operation id="1172" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:766  %brmerge40_demorgan_i_82 = and i1 %tmp_770, %deleted_ones_4_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_82"/></StgValue>
</operation>

<operation id="1173" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:767  %tmp32_demorgan = or i1 %p_38_i_i5_7, %brmerge40_demorgan_i_82

]]></Node>
<StgValue><ssdm name="tmp32_demorgan"/></StgValue>
</operation>

<operation id="1174" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:768  %tmp32 = xor i1 %tmp32_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1175" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:769  %underflow_10_7 = and i1 %tmp_767, %tmp32

]]></Node>
<StgValue><ssdm name="underflow_10_7"/></StgValue>
</operation>

<operation id="1176" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:770  %brmerge_i_i_i4_7 = or i1 %underflow_10_7, %overflow_10_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_7"/></StgValue>
</operation>

<operation id="1177" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="carry_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:800  %tmp_776 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_776"/></StgValue>
</operation>

<operation id="1178" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:806  %deleted_zeros_8 = select i1 %carry_14_8, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_8"/></StgValue>
</operation>

<operation id="1179" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="carry_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:807  %tmp_228_8 = xor i1 %tmp_776, true

]]></Node>
<StgValue><ssdm name="tmp_228_8"/></StgValue>
</operation>

<operation id="1180" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="carry_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:808  %p_41_i_i3_8 = and i1 %Range2_all_ones_8, %tmp_228_8

]]></Node>
<StgValue><ssdm name="p_41_i_i3_8"/></StgValue>
</operation>

<operation id="1181" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:809  %deleted_ones_8 = select i1 %carry_14_8, i1 %p_41_i_i3_8, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="1182" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:810  %p_38_i_i3_8 = and i1 %carry_14_8, %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="p_38_i_i3_8"/></StgValue>
</operation>

<operation id="1183" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:811  %p_not_i_i_8 = xor i1 %deleted_zeros_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_8"/></StgValue>
</operation>

<operation id="1184" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:812  %brmerge_i_i_8 = or i1 %tmp_775, %p_not_i_i_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_8"/></StgValue>
</operation>

<operation id="1185" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:813  %tmp_232_8 = xor i1 %tmp_772, true

]]></Node>
<StgValue><ssdm name="tmp_232_8"/></StgValue>
</operation>

<operation id="1186" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:814  %overflow_8 = and i1 %brmerge_i_i_8, %tmp_232_8

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="1187" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:815  %brmerge40_demorgan_i_83 = and i1 %tmp_775, %deleted_ones_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_83"/></StgValue>
</operation>

<operation id="1188" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:816  %tmp34_demorgan = or i1 %p_38_i_i3_8, %brmerge40_demorgan_i_83

]]></Node>
<StgValue><ssdm name="tmp34_demorgan"/></StgValue>
</operation>

<operation id="1189" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:817  %tmp34 = xor i1 %tmp34_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1190" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:818  %underflow_8 = and i1 %tmp_772, %tmp34

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="1191" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:819  %brmerge_i_i_i_8 = or i1 %underflow_8, %overflow_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_8"/></StgValue>
</operation>

<operation id="1192" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="carry_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:912  %tmp_792 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>

<operation id="1193" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:918  %deleted_zeros_9 = select i1 %carry_14_9, i1 %Range1_all_ones_9, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="1194" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="carry_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:919  %tmp_228_9 = xor i1 %tmp_792, true

]]></Node>
<StgValue><ssdm name="tmp_228_9"/></StgValue>
</operation>

<operation id="1195" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="carry_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:920  %p_41_i_i3_9 = and i1 %Range2_all_ones_9, %tmp_228_9

]]></Node>
<StgValue><ssdm name="p_41_i_i3_9"/></StgValue>
</operation>

<operation id="1196" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:921  %deleted_ones_9 = select i1 %carry_14_9, i1 %p_41_i_i3_9, i1 %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="deleted_ones_9"/></StgValue>
</operation>

<operation id="1197" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:922  %p_38_i_i3_9 = and i1 %carry_14_9, %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="p_38_i_i3_9"/></StgValue>
</operation>

<operation id="1198" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:923  %p_not_i_i_9 = xor i1 %deleted_zeros_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_9"/></StgValue>
</operation>

<operation id="1199" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:924  %brmerge_i_i_9 = or i1 %tmp_791, %p_not_i_i_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_9"/></StgValue>
</operation>

<operation id="1200" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:925  %tmp_232_9 = xor i1 %tmp_788, true

]]></Node>
<StgValue><ssdm name="tmp_232_9"/></StgValue>
</operation>

<operation id="1201" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:926  %overflow_9 = and i1 %brmerge_i_i_9, %tmp_232_9

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="1202" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:927  %brmerge40_demorgan_i_85 = and i1 %tmp_791, %deleted_ones_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_85"/></StgValue>
</operation>

<operation id="1203" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:928  %tmp38_demorgan = or i1 %p_38_i_i3_9, %brmerge40_demorgan_i_85

]]></Node>
<StgValue><ssdm name="tmp38_demorgan"/></StgValue>
</operation>

<operation id="1204" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:929  %tmp38 = xor i1 %tmp38_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1205" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:930  %underflow_9 = and i1 %tmp_788, %tmp38

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="1206" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:931  %brmerge_i_i_i_9 = or i1 %underflow_9, %overflow_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_9"/></StgValue>
</operation>

<operation id="1207" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="carry_18_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:952  %tmp_797 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_797"/></StgValue>
</operation>

<operation id="1208" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:958  %deleted_zeros_4_9 = select i1 %carry_18_9, i1 %Range1_all_ones_4_9, i1 %Range1_all_zeros_4_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_9"/></StgValue>
</operation>

<operation id="1209" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="carry_18_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:959  %tmp_258_9 = xor i1 %tmp_797, true

]]></Node>
<StgValue><ssdm name="tmp_258_9"/></StgValue>
</operation>

<operation id="1210" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="carry_18_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:960  %p_41_i_i5_9 = and i1 %Range2_all_ones_4_9, %tmp_258_9

]]></Node>
<StgValue><ssdm name="p_41_i_i5_9"/></StgValue>
</operation>

<operation id="1211" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:961  %deleted_ones_4_9 = select i1 %carry_18_9, i1 %p_41_i_i5_9, i1 %Range1_all_ones_4_9

]]></Node>
<StgValue><ssdm name="deleted_ones_4_9"/></StgValue>
</operation>

<operation id="1212" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:962  %p_38_i_i5_9 = and i1 %carry_18_9, %Range1_all_ones_4_9

]]></Node>
<StgValue><ssdm name="p_38_i_i5_9"/></StgValue>
</operation>

<operation id="1213" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:963  %p_not_i_i4_9 = xor i1 %deleted_zeros_4_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_9"/></StgValue>
</operation>

<operation id="1214" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:964  %brmerge_i_i1_9 = or i1 %tmp_796, %p_not_i_i4_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_9"/></StgValue>
</operation>

<operation id="1215" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:965  %tmp_262_9 = xor i1 %tmp_793, true

]]></Node>
<StgValue><ssdm name="tmp_262_9"/></StgValue>
</operation>

<operation id="1216" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:966  %overflow_10_9 = and i1 %brmerge_i_i1_9, %tmp_262_9

]]></Node>
<StgValue><ssdm name="overflow_10_9"/></StgValue>
</operation>

<operation id="1217" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:967  %brmerge40_demorgan_i_86 = and i1 %tmp_796, %deleted_ones_4_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_86"/></StgValue>
</operation>

<operation id="1218" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:968  %tmp40_demorgan = or i1 %p_38_i_i5_9, %brmerge40_demorgan_i_86

]]></Node>
<StgValue><ssdm name="tmp40_demorgan"/></StgValue>
</operation>

<operation id="1219" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:969  %tmp40 = xor i1 %tmp40_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1220" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:970  %underflow_10_9 = and i1 %tmp_793, %tmp40

]]></Node>
<StgValue><ssdm name="underflow_10_9"/></StgValue>
</operation>

<operation id="1221" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:971  %brmerge_i_i_i4_9 = or i1 %underflow_10_9, %overflow_10_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_9"/></StgValue>
</operation>

<operation id="1222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="carry_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1001  %tmp_802 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_802"/></StgValue>
</operation>

<operation id="1223" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1007  %deleted_zeros_10 = select i1 %carry_14_s, i1 %Range1_all_ones_10, i1 %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_10"/></StgValue>
</operation>

<operation id="1224" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="carry_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1008  %tmp_228_s = xor i1 %tmp_802, true

]]></Node>
<StgValue><ssdm name="tmp_228_s"/></StgValue>
</operation>

<operation id="1225" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="carry_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1009  %p_41_i_i3_s = and i1 %Range2_all_ones_10, %tmp_228_s

]]></Node>
<StgValue><ssdm name="p_41_i_i3_s"/></StgValue>
</operation>

<operation id="1226" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1010  %deleted_ones_10 = select i1 %carry_14_s, i1 %p_41_i_i3_s, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="deleted_ones_10"/></StgValue>
</operation>

<operation id="1227" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1011  %p_38_i_i3_s = and i1 %carry_14_s, %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="p_38_i_i3_s"/></StgValue>
</operation>

<operation id="1228" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1012  %p_not_i_i_10 = xor i1 %deleted_zeros_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_10"/></StgValue>
</operation>

<operation id="1229" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1013  %brmerge_i_i_10 = or i1 %tmp_801, %p_not_i_i_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_10"/></StgValue>
</operation>

<operation id="1230" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1014  %tmp_232_s = xor i1 %tmp_798, true

]]></Node>
<StgValue><ssdm name="tmp_232_s"/></StgValue>
</operation>

<operation id="1231" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1015  %overflow_s = and i1 %brmerge_i_i_10, %tmp_232_s

]]></Node>
<StgValue><ssdm name="overflow_s"/></StgValue>
</operation>

<operation id="1232" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1016  %brmerge40_demorgan_i_87 = and i1 %tmp_801, %deleted_ones_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_87"/></StgValue>
</operation>

<operation id="1233" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1017  %tmp42_demorgan = or i1 %p_38_i_i3_s, %brmerge40_demorgan_i_87

]]></Node>
<StgValue><ssdm name="tmp42_demorgan"/></StgValue>
</operation>

<operation id="1234" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1018  %tmp42 = xor i1 %tmp42_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1235" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1019  %underflow_s = and i1 %tmp_798, %tmp42

]]></Node>
<StgValue><ssdm name="underflow_s"/></StgValue>
</operation>

<operation id="1236" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1020  %brmerge_i_i_i_10 = or i1 %underflow_s, %overflow_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_10"/></StgValue>
</operation>

<operation id="1237" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="carry_18_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1041  %tmp_807 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="1238" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1047  %deleted_zeros_4_s = select i1 %carry_18_s, i1 %Range1_all_ones_4_s, i1 %Range1_all_zeros_4_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_s"/></StgValue>
</operation>

<operation id="1239" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="carry_18_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1048  %tmp_258_s = xor i1 %tmp_807, true

]]></Node>
<StgValue><ssdm name="tmp_258_s"/></StgValue>
</operation>

<operation id="1240" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="carry_18_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1049  %p_41_i_i5_s = and i1 %Range2_all_ones_4_s, %tmp_258_s

]]></Node>
<StgValue><ssdm name="p_41_i_i5_s"/></StgValue>
</operation>

<operation id="1241" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1050  %deleted_ones_4_s = select i1 %carry_18_s, i1 %p_41_i_i5_s, i1 %Range1_all_ones_4_s

]]></Node>
<StgValue><ssdm name="deleted_ones_4_s"/></StgValue>
</operation>

<operation id="1242" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1051  %p_38_i_i5_s = and i1 %carry_18_s, %Range1_all_ones_4_s

]]></Node>
<StgValue><ssdm name="p_38_i_i5_s"/></StgValue>
</operation>

<operation id="1243" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1052  %p_not_i_i4_s = xor i1 %deleted_zeros_4_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_s"/></StgValue>
</operation>

<operation id="1244" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1053  %brmerge_i_i1_s = or i1 %tmp_806, %p_not_i_i4_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_s"/></StgValue>
</operation>

<operation id="1245" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1054  %tmp_262_s = xor i1 %tmp_803, true

]]></Node>
<StgValue><ssdm name="tmp_262_s"/></StgValue>
</operation>

<operation id="1246" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1055  %overflow_10_s = and i1 %brmerge_i_i1_s, %tmp_262_s

]]></Node>
<StgValue><ssdm name="overflow_10_s"/></StgValue>
</operation>

<operation id="1247" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1056  %brmerge40_demorgan_i_88 = and i1 %tmp_806, %deleted_ones_4_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_88"/></StgValue>
</operation>

<operation id="1248" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1057  %tmp44_demorgan = or i1 %p_38_i_i5_s, %brmerge40_demorgan_i_88

]]></Node>
<StgValue><ssdm name="tmp44_demorgan"/></StgValue>
</operation>

<operation id="1249" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1058  %tmp44 = xor i1 %tmp44_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1250" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1059  %underflow_10_s = and i1 %tmp_803, %tmp44

]]></Node>
<StgValue><ssdm name="underflow_10_s"/></StgValue>
</operation>

<operation id="1251" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1060  %brmerge_i_i_i4_s = or i1 %underflow_10_s, %overflow_10_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_s"/></StgValue>
</operation>

<operation id="1252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="carry_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1090  %tmp_812 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_68_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_812"/></StgValue>
</operation>

<operation id="1253" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1096  %deleted_zeros_11 = select i1 %carry_14_10, i1 %Range1_all_ones_11, i1 %Range1_all_zeros_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_11"/></StgValue>
</operation>

<operation id="1254" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="carry_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1097  %tmp_228_10 = xor i1 %tmp_812, true

]]></Node>
<StgValue><ssdm name="tmp_228_10"/></StgValue>
</operation>

<operation id="1255" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="carry_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1098  %p_41_i_i3_10 = and i1 %Range2_all_ones_11, %tmp_228_10

]]></Node>
<StgValue><ssdm name="p_41_i_i3_10"/></StgValue>
</operation>

<operation id="1256" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1099  %deleted_ones_11 = select i1 %carry_14_10, i1 %p_41_i_i3_10, i1 %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="deleted_ones_11"/></StgValue>
</operation>

<operation id="1257" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1100  %p_38_i_i3_10 = and i1 %carry_14_10, %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="p_38_i_i3_10"/></StgValue>
</operation>

<operation id="1258" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1101  %p_not_i_i_11 = xor i1 %deleted_zeros_11, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_11"/></StgValue>
</operation>

<operation id="1259" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1102  %brmerge_i_i_11 = or i1 %tmp_811, %p_not_i_i_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_11"/></StgValue>
</operation>

<operation id="1260" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1103  %tmp_232_10 = xor i1 %tmp_808, true

]]></Node>
<StgValue><ssdm name="tmp_232_10"/></StgValue>
</operation>

<operation id="1261" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1104  %overflow_24 = and i1 %brmerge_i_i_11, %tmp_232_10

]]></Node>
<StgValue><ssdm name="overflow_24"/></StgValue>
</operation>

<operation id="1262" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1105  %brmerge40_demorgan_i_89 = and i1 %tmp_811, %deleted_ones_11

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_89"/></StgValue>
</operation>

<operation id="1263" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1106  %tmp46_demorgan = or i1 %p_38_i_i3_10, %brmerge40_demorgan_i_89

]]></Node>
<StgValue><ssdm name="tmp46_demorgan"/></StgValue>
</operation>

<operation id="1264" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1107  %tmp46 = xor i1 %tmp46_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1265" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1108  %underflow_24 = and i1 %tmp_808, %tmp46

]]></Node>
<StgValue><ssdm name="underflow_24"/></StgValue>
</operation>

<operation id="1266" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1109  %brmerge_i_i_i_11 = or i1 %underflow_24, %overflow_24

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_11"/></StgValue>
</operation>

<operation id="1267" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="carry_18_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1130  %tmp_817 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_817"/></StgValue>
</operation>

<operation id="1268" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1136  %deleted_zeros_4_10 = select i1 %carry_18_10, i1 %Range1_all_ones_4_10, i1 %Range1_all_zeros_4_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_10"/></StgValue>
</operation>

<operation id="1269" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="carry_18_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1137  %tmp_258_10 = xor i1 %tmp_817, true

]]></Node>
<StgValue><ssdm name="tmp_258_10"/></StgValue>
</operation>

<operation id="1270" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="carry_18_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1138  %p_41_i_i5_10 = and i1 %Range2_all_ones_4_10, %tmp_258_10

]]></Node>
<StgValue><ssdm name="p_41_i_i5_10"/></StgValue>
</operation>

<operation id="1271" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1139  %deleted_ones_4_10 = select i1 %carry_18_10, i1 %p_41_i_i5_10, i1 %Range1_all_ones_4_10

]]></Node>
<StgValue><ssdm name="deleted_ones_4_10"/></StgValue>
</operation>

<operation id="1272" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1140  %p_38_i_i5_10 = and i1 %carry_18_10, %Range1_all_ones_4_10

]]></Node>
<StgValue><ssdm name="p_38_i_i5_10"/></StgValue>
</operation>

<operation id="1273" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1141  %p_not_i_i4_10 = xor i1 %deleted_zeros_4_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_10"/></StgValue>
</operation>

<operation id="1274" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1142  %brmerge_i_i1_10 = or i1 %tmp_816, %p_not_i_i4_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_10"/></StgValue>
</operation>

<operation id="1275" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1143  %tmp_262_10 = xor i1 %tmp_813, true

]]></Node>
<StgValue><ssdm name="tmp_262_10"/></StgValue>
</operation>

<operation id="1276" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1144  %overflow_10_10 = and i1 %brmerge_i_i1_10, %tmp_262_10

]]></Node>
<StgValue><ssdm name="overflow_10_10"/></StgValue>
</operation>

<operation id="1277" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1145  %brmerge40_demorgan_i_90 = and i1 %tmp_816, %deleted_ones_4_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_90"/></StgValue>
</operation>

<operation id="1278" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1146  %tmp48_demorgan = or i1 %p_38_i_i5_10, %brmerge40_demorgan_i_90

]]></Node>
<StgValue><ssdm name="tmp48_demorgan"/></StgValue>
</operation>

<operation id="1279" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1147  %tmp48 = xor i1 %tmp48_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1280" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1148  %underflow_10_10 = and i1 %tmp_813, %tmp48

]]></Node>
<StgValue><ssdm name="underflow_10_10"/></StgValue>
</operation>

<operation id="1281" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1149  %brmerge_i_i_i4_10 = or i1 %underflow_10_10, %overflow_10_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_10"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1282" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:86  %tmp3 = or i1 %brmerge40_demorgan_i, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="1283" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:87  %underflow_not = or i1 %tmp3, %p_38_i_i3

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="1284" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:88  %p_Val2_70_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_70_mux"/></StgValue>
</operation>

<operation id="1285" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:89  %p_Val2_s_169 = select i1 %underflow, i8 -128, i8 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_s_169"/></StgValue>
</operation>

<operation id="1286" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:90  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_70_mux, i8 %p_Val2_s_169

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="1287" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:91  store i8 %this_assign_1, i8* %buffer1_1_96_4x4_p_V_35, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:126  %tmp5 = or i1 %brmerge40_demorgan_i_115, %tmp_119

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="1289" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127  %underflow_10_not = or i1 %tmp5, %p_38_i_i5

]]></Node>
<StgValue><ssdm name="underflow_10_not"/></StgValue>
</operation>

<operation id="1290" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:128  %p_Val2_80_mux = select i1 %brmerge_i_i_i4, i8 127, i8 %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_80_mux"/></StgValue>
</operation>

<operation id="1291" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:129  %p_Val2_4_170 = select i1 %underflow_10, i8 -128, i8 %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_4_170"/></StgValue>
</operation>

<operation id="1292" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:130  %this_assign_34_1 = select i1 %underflow_10_not, i8 %p_Val2_80_mux, i8 %p_Val2_4_170

]]></Node>
<StgValue><ssdm name="this_assign_34_1"/></StgValue>
</operation>

<operation id="1293" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:131  store i8 %this_assign_34_1, i8* %buffer1_1_96_4x4_p_V_36, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1294" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:197  %tmp7 = or i1 %brmerge40_demorgan_i_69, %tmp_232_1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="1295" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:198  %underflow_not_1 = or i1 %tmp7, %p_38_i_i3_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="1296" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:199  %p_Val2_70_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_70_1

]]></Node>
<StgValue><ssdm name="p_Val2_70_mux_1"/></StgValue>
</operation>

<operation id="1297" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:200  %p_Val2_70_1_171 = select i1 %underflow_1, i8 -128, i8 %p_Val2_70_1

]]></Node>
<StgValue><ssdm name="p_Val2_70_1_171"/></StgValue>
</operation>

<operation id="1298" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:201  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_70_mux_1, i8 %p_Val2_70_1_171

]]></Node>
<StgValue><ssdm name="this_assign_1_1"/></StgValue>
</operation>

<operation id="1299" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:202  store i8 %this_assign_1_1, i8* %buffer1_1_96_4x4_p_V_39, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1300" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:237  %tmp9 = or i1 %brmerge40_demorgan_i_70, %tmp_262_1

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="1301" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:238  %underflow_10_not_1 = or i1 %tmp9, %p_38_i_i5_1

]]></Node>
<StgValue><ssdm name="underflow_10_not_1"/></StgValue>
</operation>

<operation id="1302" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:239  %p_Val2_80_mux_1 = select i1 %brmerge_i_i_i4_1, i8 127, i8 %p_Val2_80_1

]]></Node>
<StgValue><ssdm name="p_Val2_80_mux_1"/></StgValue>
</operation>

<operation id="1303" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:240  %p_Val2_80_1_172 = select i1 %underflow_10_1, i8 -128, i8 %p_Val2_80_1

]]></Node>
<StgValue><ssdm name="p_Val2_80_1_172"/></StgValue>
</operation>

<operation id="1304" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:241  %this_assign_34_1_1 = select i1 %underflow_10_not_1, i8 %p_Val2_80_mux_1, i8 %p_Val2_80_1_172

]]></Node>
<StgValue><ssdm name="this_assign_34_1_1"/></StgValue>
</operation>

<operation id="1305" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:242  store i8 %this_assign_34_1_1, i8* %buffer1_1_96_4x4_p_V_40, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1306" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:286  %tmp11 = or i1 %brmerge40_demorgan_i_71, %tmp_232_2

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1307" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:287  %underflow_not_2 = or i1 %tmp11, %p_38_i_i3_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="1308" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:288  %p_Val2_70_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_70_2

]]></Node>
<StgValue><ssdm name="p_Val2_70_mux_2"/></StgValue>
</operation>

<operation id="1309" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:289  %p_Val2_70_2_173 = select i1 %underflow_2, i8 -128, i8 %p_Val2_70_2

]]></Node>
<StgValue><ssdm name="p_Val2_70_2_173"/></StgValue>
</operation>

<operation id="1310" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:290  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_70_mux_2, i8 %p_Val2_70_2_173

]]></Node>
<StgValue><ssdm name="this_assign_1_2"/></StgValue>
</operation>

<operation id="1311" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:291  store i8 %this_assign_1_2, i8* %buffer1_1_96_4x4_p_V_43, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:326  %tmp13 = or i1 %brmerge40_demorgan_i_72, %tmp_262_2

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="1313" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:327  %underflow_10_not_2 = or i1 %tmp13, %p_38_i_i5_2

]]></Node>
<StgValue><ssdm name="underflow_10_not_2"/></StgValue>
</operation>

<operation id="1314" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:328  %p_Val2_80_mux_2 = select i1 %brmerge_i_i_i4_2, i8 127, i8 %p_Val2_80_2

]]></Node>
<StgValue><ssdm name="p_Val2_80_mux_2"/></StgValue>
</operation>

<operation id="1315" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:329  %p_Val2_80_2_174 = select i1 %underflow_10_2, i8 -128, i8 %p_Val2_80_2

]]></Node>
<StgValue><ssdm name="p_Val2_80_2_174"/></StgValue>
</operation>

<operation id="1316" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:330  %this_assign_34_1_2 = select i1 %underflow_10_not_2, i8 %p_Val2_80_mux_2, i8 %p_Val2_80_2_174

]]></Node>
<StgValue><ssdm name="this_assign_34_1_2"/></StgValue>
</operation>

<operation id="1317" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:331  store i8 %this_assign_34_1_2, i8* %buffer1_1_96_4x4_p_V_44, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1318" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:375  %tmp15 = or i1 %brmerge40_demorgan_i_73, %tmp_232_3

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="1319" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:376  %underflow_not_3 = or i1 %tmp15, %p_38_i_i3_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="1320" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:377  %p_Val2_70_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_70_3

]]></Node>
<StgValue><ssdm name="p_Val2_70_mux_3"/></StgValue>
</operation>

<operation id="1321" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:378  %p_Val2_70_3_175 = select i1 %underflow_3, i8 -128, i8 %p_Val2_70_3

]]></Node>
<StgValue><ssdm name="p_Val2_70_3_175"/></StgValue>
</operation>

<operation id="1322" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:379  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_70_mux_3, i8 %p_Val2_70_3_175

]]></Node>
<StgValue><ssdm name="this_assign_1_3"/></StgValue>
</operation>

<operation id="1323" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:380  store i8 %this_assign_1_3, i8* %buffer1_1_96_4x4_p_V_47, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1324" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:415  %tmp17 = or i1 %brmerge40_demorgan_i_74, %tmp_262_3

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1325" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:416  %underflow_10_not_3 = or i1 %tmp17, %p_38_i_i5_3

]]></Node>
<StgValue><ssdm name="underflow_10_not_3"/></StgValue>
</operation>

<operation id="1326" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:417  %p_Val2_80_mux_3 = select i1 %brmerge_i_i_i4_3, i8 127, i8 %p_Val2_80_3

]]></Node>
<StgValue><ssdm name="p_Val2_80_mux_3"/></StgValue>
</operation>

<operation id="1327" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:418  %p_Val2_80_3_176 = select i1 %underflow_10_3, i8 -128, i8 %p_Val2_80_3

]]></Node>
<StgValue><ssdm name="p_Val2_80_3_176"/></StgValue>
</operation>

<operation id="1328" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:419  %this_assign_34_1_3 = select i1 %underflow_10_not_3, i8 %p_Val2_80_mux_3, i8 %p_Val2_80_3_176

]]></Node>
<StgValue><ssdm name="this_assign_34_1_3"/></StgValue>
</operation>

<operation id="1329" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:420  store i8 %this_assign_34_1_3, i8* %buffer1_1_96_4x4_p_V_48, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1330" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:464  %tmp19 = or i1 %brmerge40_demorgan_i_75, %tmp_232_4

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="1331" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:465  %underflow_not_4 = or i1 %tmp19, %p_38_i_i3_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="1332" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:466  %p_Val2_70_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_70_4

]]></Node>
<StgValue><ssdm name="p_Val2_70_mux_4"/></StgValue>
</operation>

<operation id="1333" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:467  %p_Val2_70_4_177 = select i1 %underflow_4, i8 -128, i8 %p_Val2_70_4

]]></Node>
<StgValue><ssdm name="p_Val2_70_4_177"/></StgValue>
</operation>

<operation id="1334" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:468  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_70_mux_4, i8 %p_Val2_70_4_177

]]></Node>
<StgValue><ssdm name="this_assign_1_4"/></StgValue>
</operation>

<operation id="1335" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:469  store i8 %this_assign_1_4, i8* %buffer1_1_96_4x4_p_V_51, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1336" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:504  %tmp21 = or i1 %brmerge40_demorgan_i_76, %tmp_262_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1337" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:505  %underflow_10_not_4 = or i1 %tmp21, %p_38_i_i5_4

]]></Node>
<StgValue><ssdm name="underflow_10_not_4"/></StgValue>
</operation>

<operation id="1338" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:506  %p_Val2_80_mux_4 = select i1 %brmerge_i_i_i4_4, i8 127, i8 %p_Val2_80_4

]]></Node>
<StgValue><ssdm name="p_Val2_80_mux_4"/></StgValue>
</operation>

<operation id="1339" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:507  %p_Val2_80_4_178 = select i1 %underflow_10_4, i8 -128, i8 %p_Val2_80_4

]]></Node>
<StgValue><ssdm name="p_Val2_80_4_178"/></StgValue>
</operation>

<operation id="1340" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:508  %this_assign_34_1_4 = select i1 %underflow_10_not_4, i8 %p_Val2_80_mux_4, i8 %p_Val2_80_4_178

]]></Node>
<StgValue><ssdm name="this_assign_34_1_4"/></StgValue>
</operation>

<operation id="1341" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:509  store i8 %this_assign_34_1_4, i8* %buffer1_1_96_4x4_p_V_52, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1342" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:553  %tmp23 = or i1 %brmerge40_demorgan_i_77, %tmp_232_5

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="1343" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:554  %underflow_not_5 = or i1 %tmp23, %p_38_i_i3_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="1344" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:555  %p_Val2_70_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_70_5

]]></Node>
<StgValue><ssdm name="p_Val2_70_mux_5"/></StgValue>
</operation>

<operation id="1345" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:556  %p_Val2_70_5_179 = select i1 %underflow_5, i8 -128, i8 %p_Val2_70_5

]]></Node>
<StgValue><ssdm name="p_Val2_70_5_179"/></StgValue>
</operation>

<operation id="1346" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:557  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_70_mux_5, i8 %p_Val2_70_5_179

]]></Node>
<StgValue><ssdm name="this_assign_1_5"/></StgValue>
</operation>

<operation id="1347" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:558  store i8 %this_assign_1_5, i8* %buffer1_1_96_4x4_p_V_55, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:593  %tmp25 = or i1 %brmerge40_demorgan_i_78, %tmp_262_5

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1349" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:594  %underflow_10_not_5 = or i1 %tmp25, %p_38_i_i5_5

]]></Node>
<StgValue><ssdm name="underflow_10_not_5"/></StgValue>
</operation>

<operation id="1350" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:595  %p_Val2_80_mux_5 = select i1 %brmerge_i_i_i4_5, i8 127, i8 %p_Val2_80_5

]]></Node>
<StgValue><ssdm name="p_Val2_80_mux_5"/></StgValue>
</operation>

<operation id="1351" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:596  %p_Val2_80_5_180 = select i1 %underflow_10_5, i8 -128, i8 %p_Val2_80_5

]]></Node>
<StgValue><ssdm name="p_Val2_80_5_180"/></StgValue>
</operation>

<operation id="1352" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:597  %this_assign_34_1_5 = select i1 %underflow_10_not_5, i8 %p_Val2_80_mux_5, i8 %p_Val2_80_5_180

]]></Node>
<StgValue><ssdm name="this_assign_34_1_5"/></StgValue>
</operation>

<operation id="1353" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:598  store i8 %this_assign_34_1_5, i8* %buffer1_1_96_4x4_p_V_56, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1354" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:642  %tmp27 = or i1 %brmerge40_demorgan_i_79, %tmp_232_6

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1355" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:643  %underflow_not_6 = or i1 %tmp27, %p_38_i_i3_6

]]></Node>
<StgValue><ssdm name="underflow_not_6"/></StgValue>
</operation>

<operation id="1356" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:644  %p_Val2_70_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_70_6

]]></Node>
<StgValue><ssdm name="p_Val2_70_mux_6"/></StgValue>
</operation>

<operation id="1357" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:645  %p_Val2_70_6_181 = select i1 %underflow_6, i8 -128, i8 %p_Val2_70_6

]]></Node>
<StgValue><ssdm name="p_Val2_70_6_181"/></StgValue>
</operation>

<operation id="1358" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:646  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_70_mux_6, i8 %p_Val2_70_6_181

]]></Node>
<StgValue><ssdm name="this_assign_1_6"/></StgValue>
</operation>

<operation id="1359" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:647  store i8 %this_assign_1_6, i8* %buffer1_1_96_4x4_p_V_59, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1360" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:682  %tmp29 = or i1 %brmerge40_demorgan_i_80, %tmp_262_6

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1361" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:683  %underflow_10_not_6 = or i1 %tmp29, %p_38_i_i5_6

]]></Node>
<StgValue><ssdm name="underflow_10_not_6"/></StgValue>
</operation>

<operation id="1362" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:684  %p_Val2_80_mux_6 = select i1 %brmerge_i_i_i4_6, i8 127, i8 %p_Val2_80_6

]]></Node>
<StgValue><ssdm name="p_Val2_80_mux_6"/></StgValue>
</operation>

<operation id="1363" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:685  %p_Val2_80_6_182 = select i1 %underflow_10_6, i8 -128, i8 %p_Val2_80_6

]]></Node>
<StgValue><ssdm name="p_Val2_80_6_182"/></StgValue>
</operation>

<operation id="1364" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:686  %this_assign_34_1_6 = select i1 %underflow_10_not_6, i8 %p_Val2_80_mux_6, i8 %p_Val2_80_6_182

]]></Node>
<StgValue><ssdm name="this_assign_34_1_6"/></StgValue>
</operation>

<operation id="1365" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:687  store i8 %this_assign_34_1_6, i8* %buffer1_1_96_4x4_p_V_60, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1366" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:731  %tmp31 = or i1 %brmerge40_demorgan_i_81, %tmp_232_7

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="1367" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:732  %underflow_not_7 = or i1 %tmp31, %p_38_i_i3_7

]]></Node>
<StgValue><ssdm name="underflow_not_7"/></StgValue>
</operation>

<operation id="1368" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:733  %p_Val2_70_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_70_7

]]></Node>
<StgValue><ssdm name="p_Val2_70_mux_7"/></StgValue>
</operation>

<operation id="1369" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:734  %p_Val2_70_7_183 = select i1 %underflow_7, i8 -128, i8 %p_Val2_70_7

]]></Node>
<StgValue><ssdm name="p_Val2_70_7_183"/></StgValue>
</operation>

<operation id="1370" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:735  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_70_mux_7, i8 %p_Val2_70_7_183

]]></Node>
<StgValue><ssdm name="this_assign_1_7"/></StgValue>
</operation>

<operation id="1371" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:736  store i8 %this_assign_1_7, i8* %buffer1_1_96_4x4_p_V_63, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1372" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:771  %tmp33 = or i1 %brmerge40_demorgan_i_82, %tmp_262_7

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1373" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:772  %underflow_10_not_7 = or i1 %tmp33, %p_38_i_i5_7

]]></Node>
<StgValue><ssdm name="underflow_10_not_7"/></StgValue>
</operation>

<operation id="1374" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:773  %p_Val2_80_mux_7 = select i1 %brmerge_i_i_i4_7, i8 127, i8 %p_Val2_80_7

]]></Node>
<StgValue><ssdm name="p_Val2_80_mux_7"/></StgValue>
</operation>

<operation id="1375" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:774  %p_Val2_80_7_184 = select i1 %underflow_10_7, i8 -128, i8 %p_Val2_80_7

]]></Node>
<StgValue><ssdm name="p_Val2_80_7_184"/></StgValue>
</operation>

<operation id="1376" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:775  %this_assign_34_1_7 = select i1 %underflow_10_not_7, i8 %p_Val2_80_mux_7, i8 %p_Val2_80_7_184

]]></Node>
<StgValue><ssdm name="this_assign_34_1_7"/></StgValue>
</operation>

<operation id="1377" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:776  store i8 %this_assign_34_1_7, i8* %buffer1_1_96_4x4_p_V_64, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1378" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:820  %tmp35 = or i1 %brmerge40_demorgan_i_83, %tmp_232_8

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1379" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:821  %underflow_not_8 = or i1 %tmp35, %p_38_i_i3_8

]]></Node>
<StgValue><ssdm name="underflow_not_8"/></StgValue>
</operation>

<operation id="1380" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:822  %p_Val2_70_mux_8 = select i1 %brmerge_i_i_i_8, i8 127, i8 %p_Val2_70_8

]]></Node>
<StgValue><ssdm name="p_Val2_70_mux_8"/></StgValue>
</operation>

<operation id="1381" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:823  %p_Val2_70_8_185 = select i1 %underflow_8, i8 -128, i8 %p_Val2_70_8

]]></Node>
<StgValue><ssdm name="p_Val2_70_8_185"/></StgValue>
</operation>

<operation id="1382" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:824  %this_assign_1_8 = select i1 %underflow_not_8, i8 %p_Val2_70_mux_8, i8 %p_Val2_70_8_185

]]></Node>
<StgValue><ssdm name="this_assign_1_8"/></StgValue>
</operation>

<operation id="1383" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:825  store i8 %this_assign_1_8, i8* %buffer1_1_96_4x4_p_V_67, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1384" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:932  %tmp39 = or i1 %brmerge40_demorgan_i_85, %tmp_232_9

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1385" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:933  %underflow_not_9 = or i1 %tmp39, %p_38_i_i3_9

]]></Node>
<StgValue><ssdm name="underflow_not_9"/></StgValue>
</operation>

<operation id="1386" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:934  %p_Val2_70_mux_9 = select i1 %brmerge_i_i_i_9, i8 127, i8 %p_Val2_70_9

]]></Node>
<StgValue><ssdm name="p_Val2_70_mux_9"/></StgValue>
</operation>

<operation id="1387" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:935  %p_Val2_70_9_187 = select i1 %underflow_9, i8 -128, i8 %p_Val2_70_9

]]></Node>
<StgValue><ssdm name="p_Val2_70_9_187"/></StgValue>
</operation>

<operation id="1388" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:936  %this_assign_1_9 = select i1 %underflow_not_9, i8 %p_Val2_70_mux_9, i8 %p_Val2_70_9_187

]]></Node>
<StgValue><ssdm name="this_assign_1_9"/></StgValue>
</operation>

<operation id="1389" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:937  store i8 %this_assign_1_9, i8* %buffer1_1_96_4x4_p_V_71, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1390" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:972  %tmp41 = or i1 %brmerge40_demorgan_i_86, %tmp_262_9

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1391" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:973  %underflow_10_not_9 = or i1 %tmp41, %p_38_i_i5_9

]]></Node>
<StgValue><ssdm name="underflow_10_not_9"/></StgValue>
</operation>

<operation id="1392" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:974  %p_Val2_80_mux_9 = select i1 %brmerge_i_i_i4_9, i8 127, i8 %p_Val2_80_9

]]></Node>
<StgValue><ssdm name="p_Val2_80_mux_9"/></StgValue>
</operation>

<operation id="1393" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:975  %p_Val2_80_9_188 = select i1 %underflow_10_9, i8 -128, i8 %p_Val2_80_9

]]></Node>
<StgValue><ssdm name="p_Val2_80_9_188"/></StgValue>
</operation>

<operation id="1394" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:976  %this_assign_34_1_9 = select i1 %underflow_10_not_9, i8 %p_Val2_80_mux_9, i8 %p_Val2_80_9_188

]]></Node>
<StgValue><ssdm name="this_assign_34_1_9"/></StgValue>
</operation>

<operation id="1395" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:977  store i8 %this_assign_34_1_9, i8* %buffer1_1_96_4x4_p_V_72, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1396" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1021  %tmp43 = or i1 %brmerge40_demorgan_i_87, %tmp_232_s

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1397" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1022  %underflow_not_10 = or i1 %tmp43, %p_38_i_i3_s

]]></Node>
<StgValue><ssdm name="underflow_not_10"/></StgValue>
</operation>

<operation id="1398" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1023  %p_Val2_70_mux_s = select i1 %brmerge_i_i_i_10, i8 127, i8 %p_Val2_70_s

]]></Node>
<StgValue><ssdm name="p_Val2_70_mux_s"/></StgValue>
</operation>

<operation id="1399" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1024  %p_Val2_70_s_189 = select i1 %underflow_s, i8 -128, i8 %p_Val2_70_s

]]></Node>
<StgValue><ssdm name="p_Val2_70_s_189"/></StgValue>
</operation>

<operation id="1400" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1025  %this_assign_1_10 = select i1 %underflow_not_10, i8 %p_Val2_70_mux_s, i8 %p_Val2_70_s_189

]]></Node>
<StgValue><ssdm name="this_assign_1_10"/></StgValue>
</operation>

<operation id="1401" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:1026  store i8 %this_assign_1_10, i8* %buffer1_1_96_4x4_p_V_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1402" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1061  %tmp45 = or i1 %brmerge40_demorgan_i_88, %tmp_262_s

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1403" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1062  %underflow_10_not_s = or i1 %tmp45, %p_38_i_i5_s

]]></Node>
<StgValue><ssdm name="underflow_10_not_s"/></StgValue>
</operation>

<operation id="1404" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1063  %p_Val2_80_mux_s = select i1 %brmerge_i_i_i4_s, i8 127, i8 %p_Val2_80_s

]]></Node>
<StgValue><ssdm name="p_Val2_80_mux_s"/></StgValue>
</operation>

<operation id="1405" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1064  %p_Val2_80_s_190 = select i1 %underflow_10_s, i8 -128, i8 %p_Val2_80_s

]]></Node>
<StgValue><ssdm name="p_Val2_80_s_190"/></StgValue>
</operation>

<operation id="1406" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1065  %this_assign_34_1_s = select i1 %underflow_10_not_s, i8 %p_Val2_80_mux_s, i8 %p_Val2_80_s_190

]]></Node>
<StgValue><ssdm name="this_assign_34_1_s"/></StgValue>
</operation>

<operation id="1407" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:1066  store i8 %this_assign_34_1_s, i8* %buffer1_1_96_4x4_p_V_76, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1408" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1110  %tmp47 = or i1 %brmerge40_demorgan_i_89, %tmp_232_10

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="1409" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1111  %underflow_not_11 = or i1 %tmp47, %p_38_i_i3_10

]]></Node>
<StgValue><ssdm name="underflow_not_11"/></StgValue>
</operation>

<operation id="1410" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1112  %p_Val2_70_mux_10 = select i1 %brmerge_i_i_i_11, i8 127, i8 %p_Val2_70_10

]]></Node>
<StgValue><ssdm name="p_Val2_70_mux_10"/></StgValue>
</operation>

<operation id="1411" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1113  %p_Val2_70_10_191 = select i1 %underflow_24, i8 -128, i8 %p_Val2_70_10

]]></Node>
<StgValue><ssdm name="p_Val2_70_10_191"/></StgValue>
</operation>

<operation id="1412" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1114  %this_assign_1_11 = select i1 %underflow_not_11, i8 %p_Val2_70_mux_10, i8 %p_Val2_70_10_191

]]></Node>
<StgValue><ssdm name="this_assign_1_11"/></StgValue>
</operation>

<operation id="1413" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:1115  store i8 %this_assign_1_11, i8* %buffer1_1_96_4x4_p_V_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1414" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1150  %tmp49 = or i1 %brmerge40_demorgan_i_90, %tmp_262_10

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1415" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1151  %underflow_10_not_10 = or i1 %tmp49, %p_38_i_i5_10

]]></Node>
<StgValue><ssdm name="underflow_10_not_10"/></StgValue>
</operation>

<operation id="1416" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1152  %p_Val2_80_mux_10 = select i1 %brmerge_i_i_i4_10, i8 127, i8 %p_Val2_80_10

]]></Node>
<StgValue><ssdm name="p_Val2_80_mux_10"/></StgValue>
</operation>

<operation id="1417" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1153  %p_Val2_80_10_192 = select i1 %underflow_10_10, i8 -128, i8 %p_Val2_80_10

]]></Node>
<StgValue><ssdm name="p_Val2_80_10_192"/></StgValue>
</operation>

<operation id="1418" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1154  %this_assign_34_1_10 = select i1 %underflow_10_not_10, i8 %p_Val2_80_mux_10, i8 %p_Val2_80_10_192

]]></Node>
<StgValue><ssdm name="this_assign_34_1_10"/></StgValue>
</operation>

<operation id="1419" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:1155  store i8 %this_assign_34_1_10, i8* %buffer1_1_96_4x4_p_V_80, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1420" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:826  %buffer1_1_96_4x4_p_V_70 = load i8* %buffer1_1_96_4x4_p_V_68, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_70"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1421" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:826  %buffer1_1_96_4x4_p_V_70 = load i8* %buffer1_1_96_4x4_p_V_68, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_70"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1422" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:827  %tmp_237_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_70, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_237_8"/></StgValue>
</operation>

<operation id="1423" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:828  %tmp_237_8_cast = sext i14 %tmp_237_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_237_8_cast"/></StgValue>
</operation>

<operation id="1424" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:829  %tmp_238_8 = sext i16 %rr_1_V_42 to i17

]]></Node>
<StgValue><ssdm name="tmp_238_8"/></StgValue>
</operation>

<operation id="1425" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:830  %p_Val2_78_8 = add i17 %tmp_238_8, %tmp_237_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78_8"/></StgValue>
</operation>

<operation id="1426" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:831  %tmp_777 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_777"/></StgValue>
</operation>

<operation id="1427" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:832  %p_Val2_79_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_78_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_79_8"/></StgValue>
</operation>

<operation id="1428" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:834  %tmp_241_8 = zext i1 %tmp_778 to i8

]]></Node>
<StgValue><ssdm name="tmp_241_8"/></StgValue>
</operation>

<operation id="1429" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:835  %tmp_779 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_779"/></StgValue>
</operation>

<operation id="1430" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:836  %p_Val2_80_8 = add i8 %tmp_241_8, %p_Val2_79_8

]]></Node>
<StgValue><ssdm name="p_Val2_80_8"/></StgValue>
</operation>

<operation id="1431" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:837  %tmp_780 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_80_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="1432" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:838  %tmp_245_8 = xor i1 %tmp_780, true

]]></Node>
<StgValue><ssdm name="tmp_245_8"/></StgValue>
</operation>

<operation id="1433" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:839  %carry_18_8 = and i1 %tmp_779, %tmp_245_8

]]></Node>
<StgValue><ssdm name="carry_18_8"/></StgValue>
</operation>

<operation id="1434" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:841  %p_Result_138_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_78_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_8"/></StgValue>
</operation>

<operation id="1435" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:842  %Range2_all_ones_4_8 = icmp eq i2 %p_Result_138_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_8"/></StgValue>
</operation>

<operation id="1436" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:843  %p_Result_139_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_78_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_8"/></StgValue>
</operation>

<operation id="1437" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:844  %Range1_all_ones_4_8 = icmp eq i3 %p_Result_139_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_8"/></StgValue>
</operation>

<operation id="1438" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:845  %Range1_all_zeros_4_8 = icmp eq i3 %p_Result_139_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_8"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1439" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="carry_18_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:840  %tmp_781 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_781"/></StgValue>
</operation>

<operation id="1440" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:846  %deleted_zeros_4_8 = select i1 %carry_18_8, i1 %Range1_all_ones_4_8, i1 %Range1_all_zeros_4_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_8"/></StgValue>
</operation>

<operation id="1441" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="carry_18_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:847  %tmp_258_8 = xor i1 %tmp_781, true

]]></Node>
<StgValue><ssdm name="tmp_258_8"/></StgValue>
</operation>

<operation id="1442" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="carry_18_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:848  %p_41_i_i5_8 = and i1 %Range2_all_ones_4_8, %tmp_258_8

]]></Node>
<StgValue><ssdm name="p_41_i_i5_8"/></StgValue>
</operation>

<operation id="1443" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:849  %deleted_ones_4_8 = select i1 %carry_18_8, i1 %p_41_i_i5_8, i1 %Range1_all_ones_4_8

]]></Node>
<StgValue><ssdm name="deleted_ones_4_8"/></StgValue>
</operation>

<operation id="1444" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:850  %p_38_i_i5_8 = and i1 %carry_18_8, %Range1_all_ones_4_8

]]></Node>
<StgValue><ssdm name="p_38_i_i5_8"/></StgValue>
</operation>

<operation id="1445" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:851  %p_not_i_i4_8 = xor i1 %deleted_zeros_4_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_8"/></StgValue>
</operation>

<operation id="1446" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:852  %brmerge_i_i1_8 = or i1 %tmp_780, %p_not_i_i4_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_8"/></StgValue>
</operation>

<operation id="1447" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:853  %tmp_262_8 = xor i1 %tmp_777, true

]]></Node>
<StgValue><ssdm name="tmp_262_8"/></StgValue>
</operation>

<operation id="1448" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:854  %overflow_10_8 = and i1 %brmerge_i_i1_8, %tmp_262_8

]]></Node>
<StgValue><ssdm name="overflow_10_8"/></StgValue>
</operation>

<operation id="1449" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:855  %brmerge40_demorgan_i_84 = and i1 %tmp_780, %deleted_ones_4_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_84"/></StgValue>
</operation>

<operation id="1450" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:856  %tmp36_demorgan = or i1 %p_38_i_i5_8, %brmerge40_demorgan_i_84

]]></Node>
<StgValue><ssdm name="tmp36_demorgan"/></StgValue>
</operation>

<operation id="1451" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:857  %tmp36 = xor i1 %tmp36_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1452" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:858  %underflow_10_8 = and i1 %tmp_777, %tmp36

]]></Node>
<StgValue><ssdm name="underflow_10_8"/></StgValue>
</operation>

<operation id="1453" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:859  %brmerge_i_i_i4_8 = or i1 %underflow_10_8, %overflow_10_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_8"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1454" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:860  %tmp37 = or i1 %brmerge40_demorgan_i_84, %tmp_262_8

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1455" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:861  %underflow_10_not_8 = or i1 %tmp37, %p_38_i_i5_8

]]></Node>
<StgValue><ssdm name="underflow_10_not_8"/></StgValue>
</operation>

<operation id="1456" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:862  %p_Val2_80_mux_8 = select i1 %brmerge_i_i_i4_8, i8 127, i8 %p_Val2_80_8

]]></Node>
<StgValue><ssdm name="p_Val2_80_mux_8"/></StgValue>
</operation>

<operation id="1457" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:863  %p_Val2_80_8_186 = select i1 %underflow_10_8, i8 -128, i8 %p_Val2_80_8

]]></Node>
<StgValue><ssdm name="p_Val2_80_8_186"/></StgValue>
</operation>

<operation id="1458" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:864  %this_assign_34_1_8 = select i1 %underflow_10_not_8, i8 %p_Val2_80_mux_8, i8 %p_Val2_80_8_186

]]></Node>
<StgValue><ssdm name="this_assign_34_1_8"/></StgValue>
</operation>

<operation id="1459" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:865  store i8 %this_assign_34_1_8, i8* %buffer1_1_96_4x4_p_V_68, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1460" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:1160  br label %.preheader92.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1461" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader91:0  %h4 = phi i3 [ %h_5, %5 ], [ 1, %.preheader91.preheader ]

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="1462" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="11" op_0_bw="3">
<![CDATA[
.preheader91:1  %h4_cast_cast1 = zext i3 %h4 to i11

]]></Node>
<StgValue><ssdm name="h4_cast_cast1"/></StgValue>
</operation>

<operation id="1463" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="12" op_0_bw="3">
<![CDATA[
.preheader91:2  %h4_cast_cast = zext i3 %h4 to i12

]]></Node>
<StgValue><ssdm name="h4_cast_cast"/></StgValue>
</operation>

<operation id="1464" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader91:3  %exitcond2 = icmp eq i3 %h4, -3

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="1465" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader91:4  %empty_193 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="1466" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader91:5  br i1 %exitcond2, label %.preheader.preheader, label %.preheader90.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0">
<![CDATA[
.preheader90.preheader:0  br label %.preheader90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1468" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1469" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader90:0  %w5 = phi i3 [ %w_15, %4 ], [ 1, %.preheader90.preheader ]

]]></Node>
<StgValue><ssdm name="w5"/></StgValue>
</operation>

<operation id="1470" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="10" op_0_bw="3">
<![CDATA[
.preheader90:1  %w5_cast_cast1 = zext i3 %w5 to i10

]]></Node>
<StgValue><ssdm name="w5_cast_cast1"/></StgValue>
</operation>

<operation id="1471" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="11" op_0_bw="3">
<![CDATA[
.preheader90:2  %w5_cast_cast2 = zext i3 %w5 to i11

]]></Node>
<StgValue><ssdm name="w5_cast_cast2"/></StgValue>
</operation>

<operation id="1472" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="13" op_0_bw="3">
<![CDATA[
.preheader90:3  %w5_cast_cast = zext i3 %w5 to i13

]]></Node>
<StgValue><ssdm name="w5_cast_cast"/></StgValue>
</operation>

<operation id="1473" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader90:4  %exitcond4 = icmp eq i3 %w5, -3

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="1474" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader90:5  %empty_194 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="1475" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader90:6  br i1 %exitcond4, label %5, label %.preheader89.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1476" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0">
<![CDATA[
.preheader89.preheader:0  br label %.preheader89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1477" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %h_5 = add i3 %h4, 1

]]></Node>
<StgValue><ssdm name="h_5"/></StgValue>
</operation>

<operation id="1478" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1479" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader89:0  %ci6 = phi i7 [ %ci_4, %.preheader89.loopexit ], [ 0, %.preheader89.preheader ]

]]></Node>
<StgValue><ssdm name="ci6"/></StgValue>
</operation>

<operation id="1480" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="11" op_0_bw="7">
<![CDATA[
.preheader89:1  %ci6_cast_cast = zext i7 %ci6 to i11

]]></Node>
<StgValue><ssdm name="ci6_cast_cast"/></StgValue>
</operation>

<operation id="1481" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader89:2  %tmp_311 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1482" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="11" op_0_bw="10">
<![CDATA[
.preheader89:3  %p_shl184_cast = zext i10 %tmp_311 to i11

]]></Node>
<StgValue><ssdm name="p_shl184_cast"/></StgValue>
</operation>

<operation id="1483" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader89:4  %tmp_312 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1484" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="11" op_0_bw="8">
<![CDATA[
.preheader89:5  %p_shl185_cast = zext i8 %tmp_312 to i11

]]></Node>
<StgValue><ssdm name="p_shl185_cast"/></StgValue>
</operation>

<operation id="1485" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader89:6  %tmp_313 = sub i11 %p_shl184_cast, %p_shl185_cast

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1486" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="12" op_0_bw="11">
<![CDATA[
.preheader89:7  %tmp_630_cast = sext i11 %tmp_313 to i12

]]></Node>
<StgValue><ssdm name="tmp_630_cast"/></StgValue>
</operation>

<operation id="1487" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader89:8  %tmp_314 = add i12 %h4_cast_cast, %tmp_630_cast

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1488" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="10" op_0_bw="12">
<![CDATA[
.preheader89:9  %tmp_672 = trunc i12 %tmp_314 to i10

]]></Node>
<StgValue><ssdm name="tmp_672"/></StgValue>
</operation>

<operation id="1489" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader89:10  %p_shl192_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_672, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl192_cast"/></StgValue>
</operation>

<operation id="1490" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader89:11  %p_shl193_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_314, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl193_cast"/></StgValue>
</operation>

<operation id="1491" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader89:12  %tmp_315 = sub i13 %p_shl192_cast, %p_shl193_cast

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1492" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader89:13  %tmp_316 = add i13 %w5_cast_cast, %tmp_315

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1493" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="13">
<![CDATA[
.preheader89:14  %tmp_635_cast = zext i13 %tmp_316 to i32

]]></Node>
<StgValue><ssdm name="tmp_635_cast"/></StgValue>
</operation>

<operation id="1494" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:15  %input_V_addr_1 = getelementptr [3456 x i8]* %input_V, i32 0, i32 %tmp_635_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="1495" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader89:16  %exitcond6 = icmp eq i7 %ci6, -32

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="1496" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader89:17  %empty_195 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="1497" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader89:18  %ci_4 = add i7 1, %ci6

]]></Node>
<StgValue><ssdm name="ci_4"/></StgValue>
</operation>

<operation id="1498" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader89:19  br i1 %exitcond6, label %4, label %.preheader88.0.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1499" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0">
<![CDATA[
.preheader88.0.preheader:0  br label %.preheader88.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1500" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %w_15 = add i3 %w5, 1

]]></Node>
<StgValue><ssdm name="w_15"/></StgValue>
</operation>

<operation id="1501" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1502" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader88.0:0  %indvars_iv4 = phi i3 [ %indvars_iv_next6, %_ifconv1 ], [ 2, %.preheader88.0.preheader ]

]]></Node>
<StgValue><ssdm name="indvars_iv4"/></StgValue>
</operation>

<operation id="1503" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader88.0:1  %indvars_iv5 = phi i4 [ %indvars_iv_next5, %_ifconv1 ], [ 6, %.preheader88.0.preheader ]

]]></Node>
<StgValue><ssdm name="indvars_iv5"/></StgValue>
</operation>

<operation id="1504" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader88.0:2  %co7 = phi i6 [ %co_16_s, %_ifconv1 ], [ 24, %.preheader88.0.preheader ]

]]></Node>
<StgValue><ssdm name="co7"/></StgValue>
</operation>

<operation id="1505" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader88.0:3  %empty_196 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="1506" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader88.0:4  %exitcond8 = icmp eq i6 %co7, -16

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="1507" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader88.0:5  br i1 %exitcond8, label %.preheader89.loopexit, label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
_ifconv1:0  %tmp_818 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %indvars_iv4, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_818"/></StgValue>
</operation>

<operation id="1509" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="11" op_0_bw="10">
<![CDATA[
_ifconv1:1  %p_shl194_cast = zext i10 %tmp_818 to i11

]]></Node>
<StgValue><ssdm name="p_shl194_cast"/></StgValue>
</operation>

<operation id="1510" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
_ifconv1:2  %tmp_819 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %indvars_iv4, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="1511" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="11" op_0_bw="8">
<![CDATA[
_ifconv1:3  %tmp_349 = zext i8 %tmp_819 to i11

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1512" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:4  %tmp_350 = sub i11 %p_shl194_cast, %tmp_349

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1513" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:5  %tmp_351 = add i11 %tmp_350, %ci6_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1514" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:6  %tmp_352 = add i11 %tmp_351, %h4_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1515" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:7  %tmp_353 = add i11 %tmp_352, %w5_cast_cast2

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="1516" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:10  %tmp_820 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %indvars_iv4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="1517" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="10" op_0_bw="6">
<![CDATA[
_ifconv1:11  %p_shl196_cast = zext i6 %tmp_820 to i10

]]></Node>
<StgValue><ssdm name="p_shl196_cast"/></StgValue>
</operation>

<operation id="1518" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
_ifconv1:12  %tmp_821 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %indvars_iv4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="1519" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="10" op_0_bw="4">
<![CDATA[
_ifconv1:13  %p_shl197_cast = zext i4 %tmp_821 to i10

]]></Node>
<StgValue><ssdm name="p_shl197_cast"/></StgValue>
</operation>

<operation id="1520" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv1:14  %tmp_354 = sub i10 %p_shl196_cast, %p_shl197_cast

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1521" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="11" op_0_bw="10">
<![CDATA[
_ifconv1:15  %tmp_956_cast = sext i10 %tmp_354 to i11

]]></Node>
<StgValue><ssdm name="tmp_956_cast"/></StgValue>
</operation>

<operation id="1522" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:16  %tmp_355 = add i11 %tmp_956_cast, %h4_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1523" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="7" op_0_bw="11">
<![CDATA[
_ifconv1:17  %tmp_822 = trunc i11 %tmp_355 to i7

]]></Node>
<StgValue><ssdm name="tmp_822"/></StgValue>
</operation>

<operation id="1524" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
_ifconv1:18  %p_shl198_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_822, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl198_cast"/></StgValue>
</operation>

<operation id="1525" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="9" op_0_bw="11">
<![CDATA[
_ifconv1:19  %tmp_823 = trunc i11 %tmp_355 to i9

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>

<operation id="1526" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ifconv1:20  %p_shl199_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_823, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl199_cast"/></StgValue>
</operation>

<operation id="1527" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv1:21  %tmp_356 = sub i10 %p_shl198_cast, %p_shl199_cast

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1528" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv1:22  %tmp_357 = add i10 %tmp_356, %w5_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1529" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
_ifconv1:26  %tmp_824 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %indvars_iv5, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="1530" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
_ifconv1:27  %tmp_825 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %indvars_iv5, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="1531" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="11" op_0_bw="9">
<![CDATA[
_ifconv1:28  %p_shl201_cast = zext i9 %tmp_825 to i11

]]></Node>
<StgValue><ssdm name="p_shl201_cast"/></StgValue>
</operation>

<operation id="1532" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:29  %tmp_358 = sub i11 %tmp_824, %p_shl201_cast

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1533" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:30  %tmp_359 = add i11 %tmp_358, %ci6_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1534" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
_ifconv1:33  %tmp_826 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %indvars_iv5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>

<operation id="1535" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="11" op_0_bw="7">
<![CDATA[
_ifconv1:34  %p_shl202_cast = zext i7 %tmp_826 to i11

]]></Node>
<StgValue><ssdm name="p_shl202_cast"/></StgValue>
</operation>

<operation id="1536" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ifconv1:35  %tmp_827 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %indvars_iv5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>

<operation id="1537" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="11" op_0_bw="5">
<![CDATA[
_ifconv1:36  %p_shl203_cast = zext i5 %tmp_827 to i11

]]></Node>
<StgValue><ssdm name="p_shl203_cast"/></StgValue>
</operation>

<operation id="1538" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:37  %tmp_360 = sub i11 %p_shl202_cast, %p_shl203_cast

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1539" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="12" op_0_bw="11">
<![CDATA[
_ifconv1:38  %tmp_968_cast = sext i11 %tmp_360 to i12

]]></Node>
<StgValue><ssdm name="tmp_968_cast"/></StgValue>
</operation>

<operation id="1540" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:39  %tmp_361 = add i12 %tmp_968_cast, %h4_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1541" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="7" op_0_bw="12">
<![CDATA[
_ifconv1:40  %tmp_828 = trunc i12 %tmp_361 to i7

]]></Node>
<StgValue><ssdm name="tmp_828"/></StgValue>
</operation>

<operation id="1542" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
_ifconv1:41  %p_shl210_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_828, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl210_cast"/></StgValue>
</operation>

<operation id="1543" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="9" op_0_bw="12">
<![CDATA[
_ifconv1:42  %tmp_829 = trunc i12 %tmp_361 to i9

]]></Node>
<StgValue><ssdm name="tmp_829"/></StgValue>
</operation>

<operation id="1544" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ifconv1:43  %p_shl211_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_829, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl211_cast"/></StgValue>
</operation>

<operation id="1545" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv1:44  %tmp_362 = sub i10 %p_shl210_cast, %p_shl211_cast

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="1546" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv1:45  %tmp_363 = add i10 %tmp_362, %w5_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="1547" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:49  %input_V_load_1 = load i8* %input_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="1548" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv1:1112  %co_16_s = add i6 12, %co7

]]></Node>
<StgValue><ssdm name="co_16_s"/></StgValue>
</operation>

<operation id="1549" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:1113  %indvars_iv_next5 = add i4 1, %indvars_iv5

]]></Node>
<StgValue><ssdm name="indvars_iv_next5"/></StgValue>
</operation>

<operation id="1550" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:1114  %indvars_iv_next6 = add i3 1, %indvars_iv4

]]></Node>
<StgValue><ssdm name="indvars_iv_next6"/></StgValue>
</operation>

<operation id="1551" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="0" op_0_bw="0">
<![CDATA[
.preheader89.loopexit:0  br label %.preheader89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1552" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="11">
<![CDATA[
_ifconv1:8  %tmp_953_cast = sext i11 %tmp_353 to i32

]]></Node>
<StgValue><ssdm name="tmp_953_cast"/></StgValue>
</operation>

<operation id="1553" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:9  %weight_0_V_addr_4 = getelementptr [768 x i8]* %weight_0_V, i32 0, i32 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_4"/></StgValue>
</operation>

<operation id="1554" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:25  %weight_0_V_load_4 = load i8* %weight_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_4"/></StgValue>
</operation>

<operation id="1555" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="11">
<![CDATA[
_ifconv1:31  %tmp_965_cast = sext i11 %tmp_359 to i32

]]></Node>
<StgValue><ssdm name="tmp_965_cast"/></StgValue>
</operation>

<operation id="1556" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:32  %weight_0_V_addr_5 = getelementptr [768 x i8]* %weight_0_V, i32 0, i32 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_5"/></StgValue>
</operation>

<operation id="1557" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:48  %weight_0_V_load_5 = load i8* %weight_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_5"/></StgValue>
</operation>

<operation id="1558" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:49  %input_V_load_1 = load i8* %input_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="1559" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:133  %weight_1_V_addr_4 = getelementptr [768 x i8]* %weight_1_V, i32 0, i32 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_4"/></StgValue>
</operation>

<operation id="1560" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:135  %weight_1_V_load_4 = load i8* %weight_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_4"/></StgValue>
</operation>

<operation id="1561" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:136  %weight_1_V_addr_5 = getelementptr [768 x i8]* %weight_1_V, i32 0, i32 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_5"/></StgValue>
</operation>

<operation id="1562" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:138  %weight_1_V_load_5 = load i8* %weight_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_5"/></StgValue>
</operation>

<operation id="1563" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:222  %weight_2_V_addr_4 = getelementptr [768 x i8]* %weight_2_V, i32 0, i32 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_4"/></StgValue>
</operation>

<operation id="1564" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:224  %weight_2_V_load_4 = load i8* %weight_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_4"/></StgValue>
</operation>

<operation id="1565" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:225  %weight_2_V_addr_5 = getelementptr [768 x i8]* %weight_2_V, i32 0, i32 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_5"/></StgValue>
</operation>

<operation id="1566" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:227  %weight_2_V_load_5 = load i8* %weight_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_5"/></StgValue>
</operation>

<operation id="1567" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:311  %weight_3_V_addr_4 = getelementptr [768 x i8]* %weight_3_V, i32 0, i32 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_4"/></StgValue>
</operation>

<operation id="1568" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:313  %weight_3_V_load_4 = load i8* %weight_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_4"/></StgValue>
</operation>

<operation id="1569" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:314  %weight_3_V_addr_5 = getelementptr [768 x i8]* %weight_3_V, i32 0, i32 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_5"/></StgValue>
</operation>

<operation id="1570" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:316  %weight_3_V_load_5 = load i8* %weight_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_5"/></StgValue>
</operation>

<operation id="1571" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:400  %weight_4_V_addr_4 = getelementptr [768 x i8]* %weight_4_V, i32 0, i32 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_4"/></StgValue>
</operation>

<operation id="1572" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:402  %weight_4_V_load_4 = load i8* %weight_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_4"/></StgValue>
</operation>

<operation id="1573" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:403  %weight_4_V_addr_5 = getelementptr [768 x i8]* %weight_4_V, i32 0, i32 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_5"/></StgValue>
</operation>

<operation id="1574" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:405  %weight_4_V_load_5 = load i8* %weight_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_5"/></StgValue>
</operation>

<operation id="1575" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:489  %weight_5_V_addr_4 = getelementptr [768 x i8]* %weight_5_V, i32 0, i32 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_4"/></StgValue>
</operation>

<operation id="1576" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:491  %weight_5_V_load_4 = load i8* %weight_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_4"/></StgValue>
</operation>

<operation id="1577" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:492  %weight_5_V_addr_5 = getelementptr [768 x i8]* %weight_5_V, i32 0, i32 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_5"/></StgValue>
</operation>

<operation id="1578" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:494  %weight_5_V_load_5 = load i8* %weight_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_5"/></StgValue>
</operation>

<operation id="1579" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:578  %weight_6_V_addr_4 = getelementptr [768 x i8]* %weight_6_V, i32 0, i32 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_4"/></StgValue>
</operation>

<operation id="1580" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:580  %weight_6_V_load_4 = load i8* %weight_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_4"/></StgValue>
</operation>

<operation id="1581" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:581  %weight_6_V_addr_5 = getelementptr [768 x i8]* %weight_6_V, i32 0, i32 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_5"/></StgValue>
</operation>

<operation id="1582" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:583  %weight_6_V_load_5 = load i8* %weight_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_5"/></StgValue>
</operation>

<operation id="1583" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:667  %weight_7_V_addr_4 = getelementptr [768 x i8]* %weight_7_V, i32 0, i32 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_4"/></StgValue>
</operation>

<operation id="1584" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:669  %weight_7_V_load_4 = load i8* %weight_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_4"/></StgValue>
</operation>

<operation id="1585" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:670  %weight_7_V_addr_5 = getelementptr [768 x i8]* %weight_7_V, i32 0, i32 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_5"/></StgValue>
</operation>

<operation id="1586" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:672  %weight_7_V_load_5 = load i8* %weight_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_5"/></StgValue>
</operation>

<operation id="1587" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:756  %weight_8_V_addr_4 = getelementptr [768 x i8]* %weight_8_V, i32 0, i32 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_4"/></StgValue>
</operation>

<operation id="1588" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:758  %weight_8_V_load_4 = load i8* %weight_8_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_4"/></StgValue>
</operation>

<operation id="1589" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:759  %weight_8_V_addr_5 = getelementptr [768 x i8]* %weight_8_V, i32 0, i32 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_5"/></StgValue>
</operation>

<operation id="1590" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:761  %weight_8_V_load_5 = load i8* %weight_8_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_5"/></StgValue>
</operation>

<operation id="1591" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:845  %weight_9_V_addr_4 = getelementptr [768 x i8]* %weight_9_V, i32 0, i32 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_4"/></StgValue>
</operation>

<operation id="1592" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:847  %weight_9_V_load_4 = load i8* %weight_9_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_4"/></StgValue>
</operation>

<operation id="1593" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:848  %weight_9_V_addr_5 = getelementptr [768 x i8]* %weight_9_V, i32 0, i32 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_5"/></StgValue>
</operation>

<operation id="1594" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:850  %weight_9_V_load_5 = load i8* %weight_9_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_5"/></StgValue>
</operation>

<operation id="1595" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:934  %weight_10_V_addr_4 = getelementptr [768 x i8]* %weight_10_V, i32 0, i32 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_4"/></StgValue>
</operation>

<operation id="1596" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:936  %weight_10_V_load_4 = load i8* %weight_10_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_4"/></StgValue>
</operation>

<operation id="1597" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:937  %weight_10_V_addr_5 = getelementptr [768 x i8]* %weight_10_V, i32 0, i32 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_5"/></StgValue>
</operation>

<operation id="1598" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:939  %weight_10_V_load_5 = load i8* %weight_10_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_5"/></StgValue>
</operation>

<operation id="1599" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:1023  %weight_11_V_addr_4 = getelementptr [768 x i8]* %weight_11_V, i32 0, i32 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_4"/></StgValue>
</operation>

<operation id="1600" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:1025  %weight_11_V_load_4 = load i8* %weight_11_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_4"/></StgValue>
</operation>

<operation id="1601" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:1026  %weight_11_V_addr_5 = getelementptr [768 x i8]* %weight_11_V, i32 0, i32 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_5"/></StgValue>
</operation>

<operation id="1602" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:1028  %weight_11_V_load_5 = load i8* %weight_11_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1603" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:25  %weight_0_V_load_4 = load i8* %weight_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_4"/></StgValue>
</operation>

<operation id="1604" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:48  %weight_0_V_load_5 = load i8* %weight_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_5"/></StgValue>
</operation>

<operation id="1605" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:135  %weight_1_V_load_4 = load i8* %weight_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_4"/></StgValue>
</operation>

<operation id="1606" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:138  %weight_1_V_load_5 = load i8* %weight_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_5"/></StgValue>
</operation>

<operation id="1607" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:224  %weight_2_V_load_4 = load i8* %weight_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_4"/></StgValue>
</operation>

<operation id="1608" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:227  %weight_2_V_load_5 = load i8* %weight_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_5"/></StgValue>
</operation>

<operation id="1609" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:313  %weight_3_V_load_4 = load i8* %weight_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_4"/></StgValue>
</operation>

<operation id="1610" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:316  %weight_3_V_load_5 = load i8* %weight_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_5"/></StgValue>
</operation>

<operation id="1611" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:402  %weight_4_V_load_4 = load i8* %weight_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_4"/></StgValue>
</operation>

<operation id="1612" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:405  %weight_4_V_load_5 = load i8* %weight_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_5"/></StgValue>
</operation>

<operation id="1613" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:491  %weight_5_V_load_4 = load i8* %weight_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_4"/></StgValue>
</operation>

<operation id="1614" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:494  %weight_5_V_load_5 = load i8* %weight_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_5"/></StgValue>
</operation>

<operation id="1615" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:580  %weight_6_V_load_4 = load i8* %weight_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_4"/></StgValue>
</operation>

<operation id="1616" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:583  %weight_6_V_load_5 = load i8* %weight_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_5"/></StgValue>
</operation>

<operation id="1617" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:669  %weight_7_V_load_4 = load i8* %weight_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_4"/></StgValue>
</operation>

<operation id="1618" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:672  %weight_7_V_load_5 = load i8* %weight_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_5"/></StgValue>
</operation>

<operation id="1619" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:758  %weight_8_V_load_4 = load i8* %weight_8_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_4"/></StgValue>
</operation>

<operation id="1620" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:761  %weight_8_V_load_5 = load i8* %weight_8_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_5"/></StgValue>
</operation>

<operation id="1621" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:847  %weight_9_V_load_4 = load i8* %weight_9_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_4"/></StgValue>
</operation>

<operation id="1622" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:850  %weight_9_V_load_5 = load i8* %weight_9_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_5"/></StgValue>
</operation>

<operation id="1623" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:936  %weight_10_V_load_4 = load i8* %weight_10_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_4"/></StgValue>
</operation>

<operation id="1624" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:939  %weight_10_V_load_5 = load i8* %weight_10_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_5"/></StgValue>
</operation>

<operation id="1625" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:1025  %weight_11_V_load_4 = load i8* %weight_11_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_4"/></StgValue>
</operation>

<operation id="1626" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="8" op_0_bw="10">
<![CDATA[
_ifconv1:1028  %weight_11_V_load_5 = load i8* %weight_11_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1627" st_id="39" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:50  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_4, i8 %weight_0_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="1628" st_id="39" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:139  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_4, i8 %weight_1_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1629" st_id="39" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:228  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_4, i8 %weight_2_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="1630" st_id="39" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:317  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_4, i8 %weight_3_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1631" st_id="39" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:406  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_4, i8 %weight_4_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="1632" st_id="39" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:495  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_4, i8 %weight_5_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1633" st_id="39" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:584  %MUL_DP_ret48 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_4, i8 %weight_6_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret48"/></StgValue>
</operation>

<operation id="1634" st_id="39" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:673  %MUL_DP_ret50 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_4, i8 %weight_7_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret50"/></StgValue>
</operation>

<operation id="1635" st_id="39" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:762  %MUL_DP_ret52 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_4, i8 %weight_8_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret52"/></StgValue>
</operation>

<operation id="1636" st_id="39" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:851  %MUL_DP_ret54 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_4, i8 %weight_9_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret54"/></StgValue>
</operation>

<operation id="1637" st_id="39" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:940  %MUL_DP_ret56 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_4, i8 %weight_10_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret56"/></StgValue>
</operation>

<operation id="1638" st_id="39" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:1029  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_4, i8 %weight_11_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1639" st_id="40" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:50  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_4, i8 %weight_0_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="1640" st_id="40" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:139  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_4, i8 %weight_1_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1641" st_id="40" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:228  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_4, i8 %weight_2_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="1642" st_id="40" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:317  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_4, i8 %weight_3_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1643" st_id="40" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:406  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_4, i8 %weight_4_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="1644" st_id="40" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:495  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_4, i8 %weight_5_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1645" st_id="40" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:584  %MUL_DP_ret48 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_4, i8 %weight_6_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret48"/></StgValue>
</operation>

<operation id="1646" st_id="40" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:673  %MUL_DP_ret50 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_4, i8 %weight_7_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret50"/></StgValue>
</operation>

<operation id="1647" st_id="40" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:762  %MUL_DP_ret52 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_4, i8 %weight_8_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret52"/></StgValue>
</operation>

<operation id="1648" st_id="40" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:851  %MUL_DP_ret54 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_4, i8 %weight_9_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret54"/></StgValue>
</operation>

<operation id="1649" st_id="40" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:940  %MUL_DP_ret56 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_4, i8 %weight_10_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret56"/></StgValue>
</operation>

<operation id="1650" st_id="40" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:1029  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_4, i8 %weight_11_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1651" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="10">
<![CDATA[
_ifconv1:23  %tmp_961_cast = zext i10 %tmp_357 to i32

]]></Node>
<StgValue><ssdm name="tmp_961_cast"/></StgValue>
</operation>

<operation id="1652" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:24  %buffer1_1_96_4x4_p_V_83 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_83"/></StgValue>
</operation>

<operation id="1653" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="10">
<![CDATA[
_ifconv1:46  %tmp_973_cast = zext i10 %tmp_363 to i32

]]></Node>
<StgValue><ssdm name="tmp_973_cast"/></StgValue>
</operation>

<operation id="1654" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:47  %buffer1_1_96_4x4_p_V_84 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_84"/></StgValue>
</operation>

<operation id="1655" st_id="41" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:50  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_4, i8 %weight_0_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="1656" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:53  %buffer1_1_96_4x4_p_V_85 = load i8* %buffer1_1_96_4x4_p_V_83, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_85"/></StgValue>
</operation>

<operation id="1657" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:93  %buffer1_1_96_4x4_p_V_86 = load i8* %buffer1_1_96_4x4_p_V_84, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_86"/></StgValue>
</operation>

<operation id="1658" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:134  %buffer1_1_96_4x4_p_V_87 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_87"/></StgValue>
</operation>

<operation id="1659" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:137  %buffer1_1_96_4x4_p_V_88 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_88"/></StgValue>
</operation>

<operation id="1660" st_id="41" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:139  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_4, i8 %weight_1_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1661" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:142  %buffer1_1_96_4x4_p_V_89 = load i8* %buffer1_1_96_4x4_p_V_87, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_89"/></StgValue>
</operation>

<operation id="1662" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:182  %buffer1_1_96_4x4_p_V_90 = load i8* %buffer1_1_96_4x4_p_V_88, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_90"/></StgValue>
</operation>

<operation id="1663" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:223  %buffer1_1_96_4x4_p_V_91 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_91"/></StgValue>
</operation>

<operation id="1664" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:226  %buffer1_1_96_4x4_p_V_92 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_92"/></StgValue>
</operation>

<operation id="1665" st_id="41" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:228  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_4, i8 %weight_2_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="1666" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:231  %buffer1_1_96_4x4_p_V_93 = load i8* %buffer1_1_96_4x4_p_V_91, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_93"/></StgValue>
</operation>

<operation id="1667" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:271  %buffer1_1_96_4x4_p_V_94 = load i8* %buffer1_1_96_4x4_p_V_92, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_94"/></StgValue>
</operation>

<operation id="1668" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:312  %buffer1_1_96_4x4_p_V_95 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_95"/></StgValue>
</operation>

<operation id="1669" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:315  %buffer1_1_96_4x4_p_V_96 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_96"/></StgValue>
</operation>

<operation id="1670" st_id="41" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:317  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_4, i8 %weight_3_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1671" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:320  %buffer1_1_96_4x4_p_V_97 = load i8* %buffer1_1_96_4x4_p_V_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_97"/></StgValue>
</operation>

<operation id="1672" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:360  %buffer1_1_96_4x4_p_V_98 = load i8* %buffer1_1_96_4x4_p_V_96, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_98"/></StgValue>
</operation>

<operation id="1673" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:401  %buffer1_1_96_4x4_p_V_99 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_99"/></StgValue>
</operation>

<operation id="1674" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:404  %buffer1_1_96_4x4_p_V_100 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_100"/></StgValue>
</operation>

<operation id="1675" st_id="41" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:406  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_4, i8 %weight_4_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="1676" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:409  %buffer1_1_96_4x4_p_V_101 = load i8* %buffer1_1_96_4x4_p_V_99, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_101"/></StgValue>
</operation>

<operation id="1677" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:449  %buffer1_1_96_4x4_p_V_102 = load i8* %buffer1_1_96_4x4_p_V_100, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_102"/></StgValue>
</operation>

<operation id="1678" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:490  %buffer1_1_96_4x4_p_V_103 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_103"/></StgValue>
</operation>

<operation id="1679" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:493  %buffer1_1_96_4x4_p_V_104 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_104"/></StgValue>
</operation>

<operation id="1680" st_id="41" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:495  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_4, i8 %weight_5_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1681" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:498  %buffer1_1_96_4x4_p_V_105 = load i8* %buffer1_1_96_4x4_p_V_103, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_105"/></StgValue>
</operation>

<operation id="1682" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:538  %buffer1_1_96_4x4_p_V_106 = load i8* %buffer1_1_96_4x4_p_V_104, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_106"/></StgValue>
</operation>

<operation id="1683" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:579  %buffer1_1_96_4x4_p_V_107 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_107"/></StgValue>
</operation>

<operation id="1684" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:582  %buffer1_1_96_4x4_p_V_108 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_108"/></StgValue>
</operation>

<operation id="1685" st_id="41" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:584  %MUL_DP_ret48 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_4, i8 %weight_6_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret48"/></StgValue>
</operation>

<operation id="1686" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:587  %buffer1_1_96_4x4_p_V_109 = load i8* %buffer1_1_96_4x4_p_V_107, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_109"/></StgValue>
</operation>

<operation id="1687" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:627  %buffer1_1_96_4x4_p_V_110 = load i8* %buffer1_1_96_4x4_p_V_108, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_110"/></StgValue>
</operation>

<operation id="1688" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:668  %buffer1_1_96_4x4_p_V_111 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_111"/></StgValue>
</operation>

<operation id="1689" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:671  %buffer1_1_96_4x4_p_V_112 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_112"/></StgValue>
</operation>

<operation id="1690" st_id="41" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:673  %MUL_DP_ret50 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_4, i8 %weight_7_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret50"/></StgValue>
</operation>

<operation id="1691" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:676  %buffer1_1_96_4x4_p_V_113 = load i8* %buffer1_1_96_4x4_p_V_111, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_113"/></StgValue>
</operation>

<operation id="1692" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:716  %buffer1_1_96_4x4_p_V_114 = load i8* %buffer1_1_96_4x4_p_V_112, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_114"/></StgValue>
</operation>

<operation id="1693" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:757  %buffer1_1_96_4x4_p_V_115 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_115"/></StgValue>
</operation>

<operation id="1694" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:760  %buffer1_1_96_4x4_p_V_116 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_116"/></StgValue>
</operation>

<operation id="1695" st_id="41" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:762  %MUL_DP_ret52 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_4, i8 %weight_8_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret52"/></StgValue>
</operation>

<operation id="1696" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:765  %buffer1_1_96_4x4_p_V_117 = load i8* %buffer1_1_96_4x4_p_V_115, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_117"/></StgValue>
</operation>

<operation id="1697" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:805  %buffer1_1_96_4x4_p_V_118 = load i8* %buffer1_1_96_4x4_p_V_116, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_118"/></StgValue>
</operation>

<operation id="1698" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:846  %buffer1_1_96_4x4_p_V_119 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_119"/></StgValue>
</operation>

<operation id="1699" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:849  %buffer1_1_96_4x4_p_V_120 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_120"/></StgValue>
</operation>

<operation id="1700" st_id="41" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:851  %MUL_DP_ret54 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_4, i8 %weight_9_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret54"/></StgValue>
</operation>

<operation id="1701" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:854  %buffer1_1_96_4x4_p_V_121 = load i8* %buffer1_1_96_4x4_p_V_119, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_121"/></StgValue>
</operation>

<operation id="1702" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:894  %buffer1_1_96_4x4_p_V_122 = load i8* %buffer1_1_96_4x4_p_V_120, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_122"/></StgValue>
</operation>

<operation id="1703" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:935  %buffer1_1_96_4x4_p_V_123 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_123"/></StgValue>
</operation>

<operation id="1704" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:938  %buffer1_1_96_4x4_p_V_124 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_124"/></StgValue>
</operation>

<operation id="1705" st_id="41" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:940  %MUL_DP_ret56 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_4, i8 %weight_10_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret56"/></StgValue>
</operation>

<operation id="1706" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:943  %buffer1_1_96_4x4_p_V_125 = load i8* %buffer1_1_96_4x4_p_V_123, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_125"/></StgValue>
</operation>

<operation id="1707" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:983  %buffer1_1_96_4x4_p_V_126 = load i8* %buffer1_1_96_4x4_p_V_124, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_126"/></StgValue>
</operation>

<operation id="1708" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:1024  %buffer1_1_96_4x4_p_V_127 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_127"/></StgValue>
</operation>

<operation id="1709" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:1027  %buffer1_1_96_4x4_p_V_128 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_128"/></StgValue>
</operation>

<operation id="1710" st_id="41" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:1029  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_4, i8 %weight_11_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1711" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:1032  %buffer1_1_96_4x4_p_V_129 = load i8* %buffer1_1_96_4x4_p_V_127, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_129"/></StgValue>
</operation>

<operation id="1712" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:1072  %buffer1_1_96_4x4_p_V_130 = load i8* %buffer1_1_96_4x4_p_V_128, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_130"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1713" st_id="42" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:50  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_4, i8 %weight_0_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="1714" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:51  %rr_0_V_46 = extractvalue { i16, i16 } %MUL_DP_ret36, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_46"/></StgValue>
</operation>

<operation id="1715" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:52  %rr_1_V_46 = extractvalue { i16, i16 } %MUL_DP_ret36, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_46"/></StgValue>
</operation>

<operation id="1716" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:53  %buffer1_1_96_4x4_p_V_85 = load i8* %buffer1_1_96_4x4_p_V_83, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_85"/></StgValue>
</operation>

<operation id="1717" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:60  %tmp_831 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_46, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_831"/></StgValue>
</operation>

<operation id="1718" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:93  %buffer1_1_96_4x4_p_V_86 = load i8* %buffer1_1_96_4x4_p_V_84, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_86"/></StgValue>
</operation>

<operation id="1719" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:100  %tmp_836 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_46, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="1720" st_id="42" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:139  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_4, i8 %weight_1_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1721" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:140  %rr_0_V_47 = extractvalue { i16, i16 } %MUL_DP_ret38, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_47"/></StgValue>
</operation>

<operation id="1722" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:141  %rr_1_V_47 = extractvalue { i16, i16 } %MUL_DP_ret38, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_47"/></StgValue>
</operation>

<operation id="1723" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:142  %buffer1_1_96_4x4_p_V_89 = load i8* %buffer1_1_96_4x4_p_V_87, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_89"/></StgValue>
</operation>

<operation id="1724" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:149  %tmp_841 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_47, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="1725" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:182  %buffer1_1_96_4x4_p_V_90 = load i8* %buffer1_1_96_4x4_p_V_88, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_90"/></StgValue>
</operation>

<operation id="1726" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:189  %tmp_846 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_47, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="1727" st_id="42" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:228  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_4, i8 %weight_2_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="1728" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:229  %rr_0_V_48 = extractvalue { i16, i16 } %MUL_DP_ret40, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_48"/></StgValue>
</operation>

<operation id="1729" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:230  %rr_1_V_48 = extractvalue { i16, i16 } %MUL_DP_ret40, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_48"/></StgValue>
</operation>

<operation id="1730" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:231  %buffer1_1_96_4x4_p_V_93 = load i8* %buffer1_1_96_4x4_p_V_91, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_93"/></StgValue>
</operation>

<operation id="1731" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:238  %tmp_851 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_48, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="1732" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:271  %buffer1_1_96_4x4_p_V_94 = load i8* %buffer1_1_96_4x4_p_V_92, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_94"/></StgValue>
</operation>

<operation id="1733" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:278  %tmp_856 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_48, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_856"/></StgValue>
</operation>

<operation id="1734" st_id="42" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:317  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_4, i8 %weight_3_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1735" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:318  %rr_0_V_49 = extractvalue { i16, i16 } %MUL_DP_ret42, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_49"/></StgValue>
</operation>

<operation id="1736" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:319  %rr_1_V_49 = extractvalue { i16, i16 } %MUL_DP_ret42, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_49"/></StgValue>
</operation>

<operation id="1737" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:320  %buffer1_1_96_4x4_p_V_97 = load i8* %buffer1_1_96_4x4_p_V_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_97"/></StgValue>
</operation>

<operation id="1738" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:327  %tmp_861 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_49, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_861"/></StgValue>
</operation>

<operation id="1739" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:360  %buffer1_1_96_4x4_p_V_98 = load i8* %buffer1_1_96_4x4_p_V_96, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_98"/></StgValue>
</operation>

<operation id="1740" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:367  %tmp_866 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_49, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_866"/></StgValue>
</operation>

<operation id="1741" st_id="42" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:406  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_4, i8 %weight_4_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="1742" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:407  %rr_0_V_50 = extractvalue { i16, i16 } %MUL_DP_ret44, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_50"/></StgValue>
</operation>

<operation id="1743" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:408  %rr_1_V_50 = extractvalue { i16, i16 } %MUL_DP_ret44, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_50"/></StgValue>
</operation>

<operation id="1744" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:409  %buffer1_1_96_4x4_p_V_101 = load i8* %buffer1_1_96_4x4_p_V_99, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_101"/></StgValue>
</operation>

<operation id="1745" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:416  %tmp_871 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_50, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_871"/></StgValue>
</operation>

<operation id="1746" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:449  %buffer1_1_96_4x4_p_V_102 = load i8* %buffer1_1_96_4x4_p_V_100, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_102"/></StgValue>
</operation>

<operation id="1747" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:456  %tmp_876 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_50, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_876"/></StgValue>
</operation>

<operation id="1748" st_id="42" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:495  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_4, i8 %weight_5_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1749" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:496  %rr_0_V_51 = extractvalue { i16, i16 } %MUL_DP_ret46, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_51"/></StgValue>
</operation>

<operation id="1750" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:497  %rr_1_V_51 = extractvalue { i16, i16 } %MUL_DP_ret46, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_51"/></StgValue>
</operation>

<operation id="1751" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:498  %buffer1_1_96_4x4_p_V_105 = load i8* %buffer1_1_96_4x4_p_V_103, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_105"/></StgValue>
</operation>

<operation id="1752" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:505  %tmp_881 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_51, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_881"/></StgValue>
</operation>

<operation id="1753" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:538  %buffer1_1_96_4x4_p_V_106 = load i8* %buffer1_1_96_4x4_p_V_104, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_106"/></StgValue>
</operation>

<operation id="1754" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:545  %tmp_886 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_51, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_886"/></StgValue>
</operation>

<operation id="1755" st_id="42" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:584  %MUL_DP_ret48 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_4, i8 %weight_6_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret48"/></StgValue>
</operation>

<operation id="1756" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:585  %rr_0_V_52 = extractvalue { i16, i16 } %MUL_DP_ret48, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_52"/></StgValue>
</operation>

<operation id="1757" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:586  %rr_1_V_52 = extractvalue { i16, i16 } %MUL_DP_ret48, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_52"/></StgValue>
</operation>

<operation id="1758" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:587  %buffer1_1_96_4x4_p_V_109 = load i8* %buffer1_1_96_4x4_p_V_107, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_109"/></StgValue>
</operation>

<operation id="1759" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:594  %tmp_891 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_52, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_891"/></StgValue>
</operation>

<operation id="1760" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:627  %buffer1_1_96_4x4_p_V_110 = load i8* %buffer1_1_96_4x4_p_V_108, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_110"/></StgValue>
</operation>

<operation id="1761" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:634  %tmp_896 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_52, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_896"/></StgValue>
</operation>

<operation id="1762" st_id="42" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:673  %MUL_DP_ret50 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_4, i8 %weight_7_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret50"/></StgValue>
</operation>

<operation id="1763" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:674  %rr_0_V_53 = extractvalue { i16, i16 } %MUL_DP_ret50, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_53"/></StgValue>
</operation>

<operation id="1764" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:675  %rr_1_V_53 = extractvalue { i16, i16 } %MUL_DP_ret50, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_53"/></StgValue>
</operation>

<operation id="1765" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:676  %buffer1_1_96_4x4_p_V_113 = load i8* %buffer1_1_96_4x4_p_V_111, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_113"/></StgValue>
</operation>

<operation id="1766" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:683  %tmp_901 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_53, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_901"/></StgValue>
</operation>

<operation id="1767" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:716  %buffer1_1_96_4x4_p_V_114 = load i8* %buffer1_1_96_4x4_p_V_112, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_114"/></StgValue>
</operation>

<operation id="1768" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:723  %tmp_906 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_53, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_906"/></StgValue>
</operation>

<operation id="1769" st_id="42" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:762  %MUL_DP_ret52 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_4, i8 %weight_8_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret52"/></StgValue>
</operation>

<operation id="1770" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:763  %rr_0_V_54 = extractvalue { i16, i16 } %MUL_DP_ret52, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_54"/></StgValue>
</operation>

<operation id="1771" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:764  %rr_1_V_54 = extractvalue { i16, i16 } %MUL_DP_ret52, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_54"/></StgValue>
</operation>

<operation id="1772" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:765  %buffer1_1_96_4x4_p_V_117 = load i8* %buffer1_1_96_4x4_p_V_115, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_117"/></StgValue>
</operation>

<operation id="1773" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:772  %tmp_911 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_54, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_911"/></StgValue>
</operation>

<operation id="1774" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:805  %buffer1_1_96_4x4_p_V_118 = load i8* %buffer1_1_96_4x4_p_V_116, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_118"/></StgValue>
</operation>

<operation id="1775" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:812  %tmp_916 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_54, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_916"/></StgValue>
</operation>

<operation id="1776" st_id="42" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:851  %MUL_DP_ret54 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_4, i8 %weight_9_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret54"/></StgValue>
</operation>

<operation id="1777" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:852  %rr_0_V_55 = extractvalue { i16, i16 } %MUL_DP_ret54, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_55"/></StgValue>
</operation>

<operation id="1778" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:853  %rr_1_V_55 = extractvalue { i16, i16 } %MUL_DP_ret54, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_55"/></StgValue>
</operation>

<operation id="1779" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:854  %buffer1_1_96_4x4_p_V_121 = load i8* %buffer1_1_96_4x4_p_V_119, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_121"/></StgValue>
</operation>

<operation id="1780" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:861  %tmp_921 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_55, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_921"/></StgValue>
</operation>

<operation id="1781" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:894  %buffer1_1_96_4x4_p_V_122 = load i8* %buffer1_1_96_4x4_p_V_120, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_122"/></StgValue>
</operation>

<operation id="1782" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:901  %tmp_926 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_55, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="1783" st_id="42" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:940  %MUL_DP_ret56 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_4, i8 %weight_10_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret56"/></StgValue>
</operation>

<operation id="1784" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:941  %rr_0_V_56 = extractvalue { i16, i16 } %MUL_DP_ret56, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_56"/></StgValue>
</operation>

<operation id="1785" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:942  %rr_1_V_56 = extractvalue { i16, i16 } %MUL_DP_ret56, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_56"/></StgValue>
</operation>

<operation id="1786" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:943  %buffer1_1_96_4x4_p_V_125 = load i8* %buffer1_1_96_4x4_p_V_123, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_125"/></StgValue>
</operation>

<operation id="1787" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:950  %tmp_931 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_56, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_931"/></StgValue>
</operation>

<operation id="1788" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:983  %buffer1_1_96_4x4_p_V_126 = load i8* %buffer1_1_96_4x4_p_V_124, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_126"/></StgValue>
</operation>

<operation id="1789" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:990  %tmp_936 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_56, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="1790" st_id="42" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv1:1029  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_4, i8 %weight_11_V_load_5, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1791" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:1030  %rr_0_V_57 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_57"/></StgValue>
</operation>

<operation id="1792" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="16" op_0_bw="32">
<![CDATA[
_ifconv1:1031  %rr_1_V_57 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_57"/></StgValue>
</operation>

<operation id="1793" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:1032  %buffer1_1_96_4x4_p_V_129 = load i8* %buffer1_1_96_4x4_p_V_127, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_129"/></StgValue>
</operation>

<operation id="1794" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:1039  %tmp_941 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_57, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="1795" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:1072  %buffer1_1_96_4x4_p_V_130 = load i8* %buffer1_1_96_4x4_p_V_128, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_130"/></StgValue>
</operation>

<operation id="1796" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:1079  %tmp_946 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_57, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1797" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:54  %tmp_120 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_85, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1798" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:55  %tmp_173_cast = sext i14 %tmp_120 to i17

]]></Node>
<StgValue><ssdm name="tmp_173_cast"/></StgValue>
</operation>

<operation id="1799" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:56  %tmp_121 = sext i16 %rr_0_V_46 to i17

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1800" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:57  %p_Val2_7 = add i17 %tmp_121, %tmp_173_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="1801" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:58  %tmp_830 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_830"/></StgValue>
</operation>

<operation id="1802" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:59  %p_Val2_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="1803" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:61  %tmp_122 = zext i1 %tmp_831 to i8

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1804" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:62  %tmp_832 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_832"/></StgValue>
</operation>

<operation id="1805" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:63  %p_Val2_9 = add i8 %tmp_122, %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="1806" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:64  %tmp_833 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="1807" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:65  %tmp_123 = xor i1 %tmp_833, true

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1808" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:66  %carry_2 = and i1 %tmp_832, %tmp_123

]]></Node>
<StgValue><ssdm name="carry_2"/></StgValue>
</operation>

<operation id="1809" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:68  %p_Result_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="1810" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:69  %Range2_all_ones_3 = icmp eq i2 %p_Result_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="1811" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:70  %p_Result_11 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="1812" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:71  %Range1_all_ones_3 = icmp eq i3 %p_Result_11, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="1813" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:72  %Range1_all_zeros_3 = icmp eq i3 %p_Result_11, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="1814" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:94  %tmp_126 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_86, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1815" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:95  %tmp_191_cast = sext i14 %tmp_126 to i17

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="1816" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:96  %tmp_127 = sext i16 %rr_1_V_46 to i17

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1817" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:97  %p_Val2_1 = add i17 %tmp_127, %tmp_191_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="1818" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:98  %tmp_835 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="1819" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:99  %p_Val2_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="1820" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:101  %tmp_128 = zext i1 %tmp_836 to i8

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1821" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:102  %tmp_837 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="1822" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:103  %p_Val2_11 = add i8 %tmp_128, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="1823" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:104  %tmp_838 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_11, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_838"/></StgValue>
</operation>

<operation id="1824" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:105  %tmp_129 = xor i1 %tmp_838, true

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1825" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:106  %carry_4 = and i1 %tmp_837, %tmp_129

]]></Node>
<StgValue><ssdm name="carry_4"/></StgValue>
</operation>

<operation id="1826" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:108  %p_Result_12 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="1827" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:109  %Range2_all_ones_5 = icmp eq i2 %p_Result_12, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="1828" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:110  %p_Result_13 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="1829" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:111  %Range1_all_ones_5 = icmp eq i3 %p_Result_13, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="1830" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:112  %Range1_all_zeros_5 = icmp eq i3 %p_Result_13, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="1831" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:143  %tmp_217_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_89, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_217_1"/></StgValue>
</operation>

<operation id="1832" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:144  %tmp_217_1_cast = sext i14 %tmp_217_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_217_1_cast"/></StgValue>
</operation>

<operation id="1833" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:145  %tmp_218_1 = sext i16 %rr_0_V_47 to i17

]]></Node>
<StgValue><ssdm name="tmp_218_1"/></StgValue>
</operation>

<operation id="1834" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:146  %p_Val2_73_1 = add i17 %tmp_218_1, %tmp_217_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_73_1"/></StgValue>
</operation>

<operation id="1835" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:147  %tmp_840 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_840"/></StgValue>
</operation>

<operation id="1836" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:148  %p_Val2_74_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_73_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74_1"/></StgValue>
</operation>

<operation id="1837" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:150  %tmp_221_1 = zext i1 %tmp_841 to i8

]]></Node>
<StgValue><ssdm name="tmp_221_1"/></StgValue>
</operation>

<operation id="1838" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:151  %tmp_842 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_842"/></StgValue>
</operation>

<operation id="1839" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:152  %p_Val2_75_1 = add i8 %tmp_221_1, %p_Val2_74_1

]]></Node>
<StgValue><ssdm name="p_Val2_75_1"/></StgValue>
</operation>

<operation id="1840" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:153  %tmp_843 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="1841" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:154  %tmp_227_1 = xor i1 %tmp_843, true

]]></Node>
<StgValue><ssdm name="tmp_227_1"/></StgValue>
</operation>

<operation id="1842" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:155  %carry_15_1 = and i1 %tmp_842, %tmp_227_1

]]></Node>
<StgValue><ssdm name="carry_15_1"/></StgValue>
</operation>

<operation id="1843" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:157  %p_Result_140_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_73_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_1"/></StgValue>
</operation>

<operation id="1844" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:158  %Range2_all_ones_3_1 = icmp eq i2 %p_Result_140_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_1"/></StgValue>
</operation>

<operation id="1845" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:159  %p_Result_141_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_73_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_1"/></StgValue>
</operation>

<operation id="1846" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:160  %Range1_all_ones_3_1 = icmp eq i3 %p_Result_141_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_1"/></StgValue>
</operation>

<operation id="1847" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:161  %Range1_all_zeros_3_1 = icmp eq i3 %p_Result_141_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_1"/></StgValue>
</operation>

<operation id="1848" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:183  %tmp_247_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_90, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_1"/></StgValue>
</operation>

<operation id="1849" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:184  %tmp_247_1_cast = sext i14 %tmp_247_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_1_cast"/></StgValue>
</operation>

<operation id="1850" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:185  %tmp_248_1 = sext i16 %rr_1_V_47 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_1"/></StgValue>
</operation>

<operation id="1851" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:186  %p_Val2_83_1 = add i17 %tmp_248_1, %tmp_247_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_83_1"/></StgValue>
</operation>

<operation id="1852" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:187  %tmp_845 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>

<operation id="1853" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:188  %p_Val2_84_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_83_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_84_1"/></StgValue>
</operation>

<operation id="1854" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:190  %tmp_251_1 = zext i1 %tmp_846 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_1"/></StgValue>
</operation>

<operation id="1855" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:191  %tmp_847 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="1856" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:192  %p_Val2_85_1 = add i8 %tmp_251_1, %p_Val2_84_1

]]></Node>
<StgValue><ssdm name="p_Val2_85_1"/></StgValue>
</operation>

<operation id="1857" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:193  %tmp_848 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="1858" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:194  %tmp_257_1 = xor i1 %tmp_848, true

]]></Node>
<StgValue><ssdm name="tmp_257_1"/></StgValue>
</operation>

<operation id="1859" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:195  %carry_19_1 = and i1 %tmp_847, %tmp_257_1

]]></Node>
<StgValue><ssdm name="carry_19_1"/></StgValue>
</operation>

<operation id="1860" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:197  %p_Result_142_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_83_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_1"/></StgValue>
</operation>

<operation id="1861" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:198  %Range2_all_ones_5_1 = icmp eq i2 %p_Result_142_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_1"/></StgValue>
</operation>

<operation id="1862" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:199  %p_Result_143_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_83_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_1"/></StgValue>
</operation>

<operation id="1863" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:200  %Range1_all_ones_5_1 = icmp eq i3 %p_Result_143_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_1"/></StgValue>
</operation>

<operation id="1864" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:201  %Range1_all_zeros_5_1 = icmp eq i3 %p_Result_143_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_1"/></StgValue>
</operation>

<operation id="1865" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:232  %tmp_217_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_93, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_217_2"/></StgValue>
</operation>

<operation id="1866" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:233  %tmp_217_2_cast = sext i14 %tmp_217_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_217_2_cast"/></StgValue>
</operation>

<operation id="1867" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:234  %tmp_218_2 = sext i16 %rr_0_V_48 to i17

]]></Node>
<StgValue><ssdm name="tmp_218_2"/></StgValue>
</operation>

<operation id="1868" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:235  %p_Val2_73_2 = add i17 %tmp_218_2, %tmp_217_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_73_2"/></StgValue>
</operation>

<operation id="1869" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:236  %tmp_850 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="1870" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:237  %p_Val2_74_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_73_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74_2"/></StgValue>
</operation>

<operation id="1871" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:239  %tmp_221_2 = zext i1 %tmp_851 to i8

]]></Node>
<StgValue><ssdm name="tmp_221_2"/></StgValue>
</operation>

<operation id="1872" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:240  %tmp_852 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_852"/></StgValue>
</operation>

<operation id="1873" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:241  %p_Val2_75_2 = add i8 %tmp_221_2, %p_Val2_74_2

]]></Node>
<StgValue><ssdm name="p_Val2_75_2"/></StgValue>
</operation>

<operation id="1874" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:242  %tmp_853 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_853"/></StgValue>
</operation>

<operation id="1875" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:243  %tmp_227_2 = xor i1 %tmp_853, true

]]></Node>
<StgValue><ssdm name="tmp_227_2"/></StgValue>
</operation>

<operation id="1876" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:244  %carry_15_2 = and i1 %tmp_852, %tmp_227_2

]]></Node>
<StgValue><ssdm name="carry_15_2"/></StgValue>
</operation>

<operation id="1877" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:246  %p_Result_140_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_73_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_2"/></StgValue>
</operation>

<operation id="1878" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:247  %Range2_all_ones_3_2 = icmp eq i2 %p_Result_140_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_2"/></StgValue>
</operation>

<operation id="1879" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:248  %p_Result_141_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_73_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_2"/></StgValue>
</operation>

<operation id="1880" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:249  %Range1_all_ones_3_2 = icmp eq i3 %p_Result_141_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_2"/></StgValue>
</operation>

<operation id="1881" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:250  %Range1_all_zeros_3_2 = icmp eq i3 %p_Result_141_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_2"/></StgValue>
</operation>

<operation id="1882" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:272  %tmp_247_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_94, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_2"/></StgValue>
</operation>

<operation id="1883" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:273  %tmp_247_2_cast = sext i14 %tmp_247_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_2_cast"/></StgValue>
</operation>

<operation id="1884" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:274  %tmp_248_2 = sext i16 %rr_1_V_48 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_2"/></StgValue>
</operation>

<operation id="1885" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:275  %p_Val2_83_2 = add i17 %tmp_248_2, %tmp_247_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_83_2"/></StgValue>
</operation>

<operation id="1886" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:276  %tmp_855 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_855"/></StgValue>
</operation>

<operation id="1887" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:277  %p_Val2_84_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_83_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_84_2"/></StgValue>
</operation>

<operation id="1888" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:279  %tmp_251_2 = zext i1 %tmp_856 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_2"/></StgValue>
</operation>

<operation id="1889" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:280  %tmp_857 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_857"/></StgValue>
</operation>

<operation id="1890" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:281  %p_Val2_85_2 = add i8 %tmp_251_2, %p_Val2_84_2

]]></Node>
<StgValue><ssdm name="p_Val2_85_2"/></StgValue>
</operation>

<operation id="1891" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:282  %tmp_858 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_858"/></StgValue>
</operation>

<operation id="1892" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:283  %tmp_257_2 = xor i1 %tmp_858, true

]]></Node>
<StgValue><ssdm name="tmp_257_2"/></StgValue>
</operation>

<operation id="1893" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:284  %carry_19_2 = and i1 %tmp_857, %tmp_257_2

]]></Node>
<StgValue><ssdm name="carry_19_2"/></StgValue>
</operation>

<operation id="1894" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:286  %p_Result_142_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_83_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_2"/></StgValue>
</operation>

<operation id="1895" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:287  %Range2_all_ones_5_2 = icmp eq i2 %p_Result_142_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_2"/></StgValue>
</operation>

<operation id="1896" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:288  %p_Result_143_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_83_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_2"/></StgValue>
</operation>

<operation id="1897" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:289  %Range1_all_ones_5_2 = icmp eq i3 %p_Result_143_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_2"/></StgValue>
</operation>

<operation id="1898" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:290  %Range1_all_zeros_5_2 = icmp eq i3 %p_Result_143_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_2"/></StgValue>
</operation>

<operation id="1899" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:321  %tmp_217_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_97, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_217_3"/></StgValue>
</operation>

<operation id="1900" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:322  %tmp_217_3_cast = sext i14 %tmp_217_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_217_3_cast"/></StgValue>
</operation>

<operation id="1901" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:323  %tmp_218_3 = sext i16 %rr_0_V_49 to i17

]]></Node>
<StgValue><ssdm name="tmp_218_3"/></StgValue>
</operation>

<operation id="1902" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:324  %p_Val2_73_3 = add i17 %tmp_218_3, %tmp_217_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_73_3"/></StgValue>
</operation>

<operation id="1903" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:325  %tmp_860 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_860"/></StgValue>
</operation>

<operation id="1904" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:326  %p_Val2_74_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_73_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74_3"/></StgValue>
</operation>

<operation id="1905" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:328  %tmp_221_3 = zext i1 %tmp_861 to i8

]]></Node>
<StgValue><ssdm name="tmp_221_3"/></StgValue>
</operation>

<operation id="1906" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:329  %tmp_862 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_862"/></StgValue>
</operation>

<operation id="1907" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:330  %p_Val2_75_3 = add i8 %tmp_221_3, %p_Val2_74_3

]]></Node>
<StgValue><ssdm name="p_Val2_75_3"/></StgValue>
</operation>

<operation id="1908" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:331  %tmp_863 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_863"/></StgValue>
</operation>

<operation id="1909" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:332  %tmp_227_3 = xor i1 %tmp_863, true

]]></Node>
<StgValue><ssdm name="tmp_227_3"/></StgValue>
</operation>

<operation id="1910" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:333  %carry_15_3 = and i1 %tmp_862, %tmp_227_3

]]></Node>
<StgValue><ssdm name="carry_15_3"/></StgValue>
</operation>

<operation id="1911" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:335  %p_Result_140_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_73_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_3"/></StgValue>
</operation>

<operation id="1912" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:336  %Range2_all_ones_3_3 = icmp eq i2 %p_Result_140_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_3"/></StgValue>
</operation>

<operation id="1913" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:337  %p_Result_141_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_73_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_3"/></StgValue>
</operation>

<operation id="1914" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:338  %Range1_all_ones_3_3 = icmp eq i3 %p_Result_141_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_3"/></StgValue>
</operation>

<operation id="1915" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:339  %Range1_all_zeros_3_3 = icmp eq i3 %p_Result_141_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_3"/></StgValue>
</operation>

<operation id="1916" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:361  %tmp_247_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_98, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_3"/></StgValue>
</operation>

<operation id="1917" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:362  %tmp_247_3_cast = sext i14 %tmp_247_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_3_cast"/></StgValue>
</operation>

<operation id="1918" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:363  %tmp_248_3 = sext i16 %rr_1_V_49 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_3"/></StgValue>
</operation>

<operation id="1919" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:364  %p_Val2_83_3 = add i17 %tmp_248_3, %tmp_247_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_83_3"/></StgValue>
</operation>

<operation id="1920" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:365  %tmp_865 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_865"/></StgValue>
</operation>

<operation id="1921" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:366  %p_Val2_84_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_83_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_84_3"/></StgValue>
</operation>

<operation id="1922" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:368  %tmp_251_3 = zext i1 %tmp_866 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_3"/></StgValue>
</operation>

<operation id="1923" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:369  %tmp_867 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_867"/></StgValue>
</operation>

<operation id="1924" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:370  %p_Val2_85_3 = add i8 %tmp_251_3, %p_Val2_84_3

]]></Node>
<StgValue><ssdm name="p_Val2_85_3"/></StgValue>
</operation>

<operation id="1925" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:371  %tmp_868 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_868"/></StgValue>
</operation>

<operation id="1926" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:372  %tmp_257_3 = xor i1 %tmp_868, true

]]></Node>
<StgValue><ssdm name="tmp_257_3"/></StgValue>
</operation>

<operation id="1927" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:373  %carry_19_3 = and i1 %tmp_867, %tmp_257_3

]]></Node>
<StgValue><ssdm name="carry_19_3"/></StgValue>
</operation>

<operation id="1928" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:375  %p_Result_142_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_83_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_3"/></StgValue>
</operation>

<operation id="1929" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:376  %Range2_all_ones_5_3 = icmp eq i2 %p_Result_142_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_3"/></StgValue>
</operation>

<operation id="1930" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:377  %p_Result_143_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_83_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_3"/></StgValue>
</operation>

<operation id="1931" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:378  %Range1_all_ones_5_3 = icmp eq i3 %p_Result_143_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_3"/></StgValue>
</operation>

<operation id="1932" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:379  %Range1_all_zeros_5_3 = icmp eq i3 %p_Result_143_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_3"/></StgValue>
</operation>

<operation id="1933" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:410  %tmp_217_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_101, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_217_4"/></StgValue>
</operation>

<operation id="1934" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:411  %tmp_217_4_cast = sext i14 %tmp_217_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_217_4_cast"/></StgValue>
</operation>

<operation id="1935" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:412  %tmp_218_4 = sext i16 %rr_0_V_50 to i17

]]></Node>
<StgValue><ssdm name="tmp_218_4"/></StgValue>
</operation>

<operation id="1936" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:413  %p_Val2_73_4 = add i17 %tmp_218_4, %tmp_217_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_73_4"/></StgValue>
</operation>

<operation id="1937" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:414  %tmp_870 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_870"/></StgValue>
</operation>

<operation id="1938" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:415  %p_Val2_74_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_73_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74_4"/></StgValue>
</operation>

<operation id="1939" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:417  %tmp_221_4 = zext i1 %tmp_871 to i8

]]></Node>
<StgValue><ssdm name="tmp_221_4"/></StgValue>
</operation>

<operation id="1940" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:418  %tmp_872 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_872"/></StgValue>
</operation>

<operation id="1941" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:419  %p_Val2_75_4 = add i8 %tmp_221_4, %p_Val2_74_4

]]></Node>
<StgValue><ssdm name="p_Val2_75_4"/></StgValue>
</operation>

<operation id="1942" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:420  %tmp_873 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_873"/></StgValue>
</operation>

<operation id="1943" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:421  %tmp_227_4 = xor i1 %tmp_873, true

]]></Node>
<StgValue><ssdm name="tmp_227_4"/></StgValue>
</operation>

<operation id="1944" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:422  %carry_15_4 = and i1 %tmp_872, %tmp_227_4

]]></Node>
<StgValue><ssdm name="carry_15_4"/></StgValue>
</operation>

<operation id="1945" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:424  %p_Result_140_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_73_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_4"/></StgValue>
</operation>

<operation id="1946" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:425  %Range2_all_ones_3_4 = icmp eq i2 %p_Result_140_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_4"/></StgValue>
</operation>

<operation id="1947" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:426  %p_Result_141_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_73_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_4"/></StgValue>
</operation>

<operation id="1948" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:427  %Range1_all_ones_3_4 = icmp eq i3 %p_Result_141_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_4"/></StgValue>
</operation>

<operation id="1949" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:428  %Range1_all_zeros_3_4 = icmp eq i3 %p_Result_141_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_4"/></StgValue>
</operation>

<operation id="1950" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:450  %tmp_247_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_102, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_4"/></StgValue>
</operation>

<operation id="1951" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:451  %tmp_247_4_cast = sext i14 %tmp_247_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_4_cast"/></StgValue>
</operation>

<operation id="1952" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:452  %tmp_248_4 = sext i16 %rr_1_V_50 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_4"/></StgValue>
</operation>

<operation id="1953" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:453  %p_Val2_83_4 = add i17 %tmp_248_4, %tmp_247_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_83_4"/></StgValue>
</operation>

<operation id="1954" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:454  %tmp_875 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_875"/></StgValue>
</operation>

<operation id="1955" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:455  %p_Val2_84_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_83_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_84_4"/></StgValue>
</operation>

<operation id="1956" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:457  %tmp_251_4 = zext i1 %tmp_876 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_4"/></StgValue>
</operation>

<operation id="1957" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:458  %tmp_877 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_877"/></StgValue>
</operation>

<operation id="1958" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:459  %p_Val2_85_4 = add i8 %tmp_251_4, %p_Val2_84_4

]]></Node>
<StgValue><ssdm name="p_Val2_85_4"/></StgValue>
</operation>

<operation id="1959" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:460  %tmp_878 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_878"/></StgValue>
</operation>

<operation id="1960" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:461  %tmp_257_4 = xor i1 %tmp_878, true

]]></Node>
<StgValue><ssdm name="tmp_257_4"/></StgValue>
</operation>

<operation id="1961" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:462  %carry_19_4 = and i1 %tmp_877, %tmp_257_4

]]></Node>
<StgValue><ssdm name="carry_19_4"/></StgValue>
</operation>

<operation id="1962" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:464  %p_Result_142_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_83_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_4"/></StgValue>
</operation>

<operation id="1963" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:465  %Range2_all_ones_5_4 = icmp eq i2 %p_Result_142_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_4"/></StgValue>
</operation>

<operation id="1964" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:466  %p_Result_143_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_83_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_4"/></StgValue>
</operation>

<operation id="1965" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:467  %Range1_all_ones_5_4 = icmp eq i3 %p_Result_143_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_4"/></StgValue>
</operation>

<operation id="1966" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:468  %Range1_all_zeros_5_4 = icmp eq i3 %p_Result_143_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_4"/></StgValue>
</operation>

<operation id="1967" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:499  %tmp_217_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_105, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_217_5"/></StgValue>
</operation>

<operation id="1968" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:500  %tmp_217_5_cast = sext i14 %tmp_217_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_217_5_cast"/></StgValue>
</operation>

<operation id="1969" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:501  %tmp_218_5 = sext i16 %rr_0_V_51 to i17

]]></Node>
<StgValue><ssdm name="tmp_218_5"/></StgValue>
</operation>

<operation id="1970" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:502  %p_Val2_73_5 = add i17 %tmp_218_5, %tmp_217_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_73_5"/></StgValue>
</operation>

<operation id="1971" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:503  %tmp_880 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_880"/></StgValue>
</operation>

<operation id="1972" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:504  %p_Val2_74_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_73_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74_5"/></StgValue>
</operation>

<operation id="1973" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:506  %tmp_221_5 = zext i1 %tmp_881 to i8

]]></Node>
<StgValue><ssdm name="tmp_221_5"/></StgValue>
</operation>

<operation id="1974" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:507  %tmp_882 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_882"/></StgValue>
</operation>

<operation id="1975" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:508  %p_Val2_75_5 = add i8 %tmp_221_5, %p_Val2_74_5

]]></Node>
<StgValue><ssdm name="p_Val2_75_5"/></StgValue>
</operation>

<operation id="1976" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:509  %tmp_883 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_883"/></StgValue>
</operation>

<operation id="1977" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:510  %tmp_227_5 = xor i1 %tmp_883, true

]]></Node>
<StgValue><ssdm name="tmp_227_5"/></StgValue>
</operation>

<operation id="1978" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:511  %carry_15_5 = and i1 %tmp_882, %tmp_227_5

]]></Node>
<StgValue><ssdm name="carry_15_5"/></StgValue>
</operation>

<operation id="1979" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:513  %p_Result_140_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_73_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_5"/></StgValue>
</operation>

<operation id="1980" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:514  %Range2_all_ones_3_5 = icmp eq i2 %p_Result_140_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_5"/></StgValue>
</operation>

<operation id="1981" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:515  %p_Result_141_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_73_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_5"/></StgValue>
</operation>

<operation id="1982" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:516  %Range1_all_ones_3_5 = icmp eq i3 %p_Result_141_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_5"/></StgValue>
</operation>

<operation id="1983" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:517  %Range1_all_zeros_3_5 = icmp eq i3 %p_Result_141_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_5"/></StgValue>
</operation>

<operation id="1984" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:539  %tmp_247_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_106, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_5"/></StgValue>
</operation>

<operation id="1985" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:540  %tmp_247_5_cast = sext i14 %tmp_247_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_5_cast"/></StgValue>
</operation>

<operation id="1986" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:541  %tmp_248_5 = sext i16 %rr_1_V_51 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_5"/></StgValue>
</operation>

<operation id="1987" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:542  %p_Val2_83_5 = add i17 %tmp_248_5, %tmp_247_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_83_5"/></StgValue>
</operation>

<operation id="1988" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:543  %tmp_885 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_885"/></StgValue>
</operation>

<operation id="1989" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:544  %p_Val2_84_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_83_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_84_5"/></StgValue>
</operation>

<operation id="1990" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:546  %tmp_251_5 = zext i1 %tmp_886 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_5"/></StgValue>
</operation>

<operation id="1991" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:547  %tmp_887 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_887"/></StgValue>
</operation>

<operation id="1992" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:548  %p_Val2_85_5 = add i8 %tmp_251_5, %p_Val2_84_5

]]></Node>
<StgValue><ssdm name="p_Val2_85_5"/></StgValue>
</operation>

<operation id="1993" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:549  %tmp_888 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_888"/></StgValue>
</operation>

<operation id="1994" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:550  %tmp_257_5 = xor i1 %tmp_888, true

]]></Node>
<StgValue><ssdm name="tmp_257_5"/></StgValue>
</operation>

<operation id="1995" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:551  %carry_19_5 = and i1 %tmp_887, %tmp_257_5

]]></Node>
<StgValue><ssdm name="carry_19_5"/></StgValue>
</operation>

<operation id="1996" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:553  %p_Result_142_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_83_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_5"/></StgValue>
</operation>

<operation id="1997" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:554  %Range2_all_ones_5_5 = icmp eq i2 %p_Result_142_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_5"/></StgValue>
</operation>

<operation id="1998" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:555  %p_Result_143_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_83_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_5"/></StgValue>
</operation>

<operation id="1999" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:556  %Range1_all_ones_5_5 = icmp eq i3 %p_Result_143_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_5"/></StgValue>
</operation>

<operation id="2000" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:557  %Range1_all_zeros_5_5 = icmp eq i3 %p_Result_143_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_5"/></StgValue>
</operation>

<operation id="2001" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:588  %tmp_217_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_109, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_217_6"/></StgValue>
</operation>

<operation id="2002" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:589  %tmp_217_6_cast = sext i14 %tmp_217_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_217_6_cast"/></StgValue>
</operation>

<operation id="2003" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:590  %tmp_218_6 = sext i16 %rr_0_V_52 to i17

]]></Node>
<StgValue><ssdm name="tmp_218_6"/></StgValue>
</operation>

<operation id="2004" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:591  %p_Val2_73_6 = add i17 %tmp_218_6, %tmp_217_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_73_6"/></StgValue>
</operation>

<operation id="2005" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:592  %tmp_890 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_890"/></StgValue>
</operation>

<operation id="2006" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:593  %p_Val2_74_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_73_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74_6"/></StgValue>
</operation>

<operation id="2007" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:595  %tmp_221_6 = zext i1 %tmp_891 to i8

]]></Node>
<StgValue><ssdm name="tmp_221_6"/></StgValue>
</operation>

<operation id="2008" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:596  %tmp_892 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_892"/></StgValue>
</operation>

<operation id="2009" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:597  %p_Val2_75_6 = add i8 %tmp_221_6, %p_Val2_74_6

]]></Node>
<StgValue><ssdm name="p_Val2_75_6"/></StgValue>
</operation>

<operation id="2010" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:598  %tmp_893 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_893"/></StgValue>
</operation>

<operation id="2011" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:599  %tmp_227_6 = xor i1 %tmp_893, true

]]></Node>
<StgValue><ssdm name="tmp_227_6"/></StgValue>
</operation>

<operation id="2012" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:600  %carry_15_6 = and i1 %tmp_892, %tmp_227_6

]]></Node>
<StgValue><ssdm name="carry_15_6"/></StgValue>
</operation>

<operation id="2013" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:602  %p_Result_140_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_73_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_6"/></StgValue>
</operation>

<operation id="2014" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:603  %Range2_all_ones_3_6 = icmp eq i2 %p_Result_140_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_6"/></StgValue>
</operation>

<operation id="2015" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:604  %p_Result_141_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_73_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_6"/></StgValue>
</operation>

<operation id="2016" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:605  %Range1_all_ones_3_6 = icmp eq i3 %p_Result_141_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_6"/></StgValue>
</operation>

<operation id="2017" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:606  %Range1_all_zeros_3_6 = icmp eq i3 %p_Result_141_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_6"/></StgValue>
</operation>

<operation id="2018" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:628  %tmp_247_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_110, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_6"/></StgValue>
</operation>

<operation id="2019" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:629  %tmp_247_6_cast = sext i14 %tmp_247_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_6_cast"/></StgValue>
</operation>

<operation id="2020" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:630  %tmp_248_6 = sext i16 %rr_1_V_52 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_6"/></StgValue>
</operation>

<operation id="2021" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:631  %p_Val2_83_6 = add i17 %tmp_248_6, %tmp_247_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_83_6"/></StgValue>
</operation>

<operation id="2022" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:632  %tmp_895 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_895"/></StgValue>
</operation>

<operation id="2023" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:633  %p_Val2_84_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_83_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_84_6"/></StgValue>
</operation>

<operation id="2024" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:635  %tmp_251_6 = zext i1 %tmp_896 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_6"/></StgValue>
</operation>

<operation id="2025" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:636  %tmp_897 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_897"/></StgValue>
</operation>

<operation id="2026" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:637  %p_Val2_85_6 = add i8 %tmp_251_6, %p_Val2_84_6

]]></Node>
<StgValue><ssdm name="p_Val2_85_6"/></StgValue>
</operation>

<operation id="2027" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:638  %tmp_898 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_898"/></StgValue>
</operation>

<operation id="2028" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:639  %tmp_257_6 = xor i1 %tmp_898, true

]]></Node>
<StgValue><ssdm name="tmp_257_6"/></StgValue>
</operation>

<operation id="2029" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:640  %carry_19_6 = and i1 %tmp_897, %tmp_257_6

]]></Node>
<StgValue><ssdm name="carry_19_6"/></StgValue>
</operation>

<operation id="2030" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:642  %p_Result_142_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_83_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_6"/></StgValue>
</operation>

<operation id="2031" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:643  %Range2_all_ones_5_6 = icmp eq i2 %p_Result_142_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_6"/></StgValue>
</operation>

<operation id="2032" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:644  %p_Result_143_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_83_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_6"/></StgValue>
</operation>

<operation id="2033" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:645  %Range1_all_ones_5_6 = icmp eq i3 %p_Result_143_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_6"/></StgValue>
</operation>

<operation id="2034" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:646  %Range1_all_zeros_5_6 = icmp eq i3 %p_Result_143_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_6"/></StgValue>
</operation>

<operation id="2035" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:677  %tmp_217_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_113, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_217_7"/></StgValue>
</operation>

<operation id="2036" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:678  %tmp_217_7_cast = sext i14 %tmp_217_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_217_7_cast"/></StgValue>
</operation>

<operation id="2037" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:679  %tmp_218_7 = sext i16 %rr_0_V_53 to i17

]]></Node>
<StgValue><ssdm name="tmp_218_7"/></StgValue>
</operation>

<operation id="2038" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:680  %p_Val2_73_7 = add i17 %tmp_218_7, %tmp_217_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_73_7"/></StgValue>
</operation>

<operation id="2039" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:681  %tmp_900 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_900"/></StgValue>
</operation>

<operation id="2040" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:682  %p_Val2_74_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_73_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74_7"/></StgValue>
</operation>

<operation id="2041" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:684  %tmp_221_7 = zext i1 %tmp_901 to i8

]]></Node>
<StgValue><ssdm name="tmp_221_7"/></StgValue>
</operation>

<operation id="2042" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:685  %tmp_902 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_902"/></StgValue>
</operation>

<operation id="2043" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:686  %p_Val2_75_7 = add i8 %tmp_221_7, %p_Val2_74_7

]]></Node>
<StgValue><ssdm name="p_Val2_75_7"/></StgValue>
</operation>

<operation id="2044" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:687  %tmp_903 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_903"/></StgValue>
</operation>

<operation id="2045" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:688  %tmp_227_7 = xor i1 %tmp_903, true

]]></Node>
<StgValue><ssdm name="tmp_227_7"/></StgValue>
</operation>

<operation id="2046" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:689  %carry_15_7 = and i1 %tmp_902, %tmp_227_7

]]></Node>
<StgValue><ssdm name="carry_15_7"/></StgValue>
</operation>

<operation id="2047" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:691  %p_Result_140_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_73_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_7"/></StgValue>
</operation>

<operation id="2048" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:692  %Range2_all_ones_3_7 = icmp eq i2 %p_Result_140_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_7"/></StgValue>
</operation>

<operation id="2049" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:693  %p_Result_141_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_73_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_7"/></StgValue>
</operation>

<operation id="2050" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:694  %Range1_all_ones_3_7 = icmp eq i3 %p_Result_141_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_7"/></StgValue>
</operation>

<operation id="2051" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:695  %Range1_all_zeros_3_7 = icmp eq i3 %p_Result_141_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_7"/></StgValue>
</operation>

<operation id="2052" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:717  %tmp_247_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_114, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_7"/></StgValue>
</operation>

<operation id="2053" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:718  %tmp_247_7_cast = sext i14 %tmp_247_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_7_cast"/></StgValue>
</operation>

<operation id="2054" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:719  %tmp_248_7 = sext i16 %rr_1_V_53 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_7"/></StgValue>
</operation>

<operation id="2055" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:720  %p_Val2_83_7 = add i17 %tmp_248_7, %tmp_247_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_83_7"/></StgValue>
</operation>

<operation id="2056" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:721  %tmp_905 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_905"/></StgValue>
</operation>

<operation id="2057" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:722  %p_Val2_84_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_83_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_84_7"/></StgValue>
</operation>

<operation id="2058" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:724  %tmp_251_7 = zext i1 %tmp_906 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_7"/></StgValue>
</operation>

<operation id="2059" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:725  %tmp_907 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_907"/></StgValue>
</operation>

<operation id="2060" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:726  %p_Val2_85_7 = add i8 %tmp_251_7, %p_Val2_84_7

]]></Node>
<StgValue><ssdm name="p_Val2_85_7"/></StgValue>
</operation>

<operation id="2061" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:727  %tmp_908 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_908"/></StgValue>
</operation>

<operation id="2062" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:728  %tmp_257_7 = xor i1 %tmp_908, true

]]></Node>
<StgValue><ssdm name="tmp_257_7"/></StgValue>
</operation>

<operation id="2063" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:729  %carry_19_7 = and i1 %tmp_907, %tmp_257_7

]]></Node>
<StgValue><ssdm name="carry_19_7"/></StgValue>
</operation>

<operation id="2064" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:731  %p_Result_142_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_83_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_7"/></StgValue>
</operation>

<operation id="2065" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:732  %Range2_all_ones_5_7 = icmp eq i2 %p_Result_142_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_7"/></StgValue>
</operation>

<operation id="2066" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:733  %p_Result_143_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_83_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_7"/></StgValue>
</operation>

<operation id="2067" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:734  %Range1_all_ones_5_7 = icmp eq i3 %p_Result_143_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_7"/></StgValue>
</operation>

<operation id="2068" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:735  %Range1_all_zeros_5_7 = icmp eq i3 %p_Result_143_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_7"/></StgValue>
</operation>

<operation id="2069" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:766  %tmp_217_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_117, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_217_8"/></StgValue>
</operation>

<operation id="2070" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:767  %tmp_217_8_cast = sext i14 %tmp_217_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_217_8_cast"/></StgValue>
</operation>

<operation id="2071" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:768  %tmp_218_8 = sext i16 %rr_0_V_54 to i17

]]></Node>
<StgValue><ssdm name="tmp_218_8"/></StgValue>
</operation>

<operation id="2072" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:769  %p_Val2_73_8 = add i17 %tmp_218_8, %tmp_217_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_73_8"/></StgValue>
</operation>

<operation id="2073" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:770  %tmp_910 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_910"/></StgValue>
</operation>

<operation id="2074" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:771  %p_Val2_74_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_73_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74_8"/></StgValue>
</operation>

<operation id="2075" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:773  %tmp_221_8 = zext i1 %tmp_911 to i8

]]></Node>
<StgValue><ssdm name="tmp_221_8"/></StgValue>
</operation>

<operation id="2076" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:774  %tmp_912 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_912"/></StgValue>
</operation>

<operation id="2077" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:775  %p_Val2_75_8 = add i8 %tmp_221_8, %p_Val2_74_8

]]></Node>
<StgValue><ssdm name="p_Val2_75_8"/></StgValue>
</operation>

<operation id="2078" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:776  %tmp_913 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_913"/></StgValue>
</operation>

<operation id="2079" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:777  %tmp_227_8 = xor i1 %tmp_913, true

]]></Node>
<StgValue><ssdm name="tmp_227_8"/></StgValue>
</operation>

<operation id="2080" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:778  %carry_15_8 = and i1 %tmp_912, %tmp_227_8

]]></Node>
<StgValue><ssdm name="carry_15_8"/></StgValue>
</operation>

<operation id="2081" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:780  %p_Result_140_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_73_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_8"/></StgValue>
</operation>

<operation id="2082" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:781  %Range2_all_ones_3_8 = icmp eq i2 %p_Result_140_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_8"/></StgValue>
</operation>

<operation id="2083" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:782  %p_Result_141_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_73_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_8"/></StgValue>
</operation>

<operation id="2084" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:783  %Range1_all_ones_3_8 = icmp eq i3 %p_Result_141_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_8"/></StgValue>
</operation>

<operation id="2085" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:784  %Range1_all_zeros_3_8 = icmp eq i3 %p_Result_141_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_8"/></StgValue>
</operation>

<operation id="2086" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:806  %tmp_247_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_118, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_8"/></StgValue>
</operation>

<operation id="2087" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:807  %tmp_247_8_cast = sext i14 %tmp_247_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_8_cast"/></StgValue>
</operation>

<operation id="2088" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:808  %tmp_248_8 = sext i16 %rr_1_V_54 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_8"/></StgValue>
</operation>

<operation id="2089" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:809  %p_Val2_83_8 = add i17 %tmp_248_8, %tmp_247_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_83_8"/></StgValue>
</operation>

<operation id="2090" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:810  %tmp_915 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_915"/></StgValue>
</operation>

<operation id="2091" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:811  %p_Val2_84_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_83_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_84_8"/></StgValue>
</operation>

<operation id="2092" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:813  %tmp_251_8 = zext i1 %tmp_916 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_8"/></StgValue>
</operation>

<operation id="2093" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:814  %tmp_917 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_917"/></StgValue>
</operation>

<operation id="2094" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:815  %p_Val2_85_8 = add i8 %tmp_251_8, %p_Val2_84_8

]]></Node>
<StgValue><ssdm name="p_Val2_85_8"/></StgValue>
</operation>

<operation id="2095" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:816  %tmp_918 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_918"/></StgValue>
</operation>

<operation id="2096" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:817  %tmp_257_8 = xor i1 %tmp_918, true

]]></Node>
<StgValue><ssdm name="tmp_257_8"/></StgValue>
</operation>

<operation id="2097" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:818  %carry_19_8 = and i1 %tmp_917, %tmp_257_8

]]></Node>
<StgValue><ssdm name="carry_19_8"/></StgValue>
</operation>

<operation id="2098" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:820  %p_Result_142_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_83_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_8"/></StgValue>
</operation>

<operation id="2099" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:821  %Range2_all_ones_5_8 = icmp eq i2 %p_Result_142_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_8"/></StgValue>
</operation>

<operation id="2100" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:822  %p_Result_143_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_83_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_8"/></StgValue>
</operation>

<operation id="2101" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:823  %Range1_all_ones_5_8 = icmp eq i3 %p_Result_143_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_8"/></StgValue>
</operation>

<operation id="2102" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:824  %Range1_all_zeros_5_8 = icmp eq i3 %p_Result_143_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_8"/></StgValue>
</operation>

<operation id="2103" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:855  %tmp_217_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_121, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_217_9"/></StgValue>
</operation>

<operation id="2104" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:856  %tmp_217_9_cast = sext i14 %tmp_217_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_217_9_cast"/></StgValue>
</operation>

<operation id="2105" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:857  %tmp_218_9 = sext i16 %rr_0_V_55 to i17

]]></Node>
<StgValue><ssdm name="tmp_218_9"/></StgValue>
</operation>

<operation id="2106" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:858  %p_Val2_73_9 = add i17 %tmp_218_9, %tmp_217_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_73_9"/></StgValue>
</operation>

<operation id="2107" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:859  %tmp_920 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_920"/></StgValue>
</operation>

<operation id="2108" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:860  %p_Val2_74_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_73_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74_9"/></StgValue>
</operation>

<operation id="2109" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:862  %tmp_221_9 = zext i1 %tmp_921 to i8

]]></Node>
<StgValue><ssdm name="tmp_221_9"/></StgValue>
</operation>

<operation id="2110" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:863  %tmp_922 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_922"/></StgValue>
</operation>

<operation id="2111" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:864  %p_Val2_75_9 = add i8 %tmp_221_9, %p_Val2_74_9

]]></Node>
<StgValue><ssdm name="p_Val2_75_9"/></StgValue>
</operation>

<operation id="2112" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:865  %tmp_923 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_923"/></StgValue>
</operation>

<operation id="2113" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:866  %tmp_227_9 = xor i1 %tmp_923, true

]]></Node>
<StgValue><ssdm name="tmp_227_9"/></StgValue>
</operation>

<operation id="2114" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:867  %carry_15_9 = and i1 %tmp_922, %tmp_227_9

]]></Node>
<StgValue><ssdm name="carry_15_9"/></StgValue>
</operation>

<operation id="2115" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:869  %p_Result_140_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_73_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_9"/></StgValue>
</operation>

<operation id="2116" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:870  %Range2_all_ones_3_9 = icmp eq i2 %p_Result_140_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_9"/></StgValue>
</operation>

<operation id="2117" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:871  %p_Result_141_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_73_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_9"/></StgValue>
</operation>

<operation id="2118" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:872  %Range1_all_ones_3_9 = icmp eq i3 %p_Result_141_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_9"/></StgValue>
</operation>

<operation id="2119" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:873  %Range1_all_zeros_3_9 = icmp eq i3 %p_Result_141_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_9"/></StgValue>
</operation>

<operation id="2120" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:895  %tmp_247_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_122, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_9"/></StgValue>
</operation>

<operation id="2121" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:896  %tmp_247_9_cast = sext i14 %tmp_247_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_9_cast"/></StgValue>
</operation>

<operation id="2122" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:897  %tmp_248_9 = sext i16 %rr_1_V_55 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_9"/></StgValue>
</operation>

<operation id="2123" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:898  %p_Val2_83_9 = add i17 %tmp_248_9, %tmp_247_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_83_9"/></StgValue>
</operation>

<operation id="2124" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:899  %tmp_925 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_925"/></StgValue>
</operation>

<operation id="2125" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:900  %p_Val2_84_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_83_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_84_9"/></StgValue>
</operation>

<operation id="2126" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:902  %tmp_251_9 = zext i1 %tmp_926 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_9"/></StgValue>
</operation>

<operation id="2127" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:903  %tmp_927 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_927"/></StgValue>
</operation>

<operation id="2128" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:904  %p_Val2_85_9 = add i8 %tmp_251_9, %p_Val2_84_9

]]></Node>
<StgValue><ssdm name="p_Val2_85_9"/></StgValue>
</operation>

<operation id="2129" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:905  %tmp_928 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_928"/></StgValue>
</operation>

<operation id="2130" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:906  %tmp_257_9 = xor i1 %tmp_928, true

]]></Node>
<StgValue><ssdm name="tmp_257_9"/></StgValue>
</operation>

<operation id="2131" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:907  %carry_19_9 = and i1 %tmp_927, %tmp_257_9

]]></Node>
<StgValue><ssdm name="carry_19_9"/></StgValue>
</operation>

<operation id="2132" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:909  %p_Result_142_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_83_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_9"/></StgValue>
</operation>

<operation id="2133" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:910  %Range2_all_ones_5_9 = icmp eq i2 %p_Result_142_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_9"/></StgValue>
</operation>

<operation id="2134" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:911  %p_Result_143_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_83_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_9"/></StgValue>
</operation>

<operation id="2135" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:912  %Range1_all_ones_5_9 = icmp eq i3 %p_Result_143_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_9"/></StgValue>
</operation>

<operation id="2136" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:913  %Range1_all_zeros_5_9 = icmp eq i3 %p_Result_143_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_9"/></StgValue>
</operation>

<operation id="2137" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:944  %tmp_217_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_125, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_217_s"/></StgValue>
</operation>

<operation id="2138" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:945  %tmp_217_cast = sext i14 %tmp_217_s to i17

]]></Node>
<StgValue><ssdm name="tmp_217_cast"/></StgValue>
</operation>

<operation id="2139" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:946  %tmp_218_s = sext i16 %rr_0_V_56 to i17

]]></Node>
<StgValue><ssdm name="tmp_218_s"/></StgValue>
</operation>

<operation id="2140" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:947  %p_Val2_73_s = add i17 %tmp_218_s, %tmp_217_cast

]]></Node>
<StgValue><ssdm name="p_Val2_73_s"/></StgValue>
</operation>

<operation id="2141" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:948  %tmp_930 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_930"/></StgValue>
</operation>

<operation id="2142" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:949  %p_Val2_74_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_73_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74_s"/></StgValue>
</operation>

<operation id="2143" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:951  %tmp_221_s = zext i1 %tmp_931 to i8

]]></Node>
<StgValue><ssdm name="tmp_221_s"/></StgValue>
</operation>

<operation id="2144" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:952  %tmp_932 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_932"/></StgValue>
</operation>

<operation id="2145" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:953  %p_Val2_75_s = add i8 %tmp_221_s, %p_Val2_74_s

]]></Node>
<StgValue><ssdm name="p_Val2_75_s"/></StgValue>
</operation>

<operation id="2146" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:954  %tmp_933 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_933"/></StgValue>
</operation>

<operation id="2147" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:955  %tmp_227_s = xor i1 %tmp_933, true

]]></Node>
<StgValue><ssdm name="tmp_227_s"/></StgValue>
</operation>

<operation id="2148" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:956  %carry_15_s = and i1 %tmp_932, %tmp_227_s

]]></Node>
<StgValue><ssdm name="carry_15_s"/></StgValue>
</operation>

<operation id="2149" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:958  %p_Result_140_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_73_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_s"/></StgValue>
</operation>

<operation id="2150" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:959  %Range2_all_ones_3_s = icmp eq i2 %p_Result_140_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_s"/></StgValue>
</operation>

<operation id="2151" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:960  %p_Result_141_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_73_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_s"/></StgValue>
</operation>

<operation id="2152" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:961  %Range1_all_ones_3_s = icmp eq i3 %p_Result_141_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_s"/></StgValue>
</operation>

<operation id="2153" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:962  %Range1_all_zeros_3_s = icmp eq i3 %p_Result_141_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_s"/></StgValue>
</operation>

<operation id="2154" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:984  %tmp_247_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_126, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_s"/></StgValue>
</operation>

<operation id="2155" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:985  %tmp_247_cast = sext i14 %tmp_247_s to i17

]]></Node>
<StgValue><ssdm name="tmp_247_cast"/></StgValue>
</operation>

<operation id="2156" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:986  %tmp_248_s = sext i16 %rr_1_V_56 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_s"/></StgValue>
</operation>

<operation id="2157" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:987  %p_Val2_83_s = add i17 %tmp_248_s, %tmp_247_cast

]]></Node>
<StgValue><ssdm name="p_Val2_83_s"/></StgValue>
</operation>

<operation id="2158" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:988  %tmp_935 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="2159" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:989  %p_Val2_84_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_83_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_84_s"/></StgValue>
</operation>

<operation id="2160" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:991  %tmp_251_s = zext i1 %tmp_936 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_s"/></StgValue>
</operation>

<operation id="2161" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:992  %tmp_937 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="2162" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:993  %p_Val2_85_s = add i8 %tmp_251_s, %p_Val2_84_s

]]></Node>
<StgValue><ssdm name="p_Val2_85_s"/></StgValue>
</operation>

<operation id="2163" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:994  %tmp_938 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="2164" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:995  %tmp_257_s = xor i1 %tmp_938, true

]]></Node>
<StgValue><ssdm name="tmp_257_s"/></StgValue>
</operation>

<operation id="2165" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:996  %carry_19_s = and i1 %tmp_937, %tmp_257_s

]]></Node>
<StgValue><ssdm name="carry_19_s"/></StgValue>
</operation>

<operation id="2166" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:998  %p_Result_142_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_83_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_s"/></StgValue>
</operation>

<operation id="2167" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:999  %Range2_all_ones_5_s = icmp eq i2 %p_Result_142_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_s"/></StgValue>
</operation>

<operation id="2168" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:1000  %p_Result_143_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_83_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_s"/></StgValue>
</operation>

<operation id="2169" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:1001  %Range1_all_ones_5_s = icmp eq i3 %p_Result_143_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_s"/></StgValue>
</operation>

<operation id="2170" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:1002  %Range1_all_zeros_5_s = icmp eq i3 %p_Result_143_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_s"/></StgValue>
</operation>

<operation id="2171" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:1033  %tmp_217_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_129, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_217_10"/></StgValue>
</operation>

<operation id="2172" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:1034  %tmp_217_10_cast = sext i14 %tmp_217_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_217_10_cast"/></StgValue>
</operation>

<operation id="2173" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:1035  %tmp_218_10 = sext i16 %rr_0_V_57 to i17

]]></Node>
<StgValue><ssdm name="tmp_218_10"/></StgValue>
</operation>

<operation id="2174" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:1036  %p_Val2_73_10 = add i17 %tmp_218_10, %tmp_217_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_73_10"/></StgValue>
</operation>

<operation id="2175" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:1037  %tmp_940 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="2176" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:1038  %p_Val2_74_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_73_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_74_10"/></StgValue>
</operation>

<operation id="2177" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:1040  %tmp_221_10 = zext i1 %tmp_941 to i8

]]></Node>
<StgValue><ssdm name="tmp_221_10"/></StgValue>
</operation>

<operation id="2178" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:1041  %tmp_942 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="2179" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:1042  %p_Val2_75_10 = add i8 %tmp_221_10, %p_Val2_74_10

]]></Node>
<StgValue><ssdm name="p_Val2_75_10"/></StgValue>
</operation>

<operation id="2180" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:1043  %tmp_943 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="2181" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1044  %tmp_227_10 = xor i1 %tmp_943, true

]]></Node>
<StgValue><ssdm name="tmp_227_10"/></StgValue>
</operation>

<operation id="2182" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1045  %carry_15_10 = and i1 %tmp_942, %tmp_227_10

]]></Node>
<StgValue><ssdm name="carry_15_10"/></StgValue>
</operation>

<operation id="2183" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:1047  %p_Result_140_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_73_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_10"/></StgValue>
</operation>

<operation id="2184" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:1048  %Range2_all_ones_3_10 = icmp eq i2 %p_Result_140_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_10"/></StgValue>
</operation>

<operation id="2185" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:1049  %p_Result_141_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_73_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_10"/></StgValue>
</operation>

<operation id="2186" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:1050  %Range1_all_ones_3_10 = icmp eq i3 %p_Result_141_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_10"/></StgValue>
</operation>

<operation id="2187" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:1051  %Range1_all_zeros_3_10 = icmp eq i3 %p_Result_141_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_10"/></StgValue>
</operation>

<operation id="2188" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:1073  %tmp_247_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_130, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_10"/></StgValue>
</operation>

<operation id="2189" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="17" op_0_bw="14">
<![CDATA[
_ifconv1:1074  %tmp_247_10_cast = sext i14 %tmp_247_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_10_cast"/></StgValue>
</operation>

<operation id="2190" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:1075  %tmp_248_10 = sext i16 %rr_1_V_57 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_10"/></StgValue>
</operation>

<operation id="2191" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:1076  %p_Val2_83_10 = add i17 %tmp_248_10, %tmp_247_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_83_10"/></StgValue>
</operation>

<operation id="2192" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:1077  %tmp_945 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="2193" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:1078  %p_Val2_84_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_83_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_84_10"/></StgValue>
</operation>

<operation id="2194" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="8" op_0_bw="1">
<![CDATA[
_ifconv1:1080  %tmp_251_10 = zext i1 %tmp_946 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_10"/></StgValue>
</operation>

<operation id="2195" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:1081  %tmp_947 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="2196" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:1082  %p_Val2_85_10 = add i8 %tmp_251_10, %p_Val2_84_10

]]></Node>
<StgValue><ssdm name="p_Val2_85_10"/></StgValue>
</operation>

<operation id="2197" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:1083  %tmp_948 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="2198" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1084  %tmp_257_10 = xor i1 %tmp_948, true

]]></Node>
<StgValue><ssdm name="tmp_257_10"/></StgValue>
</operation>

<operation id="2199" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1085  %carry_19_10 = and i1 %tmp_947, %tmp_257_10

]]></Node>
<StgValue><ssdm name="carry_19_10"/></StgValue>
</operation>

<operation id="2200" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:1087  %p_Result_142_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_83_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_10"/></StgValue>
</operation>

<operation id="2201" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:1088  %Range2_all_ones_5_10 = icmp eq i2 %p_Result_142_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_10"/></StgValue>
</operation>

<operation id="2202" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:1089  %p_Result_143_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_83_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_10"/></StgValue>
</operation>

<operation id="2203" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:1090  %Range1_all_ones_5_10 = icmp eq i3 %p_Result_143_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_10"/></StgValue>
</operation>

<operation id="2204" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:1091  %Range1_all_zeros_5_10 = icmp eq i3 %p_Result_143_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_10"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2205" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="carry_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:67  %tmp_834 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="2206" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:73  %deleted_zeros_3 = select i1 %carry_2, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="2207" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="carry_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:74  %tmp_124 = xor i1 %tmp_834, true

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2208" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="carry_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:75  %p_41_i_i4 = and i1 %Range2_all_ones_3, %tmp_124

]]></Node>
<StgValue><ssdm name="p_41_i_i4"/></StgValue>
</operation>

<operation id="2209" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:76  %deleted_ones_3 = select i1 %carry_2, i1 %p_41_i_i4, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="2210" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:77  %p_38_i_i4 = and i1 %carry_2, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i_i4"/></StgValue>
</operation>

<operation id="2211" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:78  %p_not_i_i3 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3"/></StgValue>
</operation>

<operation id="2212" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:79  %brmerge_i_i9 = or i1 %tmp_833, %p_not_i_i3

]]></Node>
<StgValue><ssdm name="brmerge_i_i9"/></StgValue>
</operation>

<operation id="2213" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:80  %tmp_125 = xor i1 %tmp_830, true

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2214" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:81  %overflow_11 = and i1 %brmerge_i_i9, %tmp_125

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="2215" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:82  %brmerge40_demorgan_i_91 = and i1 %tmp_833, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_91"/></StgValue>
</operation>

<operation id="2216" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:83  %tmp50_demorgan = or i1 %p_38_i_i4, %brmerge40_demorgan_i_91

]]></Node>
<StgValue><ssdm name="tmp50_demorgan"/></StgValue>
</operation>

<operation id="2217" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:84  %tmp50 = xor i1 %tmp50_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="2218" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:85  %underflow_11 = and i1 %tmp_830, %tmp50

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="2219" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:86  %brmerge_i_i_i3 = or i1 %underflow_11, %overflow_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3"/></StgValue>
</operation>

<operation id="2220" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="carry_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:107  %tmp_839 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_839"/></StgValue>
</operation>

<operation id="2221" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:113  %deleted_zeros_5 = select i1 %carry_4, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="2222" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="carry_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:114  %tmp_130 = xor i1 %tmp_839, true

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="2223" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="carry_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:115  %p_41_i_i = and i1 %Range2_all_ones_5, %tmp_130

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="2224" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:116  %deleted_ones_5 = select i1 %carry_4, i1 %p_41_i_i, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="2225" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:117  %p_38_i_i = and i1 %carry_4, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="2226" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:118  %p_not_i_i5 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5"/></StgValue>
</operation>

<operation id="2227" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:119  %brmerge_i_i2 = or i1 %tmp_838, %p_not_i_i5

]]></Node>
<StgValue><ssdm name="brmerge_i_i2"/></StgValue>
</operation>

<operation id="2228" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:120  %tmp_131 = xor i1 %tmp_835, true

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2229" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:121  %overflow_12 = and i1 %brmerge_i_i2, %tmp_131

]]></Node>
<StgValue><ssdm name="overflow_12"/></StgValue>
</operation>

<operation id="2230" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:122  %brmerge40_demorgan_i_92 = and i1 %tmp_838, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_92"/></StgValue>
</operation>

<operation id="2231" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:123  %tmp52_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_92

]]></Node>
<StgValue><ssdm name="tmp52_demorgan"/></StgValue>
</operation>

<operation id="2232" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:124  %tmp52 = xor i1 %tmp52_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="2233" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:125  %underflow_12 = and i1 %tmp_835, %tmp52

]]></Node>
<StgValue><ssdm name="underflow_12"/></StgValue>
</operation>

<operation id="2234" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:126  %brmerge_i_i_i5 = or i1 %underflow_12, %overflow_12

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5"/></StgValue>
</operation>

<operation id="2235" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="carry_15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:156  %tmp_844 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="2236" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:162  %deleted_zeros_3_1 = select i1 %carry_15_1, i1 %Range1_all_ones_3_1, i1 %Range1_all_zeros_3_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_1"/></StgValue>
</operation>

<operation id="2237" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="carry_15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:163  %tmp_233_1 = xor i1 %tmp_844, true

]]></Node>
<StgValue><ssdm name="tmp_233_1"/></StgValue>
</operation>

<operation id="2238" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="carry_15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:164  %p_41_i_i4_1 = and i1 %Range2_all_ones_3_1, %tmp_233_1

]]></Node>
<StgValue><ssdm name="p_41_i_i4_1"/></StgValue>
</operation>

<operation id="2239" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:165  %deleted_ones_3_1 = select i1 %carry_15_1, i1 %p_41_i_i4_1, i1 %Range1_all_ones_3_1

]]></Node>
<StgValue><ssdm name="deleted_ones_3_1"/></StgValue>
</operation>

<operation id="2240" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:166  %p_38_i_i4_1 = and i1 %carry_15_1, %Range1_all_ones_3_1

]]></Node>
<StgValue><ssdm name="p_38_i_i4_1"/></StgValue>
</operation>

<operation id="2241" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:167  %p_not_i_i3_1 = xor i1 %deleted_zeros_3_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_1"/></StgValue>
</operation>

<operation id="2242" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:168  %brmerge_i_i9_1 = or i1 %tmp_843, %p_not_i_i3_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_1"/></StgValue>
</operation>

<operation id="2243" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:169  %tmp_235_1 = xor i1 %tmp_840, true

]]></Node>
<StgValue><ssdm name="tmp_235_1"/></StgValue>
</operation>

<operation id="2244" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:170  %overflow_11_1 = and i1 %brmerge_i_i9_1, %tmp_235_1

]]></Node>
<StgValue><ssdm name="overflow_11_1"/></StgValue>
</operation>

<operation id="2245" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:171  %brmerge40_demorgan_i_93 = and i1 %tmp_843, %deleted_ones_3_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_93"/></StgValue>
</operation>

<operation id="2246" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:172  %tmp54_demorgan = or i1 %p_38_i_i4_1, %brmerge40_demorgan_i_93

]]></Node>
<StgValue><ssdm name="tmp54_demorgan"/></StgValue>
</operation>

<operation id="2247" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:173  %tmp54 = xor i1 %tmp54_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="2248" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:174  %underflow_11_1 = and i1 %tmp_840, %tmp54

]]></Node>
<StgValue><ssdm name="underflow_11_1"/></StgValue>
</operation>

<operation id="2249" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:175  %brmerge_i_i_i3_1 = or i1 %underflow_11_1, %overflow_11_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_1"/></StgValue>
</operation>

<operation id="2250" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="carry_19_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:196  %tmp_849 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="2251" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:202  %deleted_zeros_5_1 = select i1 %carry_19_1, i1 %Range1_all_ones_5_1, i1 %Range1_all_zeros_5_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_1"/></StgValue>
</operation>

<operation id="2252" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="carry_19_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:203  %tmp_263_1 = xor i1 %tmp_849, true

]]></Node>
<StgValue><ssdm name="tmp_263_1"/></StgValue>
</operation>

<operation id="2253" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="carry_19_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:204  %p_41_i_i_1 = and i1 %Range2_all_ones_5_1, %tmp_263_1

]]></Node>
<StgValue><ssdm name="p_41_i_i_1"/></StgValue>
</operation>

<operation id="2254" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:205  %deleted_ones_5_1 = select i1 %carry_19_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_5_1

]]></Node>
<StgValue><ssdm name="deleted_ones_5_1"/></StgValue>
</operation>

<operation id="2255" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:206  %p_38_i_i_1 = and i1 %carry_19_1, %Range1_all_ones_5_1

]]></Node>
<StgValue><ssdm name="p_38_i_i_1"/></StgValue>
</operation>

<operation id="2256" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:207  %p_not_i_i5_1 = xor i1 %deleted_zeros_5_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_1"/></StgValue>
</operation>

<operation id="2257" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:208  %brmerge_i_i2_1 = or i1 %tmp_848, %p_not_i_i5_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_1"/></StgValue>
</operation>

<operation id="2258" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:209  %tmp_265_1 = xor i1 %tmp_845, true

]]></Node>
<StgValue><ssdm name="tmp_265_1"/></StgValue>
</operation>

<operation id="2259" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:210  %overflow_12_1 = and i1 %brmerge_i_i2_1, %tmp_265_1

]]></Node>
<StgValue><ssdm name="overflow_12_1"/></StgValue>
</operation>

<operation id="2260" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:211  %brmerge40_demorgan_i_94 = and i1 %tmp_848, %deleted_ones_5_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_94"/></StgValue>
</operation>

<operation id="2261" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:212  %tmp56_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_94

]]></Node>
<StgValue><ssdm name="tmp56_demorgan"/></StgValue>
</operation>

<operation id="2262" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:213  %tmp56 = xor i1 %tmp56_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="2263" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:214  %underflow_12_1 = and i1 %tmp_845, %tmp56

]]></Node>
<StgValue><ssdm name="underflow_12_1"/></StgValue>
</operation>

<operation id="2264" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:215  %brmerge_i_i_i5_1 = or i1 %underflow_12_1, %overflow_12_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_1"/></StgValue>
</operation>

<operation id="2265" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="carry_15_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:245  %tmp_854 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_854"/></StgValue>
</operation>

<operation id="2266" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:251  %deleted_zeros_3_2 = select i1 %carry_15_2, i1 %Range1_all_ones_3_2, i1 %Range1_all_zeros_3_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_2"/></StgValue>
</operation>

<operation id="2267" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="carry_15_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:252  %tmp_233_2 = xor i1 %tmp_854, true

]]></Node>
<StgValue><ssdm name="tmp_233_2"/></StgValue>
</operation>

<operation id="2268" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="carry_15_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:253  %p_41_i_i4_2 = and i1 %Range2_all_ones_3_2, %tmp_233_2

]]></Node>
<StgValue><ssdm name="p_41_i_i4_2"/></StgValue>
</operation>

<operation id="2269" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:254  %deleted_ones_3_2 = select i1 %carry_15_2, i1 %p_41_i_i4_2, i1 %Range1_all_ones_3_2

]]></Node>
<StgValue><ssdm name="deleted_ones_3_2"/></StgValue>
</operation>

<operation id="2270" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:255  %p_38_i_i4_2 = and i1 %carry_15_2, %Range1_all_ones_3_2

]]></Node>
<StgValue><ssdm name="p_38_i_i4_2"/></StgValue>
</operation>

<operation id="2271" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:256  %p_not_i_i3_2 = xor i1 %deleted_zeros_3_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_2"/></StgValue>
</operation>

<operation id="2272" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:257  %brmerge_i_i9_2 = or i1 %tmp_853, %p_not_i_i3_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_2"/></StgValue>
</operation>

<operation id="2273" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:258  %tmp_235_2 = xor i1 %tmp_850, true

]]></Node>
<StgValue><ssdm name="tmp_235_2"/></StgValue>
</operation>

<operation id="2274" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:259  %overflow_11_2 = and i1 %brmerge_i_i9_2, %tmp_235_2

]]></Node>
<StgValue><ssdm name="overflow_11_2"/></StgValue>
</operation>

<operation id="2275" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:260  %brmerge40_demorgan_i_95 = and i1 %tmp_853, %deleted_ones_3_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_95"/></StgValue>
</operation>

<operation id="2276" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:261  %tmp58_demorgan = or i1 %p_38_i_i4_2, %brmerge40_demorgan_i_95

]]></Node>
<StgValue><ssdm name="tmp58_demorgan"/></StgValue>
</operation>

<operation id="2277" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:262  %tmp58 = xor i1 %tmp58_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="2278" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:263  %underflow_11_2 = and i1 %tmp_850, %tmp58

]]></Node>
<StgValue><ssdm name="underflow_11_2"/></StgValue>
</operation>

<operation id="2279" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:264  %brmerge_i_i_i3_2 = or i1 %underflow_11_2, %overflow_11_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_2"/></StgValue>
</operation>

<operation id="2280" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="carry_19_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:285  %tmp_859 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_859"/></StgValue>
</operation>

<operation id="2281" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:291  %deleted_zeros_5_2 = select i1 %carry_19_2, i1 %Range1_all_ones_5_2, i1 %Range1_all_zeros_5_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_2"/></StgValue>
</operation>

<operation id="2282" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="carry_19_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:292  %tmp_263_2 = xor i1 %tmp_859, true

]]></Node>
<StgValue><ssdm name="tmp_263_2"/></StgValue>
</operation>

<operation id="2283" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="carry_19_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:293  %p_41_i_i_2 = and i1 %Range2_all_ones_5_2, %tmp_263_2

]]></Node>
<StgValue><ssdm name="p_41_i_i_2"/></StgValue>
</operation>

<operation id="2284" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:294  %deleted_ones_5_2 = select i1 %carry_19_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_5_2

]]></Node>
<StgValue><ssdm name="deleted_ones_5_2"/></StgValue>
</operation>

<operation id="2285" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:295  %p_38_i_i_2 = and i1 %carry_19_2, %Range1_all_ones_5_2

]]></Node>
<StgValue><ssdm name="p_38_i_i_2"/></StgValue>
</operation>

<operation id="2286" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:296  %p_not_i_i5_2 = xor i1 %deleted_zeros_5_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_2"/></StgValue>
</operation>

<operation id="2287" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:297  %brmerge_i_i2_2 = or i1 %tmp_858, %p_not_i_i5_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_2"/></StgValue>
</operation>

<operation id="2288" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:298  %tmp_265_2 = xor i1 %tmp_855, true

]]></Node>
<StgValue><ssdm name="tmp_265_2"/></StgValue>
</operation>

<operation id="2289" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:299  %overflow_12_2 = and i1 %brmerge_i_i2_2, %tmp_265_2

]]></Node>
<StgValue><ssdm name="overflow_12_2"/></StgValue>
</operation>

<operation id="2290" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:300  %brmerge40_demorgan_i_96 = and i1 %tmp_858, %deleted_ones_5_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_96"/></StgValue>
</operation>

<operation id="2291" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:301  %tmp60_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_96

]]></Node>
<StgValue><ssdm name="tmp60_demorgan"/></StgValue>
</operation>

<operation id="2292" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:302  %tmp60 = xor i1 %tmp60_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="2293" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:303  %underflow_12_2 = and i1 %tmp_855, %tmp60

]]></Node>
<StgValue><ssdm name="underflow_12_2"/></StgValue>
</operation>

<operation id="2294" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:304  %brmerge_i_i_i5_2 = or i1 %underflow_12_2, %overflow_12_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_2"/></StgValue>
</operation>

<operation id="2295" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="carry_15_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:334  %tmp_864 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_864"/></StgValue>
</operation>

<operation id="2296" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:340  %deleted_zeros_3_3 = select i1 %carry_15_3, i1 %Range1_all_ones_3_3, i1 %Range1_all_zeros_3_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_3"/></StgValue>
</operation>

<operation id="2297" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="carry_15_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:341  %tmp_233_3 = xor i1 %tmp_864, true

]]></Node>
<StgValue><ssdm name="tmp_233_3"/></StgValue>
</operation>

<operation id="2298" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="carry_15_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:342  %p_41_i_i4_3 = and i1 %Range2_all_ones_3_3, %tmp_233_3

]]></Node>
<StgValue><ssdm name="p_41_i_i4_3"/></StgValue>
</operation>

<operation id="2299" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:343  %deleted_ones_3_3 = select i1 %carry_15_3, i1 %p_41_i_i4_3, i1 %Range1_all_ones_3_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3_3"/></StgValue>
</operation>

<operation id="2300" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:344  %p_38_i_i4_3 = and i1 %carry_15_3, %Range1_all_ones_3_3

]]></Node>
<StgValue><ssdm name="p_38_i_i4_3"/></StgValue>
</operation>

<operation id="2301" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:345  %p_not_i_i3_3 = xor i1 %deleted_zeros_3_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_3"/></StgValue>
</operation>

<operation id="2302" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:346  %brmerge_i_i9_3 = or i1 %tmp_863, %p_not_i_i3_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_3"/></StgValue>
</operation>

<operation id="2303" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:347  %tmp_235_3 = xor i1 %tmp_860, true

]]></Node>
<StgValue><ssdm name="tmp_235_3"/></StgValue>
</operation>

<operation id="2304" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:348  %overflow_11_3 = and i1 %brmerge_i_i9_3, %tmp_235_3

]]></Node>
<StgValue><ssdm name="overflow_11_3"/></StgValue>
</operation>

<operation id="2305" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:349  %brmerge40_demorgan_i_97 = and i1 %tmp_863, %deleted_ones_3_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_97"/></StgValue>
</operation>

<operation id="2306" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:350  %tmp62_demorgan = or i1 %p_38_i_i4_3, %brmerge40_demorgan_i_97

]]></Node>
<StgValue><ssdm name="tmp62_demorgan"/></StgValue>
</operation>

<operation id="2307" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:351  %tmp62 = xor i1 %tmp62_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="2308" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:352  %underflow_11_3 = and i1 %tmp_860, %tmp62

]]></Node>
<StgValue><ssdm name="underflow_11_3"/></StgValue>
</operation>

<operation id="2309" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:353  %brmerge_i_i_i3_3 = or i1 %underflow_11_3, %overflow_11_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_3"/></StgValue>
</operation>

<operation id="2310" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="carry_19_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:374  %tmp_869 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_869"/></StgValue>
</operation>

<operation id="2311" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:380  %deleted_zeros_5_3 = select i1 %carry_19_3, i1 %Range1_all_ones_5_3, i1 %Range1_all_zeros_5_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_3"/></StgValue>
</operation>

<operation id="2312" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="carry_19_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:381  %tmp_263_3 = xor i1 %tmp_869, true

]]></Node>
<StgValue><ssdm name="tmp_263_3"/></StgValue>
</operation>

<operation id="2313" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="carry_19_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:382  %p_41_i_i_3 = and i1 %Range2_all_ones_5_3, %tmp_263_3

]]></Node>
<StgValue><ssdm name="p_41_i_i_3"/></StgValue>
</operation>

<operation id="2314" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:383  %deleted_ones_5_3 = select i1 %carry_19_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_5_3

]]></Node>
<StgValue><ssdm name="deleted_ones_5_3"/></StgValue>
</operation>

<operation id="2315" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:384  %p_38_i_i_3 = and i1 %carry_19_3, %Range1_all_ones_5_3

]]></Node>
<StgValue><ssdm name="p_38_i_i_3"/></StgValue>
</operation>

<operation id="2316" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:385  %p_not_i_i5_3 = xor i1 %deleted_zeros_5_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_3"/></StgValue>
</operation>

<operation id="2317" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:386  %brmerge_i_i2_3 = or i1 %tmp_868, %p_not_i_i5_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_3"/></StgValue>
</operation>

<operation id="2318" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:387  %tmp_265_3 = xor i1 %tmp_865, true

]]></Node>
<StgValue><ssdm name="tmp_265_3"/></StgValue>
</operation>

<operation id="2319" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:388  %overflow_12_3 = and i1 %brmerge_i_i2_3, %tmp_265_3

]]></Node>
<StgValue><ssdm name="overflow_12_3"/></StgValue>
</operation>

<operation id="2320" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:389  %brmerge40_demorgan_i_98 = and i1 %tmp_868, %deleted_ones_5_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_98"/></StgValue>
</operation>

<operation id="2321" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:390  %tmp64_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_98

]]></Node>
<StgValue><ssdm name="tmp64_demorgan"/></StgValue>
</operation>

<operation id="2322" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:391  %tmp64 = xor i1 %tmp64_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="2323" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:392  %underflow_12_3 = and i1 %tmp_865, %tmp64

]]></Node>
<StgValue><ssdm name="underflow_12_3"/></StgValue>
</operation>

<operation id="2324" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:393  %brmerge_i_i_i5_3 = or i1 %underflow_12_3, %overflow_12_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_3"/></StgValue>
</operation>

<operation id="2325" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="carry_15_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:423  %tmp_874 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_874"/></StgValue>
</operation>

<operation id="2326" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:429  %deleted_zeros_3_4 = select i1 %carry_15_4, i1 %Range1_all_ones_3_4, i1 %Range1_all_zeros_3_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_4"/></StgValue>
</operation>

<operation id="2327" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="carry_15_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:430  %tmp_233_4 = xor i1 %tmp_874, true

]]></Node>
<StgValue><ssdm name="tmp_233_4"/></StgValue>
</operation>

<operation id="2328" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="carry_15_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:431  %p_41_i_i4_4 = and i1 %Range2_all_ones_3_4, %tmp_233_4

]]></Node>
<StgValue><ssdm name="p_41_i_i4_4"/></StgValue>
</operation>

<operation id="2329" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:432  %deleted_ones_3_4 = select i1 %carry_15_4, i1 %p_41_i_i4_4, i1 %Range1_all_ones_3_4

]]></Node>
<StgValue><ssdm name="deleted_ones_3_4"/></StgValue>
</operation>

<operation id="2330" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:433  %p_38_i_i4_4 = and i1 %carry_15_4, %Range1_all_ones_3_4

]]></Node>
<StgValue><ssdm name="p_38_i_i4_4"/></StgValue>
</operation>

<operation id="2331" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:434  %p_not_i_i3_4 = xor i1 %deleted_zeros_3_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_4"/></StgValue>
</operation>

<operation id="2332" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:435  %brmerge_i_i9_4 = or i1 %tmp_873, %p_not_i_i3_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_4"/></StgValue>
</operation>

<operation id="2333" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:436  %tmp_235_4 = xor i1 %tmp_870, true

]]></Node>
<StgValue><ssdm name="tmp_235_4"/></StgValue>
</operation>

<operation id="2334" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:437  %overflow_11_4 = and i1 %brmerge_i_i9_4, %tmp_235_4

]]></Node>
<StgValue><ssdm name="overflow_11_4"/></StgValue>
</operation>

<operation id="2335" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:438  %brmerge40_demorgan_i_99 = and i1 %tmp_873, %deleted_ones_3_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_99"/></StgValue>
</operation>

<operation id="2336" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:439  %tmp66_demorgan = or i1 %p_38_i_i4_4, %brmerge40_demorgan_i_99

]]></Node>
<StgValue><ssdm name="tmp66_demorgan"/></StgValue>
</operation>

<operation id="2337" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:440  %tmp66 = xor i1 %tmp66_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="2338" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:441  %underflow_11_4 = and i1 %tmp_870, %tmp66

]]></Node>
<StgValue><ssdm name="underflow_11_4"/></StgValue>
</operation>

<operation id="2339" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:442  %brmerge_i_i_i3_4 = or i1 %underflow_11_4, %overflow_11_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_4"/></StgValue>
</operation>

<operation id="2340" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="carry_19_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:463  %tmp_879 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_879"/></StgValue>
</operation>

<operation id="2341" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:469  %deleted_zeros_5_4 = select i1 %carry_19_4, i1 %Range1_all_ones_5_4, i1 %Range1_all_zeros_5_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_4"/></StgValue>
</operation>

<operation id="2342" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="carry_19_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:470  %tmp_263_4 = xor i1 %tmp_879, true

]]></Node>
<StgValue><ssdm name="tmp_263_4"/></StgValue>
</operation>

<operation id="2343" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="carry_19_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:471  %p_41_i_i_4 = and i1 %Range2_all_ones_5_4, %tmp_263_4

]]></Node>
<StgValue><ssdm name="p_41_i_i_4"/></StgValue>
</operation>

<operation id="2344" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:472  %deleted_ones_5_4 = select i1 %carry_19_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_5_4

]]></Node>
<StgValue><ssdm name="deleted_ones_5_4"/></StgValue>
</operation>

<operation id="2345" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:473  %p_38_i_i_4 = and i1 %carry_19_4, %Range1_all_ones_5_4

]]></Node>
<StgValue><ssdm name="p_38_i_i_4"/></StgValue>
</operation>

<operation id="2346" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:474  %p_not_i_i5_4 = xor i1 %deleted_zeros_5_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_4"/></StgValue>
</operation>

<operation id="2347" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:475  %brmerge_i_i2_4 = or i1 %tmp_878, %p_not_i_i5_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_4"/></StgValue>
</operation>

<operation id="2348" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:476  %tmp_265_4 = xor i1 %tmp_875, true

]]></Node>
<StgValue><ssdm name="tmp_265_4"/></StgValue>
</operation>

<operation id="2349" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:477  %overflow_12_4 = and i1 %brmerge_i_i2_4, %tmp_265_4

]]></Node>
<StgValue><ssdm name="overflow_12_4"/></StgValue>
</operation>

<operation id="2350" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:478  %brmerge40_demorgan_i_100 = and i1 %tmp_878, %deleted_ones_5_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_100"/></StgValue>
</operation>

<operation id="2351" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:479  %tmp68_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_100

]]></Node>
<StgValue><ssdm name="tmp68_demorgan"/></StgValue>
</operation>

<operation id="2352" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:480  %tmp68 = xor i1 %tmp68_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="2353" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:481  %underflow_12_4 = and i1 %tmp_875, %tmp68

]]></Node>
<StgValue><ssdm name="underflow_12_4"/></StgValue>
</operation>

<operation id="2354" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:482  %brmerge_i_i_i5_4 = or i1 %underflow_12_4, %overflow_12_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_4"/></StgValue>
</operation>

<operation id="2355" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="carry_15_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:512  %tmp_884 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_884"/></StgValue>
</operation>

<operation id="2356" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:518  %deleted_zeros_3_5 = select i1 %carry_15_5, i1 %Range1_all_ones_3_5, i1 %Range1_all_zeros_3_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_5"/></StgValue>
</operation>

<operation id="2357" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="carry_15_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:519  %tmp_233_5 = xor i1 %tmp_884, true

]]></Node>
<StgValue><ssdm name="tmp_233_5"/></StgValue>
</operation>

<operation id="2358" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="carry_15_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:520  %p_41_i_i4_5 = and i1 %Range2_all_ones_3_5, %tmp_233_5

]]></Node>
<StgValue><ssdm name="p_41_i_i4_5"/></StgValue>
</operation>

<operation id="2359" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:521  %deleted_ones_3_5 = select i1 %carry_15_5, i1 %p_41_i_i4_5, i1 %Range1_all_ones_3_5

]]></Node>
<StgValue><ssdm name="deleted_ones_3_5"/></StgValue>
</operation>

<operation id="2360" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:522  %p_38_i_i4_5 = and i1 %carry_15_5, %Range1_all_ones_3_5

]]></Node>
<StgValue><ssdm name="p_38_i_i4_5"/></StgValue>
</operation>

<operation id="2361" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:523  %p_not_i_i3_5 = xor i1 %deleted_zeros_3_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_5"/></StgValue>
</operation>

<operation id="2362" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:524  %brmerge_i_i9_5 = or i1 %tmp_883, %p_not_i_i3_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_5"/></StgValue>
</operation>

<operation id="2363" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:525  %tmp_235_5 = xor i1 %tmp_880, true

]]></Node>
<StgValue><ssdm name="tmp_235_5"/></StgValue>
</operation>

<operation id="2364" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:526  %overflow_11_5 = and i1 %brmerge_i_i9_5, %tmp_235_5

]]></Node>
<StgValue><ssdm name="overflow_11_5"/></StgValue>
</operation>

<operation id="2365" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:527  %brmerge40_demorgan_i_101 = and i1 %tmp_883, %deleted_ones_3_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_101"/></StgValue>
</operation>

<operation id="2366" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:528  %tmp70_demorgan = or i1 %p_38_i_i4_5, %brmerge40_demorgan_i_101

]]></Node>
<StgValue><ssdm name="tmp70_demorgan"/></StgValue>
</operation>

<operation id="2367" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:529  %tmp70 = xor i1 %tmp70_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="2368" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:530  %underflow_11_5 = and i1 %tmp_880, %tmp70

]]></Node>
<StgValue><ssdm name="underflow_11_5"/></StgValue>
</operation>

<operation id="2369" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:531  %brmerge_i_i_i3_5 = or i1 %underflow_11_5, %overflow_11_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_5"/></StgValue>
</operation>

<operation id="2370" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="carry_19_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:552  %tmp_889 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_889"/></StgValue>
</operation>

<operation id="2371" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:558  %deleted_zeros_5_5 = select i1 %carry_19_5, i1 %Range1_all_ones_5_5, i1 %Range1_all_zeros_5_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_5"/></StgValue>
</operation>

<operation id="2372" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="carry_19_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:559  %tmp_263_5 = xor i1 %tmp_889, true

]]></Node>
<StgValue><ssdm name="tmp_263_5"/></StgValue>
</operation>

<operation id="2373" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="carry_19_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:560  %p_41_i_i_5 = and i1 %Range2_all_ones_5_5, %tmp_263_5

]]></Node>
<StgValue><ssdm name="p_41_i_i_5"/></StgValue>
</operation>

<operation id="2374" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:561  %deleted_ones_5_5 = select i1 %carry_19_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_5_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5_5"/></StgValue>
</operation>

<operation id="2375" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:562  %p_38_i_i_5 = and i1 %carry_19_5, %Range1_all_ones_5_5

]]></Node>
<StgValue><ssdm name="p_38_i_i_5"/></StgValue>
</operation>

<operation id="2376" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:563  %p_not_i_i5_5 = xor i1 %deleted_zeros_5_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_5"/></StgValue>
</operation>

<operation id="2377" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:564  %brmerge_i_i2_5 = or i1 %tmp_888, %p_not_i_i5_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_5"/></StgValue>
</operation>

<operation id="2378" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:565  %tmp_265_5 = xor i1 %tmp_885, true

]]></Node>
<StgValue><ssdm name="tmp_265_5"/></StgValue>
</operation>

<operation id="2379" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:566  %overflow_12_5 = and i1 %brmerge_i_i2_5, %tmp_265_5

]]></Node>
<StgValue><ssdm name="overflow_12_5"/></StgValue>
</operation>

<operation id="2380" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:567  %brmerge40_demorgan_i_102 = and i1 %tmp_888, %deleted_ones_5_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_102"/></StgValue>
</operation>

<operation id="2381" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:568  %tmp72_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_102

]]></Node>
<StgValue><ssdm name="tmp72_demorgan"/></StgValue>
</operation>

<operation id="2382" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:569  %tmp72 = xor i1 %tmp72_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="2383" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:570  %underflow_12_5 = and i1 %tmp_885, %tmp72

]]></Node>
<StgValue><ssdm name="underflow_12_5"/></StgValue>
</operation>

<operation id="2384" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:571  %brmerge_i_i_i5_5 = or i1 %underflow_12_5, %overflow_12_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_5"/></StgValue>
</operation>

<operation id="2385" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="carry_15_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:601  %tmp_894 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_894"/></StgValue>
</operation>

<operation id="2386" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:607  %deleted_zeros_3_6 = select i1 %carry_15_6, i1 %Range1_all_ones_3_6, i1 %Range1_all_zeros_3_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_6"/></StgValue>
</operation>

<operation id="2387" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="carry_15_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:608  %tmp_233_6 = xor i1 %tmp_894, true

]]></Node>
<StgValue><ssdm name="tmp_233_6"/></StgValue>
</operation>

<operation id="2388" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="carry_15_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:609  %p_41_i_i4_6 = and i1 %Range2_all_ones_3_6, %tmp_233_6

]]></Node>
<StgValue><ssdm name="p_41_i_i4_6"/></StgValue>
</operation>

<operation id="2389" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:610  %deleted_ones_3_6 = select i1 %carry_15_6, i1 %p_41_i_i4_6, i1 %Range1_all_ones_3_6

]]></Node>
<StgValue><ssdm name="deleted_ones_3_6"/></StgValue>
</operation>

<operation id="2390" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:611  %p_38_i_i4_6 = and i1 %carry_15_6, %Range1_all_ones_3_6

]]></Node>
<StgValue><ssdm name="p_38_i_i4_6"/></StgValue>
</operation>

<operation id="2391" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:612  %p_not_i_i3_6 = xor i1 %deleted_zeros_3_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_6"/></StgValue>
</operation>

<operation id="2392" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:613  %brmerge_i_i9_6 = or i1 %tmp_893, %p_not_i_i3_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_6"/></StgValue>
</operation>

<operation id="2393" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:614  %tmp_235_6 = xor i1 %tmp_890, true

]]></Node>
<StgValue><ssdm name="tmp_235_6"/></StgValue>
</operation>

<operation id="2394" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:615  %overflow_11_6 = and i1 %brmerge_i_i9_6, %tmp_235_6

]]></Node>
<StgValue><ssdm name="overflow_11_6"/></StgValue>
</operation>

<operation id="2395" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:616  %brmerge40_demorgan_i_103 = and i1 %tmp_893, %deleted_ones_3_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_103"/></StgValue>
</operation>

<operation id="2396" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:617  %tmp74_demorgan = or i1 %p_38_i_i4_6, %brmerge40_demorgan_i_103

]]></Node>
<StgValue><ssdm name="tmp74_demorgan"/></StgValue>
</operation>

<operation id="2397" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:618  %tmp74 = xor i1 %tmp74_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="2398" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:619  %underflow_11_6 = and i1 %tmp_890, %tmp74

]]></Node>
<StgValue><ssdm name="underflow_11_6"/></StgValue>
</operation>

<operation id="2399" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:620  %brmerge_i_i_i3_6 = or i1 %underflow_11_6, %overflow_11_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_6"/></StgValue>
</operation>

<operation id="2400" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="carry_19_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:641  %tmp_899 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_899"/></StgValue>
</operation>

<operation id="2401" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:647  %deleted_zeros_5_6 = select i1 %carry_19_6, i1 %Range1_all_ones_5_6, i1 %Range1_all_zeros_5_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_6"/></StgValue>
</operation>

<operation id="2402" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="carry_19_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:648  %tmp_263_6 = xor i1 %tmp_899, true

]]></Node>
<StgValue><ssdm name="tmp_263_6"/></StgValue>
</operation>

<operation id="2403" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="carry_19_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:649  %p_41_i_i_6 = and i1 %Range2_all_ones_5_6, %tmp_263_6

]]></Node>
<StgValue><ssdm name="p_41_i_i_6"/></StgValue>
</operation>

<operation id="2404" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:650  %deleted_ones_5_6 = select i1 %carry_19_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_5_6

]]></Node>
<StgValue><ssdm name="deleted_ones_5_6"/></StgValue>
</operation>

<operation id="2405" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:651  %p_38_i_i_6 = and i1 %carry_19_6, %Range1_all_ones_5_6

]]></Node>
<StgValue><ssdm name="p_38_i_i_6"/></StgValue>
</operation>

<operation id="2406" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:652  %p_not_i_i5_6 = xor i1 %deleted_zeros_5_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_6"/></StgValue>
</operation>

<operation id="2407" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:653  %brmerge_i_i2_6 = or i1 %tmp_898, %p_not_i_i5_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_6"/></StgValue>
</operation>

<operation id="2408" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:654  %tmp_265_6 = xor i1 %tmp_895, true

]]></Node>
<StgValue><ssdm name="tmp_265_6"/></StgValue>
</operation>

<operation id="2409" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:655  %overflow_12_6 = and i1 %brmerge_i_i2_6, %tmp_265_6

]]></Node>
<StgValue><ssdm name="overflow_12_6"/></StgValue>
</operation>

<operation id="2410" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:656  %brmerge40_demorgan_i_104 = and i1 %tmp_898, %deleted_ones_5_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_104"/></StgValue>
</operation>

<operation id="2411" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:657  %tmp76_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_104

]]></Node>
<StgValue><ssdm name="tmp76_demorgan"/></StgValue>
</operation>

<operation id="2412" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:658  %tmp76 = xor i1 %tmp76_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="2413" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:659  %underflow_12_6 = and i1 %tmp_895, %tmp76

]]></Node>
<StgValue><ssdm name="underflow_12_6"/></StgValue>
</operation>

<operation id="2414" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:660  %brmerge_i_i_i5_6 = or i1 %underflow_12_6, %overflow_12_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_6"/></StgValue>
</operation>

<operation id="2415" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="carry_15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:690  %tmp_904 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_904"/></StgValue>
</operation>

<operation id="2416" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:696  %deleted_zeros_3_7 = select i1 %carry_15_7, i1 %Range1_all_ones_3_7, i1 %Range1_all_zeros_3_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_7"/></StgValue>
</operation>

<operation id="2417" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="carry_15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:697  %tmp_233_7 = xor i1 %tmp_904, true

]]></Node>
<StgValue><ssdm name="tmp_233_7"/></StgValue>
</operation>

<operation id="2418" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="carry_15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:698  %p_41_i_i4_7 = and i1 %Range2_all_ones_3_7, %tmp_233_7

]]></Node>
<StgValue><ssdm name="p_41_i_i4_7"/></StgValue>
</operation>

<operation id="2419" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:699  %deleted_ones_3_7 = select i1 %carry_15_7, i1 %p_41_i_i4_7, i1 %Range1_all_ones_3_7

]]></Node>
<StgValue><ssdm name="deleted_ones_3_7"/></StgValue>
</operation>

<operation id="2420" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:700  %p_38_i_i4_7 = and i1 %carry_15_7, %Range1_all_ones_3_7

]]></Node>
<StgValue><ssdm name="p_38_i_i4_7"/></StgValue>
</operation>

<operation id="2421" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:701  %p_not_i_i3_7 = xor i1 %deleted_zeros_3_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_7"/></StgValue>
</operation>

<operation id="2422" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:702  %brmerge_i_i9_7 = or i1 %tmp_903, %p_not_i_i3_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_7"/></StgValue>
</operation>

<operation id="2423" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:703  %tmp_235_7 = xor i1 %tmp_900, true

]]></Node>
<StgValue><ssdm name="tmp_235_7"/></StgValue>
</operation>

<operation id="2424" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:704  %overflow_11_7 = and i1 %brmerge_i_i9_7, %tmp_235_7

]]></Node>
<StgValue><ssdm name="overflow_11_7"/></StgValue>
</operation>

<operation id="2425" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:705  %brmerge40_demorgan_i_105 = and i1 %tmp_903, %deleted_ones_3_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_105"/></StgValue>
</operation>

<operation id="2426" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:706  %tmp78_demorgan = or i1 %p_38_i_i4_7, %brmerge40_demorgan_i_105

]]></Node>
<StgValue><ssdm name="tmp78_demorgan"/></StgValue>
</operation>

<operation id="2427" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:707  %tmp78 = xor i1 %tmp78_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="2428" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:708  %underflow_11_7 = and i1 %tmp_900, %tmp78

]]></Node>
<StgValue><ssdm name="underflow_11_7"/></StgValue>
</operation>

<operation id="2429" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:709  %brmerge_i_i_i3_7 = or i1 %underflow_11_7, %overflow_11_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_7"/></StgValue>
</operation>

<operation id="2430" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="carry_19_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:730  %tmp_909 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_909"/></StgValue>
</operation>

<operation id="2431" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:736  %deleted_zeros_5_7 = select i1 %carry_19_7, i1 %Range1_all_ones_5_7, i1 %Range1_all_zeros_5_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_7"/></StgValue>
</operation>

<operation id="2432" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="carry_19_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:737  %tmp_263_7 = xor i1 %tmp_909, true

]]></Node>
<StgValue><ssdm name="tmp_263_7"/></StgValue>
</operation>

<operation id="2433" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="carry_19_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:738  %p_41_i_i_7 = and i1 %Range2_all_ones_5_7, %tmp_263_7

]]></Node>
<StgValue><ssdm name="p_41_i_i_7"/></StgValue>
</operation>

<operation id="2434" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:739  %deleted_ones_5_7 = select i1 %carry_19_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_5_7

]]></Node>
<StgValue><ssdm name="deleted_ones_5_7"/></StgValue>
</operation>

<operation id="2435" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:740  %p_38_i_i_7 = and i1 %carry_19_7, %Range1_all_ones_5_7

]]></Node>
<StgValue><ssdm name="p_38_i_i_7"/></StgValue>
</operation>

<operation id="2436" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:741  %p_not_i_i5_7 = xor i1 %deleted_zeros_5_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_7"/></StgValue>
</operation>

<operation id="2437" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:742  %brmerge_i_i2_7 = or i1 %tmp_908, %p_not_i_i5_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_7"/></StgValue>
</operation>

<operation id="2438" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:743  %tmp_265_7 = xor i1 %tmp_905, true

]]></Node>
<StgValue><ssdm name="tmp_265_7"/></StgValue>
</operation>

<operation id="2439" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:744  %overflow_12_7 = and i1 %brmerge_i_i2_7, %tmp_265_7

]]></Node>
<StgValue><ssdm name="overflow_12_7"/></StgValue>
</operation>

<operation id="2440" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:745  %brmerge40_demorgan_i_106 = and i1 %tmp_908, %deleted_ones_5_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_106"/></StgValue>
</operation>

<operation id="2441" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:746  %tmp80_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_106

]]></Node>
<StgValue><ssdm name="tmp80_demorgan"/></StgValue>
</operation>

<operation id="2442" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:747  %tmp80 = xor i1 %tmp80_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="2443" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:748  %underflow_12_7 = and i1 %tmp_905, %tmp80

]]></Node>
<StgValue><ssdm name="underflow_12_7"/></StgValue>
</operation>

<operation id="2444" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:749  %brmerge_i_i_i5_7 = or i1 %underflow_12_7, %overflow_12_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_7"/></StgValue>
</operation>

<operation id="2445" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="carry_15_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:779  %tmp_914 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_914"/></StgValue>
</operation>

<operation id="2446" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:785  %deleted_zeros_3_8 = select i1 %carry_15_8, i1 %Range1_all_ones_3_8, i1 %Range1_all_zeros_3_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_8"/></StgValue>
</operation>

<operation id="2447" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="carry_15_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:786  %tmp_233_8 = xor i1 %tmp_914, true

]]></Node>
<StgValue><ssdm name="tmp_233_8"/></StgValue>
</operation>

<operation id="2448" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp><literal name="carry_15_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:787  %p_41_i_i4_8 = and i1 %Range2_all_ones_3_8, %tmp_233_8

]]></Node>
<StgValue><ssdm name="p_41_i_i4_8"/></StgValue>
</operation>

<operation id="2449" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:788  %deleted_ones_3_8 = select i1 %carry_15_8, i1 %p_41_i_i4_8, i1 %Range1_all_ones_3_8

]]></Node>
<StgValue><ssdm name="deleted_ones_3_8"/></StgValue>
</operation>

<operation id="2450" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:789  %p_38_i_i4_8 = and i1 %carry_15_8, %Range1_all_ones_3_8

]]></Node>
<StgValue><ssdm name="p_38_i_i4_8"/></StgValue>
</operation>

<operation id="2451" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:790  %p_not_i_i3_8 = xor i1 %deleted_zeros_3_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_8"/></StgValue>
</operation>

<operation id="2452" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:791  %brmerge_i_i9_8 = or i1 %tmp_913, %p_not_i_i3_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_8"/></StgValue>
</operation>

<operation id="2453" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:792  %tmp_235_8 = xor i1 %tmp_910, true

]]></Node>
<StgValue><ssdm name="tmp_235_8"/></StgValue>
</operation>

<operation id="2454" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:793  %overflow_11_8 = and i1 %brmerge_i_i9_8, %tmp_235_8

]]></Node>
<StgValue><ssdm name="overflow_11_8"/></StgValue>
</operation>

<operation id="2455" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:794  %brmerge40_demorgan_i_107 = and i1 %tmp_913, %deleted_ones_3_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_107"/></StgValue>
</operation>

<operation id="2456" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:795  %tmp82_demorgan = or i1 %p_38_i_i4_8, %brmerge40_demorgan_i_107

]]></Node>
<StgValue><ssdm name="tmp82_demorgan"/></StgValue>
</operation>

<operation id="2457" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:796  %tmp82 = xor i1 %tmp82_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="2458" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:797  %underflow_11_8 = and i1 %tmp_910, %tmp82

]]></Node>
<StgValue><ssdm name="underflow_11_8"/></StgValue>
</operation>

<operation id="2459" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:798  %brmerge_i_i_i3_8 = or i1 %underflow_11_8, %overflow_11_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_8"/></StgValue>
</operation>

<operation id="2460" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="carry_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:819  %tmp_919 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_919"/></StgValue>
</operation>

<operation id="2461" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:825  %deleted_zeros_5_8 = select i1 %carry_19_8, i1 %Range1_all_ones_5_8, i1 %Range1_all_zeros_5_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_8"/></StgValue>
</operation>

<operation id="2462" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="carry_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:826  %tmp_263_8 = xor i1 %tmp_919, true

]]></Node>
<StgValue><ssdm name="tmp_263_8"/></StgValue>
</operation>

<operation id="2463" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="carry_19_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:827  %p_41_i_i_8 = and i1 %Range2_all_ones_5_8, %tmp_263_8

]]></Node>
<StgValue><ssdm name="p_41_i_i_8"/></StgValue>
</operation>

<operation id="2464" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:828  %deleted_ones_5_8 = select i1 %carry_19_8, i1 %p_41_i_i_8, i1 %Range1_all_ones_5_8

]]></Node>
<StgValue><ssdm name="deleted_ones_5_8"/></StgValue>
</operation>

<operation id="2465" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:829  %p_38_i_i_8 = and i1 %carry_19_8, %Range1_all_ones_5_8

]]></Node>
<StgValue><ssdm name="p_38_i_i_8"/></StgValue>
</operation>

<operation id="2466" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:830  %p_not_i_i5_8 = xor i1 %deleted_zeros_5_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_8"/></StgValue>
</operation>

<operation id="2467" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:831  %brmerge_i_i2_8 = or i1 %tmp_918, %p_not_i_i5_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_8"/></StgValue>
</operation>

<operation id="2468" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:832  %tmp_265_8 = xor i1 %tmp_915, true

]]></Node>
<StgValue><ssdm name="tmp_265_8"/></StgValue>
</operation>

<operation id="2469" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:833  %overflow_12_8 = and i1 %brmerge_i_i2_8, %tmp_265_8

]]></Node>
<StgValue><ssdm name="overflow_12_8"/></StgValue>
</operation>

<operation id="2470" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:834  %brmerge40_demorgan_i_108 = and i1 %tmp_918, %deleted_ones_5_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_108"/></StgValue>
</operation>

<operation id="2471" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:835  %tmp84_demorgan = or i1 %p_38_i_i_8, %brmerge40_demorgan_i_108

]]></Node>
<StgValue><ssdm name="tmp84_demorgan"/></StgValue>
</operation>

<operation id="2472" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:836  %tmp84 = xor i1 %tmp84_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="2473" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:837  %underflow_12_8 = and i1 %tmp_915, %tmp84

]]></Node>
<StgValue><ssdm name="underflow_12_8"/></StgValue>
</operation>

<operation id="2474" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:838  %brmerge_i_i_i5_8 = or i1 %underflow_12_8, %overflow_12_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_8"/></StgValue>
</operation>

<operation id="2475" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="carry_15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:868  %tmp_924 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_924"/></StgValue>
</operation>

<operation id="2476" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:874  %deleted_zeros_3_9 = select i1 %carry_15_9, i1 %Range1_all_ones_3_9, i1 %Range1_all_zeros_3_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_9"/></StgValue>
</operation>

<operation id="2477" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="carry_15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:875  %tmp_233_9 = xor i1 %tmp_924, true

]]></Node>
<StgValue><ssdm name="tmp_233_9"/></StgValue>
</operation>

<operation id="2478" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="carry_15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:876  %p_41_i_i4_9 = and i1 %Range2_all_ones_3_9, %tmp_233_9

]]></Node>
<StgValue><ssdm name="p_41_i_i4_9"/></StgValue>
</operation>

<operation id="2479" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:877  %deleted_ones_3_9 = select i1 %carry_15_9, i1 %p_41_i_i4_9, i1 %Range1_all_ones_3_9

]]></Node>
<StgValue><ssdm name="deleted_ones_3_9"/></StgValue>
</operation>

<operation id="2480" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:878  %p_38_i_i4_9 = and i1 %carry_15_9, %Range1_all_ones_3_9

]]></Node>
<StgValue><ssdm name="p_38_i_i4_9"/></StgValue>
</operation>

<operation id="2481" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:879  %p_not_i_i3_9 = xor i1 %deleted_zeros_3_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_9"/></StgValue>
</operation>

<operation id="2482" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:880  %brmerge_i_i9_9 = or i1 %tmp_923, %p_not_i_i3_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_9"/></StgValue>
</operation>

<operation id="2483" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:881  %tmp_235_9 = xor i1 %tmp_920, true

]]></Node>
<StgValue><ssdm name="tmp_235_9"/></StgValue>
</operation>

<operation id="2484" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:882  %overflow_11_9 = and i1 %brmerge_i_i9_9, %tmp_235_9

]]></Node>
<StgValue><ssdm name="overflow_11_9"/></StgValue>
</operation>

<operation id="2485" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:883  %brmerge40_demorgan_i_109 = and i1 %tmp_923, %deleted_ones_3_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_109"/></StgValue>
</operation>

<operation id="2486" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:884  %tmp86_demorgan = or i1 %p_38_i_i4_9, %brmerge40_demorgan_i_109

]]></Node>
<StgValue><ssdm name="tmp86_demorgan"/></StgValue>
</operation>

<operation id="2487" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:885  %tmp86 = xor i1 %tmp86_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="2488" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:886  %underflow_11_9 = and i1 %tmp_920, %tmp86

]]></Node>
<StgValue><ssdm name="underflow_11_9"/></StgValue>
</operation>

<operation id="2489" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:887  %brmerge_i_i_i3_9 = or i1 %underflow_11_9, %overflow_11_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_9"/></StgValue>
</operation>

<operation id="2490" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="carry_19_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:908  %tmp_929 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_929"/></StgValue>
</operation>

<operation id="2491" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:914  %deleted_zeros_5_9 = select i1 %carry_19_9, i1 %Range1_all_ones_5_9, i1 %Range1_all_zeros_5_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_9"/></StgValue>
</operation>

<operation id="2492" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="carry_19_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:915  %tmp_263_9 = xor i1 %tmp_929, true

]]></Node>
<StgValue><ssdm name="tmp_263_9"/></StgValue>
</operation>

<operation id="2493" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="carry_19_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:916  %p_41_i_i_9 = and i1 %Range2_all_ones_5_9, %tmp_263_9

]]></Node>
<StgValue><ssdm name="p_41_i_i_9"/></StgValue>
</operation>

<operation id="2494" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:917  %deleted_ones_5_9 = select i1 %carry_19_9, i1 %p_41_i_i_9, i1 %Range1_all_ones_5_9

]]></Node>
<StgValue><ssdm name="deleted_ones_5_9"/></StgValue>
</operation>

<operation id="2495" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:918  %p_38_i_i_9 = and i1 %carry_19_9, %Range1_all_ones_5_9

]]></Node>
<StgValue><ssdm name="p_38_i_i_9"/></StgValue>
</operation>

<operation id="2496" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:919  %p_not_i_i5_9 = xor i1 %deleted_zeros_5_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_9"/></StgValue>
</operation>

<operation id="2497" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:920  %brmerge_i_i2_9 = or i1 %tmp_928, %p_not_i_i5_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_9"/></StgValue>
</operation>

<operation id="2498" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:921  %tmp_265_9 = xor i1 %tmp_925, true

]]></Node>
<StgValue><ssdm name="tmp_265_9"/></StgValue>
</operation>

<operation id="2499" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:922  %overflow_12_9 = and i1 %brmerge_i_i2_9, %tmp_265_9

]]></Node>
<StgValue><ssdm name="overflow_12_9"/></StgValue>
</operation>

<operation id="2500" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:923  %brmerge40_demorgan_i_110 = and i1 %tmp_928, %deleted_ones_5_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_110"/></StgValue>
</operation>

<operation id="2501" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:924  %tmp88_demorgan = or i1 %p_38_i_i_9, %brmerge40_demorgan_i_110

]]></Node>
<StgValue><ssdm name="tmp88_demorgan"/></StgValue>
</operation>

<operation id="2502" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:925  %tmp88 = xor i1 %tmp88_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="2503" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:926  %underflow_12_9 = and i1 %tmp_925, %tmp88

]]></Node>
<StgValue><ssdm name="underflow_12_9"/></StgValue>
</operation>

<operation id="2504" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:927  %brmerge_i_i_i5_9 = or i1 %underflow_12_9, %overflow_12_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_9"/></StgValue>
</operation>

<operation id="2505" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="carry_15_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:957  %tmp_934 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_934"/></StgValue>
</operation>

<operation id="2506" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:963  %deleted_zeros_3_s = select i1 %carry_15_s, i1 %Range1_all_ones_3_s, i1 %Range1_all_zeros_3_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_s"/></StgValue>
</operation>

<operation id="2507" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="carry_15_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:964  %tmp_233_s = xor i1 %tmp_934, true

]]></Node>
<StgValue><ssdm name="tmp_233_s"/></StgValue>
</operation>

<operation id="2508" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp><literal name="carry_15_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:965  %p_41_i_i4_s = and i1 %Range2_all_ones_3_s, %tmp_233_s

]]></Node>
<StgValue><ssdm name="p_41_i_i4_s"/></StgValue>
</operation>

<operation id="2509" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:966  %deleted_ones_3_s = select i1 %carry_15_s, i1 %p_41_i_i4_s, i1 %Range1_all_ones_3_s

]]></Node>
<StgValue><ssdm name="deleted_ones_3_s"/></StgValue>
</operation>

<operation id="2510" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:967  %p_38_i_i4_s = and i1 %carry_15_s, %Range1_all_ones_3_s

]]></Node>
<StgValue><ssdm name="p_38_i_i4_s"/></StgValue>
</operation>

<operation id="2511" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:968  %p_not_i_i3_s = xor i1 %deleted_zeros_3_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_s"/></StgValue>
</operation>

<operation id="2512" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:969  %brmerge_i_i9_s = or i1 %tmp_933, %p_not_i_i3_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_s"/></StgValue>
</operation>

<operation id="2513" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:970  %tmp_235_s = xor i1 %tmp_930, true

]]></Node>
<StgValue><ssdm name="tmp_235_s"/></StgValue>
</operation>

<operation id="2514" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:971  %overflow_11_s = and i1 %brmerge_i_i9_s, %tmp_235_s

]]></Node>
<StgValue><ssdm name="overflow_11_s"/></StgValue>
</operation>

<operation id="2515" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:972  %brmerge40_demorgan_i_111 = and i1 %tmp_933, %deleted_ones_3_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_111"/></StgValue>
</operation>

<operation id="2516" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:973  %tmp90_demorgan = or i1 %p_38_i_i4_s, %brmerge40_demorgan_i_111

]]></Node>
<StgValue><ssdm name="tmp90_demorgan"/></StgValue>
</operation>

<operation id="2517" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:974  %tmp90 = xor i1 %tmp90_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="2518" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:975  %underflow_11_s = and i1 %tmp_930, %tmp90

]]></Node>
<StgValue><ssdm name="underflow_11_s"/></StgValue>
</operation>

<operation id="2519" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:976  %brmerge_i_i_i3_s = or i1 %underflow_11_s, %overflow_11_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_s"/></StgValue>
</operation>

<operation id="2520" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="carry_19_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:997  %tmp_939 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="2521" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:1003  %deleted_zeros_5_s = select i1 %carry_19_s, i1 %Range1_all_ones_5_s, i1 %Range1_all_zeros_5_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_s"/></StgValue>
</operation>

<operation id="2522" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="carry_19_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1004  %tmp_263_s = xor i1 %tmp_939, true

]]></Node>
<StgValue><ssdm name="tmp_263_s"/></StgValue>
</operation>

<operation id="2523" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="carry_19_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1005  %p_41_i_i_10 = and i1 %Range2_all_ones_5_s, %tmp_263_s

]]></Node>
<StgValue><ssdm name="p_41_i_i_10"/></StgValue>
</operation>

<operation id="2524" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:1006  %deleted_ones_5_s = select i1 %carry_19_s, i1 %p_41_i_i_10, i1 %Range1_all_ones_5_s

]]></Node>
<StgValue><ssdm name="deleted_ones_5_s"/></StgValue>
</operation>

<operation id="2525" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1007  %p_38_i_i_10 = and i1 %carry_19_s, %Range1_all_ones_5_s

]]></Node>
<StgValue><ssdm name="p_38_i_i_10"/></StgValue>
</operation>

<operation id="2526" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1008  %p_not_i_i5_s = xor i1 %deleted_zeros_5_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_s"/></StgValue>
</operation>

<operation id="2527" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1009  %brmerge_i_i2_s = or i1 %tmp_938, %p_not_i_i5_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_s"/></StgValue>
</operation>

<operation id="2528" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1010  %tmp_265_s = xor i1 %tmp_935, true

]]></Node>
<StgValue><ssdm name="tmp_265_s"/></StgValue>
</operation>

<operation id="2529" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1011  %overflow_12_s = and i1 %brmerge_i_i2_s, %tmp_265_s

]]></Node>
<StgValue><ssdm name="overflow_12_s"/></StgValue>
</operation>

<operation id="2530" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1012  %brmerge40_demorgan_i_112 = and i1 %tmp_938, %deleted_ones_5_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_112"/></StgValue>
</operation>

<operation id="2531" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1013  %tmp92_demorgan = or i1 %p_38_i_i_10, %brmerge40_demorgan_i_112

]]></Node>
<StgValue><ssdm name="tmp92_demorgan"/></StgValue>
</operation>

<operation id="2532" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1014  %tmp92 = xor i1 %tmp92_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="2533" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1015  %underflow_12_s = and i1 %tmp_935, %tmp92

]]></Node>
<StgValue><ssdm name="underflow_12_s"/></StgValue>
</operation>

<operation id="2534" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1016  %brmerge_i_i_i5_s = or i1 %underflow_12_s, %overflow_12_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_s"/></StgValue>
</operation>

<operation id="2535" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="carry_15_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:1046  %tmp_944 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_73_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="2536" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:1052  %deleted_zeros_3_10 = select i1 %carry_15_10, i1 %Range1_all_ones_3_10, i1 %Range1_all_zeros_3_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_10"/></StgValue>
</operation>

<operation id="2537" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="carry_15_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1053  %tmp_233_10 = xor i1 %tmp_944, true

]]></Node>
<StgValue><ssdm name="tmp_233_10"/></StgValue>
</operation>

<operation id="2538" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="carry_15_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1054  %p_41_i_i4_10 = and i1 %Range2_all_ones_3_10, %tmp_233_10

]]></Node>
<StgValue><ssdm name="p_41_i_i4_10"/></StgValue>
</operation>

<operation id="2539" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:1055  %deleted_ones_3_10 = select i1 %carry_15_10, i1 %p_41_i_i4_10, i1 %Range1_all_ones_3_10

]]></Node>
<StgValue><ssdm name="deleted_ones_3_10"/></StgValue>
</operation>

<operation id="2540" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1056  %p_38_i_i4_10 = and i1 %carry_15_10, %Range1_all_ones_3_10

]]></Node>
<StgValue><ssdm name="p_38_i_i4_10"/></StgValue>
</operation>

<operation id="2541" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1057  %p_not_i_i3_10 = xor i1 %deleted_zeros_3_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_10"/></StgValue>
</operation>

<operation id="2542" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1058  %brmerge_i_i9_10 = or i1 %tmp_943, %p_not_i_i3_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_10"/></StgValue>
</operation>

<operation id="2543" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1059  %tmp_235_10 = xor i1 %tmp_940, true

]]></Node>
<StgValue><ssdm name="tmp_235_10"/></StgValue>
</operation>

<operation id="2544" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1060  %overflow_11_10 = and i1 %brmerge_i_i9_10, %tmp_235_10

]]></Node>
<StgValue><ssdm name="overflow_11_10"/></StgValue>
</operation>

<operation id="2545" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1061  %brmerge40_demorgan_i_113 = and i1 %tmp_943, %deleted_ones_3_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_113"/></StgValue>
</operation>

<operation id="2546" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1062  %tmp94_demorgan = or i1 %p_38_i_i4_10, %brmerge40_demorgan_i_113

]]></Node>
<StgValue><ssdm name="tmp94_demorgan"/></StgValue>
</operation>

<operation id="2547" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1063  %tmp94 = xor i1 %tmp94_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="2548" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1064  %underflow_11_10 = and i1 %tmp_940, %tmp94

]]></Node>
<StgValue><ssdm name="underflow_11_10"/></StgValue>
</operation>

<operation id="2549" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1065  %brmerge_i_i_i3_10 = or i1 %underflow_11_10, %overflow_11_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_10"/></StgValue>
</operation>

<operation id="2550" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="carry_19_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv1:1086  %tmp_949 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_83_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="2551" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:1092  %deleted_zeros_5_10 = select i1 %carry_19_10, i1 %Range1_all_ones_5_10, i1 %Range1_all_zeros_5_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_10"/></StgValue>
</operation>

<operation id="2552" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="carry_19_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1093  %tmp_263_10 = xor i1 %tmp_949, true

]]></Node>
<StgValue><ssdm name="tmp_263_10"/></StgValue>
</operation>

<operation id="2553" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="carry_19_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1094  %p_41_i_i_11 = and i1 %Range2_all_ones_5_10, %tmp_263_10

]]></Node>
<StgValue><ssdm name="p_41_i_i_11"/></StgValue>
</operation>

<operation id="2554" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv1:1095  %deleted_ones_5_10 = select i1 %carry_19_10, i1 %p_41_i_i_11, i1 %Range1_all_ones_5_10

]]></Node>
<StgValue><ssdm name="deleted_ones_5_10"/></StgValue>
</operation>

<operation id="2555" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1096  %p_38_i_i_11 = and i1 %carry_19_10, %Range1_all_ones_5_10

]]></Node>
<StgValue><ssdm name="p_38_i_i_11"/></StgValue>
</operation>

<operation id="2556" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1097  %p_not_i_i5_10 = xor i1 %deleted_zeros_5_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_10"/></StgValue>
</operation>

<operation id="2557" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1098  %brmerge_i_i2_10 = or i1 %tmp_948, %p_not_i_i5_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_10"/></StgValue>
</operation>

<operation id="2558" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1099  %tmp_265_10 = xor i1 %tmp_945, true

]]></Node>
<StgValue><ssdm name="tmp_265_10"/></StgValue>
</operation>

<operation id="2559" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1100  %overflow_12_10 = and i1 %brmerge_i_i2_10, %tmp_265_10

]]></Node>
<StgValue><ssdm name="overflow_12_10"/></StgValue>
</operation>

<operation id="2560" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1101  %brmerge40_demorgan_i_114 = and i1 %tmp_948, %deleted_ones_5_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_114"/></StgValue>
</operation>

<operation id="2561" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1102  %tmp96_demorgan = or i1 %p_38_i_i_11, %brmerge40_demorgan_i_114

]]></Node>
<StgValue><ssdm name="tmp96_demorgan"/></StgValue>
</operation>

<operation id="2562" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1103  %tmp96 = xor i1 %tmp96_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="2563" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1104  %underflow_12_10 = and i1 %tmp_945, %tmp96

]]></Node>
<StgValue><ssdm name="underflow_12_10"/></StgValue>
</operation>

<operation id="2564" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1105  %brmerge_i_i_i5_10 = or i1 %underflow_12_10, %overflow_12_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_10"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2565" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:87  %tmp51 = or i1 %brmerge40_demorgan_i_91, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="2566" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:88  %underflow_11_not = or i1 %tmp51, %p_38_i_i4

]]></Node>
<StgValue><ssdm name="underflow_11_not"/></StgValue>
</operation>

<operation id="2567" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:89  %p_Val2_75_mux = select i1 %brmerge_i_i_i3, i8 127, i8 %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux"/></StgValue>
</operation>

<operation id="2568" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:90  %p_Val2_3_197 = select i1 %underflow_11, i8 -128, i8 %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_3_197"/></StgValue>
</operation>

<operation id="2569" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:91  %this_assign_35_1 = select i1 %underflow_11_not, i8 %p_Val2_75_mux, i8 %p_Val2_3_197

]]></Node>
<StgValue><ssdm name="this_assign_35_1"/></StgValue>
</operation>

<operation id="2570" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:92  store i8 %this_assign_35_1, i8* %buffer1_1_96_4x4_p_V_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2571" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:127  %tmp53 = or i1 %brmerge40_demorgan_i_92, %tmp_131

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="2572" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:128  %underflow_12_not = or i1 %tmp53, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_12_not"/></StgValue>
</operation>

<operation id="2573" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:129  %p_Val2_85_mux = select i1 %brmerge_i_i_i5, i8 127, i8 %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_85_mux"/></StgValue>
</operation>

<operation id="2574" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:130  %p_Val2_5_198 = select i1 %underflow_12, i8 -128, i8 %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_5_198"/></StgValue>
</operation>

<operation id="2575" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:131  %this_assign_36_1 = select i1 %underflow_12_not, i8 %p_Val2_85_mux, i8 %p_Val2_5_198

]]></Node>
<StgValue><ssdm name="this_assign_36_1"/></StgValue>
</operation>

<operation id="2576" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:132  store i8 %this_assign_36_1, i8* %buffer1_1_96_4x4_p_V_84, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2577" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:176  %tmp55 = or i1 %brmerge40_demorgan_i_93, %tmp_235_1

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="2578" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:177  %underflow_11_not_1 = or i1 %tmp55, %p_38_i_i4_1

]]></Node>
<StgValue><ssdm name="underflow_11_not_1"/></StgValue>
</operation>

<operation id="2579" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:178  %p_Val2_75_mux_1 = select i1 %brmerge_i_i_i3_1, i8 127, i8 %p_Val2_75_1

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux_1"/></StgValue>
</operation>

<operation id="2580" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:179  %p_Val2_75_1_199 = select i1 %underflow_11_1, i8 -128, i8 %p_Val2_75_1

]]></Node>
<StgValue><ssdm name="p_Val2_75_1_199"/></StgValue>
</operation>

<operation id="2581" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:180  %this_assign_35_1_1 = select i1 %underflow_11_not_1, i8 %p_Val2_75_mux_1, i8 %p_Val2_75_1_199

]]></Node>
<StgValue><ssdm name="this_assign_35_1_1"/></StgValue>
</operation>

<operation id="2582" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:181  store i8 %this_assign_35_1_1, i8* %buffer1_1_96_4x4_p_V_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2583" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:216  %tmp57 = or i1 %brmerge40_demorgan_i_94, %tmp_265_1

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="2584" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:217  %underflow_12_not_1 = or i1 %tmp57, %p_38_i_i_1

]]></Node>
<StgValue><ssdm name="underflow_12_not_1"/></StgValue>
</operation>

<operation id="2585" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:218  %p_Val2_85_mux_1 = select i1 %brmerge_i_i_i5_1, i8 127, i8 %p_Val2_85_1

]]></Node>
<StgValue><ssdm name="p_Val2_85_mux_1"/></StgValue>
</operation>

<operation id="2586" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:219  %p_Val2_85_1_200 = select i1 %underflow_12_1, i8 -128, i8 %p_Val2_85_1

]]></Node>
<StgValue><ssdm name="p_Val2_85_1_200"/></StgValue>
</operation>

<operation id="2587" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:220  %this_assign_36_1_1 = select i1 %underflow_12_not_1, i8 %p_Val2_85_mux_1, i8 %p_Val2_85_1_200

]]></Node>
<StgValue><ssdm name="this_assign_36_1_1"/></StgValue>
</operation>

<operation id="2588" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:221  store i8 %this_assign_36_1_1, i8* %buffer1_1_96_4x4_p_V_88, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2589" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:265  %tmp59 = or i1 %brmerge40_demorgan_i_95, %tmp_235_2

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="2590" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:266  %underflow_11_not_2 = or i1 %tmp59, %p_38_i_i4_2

]]></Node>
<StgValue><ssdm name="underflow_11_not_2"/></StgValue>
</operation>

<operation id="2591" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:267  %p_Val2_75_mux_2 = select i1 %brmerge_i_i_i3_2, i8 127, i8 %p_Val2_75_2

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux_2"/></StgValue>
</operation>

<operation id="2592" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:268  %p_Val2_75_2_201 = select i1 %underflow_11_2, i8 -128, i8 %p_Val2_75_2

]]></Node>
<StgValue><ssdm name="p_Val2_75_2_201"/></StgValue>
</operation>

<operation id="2593" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:269  %this_assign_35_1_2 = select i1 %underflow_11_not_2, i8 %p_Val2_75_mux_2, i8 %p_Val2_75_2_201

]]></Node>
<StgValue><ssdm name="this_assign_35_1_2"/></StgValue>
</operation>

<operation id="2594" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:270  store i8 %this_assign_35_1_2, i8* %buffer1_1_96_4x4_p_V_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2595" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:305  %tmp61 = or i1 %brmerge40_demorgan_i_96, %tmp_265_2

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="2596" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:306  %underflow_12_not_2 = or i1 %tmp61, %p_38_i_i_2

]]></Node>
<StgValue><ssdm name="underflow_12_not_2"/></StgValue>
</operation>

<operation id="2597" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:307  %p_Val2_85_mux_2 = select i1 %brmerge_i_i_i5_2, i8 127, i8 %p_Val2_85_2

]]></Node>
<StgValue><ssdm name="p_Val2_85_mux_2"/></StgValue>
</operation>

<operation id="2598" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:308  %p_Val2_85_2_202 = select i1 %underflow_12_2, i8 -128, i8 %p_Val2_85_2

]]></Node>
<StgValue><ssdm name="p_Val2_85_2_202"/></StgValue>
</operation>

<operation id="2599" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:309  %this_assign_36_1_2 = select i1 %underflow_12_not_2, i8 %p_Val2_85_mux_2, i8 %p_Val2_85_2_202

]]></Node>
<StgValue><ssdm name="this_assign_36_1_2"/></StgValue>
</operation>

<operation id="2600" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:310  store i8 %this_assign_36_1_2, i8* %buffer1_1_96_4x4_p_V_92, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2601" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:354  %tmp63 = or i1 %brmerge40_demorgan_i_97, %tmp_235_3

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="2602" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:355  %underflow_11_not_3 = or i1 %tmp63, %p_38_i_i4_3

]]></Node>
<StgValue><ssdm name="underflow_11_not_3"/></StgValue>
</operation>

<operation id="2603" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:356  %p_Val2_75_mux_3 = select i1 %brmerge_i_i_i3_3, i8 127, i8 %p_Val2_75_3

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux_3"/></StgValue>
</operation>

<operation id="2604" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:357  %p_Val2_75_3_203 = select i1 %underflow_11_3, i8 -128, i8 %p_Val2_75_3

]]></Node>
<StgValue><ssdm name="p_Val2_75_3_203"/></StgValue>
</operation>

<operation id="2605" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:358  %this_assign_35_1_3 = select i1 %underflow_11_not_3, i8 %p_Val2_75_mux_3, i8 %p_Val2_75_3_203

]]></Node>
<StgValue><ssdm name="this_assign_35_1_3"/></StgValue>
</operation>

<operation id="2606" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:359  store i8 %this_assign_35_1_3, i8* %buffer1_1_96_4x4_p_V_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2607" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:394  %tmp65 = or i1 %brmerge40_demorgan_i_98, %tmp_265_3

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="2608" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:395  %underflow_12_not_3 = or i1 %tmp65, %p_38_i_i_3

]]></Node>
<StgValue><ssdm name="underflow_12_not_3"/></StgValue>
</operation>

<operation id="2609" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:396  %p_Val2_85_mux_3 = select i1 %brmerge_i_i_i5_3, i8 127, i8 %p_Val2_85_3

]]></Node>
<StgValue><ssdm name="p_Val2_85_mux_3"/></StgValue>
</operation>

<operation id="2610" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:397  %p_Val2_85_3_204 = select i1 %underflow_12_3, i8 -128, i8 %p_Val2_85_3

]]></Node>
<StgValue><ssdm name="p_Val2_85_3_204"/></StgValue>
</operation>

<operation id="2611" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:398  %this_assign_36_1_3 = select i1 %underflow_12_not_3, i8 %p_Val2_85_mux_3, i8 %p_Val2_85_3_204

]]></Node>
<StgValue><ssdm name="this_assign_36_1_3"/></StgValue>
</operation>

<operation id="2612" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:399  store i8 %this_assign_36_1_3, i8* %buffer1_1_96_4x4_p_V_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2613" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:443  %tmp67 = or i1 %brmerge40_demorgan_i_99, %tmp_235_4

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="2614" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:444  %underflow_11_not_4 = or i1 %tmp67, %p_38_i_i4_4

]]></Node>
<StgValue><ssdm name="underflow_11_not_4"/></StgValue>
</operation>

<operation id="2615" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:445  %p_Val2_75_mux_4 = select i1 %brmerge_i_i_i3_4, i8 127, i8 %p_Val2_75_4

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux_4"/></StgValue>
</operation>

<operation id="2616" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:446  %p_Val2_75_4_205 = select i1 %underflow_11_4, i8 -128, i8 %p_Val2_75_4

]]></Node>
<StgValue><ssdm name="p_Val2_75_4_205"/></StgValue>
</operation>

<operation id="2617" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:447  %this_assign_35_1_4 = select i1 %underflow_11_not_4, i8 %p_Val2_75_mux_4, i8 %p_Val2_75_4_205

]]></Node>
<StgValue><ssdm name="this_assign_35_1_4"/></StgValue>
</operation>

<operation id="2618" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:448  store i8 %this_assign_35_1_4, i8* %buffer1_1_96_4x4_p_V_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2619" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:483  %tmp69 = or i1 %brmerge40_demorgan_i_100, %tmp_265_4

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="2620" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:484  %underflow_12_not_4 = or i1 %tmp69, %p_38_i_i_4

]]></Node>
<StgValue><ssdm name="underflow_12_not_4"/></StgValue>
</operation>

<operation id="2621" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:485  %p_Val2_85_mux_4 = select i1 %brmerge_i_i_i5_4, i8 127, i8 %p_Val2_85_4

]]></Node>
<StgValue><ssdm name="p_Val2_85_mux_4"/></StgValue>
</operation>

<operation id="2622" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:486  %p_Val2_85_4_206 = select i1 %underflow_12_4, i8 -128, i8 %p_Val2_85_4

]]></Node>
<StgValue><ssdm name="p_Val2_85_4_206"/></StgValue>
</operation>

<operation id="2623" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:487  %this_assign_36_1_4 = select i1 %underflow_12_not_4, i8 %p_Val2_85_mux_4, i8 %p_Val2_85_4_206

]]></Node>
<StgValue><ssdm name="this_assign_36_1_4"/></StgValue>
</operation>

<operation id="2624" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:488  store i8 %this_assign_36_1_4, i8* %buffer1_1_96_4x4_p_V_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2625" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:532  %tmp71 = or i1 %brmerge40_demorgan_i_101, %tmp_235_5

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="2626" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:533  %underflow_11_not_5 = or i1 %tmp71, %p_38_i_i4_5

]]></Node>
<StgValue><ssdm name="underflow_11_not_5"/></StgValue>
</operation>

<operation id="2627" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:534  %p_Val2_75_mux_5 = select i1 %brmerge_i_i_i3_5, i8 127, i8 %p_Val2_75_5

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux_5"/></StgValue>
</operation>

<operation id="2628" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:535  %p_Val2_75_5_207 = select i1 %underflow_11_5, i8 -128, i8 %p_Val2_75_5

]]></Node>
<StgValue><ssdm name="p_Val2_75_5_207"/></StgValue>
</operation>

<operation id="2629" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:536  %this_assign_35_1_5 = select i1 %underflow_11_not_5, i8 %p_Val2_75_mux_5, i8 %p_Val2_75_5_207

]]></Node>
<StgValue><ssdm name="this_assign_35_1_5"/></StgValue>
</operation>

<operation id="2630" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:537  store i8 %this_assign_35_1_5, i8* %buffer1_1_96_4x4_p_V_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2631" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:572  %tmp73 = or i1 %brmerge40_demorgan_i_102, %tmp_265_5

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="2632" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:573  %underflow_12_not_5 = or i1 %tmp73, %p_38_i_i_5

]]></Node>
<StgValue><ssdm name="underflow_12_not_5"/></StgValue>
</operation>

<operation id="2633" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:574  %p_Val2_85_mux_5 = select i1 %brmerge_i_i_i5_5, i8 127, i8 %p_Val2_85_5

]]></Node>
<StgValue><ssdm name="p_Val2_85_mux_5"/></StgValue>
</operation>

<operation id="2634" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:575  %p_Val2_85_5_208 = select i1 %underflow_12_5, i8 -128, i8 %p_Val2_85_5

]]></Node>
<StgValue><ssdm name="p_Val2_85_5_208"/></StgValue>
</operation>

<operation id="2635" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:576  %this_assign_36_1_5 = select i1 %underflow_12_not_5, i8 %p_Val2_85_mux_5, i8 %p_Val2_85_5_208

]]></Node>
<StgValue><ssdm name="this_assign_36_1_5"/></StgValue>
</operation>

<operation id="2636" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:577  store i8 %this_assign_36_1_5, i8* %buffer1_1_96_4x4_p_V_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2637" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:621  %tmp75 = or i1 %brmerge40_demorgan_i_103, %tmp_235_6

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="2638" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:622  %underflow_11_not_6 = or i1 %tmp75, %p_38_i_i4_6

]]></Node>
<StgValue><ssdm name="underflow_11_not_6"/></StgValue>
</operation>

<operation id="2639" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:623  %p_Val2_75_mux_6 = select i1 %brmerge_i_i_i3_6, i8 127, i8 %p_Val2_75_6

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux_6"/></StgValue>
</operation>

<operation id="2640" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:624  %p_Val2_75_6_209 = select i1 %underflow_11_6, i8 -128, i8 %p_Val2_75_6

]]></Node>
<StgValue><ssdm name="p_Val2_75_6_209"/></StgValue>
</operation>

<operation id="2641" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:625  %this_assign_35_1_6 = select i1 %underflow_11_not_6, i8 %p_Val2_75_mux_6, i8 %p_Val2_75_6_209

]]></Node>
<StgValue><ssdm name="this_assign_35_1_6"/></StgValue>
</operation>

<operation id="2642" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:626  store i8 %this_assign_35_1_6, i8* %buffer1_1_96_4x4_p_V_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2643" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:661  %tmp77 = or i1 %brmerge40_demorgan_i_104, %tmp_265_6

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="2644" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:662  %underflow_12_not_6 = or i1 %tmp77, %p_38_i_i_6

]]></Node>
<StgValue><ssdm name="underflow_12_not_6"/></StgValue>
</operation>

<operation id="2645" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:663  %p_Val2_85_mux_6 = select i1 %brmerge_i_i_i5_6, i8 127, i8 %p_Val2_85_6

]]></Node>
<StgValue><ssdm name="p_Val2_85_mux_6"/></StgValue>
</operation>

<operation id="2646" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:664  %p_Val2_85_6_210 = select i1 %underflow_12_6, i8 -128, i8 %p_Val2_85_6

]]></Node>
<StgValue><ssdm name="p_Val2_85_6_210"/></StgValue>
</operation>

<operation id="2647" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:665  %this_assign_36_1_6 = select i1 %underflow_12_not_6, i8 %p_Val2_85_mux_6, i8 %p_Val2_85_6_210

]]></Node>
<StgValue><ssdm name="this_assign_36_1_6"/></StgValue>
</operation>

<operation id="2648" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:666  store i8 %this_assign_36_1_6, i8* %buffer1_1_96_4x4_p_V_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2649" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:710  %tmp79 = or i1 %brmerge40_demorgan_i_105, %tmp_235_7

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="2650" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:711  %underflow_11_not_7 = or i1 %tmp79, %p_38_i_i4_7

]]></Node>
<StgValue><ssdm name="underflow_11_not_7"/></StgValue>
</operation>

<operation id="2651" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:712  %p_Val2_75_mux_7 = select i1 %brmerge_i_i_i3_7, i8 127, i8 %p_Val2_75_7

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux_7"/></StgValue>
</operation>

<operation id="2652" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:713  %p_Val2_75_7_211 = select i1 %underflow_11_7, i8 -128, i8 %p_Val2_75_7

]]></Node>
<StgValue><ssdm name="p_Val2_75_7_211"/></StgValue>
</operation>

<operation id="2653" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:714  %this_assign_35_1_7 = select i1 %underflow_11_not_7, i8 %p_Val2_75_mux_7, i8 %p_Val2_75_7_211

]]></Node>
<StgValue><ssdm name="this_assign_35_1_7"/></StgValue>
</operation>

<operation id="2654" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:715  store i8 %this_assign_35_1_7, i8* %buffer1_1_96_4x4_p_V_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2655" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:750  %tmp81 = or i1 %brmerge40_demorgan_i_106, %tmp_265_7

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="2656" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:751  %underflow_12_not_7 = or i1 %tmp81, %p_38_i_i_7

]]></Node>
<StgValue><ssdm name="underflow_12_not_7"/></StgValue>
</operation>

<operation id="2657" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:752  %p_Val2_85_mux_7 = select i1 %brmerge_i_i_i5_7, i8 127, i8 %p_Val2_85_7

]]></Node>
<StgValue><ssdm name="p_Val2_85_mux_7"/></StgValue>
</operation>

<operation id="2658" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:753  %p_Val2_85_7_212 = select i1 %underflow_12_7, i8 -128, i8 %p_Val2_85_7

]]></Node>
<StgValue><ssdm name="p_Val2_85_7_212"/></StgValue>
</operation>

<operation id="2659" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:754  %this_assign_36_1_7 = select i1 %underflow_12_not_7, i8 %p_Val2_85_mux_7, i8 %p_Val2_85_7_212

]]></Node>
<StgValue><ssdm name="this_assign_36_1_7"/></StgValue>
</operation>

<operation id="2660" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:755  store i8 %this_assign_36_1_7, i8* %buffer1_1_96_4x4_p_V_112, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2661" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:799  %tmp83 = or i1 %brmerge40_demorgan_i_107, %tmp_235_8

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="2662" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:800  %underflow_11_not_8 = or i1 %tmp83, %p_38_i_i4_8

]]></Node>
<StgValue><ssdm name="underflow_11_not_8"/></StgValue>
</operation>

<operation id="2663" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:801  %p_Val2_75_mux_8 = select i1 %brmerge_i_i_i3_8, i8 127, i8 %p_Val2_75_8

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux_8"/></StgValue>
</operation>

<operation id="2664" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:802  %p_Val2_75_8_213 = select i1 %underflow_11_8, i8 -128, i8 %p_Val2_75_8

]]></Node>
<StgValue><ssdm name="p_Val2_75_8_213"/></StgValue>
</operation>

<operation id="2665" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:803  %this_assign_35_1_8 = select i1 %underflow_11_not_8, i8 %p_Val2_75_mux_8, i8 %p_Val2_75_8_213

]]></Node>
<StgValue><ssdm name="this_assign_35_1_8"/></StgValue>
</operation>

<operation id="2666" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:804  store i8 %this_assign_35_1_8, i8* %buffer1_1_96_4x4_p_V_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2667" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:839  %tmp85 = or i1 %brmerge40_demorgan_i_108, %tmp_265_8

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="2668" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:840  %underflow_12_not_8 = or i1 %tmp85, %p_38_i_i_8

]]></Node>
<StgValue><ssdm name="underflow_12_not_8"/></StgValue>
</operation>

<operation id="2669" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:841  %p_Val2_85_mux_8 = select i1 %brmerge_i_i_i5_8, i8 127, i8 %p_Val2_85_8

]]></Node>
<StgValue><ssdm name="p_Val2_85_mux_8"/></StgValue>
</operation>

<operation id="2670" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:842  %p_Val2_85_8_214 = select i1 %underflow_12_8, i8 -128, i8 %p_Val2_85_8

]]></Node>
<StgValue><ssdm name="p_Val2_85_8_214"/></StgValue>
</operation>

<operation id="2671" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:843  %this_assign_36_1_8 = select i1 %underflow_12_not_8, i8 %p_Val2_85_mux_8, i8 %p_Val2_85_8_214

]]></Node>
<StgValue><ssdm name="this_assign_36_1_8"/></StgValue>
</operation>

<operation id="2672" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:844  store i8 %this_assign_36_1_8, i8* %buffer1_1_96_4x4_p_V_116, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2673" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:888  %tmp87 = or i1 %brmerge40_demorgan_i_109, %tmp_235_9

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="2674" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:889  %underflow_11_not_9 = or i1 %tmp87, %p_38_i_i4_9

]]></Node>
<StgValue><ssdm name="underflow_11_not_9"/></StgValue>
</operation>

<operation id="2675" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:890  %p_Val2_75_mux_9 = select i1 %brmerge_i_i_i3_9, i8 127, i8 %p_Val2_75_9

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux_9"/></StgValue>
</operation>

<operation id="2676" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:891  %p_Val2_75_9_215 = select i1 %underflow_11_9, i8 -128, i8 %p_Val2_75_9

]]></Node>
<StgValue><ssdm name="p_Val2_75_9_215"/></StgValue>
</operation>

<operation id="2677" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:892  %this_assign_35_1_9 = select i1 %underflow_11_not_9, i8 %p_Val2_75_mux_9, i8 %p_Val2_75_9_215

]]></Node>
<StgValue><ssdm name="this_assign_35_1_9"/></StgValue>
</operation>

<operation id="2678" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:893  store i8 %this_assign_35_1_9, i8* %buffer1_1_96_4x4_p_V_119, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2679" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:928  %tmp89 = or i1 %brmerge40_demorgan_i_110, %tmp_265_9

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="2680" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:929  %underflow_12_not_9 = or i1 %tmp89, %p_38_i_i_9

]]></Node>
<StgValue><ssdm name="underflow_12_not_9"/></StgValue>
</operation>

<operation id="2681" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:930  %p_Val2_85_mux_9 = select i1 %brmerge_i_i_i5_9, i8 127, i8 %p_Val2_85_9

]]></Node>
<StgValue><ssdm name="p_Val2_85_mux_9"/></StgValue>
</operation>

<operation id="2682" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:931  %p_Val2_85_9_216 = select i1 %underflow_12_9, i8 -128, i8 %p_Val2_85_9

]]></Node>
<StgValue><ssdm name="p_Val2_85_9_216"/></StgValue>
</operation>

<operation id="2683" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:932  %this_assign_36_1_9 = select i1 %underflow_12_not_9, i8 %p_Val2_85_mux_9, i8 %p_Val2_85_9_216

]]></Node>
<StgValue><ssdm name="this_assign_36_1_9"/></StgValue>
</operation>

<operation id="2684" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:933  store i8 %this_assign_36_1_9, i8* %buffer1_1_96_4x4_p_V_120, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2685" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:977  %tmp91 = or i1 %brmerge40_demorgan_i_111, %tmp_235_s

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="2686" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:978  %underflow_11_not_s = or i1 %tmp91, %p_38_i_i4_s

]]></Node>
<StgValue><ssdm name="underflow_11_not_s"/></StgValue>
</operation>

<operation id="2687" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:979  %p_Val2_75_mux_s = select i1 %brmerge_i_i_i3_s, i8 127, i8 %p_Val2_75_s

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux_s"/></StgValue>
</operation>

<operation id="2688" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:980  %p_Val2_75_s_217 = select i1 %underflow_11_s, i8 -128, i8 %p_Val2_75_s

]]></Node>
<StgValue><ssdm name="p_Val2_75_s_217"/></StgValue>
</operation>

<operation id="2689" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:981  %this_assign_35_1_s = select i1 %underflow_11_not_s, i8 %p_Val2_75_mux_s, i8 %p_Val2_75_s_217

]]></Node>
<StgValue><ssdm name="this_assign_35_1_s"/></StgValue>
</operation>

<operation id="2690" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:982  store i8 %this_assign_35_1_s, i8* %buffer1_1_96_4x4_p_V_123, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2691" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1017  %tmp93 = or i1 %brmerge40_demorgan_i_112, %tmp_265_s

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="2692" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1018  %underflow_12_not_s = or i1 %tmp93, %p_38_i_i_10

]]></Node>
<StgValue><ssdm name="underflow_12_not_s"/></StgValue>
</operation>

<operation id="2693" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:1019  %p_Val2_85_mux_s = select i1 %brmerge_i_i_i5_s, i8 127, i8 %p_Val2_85_s

]]></Node>
<StgValue><ssdm name="p_Val2_85_mux_s"/></StgValue>
</operation>

<operation id="2694" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:1020  %p_Val2_85_s_218 = select i1 %underflow_12_s, i8 -128, i8 %p_Val2_85_s

]]></Node>
<StgValue><ssdm name="p_Val2_85_s_218"/></StgValue>
</operation>

<operation id="2695" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:1021  %this_assign_36_1_s = select i1 %underflow_12_not_s, i8 %p_Val2_85_mux_s, i8 %p_Val2_85_s_218

]]></Node>
<StgValue><ssdm name="this_assign_36_1_s"/></StgValue>
</operation>

<operation id="2696" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:1022  store i8 %this_assign_36_1_s, i8* %buffer1_1_96_4x4_p_V_124, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2697" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1066  %tmp95 = or i1 %brmerge40_demorgan_i_113, %tmp_235_10

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="2698" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1067  %underflow_11_not_10 = or i1 %tmp95, %p_38_i_i4_10

]]></Node>
<StgValue><ssdm name="underflow_11_not_10"/></StgValue>
</operation>

<operation id="2699" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:1068  %p_Val2_75_mux_10 = select i1 %brmerge_i_i_i3_10, i8 127, i8 %p_Val2_75_10

]]></Node>
<StgValue><ssdm name="p_Val2_75_mux_10"/></StgValue>
</operation>

<operation id="2700" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:1069  %p_Val2_75_10_219 = select i1 %underflow_11_10, i8 -128, i8 %p_Val2_75_10

]]></Node>
<StgValue><ssdm name="p_Val2_75_10_219"/></StgValue>
</operation>

<operation id="2701" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:1070  %this_assign_35_1_10 = select i1 %underflow_11_not_10, i8 %p_Val2_75_mux_10, i8 %p_Val2_75_10_219

]]></Node>
<StgValue><ssdm name="this_assign_35_1_10"/></StgValue>
</operation>

<operation id="2702" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:1071  store i8 %this_assign_35_1_10, i8* %buffer1_1_96_4x4_p_V_127, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2703" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1106  %tmp97 = or i1 %brmerge40_demorgan_i_114, %tmp_265_10

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="2704" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1107  %underflow_12_not_10 = or i1 %tmp97, %p_38_i_i_11

]]></Node>
<StgValue><ssdm name="underflow_12_not_10"/></StgValue>
</operation>

<operation id="2705" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:1108  %p_Val2_85_mux_10 = select i1 %brmerge_i_i_i5_10, i8 127, i8 %p_Val2_85_10

]]></Node>
<StgValue><ssdm name="p_Val2_85_mux_10"/></StgValue>
</operation>

<operation id="2706" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:1109  %p_Val2_85_10_220 = select i1 %underflow_12_10, i8 -128, i8 %p_Val2_85_10

]]></Node>
<StgValue><ssdm name="p_Val2_85_10_220"/></StgValue>
</operation>

<operation id="2707" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:1110  %this_assign_36_1_10 = select i1 %underflow_12_not_10, i8 %p_Val2_85_mux_10, i8 %p_Val2_85_10_220

]]></Node>
<StgValue><ssdm name="this_assign_36_1_10"/></StgValue>
</operation>

<operation id="2708" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv1:1111  store i8 %this_assign_36_1_10, i8* %buffer1_1_96_4x4_p_V_128, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2709" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:1115  br label %.preheader88.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2710" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten8 = phi i11 [ %indvar_flatten_next9, %._crit_edge98 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="2711" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:1  %co8 = phi i7 [ %arrayNo_cast2_mid2_v_1, %._crit_edge98 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co8"/></StgValue>
</operation>

<operation id="2712" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten9 = phi i6 [ %indvar_flatten_next8, %._crit_edge98 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="2713" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:3  %h9 = phi i3 [ %h9_cast_mid2, %._crit_edge98 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h9"/></StgValue>
</operation>

<operation id="2714" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:4  %w10 = phi i3 [ %w_16, %._crit_edge98 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w10"/></StgValue>
</operation>

<operation id="2715" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:5  %exitcond_flatten9 = icmp eq i11 %indvar_flatten8, -512

]]></Node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="2716" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:6  %indvar_flatten_next9 = add i11 %indvar_flatten8, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next9"/></StgValue>
</operation>

<operation id="2717" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten9, label %6, label %.preheader87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2718" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:0  %co_15 = add i7 1, %co8

]]></Node>
<StgValue><ssdm name="co_15"/></StgValue>
</operation>

<operation id="2719" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader87:2  %exitcond_flatten4 = icmp eq i6 %indvar_flatten9, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="2720" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader87:4  %arrayNo_cast2_mid2_v_1 = select i1 %exitcond_flatten4, i7 %co_15, i7 %co8

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v_1"/></StgValue>
</operation>

<operation id="2721" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge98:2  %indvar_flatten21_op = add i6 %indvar_flatten9, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="2722" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge98:3  %indvar_flatten_next8 = select i1 %exitcond_flatten4, i6 1, i6 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next8"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2723" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader87:3  %h9_mid = select i1 %exitcond_flatten4, i3 1, i3 %h9

]]></Node>
<StgValue><ssdm name="h9_mid"/></StgValue>
</operation>

<operation id="2724" st_id="47" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>

<operation id="2725" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="16" op_0_bw="7">
<![CDATA[
.preheader87:8  %zext3_cast = zext i7 %arrayNo_cast2_mid2_v_1 to i16

]]></Node>
<StgValue><ssdm name="zext3_cast"/></StgValue>
</operation>

<operation id="2726" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader87:9  %mul3 = mul i16 171, %zext3_cast

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="2727" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader87:10  %tmp_655 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="2728" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader87:19  %not_exitcond_flatten_6 = xor i1 %exitcond_flatten4, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_6"/></StgValue>
</operation>

<operation id="2729" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader87:20  %exitcond10 = icmp eq i3 %w10, -3

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="2730" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader87:21  %exitcond_mid = and i1 %exitcond10, %not_exitcond_flatten_6

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="2731" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader87:22  %h_4 = add i3 1, %h9_mid

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="2732" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader87:23  %tmp_307 = or i1 %exitcond_mid, %exitcond_flatten4

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="2733" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader87:24  %w10_mid2 = select i1 %tmp_307, i3 1, i3 %w10

]]></Node>
<StgValue><ssdm name="w10_mid2"/></StgValue>
</operation>

<operation id="2734" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader87:25  %h9_cast_mid2 = select i1 %exitcond_mid, i3 %h_4, i3 %h9_mid

]]></Node>
<StgValue><ssdm name="h9_cast_mid2"/></StgValue>
</operation>

<operation id="2735" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader87:48  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="2736" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge98:0  %empty_221 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_21)

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="2737" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge98:1  %w_16 = add i3 %w10_mid2, 1

]]></Node>
<StgValue><ssdm name="w_16"/></StgValue>
</operation>

<operation id="2738" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge98:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2739" st_id="48" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>

<operation id="2740" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader87:11  %tmp_658 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_655, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="2741" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="10" op_0_bw="8">
<![CDATA[
.preheader87:12  %tmp_304 = sext i8 %tmp_658 to i10

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="2742" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="11" op_0_bw="10">
<![CDATA[
.preheader87:13  %p_shl162_cast = zext i10 %tmp_304 to i11

]]></Node>
<StgValue><ssdm name="p_shl162_cast"/></StgValue>
</operation>

<operation id="2743" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader87:14  %tmp_659 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_655, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="2744" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="8" op_0_bw="6">
<![CDATA[
.preheader87:15  %tmp_305 = sext i6 %tmp_659 to i8

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2745" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="11" op_0_bw="8">
<![CDATA[
.preheader87:16  %p_shl169_cast = zext i8 %tmp_305 to i11

]]></Node>
<StgValue><ssdm name="p_shl169_cast"/></StgValue>
</operation>

<operation id="2746" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader87:17  %tmp_306 = sub i11 %p_shl162_cast, %p_shl169_cast

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2747" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="12" op_0_bw="11">
<![CDATA[
.preheader87:18  %tmp_621_cast = sext i11 %tmp_306 to i12

]]></Node>
<StgValue><ssdm name="tmp_621_cast"/></StgValue>
</operation>

<operation id="2748" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="12" op_0_bw="3">
<![CDATA[
.preheader87:26  %h9_cast_mid2_cast = zext i3 %h9_cast_mid2 to i12

]]></Node>
<StgValue><ssdm name="h9_cast_mid2_cast"/></StgValue>
</operation>

<operation id="2749" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader87:27  %tmp_308 = add i12 %h9_cast_mid2_cast, %tmp_621_cast

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="2750" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="7" op_0_bw="12">
<![CDATA[
.preheader87:28  %tmp_663 = trunc i12 %tmp_308 to i7

]]></Node>
<StgValue><ssdm name="tmp_663"/></StgValue>
</operation>

<operation id="2751" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader87:29  %p_shl170_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_663, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl170_cast"/></StgValue>
</operation>

<operation id="2752" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="9" op_0_bw="12">
<![CDATA[
.preheader87:30  %tmp_668 = trunc i12 %tmp_308 to i9

]]></Node>
<StgValue><ssdm name="tmp_668"/></StgValue>
</operation>

<operation id="2753" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader87:31  %p_shl177_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_668, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl177_cast"/></StgValue>
</operation>

<operation id="2754" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader87:32  %tmp_309 = sub i10 %p_shl170_cast, %p_shl177_cast

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="2755" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="10" op_0_bw="3">
<![CDATA[
.preheader87:33  %w10_cast_cast = zext i3 %w10_mid2 to i10

]]></Node>
<StgValue><ssdm name="w10_cast_cast"/></StgValue>
</operation>

<operation id="2756" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader87:34  %tmp_310 = add i10 %w10_cast_cast, %tmp_309

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2757" st_id="49" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2758" st_id="50" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2759" st_id="51" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2760" st_id="52" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2761" st_id="53" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2762" st_id="54" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2763" st_id="55" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2764" st_id="56" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>

<operation id="2765" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="10">
<![CDATA[
.preheader87:35  %tmp_627_cast = zext i10 %tmp_310 to i32

]]></Node>
<StgValue><ssdm name="tmp_627_cast"/></StgValue>
</operation>

<operation id="2766" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:36  %buffer1_1_96_4x4_p_V_131 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_131"/></StgValue>
</operation>

<operation id="2767" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:37  %buffer1_1_96_4x4_p_V_132 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_132"/></StgValue>
</operation>

<operation id="2768" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:38  %buffer1_1_96_4x4_p_V_133 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_133"/></StgValue>
</operation>

<operation id="2769" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:39  %buffer1_1_96_4x4_p_V_134 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_134"/></StgValue>
</operation>

<operation id="2770" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:40  %buffer1_1_96_4x4_p_V_135 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_135"/></StgValue>
</operation>

<operation id="2771" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:41  %buffer1_1_96_4x4_p_V_136 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_136"/></StgValue>
</operation>

<operation id="2772" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:42  %buffer1_1_96_4x4_p_V_137 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_137"/></StgValue>
</operation>

<operation id="2773" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:43  %buffer1_1_96_4x4_p_V_138 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_138"/></StgValue>
</operation>

<operation id="2774" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:44  %buffer1_1_96_4x4_p_V_139 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_139"/></StgValue>
</operation>

<operation id="2775" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:45  %buffer1_1_96_4x4_p_V_140 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_140"/></StgValue>
</operation>

<operation id="2776" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:46  %buffer1_1_96_4x4_p_V_141 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_141"/></StgValue>
</operation>

<operation id="2777" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:47  %buffer1_1_96_4x4_p_V_142 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_627_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_142"/></StgValue>
</operation>

<operation id="2778" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:50  %buffer1_1_96_4x4_p_V_143 = load i8* %buffer1_1_96_4x4_p_V_138, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_143"/></StgValue>
</operation>

<operation id="2779" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:51  %buffer1_1_96_4x4_p_V_144 = load i8* %buffer1_1_96_4x4_p_V_140, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_144"/></StgValue>
</operation>

<operation id="2780" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:52  %buffer1_1_96_4x4_p_V_145 = load i8* %buffer1_1_96_4x4_p_V_139, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_145"/></StgValue>
</operation>

<operation id="2781" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:53  %buffer1_1_96_4x4_p_V_146 = load i8* %buffer1_1_96_4x4_p_V_135, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_146"/></StgValue>
</operation>

<operation id="2782" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:54  %buffer1_1_96_4x4_p_V_147 = load i8* %buffer1_1_96_4x4_p_V_132, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_147"/></StgValue>
</operation>

<operation id="2783" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:55  %buffer1_1_96_4x4_p_V_148 = load i8* %buffer1_1_96_4x4_p_V_142, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_148"/></StgValue>
</operation>

<operation id="2784" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:56  %buffer1_1_96_4x4_p_V_149 = load i8* %buffer1_1_96_4x4_p_V_141, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_149"/></StgValue>
</operation>

<operation id="2785" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:57  %buffer1_1_96_4x4_p_V_150 = load i8* %buffer1_1_96_4x4_p_V_136, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_150"/></StgValue>
</operation>

<operation id="2786" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:58  %buffer1_1_96_4x4_p_V_151 = load i8* %buffer1_1_96_4x4_p_V_137, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_151"/></StgValue>
</operation>

<operation id="2787" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:59  %buffer1_1_96_4x4_p_V_152 = load i8* %buffer1_1_96_4x4_p_V_133, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_152"/></StgValue>
</operation>

<operation id="2788" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:60  %buffer1_1_96_4x4_p_V_153 = load i8* %buffer1_1_96_4x4_p_V_134, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_153"/></StgValue>
</operation>

<operation id="2789" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:61  %buffer1_1_96_4x4_p_V_154 = load i8* %buffer1_1_96_4x4_p_V_131, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_154"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2790" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader87:1  %empty_222 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="2791" st_id="57" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>

<operation id="2792" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="7">
<![CDATA[
.preheader87:6  %arrayNo_cast2_mid2 = zext i7 %arrayNo_cast2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2"/></StgValue>
</operation>

<operation id="2793" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="5" op_0_bw="7">
<![CDATA[
.preheader87:7  %tmp_654 = trunc i7 %arrayNo_cast2_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="2794" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader87:49  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2795" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:50  %buffer1_1_96_4x4_p_V_143 = load i8* %buffer1_1_96_4x4_p_V_138, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_143"/></StgValue>
</operation>

<operation id="2796" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:51  %buffer1_1_96_4x4_p_V_144 = load i8* %buffer1_1_96_4x4_p_V_140, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_144"/></StgValue>
</operation>

<operation id="2797" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:52  %buffer1_1_96_4x4_p_V_145 = load i8* %buffer1_1_96_4x4_p_V_139, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_145"/></StgValue>
</operation>

<operation id="2798" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:53  %buffer1_1_96_4x4_p_V_146 = load i8* %buffer1_1_96_4x4_p_V_135, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_146"/></StgValue>
</operation>

<operation id="2799" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:54  %buffer1_1_96_4x4_p_V_147 = load i8* %buffer1_1_96_4x4_p_V_132, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_147"/></StgValue>
</operation>

<operation id="2800" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:55  %buffer1_1_96_4x4_p_V_148 = load i8* %buffer1_1_96_4x4_p_V_142, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_148"/></StgValue>
</operation>

<operation id="2801" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:56  %buffer1_1_96_4x4_p_V_149 = load i8* %buffer1_1_96_4x4_p_V_141, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_149"/></StgValue>
</operation>

<operation id="2802" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:57  %buffer1_1_96_4x4_p_V_150 = load i8* %buffer1_1_96_4x4_p_V_136, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_150"/></StgValue>
</operation>

<operation id="2803" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:58  %buffer1_1_96_4x4_p_V_151 = load i8* %buffer1_1_96_4x4_p_V_137, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_151"/></StgValue>
</operation>

<operation id="2804" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:59  %buffer1_1_96_4x4_p_V_152 = load i8* %buffer1_1_96_4x4_p_V_133, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_152"/></StgValue>
</operation>

<operation id="2805" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:60  %buffer1_1_96_4x4_p_V_153 = load i8* %buffer1_1_96_4x4_p_V_134, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_153"/></StgValue>
</operation>

<operation id="2806" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="8" op_0_bw="9">
<![CDATA[
.preheader87:61  %buffer1_1_96_4x4_p_V_154 = load i8* %buffer1_1_96_4x4_p_V_131, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_154"/></StgValue>
</operation>

<operation id="2807" st_id="57" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="32">
<![CDATA[
.preheader87:62  %tmp_98 = call i8 @_ssdm_op_Mux.ap_auto.12i8.i32(i8 %buffer1_1_96_4x4_p_V_143, i8 %buffer1_1_96_4x4_p_V_144, i8 %buffer1_1_96_4x4_p_V_145, i8 %buffer1_1_96_4x4_p_V_146, i8 %buffer1_1_96_4x4_p_V_147, i8 %buffer1_1_96_4x4_p_V_148, i8 %buffer1_1_96_4x4_p_V_149, i8 %buffer1_1_96_4x4_p_V_150, i8 %buffer1_1_96_4x4_p_V_151, i8 %buffer1_1_96_4x4_p_V_152, i8 %buffer1_1_96_4x4_p_V_153, i8 %buffer1_1_96_4x4_p_V_154, i32 %arrayNo_cast2_mid2)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2808" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader87:63  %tmp_669 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_98, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_669"/></StgValue>
</operation>

<operation id="2809" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader87:64  br i1 %tmp_669, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2810" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i5 %tmp_654, label %branch11 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2811" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch10:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_134, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2812" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2813" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch9:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_133, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2814" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2815" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch8:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_137, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2816" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2817" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch7:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_136, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2818" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2819" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch6:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_141, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2820" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2821" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch5:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_142, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2822" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2823" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch4:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_132, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2824" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2825" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch3:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_135, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2826" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2827" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch2:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_139, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2828" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2829" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_140, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2830" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2831" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch0:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_138, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2832" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2833" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="!0"/>
<literal name="tmp_654" val="!1"/>
<literal name="tmp_654" val="!2"/>
<literal name="tmp_654" val="!3"/>
<literal name="tmp_654" val="!4"/>
<literal name="tmp_654" val="!5"/>
<literal name="tmp_654" val="!6"/>
<literal name="tmp_654" val="!7"/>
<literal name="tmp_654" val="!8"/>
<literal name="tmp_654" val="!9"/>
<literal name="tmp_654" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch11:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_131, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2834" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
<literal name="tmp_654" val="!0"/>
<literal name="tmp_654" val="!1"/>
<literal name="tmp_654" val="!2"/>
<literal name="tmp_654" val="!3"/>
<literal name="tmp_654" val="!4"/>
<literal name="tmp_654" val="!5"/>
<literal name="tmp_654" val="!6"/>
<literal name="tmp_654" val="!7"/>
<literal name="tmp_654" val="!8"/>
<literal name="tmp_654" val="!9"/>
<literal name="tmp_654" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2835" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_669" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i706:0  br label %._crit_edge98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2836" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
