TESTTIM2  MZ390 START
AZ390I Copyright 2011 Automated Software Tools Corporation
AZ390I Copyright 2013 Cat Herder Software, LLC
AZ390I Copyright 2018 Joachim Bartz, Germany
AZ390I z390 is licensed under GNU General Public License
AZ390I program = rt\test\TESTTIM2
AZ390I options = sysmac(C:\Users\Achim\GitHub\z390\mac+.) 
  syscpy(C:\Users\Achim\GitHub\z390\mac+.) @rt\Options.opt=(bal notiming stats) 
  systerm(rt\test\RTTEST)
External Symbol Definitions
 ESD=0001 LOC=00000000 LEN=00000830 TYPE=CST NAME=TESTIM2
Assembler Listing
000000                                        (1/1)1 *********************************************************************
000000                                        (1/2)2 * Copyright 2005 Automated Software Tools Corporation               *
000000                                        (1/3)3 * Copyright 2013 Cat Herder Software, LLC                           *
000000                                        (1/4)4 * Copyright 2018 Joachim Bartz, Germany                             *
000000                                        (1/5)5 *                                                                   *
000000                                        (1/6)6 * This source code is part of z390 assembler/emulator package.      *
000000                                        (1/7)7 *                                                                   *
000000                                        (1/8)8 * The z390 package is distributed under GNU general public license  *
000000                                        (1/9)9 *                                                                   *
000000                                      (1/10)10 * Author - Don Higgins                                              *
000000                                      (1/11)11 *********************************************************************
000000                                      (1/12)12 * 2005-09-30 DSH         Initial version                            *
000000                                      (1/13)13 * 2006-03-03 DSH RPI-209 Test STIMER WAIT                           *
000000                                      (1/14)14 * 2006-04-22 DSH RPI-279 Add STIMER REAL,EXIT and TTIMER tests      *
000000                                      (1/15)15 * 2006-08-06 DSH RPI-396 Increase time to 8 seconds to allow        *
000000                                      (1/16)16 *                        2 seconds CPU time                         *
000000                                      (1/17)17 * 2006-09-19 DSH RPI-452 TTIMER cancel requires TU or MIC,ADDR      *
000000                                      (1/18)18 * 2006-09-22 DSH RPI-461 Use CCGE/CCLE for interval tests to        *
000000                                      (1/19)19 *                        prevent intermittent failures dependung on *
000000                                      (1/20)20 *                        system load                                *
000000                                      (1/21)21 *********************************************************************
000000                                      (1/23)22          TITLE 'TESTTIM1 REGRSSION TEST STIMER, TIMIER FUNCTIONS'
000000                                      (1/25)23 TESTIM2  RT1   MAIN
000000                                      (3/78)25+TESTIM2  CSECT 
000000 90ECD00C                            (3/168)26+         STM   14,12,12(13)
000004 45FF0068                            (3/169)27+         BAL   15,104(15)
000008 0000000000000000                    (3/170)28+         DC    18F'0'
000050 E3C5E2E3C9D4F240                    (3/171)29+         DC    CL8'TESTIM2'
000058 F0F161F0F261F0F5                    (3/172)30+         DC    CL8'01/02/05'
000060 F2F24BF3F3404040                    (3/173)31+         DC    CL8'22.33'
000068 50FD0008                            (3/174)32+         ST    15,8(13)
00006C 50DF0004                            (3/175)33+         ST    13,4(15)
000070 18DF                                (3/176)34+         LR    13,15
000072                                     (3/189)35+         USING TESTIM2+8,13
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
000072 A715000E                00008E       (4/49)38+         BRAS  1,*+(WTO#0003_EOT-*+1)/2*2
000076 00170000E3C5E2E3                     (4/50)39+         DC    AL2(WTO#0003_EOT-*,0),C'TESTIM2 RT1 STARTED'
00008D                  0000008D            (4/51)40+WTO#0003_EOT     EQU *
00008E 0A23                                 (4/52)41+         SVC   35
000090 C0F4000000A4            0001D8       (2/66)43+         BRCL    15,RT1_START
000096                                      (2/67)44+RT1_ABORT DS 0H
000096 92E3D134                00013C       (2/68)45+         MVI   RT1_ABORTED,C'T'
00009A A7150012                0000BE       (4/49)47+         BRAS  1,*+(WTO#0004_EOT-*+1)/2*2
00009E 001F0000E3C5E2E3                     (4/50)48+         DC    AL2(WTO#0004_EOT-*,0),C'TESTIM2 RT1 TESTING ABORTED'
0000BD                  000000BD            (4/51)49+WTO#0004_EOT     EQU *
0000BE 0A23                                 (4/52)50+         SVC   35
0000C0                                      (2/70)52+RT1_END  DS    0H
0000C0 D205D12ED138     000136 000140       (2/71)53+         MVC   RT1_DTOT,=X'402020202020'
0000C6 DE05D12ED108     000136 000110       (2/72)54+         ED    RT1_DTOT,RT1_TOT
0000CC 4110D10C                000114       (4/61)56+         LA    1,RT1_WTO1
0000D0 0A23                                 (4/66)57+         SVC   35
0000D2 95E3D134                00013C       (2/74)59+         CLI   RT1_ABORTED,C'T'
0000D6 4780D102                00010A       (2/75)60+         BE    RT1_DUMP
0000DA A715000E                0000F6       (4/49)62+         BRAS  1,*+(WTO#0006_EOT-*+1)/2*2
0000DE 00180000E3C5E2E3                     (4/50)63+         DC    AL2(WTO#0006_EOT-*,0),C'TESTIM2 RT1 ENDED OK'
0000F6                  000000F6            (4/51)64+WTO#0006_EOT     EQU *
0000F6 0A23                                 (4/52)65+         SVC   35
0000F8 41F00000                             (5/33)68+         LA    15,0
0000FC 58D0D004                             (5/50)69+         L     13,4(,13)
000100 58E0D00C                             (5/51)70+         L     14,12(,13)
000104 982CD01C                             (5/52)71+         LM    2,12,28(13)
000108 07FE                                 (5/53)72+         BR    14
00010A                                      (2/78)74+RT1_DUMP DS    0H
00010A 41100065                             (6/39)76+         LA   1,101
00010E 0A0D                                 (6/47)77+         SVC  13 ABEND R1=COMP CODE AND HIGH BIT = DUMP PGM STORAGE
000110                  0000000B            (2/80)79+RT1_LINK EQU   11
000110                  00000110            (2/81)80+RT1_DATA EQU   *
000110 00000C                               (2/82)81+RT1_TOT  DC    PL3'0' TOTAL RT1 TESTS COMPLETED
000113 1C                                   (2/83)82+RT1_ONE  DC    P'1'
000114 00280000E3C5E2E3                     (2/84)83+RT1_WTO1 DC    AL2(RT1_WTO_END-*,0),C'TESTIM2 RT1 TESTS COMPLETED = '
000136 40E9E9E9E9E9                         (2/85)84+RT1_DTOT DC    CL6' ZZZZZ'
00013C                  0000013C            (2/86)85+RT1_WTO_END EQU *
00013C C6                                   (2/87)86+RT1_ABORTED DC C'F'
00013D                                      (2/88)87+         LTORG 
000140 402020202020     =X'402020202020'
000146                                      (2/89)88+RT1_TEST_CC0  DS    0H
000146 4770D08E                000096       (2/90)89+         BNE   RT1_ABORT
00014A                                      (2/91)90+RT1_OK   DS    0H
00014A FA20D108D10B     000110 000113       (2/92)91+         AP    RT1_TOT,RT1_ONE
000150 07FB                                 (2/93)92+         BR    RT1_LINK
000152                                      (2/94)93+RT1_TEST_CC1  DS    0H
000152 47B0D08E                000096       (2/95)94+         BNL   RT1_ABORT
000156 FA20D108D10B     000110 000113       (2/96)95+         AP    RT1_TOT,RT1_ONE
00015C 07FB                                 (2/97)96+         BR    RT1_LINK
00015E                                      (2/98)97+RT1_TEST_CC2  DS    0H
00015E 47D0D08E                000096       (2/99)98+         BNH   RT1_ABORT
000162 FA20D108D10B     000110 000113      (2/100)99+         AP    RT1_TOT,RT1_ONE
000168 07FB                               (2/101)100+         BR    RT1_LINK
00016A                                    (2/102)101+RT1_TEST_CC3  DS    0H
00016A 47E0D08E                000096     (2/103)102+         BNO   RT1_ABORT
00016E FA20D108D10B     000110 000113     (2/104)103+         AP    RT1_TOT,RT1_ONE
000174 07FB                               (2/105)104+         BR    RT1_LINK
000176                                    (2/106)105+RT1_TEST_CCGE  DS    0H
000176 4740D08E                000096     (2/107)106+         BL    RT1_ABORT
00017A FA20D108D10B     000110 000113     (2/108)107+         AP    RT1_TOT,RT1_ONE
000180 07FB                               (2/109)108+         BR    RT1_LINK
000182                                    (2/110)109+RT1_TEST_CCLE  DS    0H
000182 4720D08E                000096     (2/111)110+         BH    RT1_ABORT
000186 FA20D108D10B     000110 000113     (2/112)111+         AP    RT1_TOT,RT1_ONE
00018C 07FB                               (2/113)112+         BR    RT1_LINK
000190 000000C8                            (1/26)114 BINTVL   DC    F'200'           200 * 0.01
000194 000000000000200C                    (1/27)115 DINTVL   DC    PL8'200'         HHMMSSTH
00019C 00000000001E8480                    (1/28)116 MICVL    DC    FL8'2000000'     2   * 1000000
0001A4 00000000                            (1/29)117 TUINTVL  DC    F'0'             2000000 / 26.04166
0001A8 0000000000000000                    (1/30)118 STARTED  DC    FL8'0'
0001B0 0000000000000000                    (1/31)119 ENDED    DC    FL8'0'
0001B8                                     (1/32)120 MICS_REMAINING DS D             MICS REMAINING IN STIMER INTERVAL
0001C0                                     (1/33)121 MICS_SAVE      DS D
0001C8                  000001C8           (1/34)122 SEXIT    EQU   *         STIMER EXIT ROUTINE
0001C8                                     (1/35)123          USING *,15
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=000001C8 LEN=01000 REG=F OFF=00000 LAB=
0001C8                                     (1/36)124          POST  ECB,0 POST ECB WITH X'40000000'
0001C8 4110F00C                0001D4      (7/24)125+         LA    1,ECB
0001CC 5800F088                000250      (7/31)126+         L     0,=A(0)
0001D0 0A02                                (7/40)127+         SVC   2 POST R0=CODE, R1=A(ECB)
0001D2 07FE                                (1/37)129          BR    14
0001D4                                     (1/38)130          DROP  15
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
0001D4 00000000                            (1/39)131 ECB      DC    F'0'
0001D8                                     (1/40)132          EQUREGS 
0001D8                  00000000           (8/41)133+R0     EQU 0
0001D8                  00000001           (8/41)134+R1     EQU 1
0001D8                  00000002           (8/41)135+R2     EQU 2
0001D8                  00000003           (8/41)136+R3     EQU 3
0001D8                  00000004           (8/41)137+R4     EQU 4
0001D8                  00000005           (8/41)138+R5     EQU 5
0001D8                  00000006           (8/41)139+R6     EQU 6
0001D8                  00000007           (8/41)140+R7     EQU 7
0001D8                  00000008           (8/41)141+R8     EQU 8
0001D8                  00000009           (8/41)142+R9     EQU 9
0001D8                  0000000A           (8/41)143+R10    EQU 10
0001D8                  0000000B           (8/41)144+R11    EQU 11
0001D8                  0000000C           (8/41)145+R12    EQU 12
0001D8                  0000000D           (8/41)146+R13    EQU 13
0001D8                  0000000E           (8/41)147+R14    EQU 14
0001D8                  0000000F           (8/41)148+R15    EQU 15
0001D8                                     (1/41)150          RT1   START
0001D8                                    (2/116)151+RT1_START DS  0H
0001D8                                     (1/42)153 * STIMER WAIT TEST
0001D8                                     (1/43)154          WTO    'TEST STIMER WAIT 2 SEC BINTVL'
0001D8 A7150013                0001FE      (4/49)155+         BRAS  1,*+(WTO#0012_EOT-*+1)/2*2
0001DC 00210000E3C5E2E3                    (4/50)156+         DC    AL2(WTO#0012_EOT-*,0),C'TEST STIMER WAIT 2 SEC BINTVL'
0001FD                  000001FD           (4/51)157+WTO#0012_EOT     EQU *
0001FE 0A23                                (4/52)158+         SVC   35
000200                                     (1/44)160          TIME   NS,STARTED
000200 41000008                            (9/98)161+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
000204 4110D1A0                0001A8      (9/76)162+         LA    1,STARTED
000208 0A0B                                (9/81)163+         SVC   11 TIME AND DATE
00020A                                     (1/45)165          STIMER WAIT,BINTVL=BINTVL
00020A C00801010000            010000     (10/77)166+        IIHF  0,X'01010000' WAIT BINTVL
000210 4110D188                000190     (10/78)167+        LA    1,BINTVL
000214 0A2F                              (10/123)168+        SVC   X'2F' STIMER R0B0=TYPE,R0B1=INT, R0=EXIT, R1=INTVL ARG
000216                                     (1/46)170          TIME   NS,ENDED
000216 41000008                            (9/98)171+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
00021A 4110D1A8                0001B0      (9/76)172+         LA    1,ENDED
00021E 0A0B                                (9/81)173+         SVC   11 TIME AND DATE
000220 E330D1A80004            0001B0      (1/47)175          LG     R3,ENDED
000226 E330D1A00009            0001A8      (1/48)176          SG     R3,STARTED
00022C E320D238000D            000240      (1/49)177          DSG    R2,=FL8'1000000'
000232 E330D2400021            000248      (1/50)178          CLG    R3,=FL8'1500'
000238                                     (1/51)179          RT1    CCH
000238                                     (2/38)180+         DS    0H
000238 4DB0D156                00015E     (2/136)181+RT1_TEST1        BAS   RT1_LINK,RT1_TEST_CC2
00023C                                    (2/137)182+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=0000023C LEN=01000 REG=B OFF=00000 LAB=
00023C 47F0B018                000254     (2/138)183+         B     RT1_CCH1
000240                                    (2/139)184+         LTORG 
000240 00000000000F4240 =FL8'1000000'
000248 00000000000005DC =FL8'1500'
000250 00000000         =A(0)
000254                                    (2/140)185+RT1_CCH1        DS 0H
000254 E330B02C0021            000268      (1/52)187          CLG    R3,=FL8'15000' ALLOW 15 SEC
00025A                                     (1/53)188          RT1    CCL
00025A                                     (2/38)189+         DS    0H
00025A 4DB0D14A                000152     (2/128)190+RT1_TEST2        BAS   RT1_LINK,RT1_TEST_CC1
00025E                                    (2/129)191+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=0000025E LEN=01000 REG=B OFF=00000 LAB=
00025E 47F0B012                000270     (2/130)192+         B     RT1_CCL2
000262                                    (2/131)193+         LTORG 
000268 0000000000003A98 =FL8'15000'
000270                                    (2/132)194+RT1_CCL2        DS 0H
000270                                     (1/54)196          WTO    'TEST STIMER WAIT 2 SEC DINTVL'
000270 A7150013                000296      (4/49)197+         BRAS  1,*+(WTO#0018_EOT-*+1)/2*2
000274 00210000E3C5E2E3                    (4/50)198+         DC    AL2(WTO#0018_EOT-*,0),C'TEST STIMER WAIT 2 SEC DINTVL'
000295                  00000295           (4/51)199+WTO#0018_EOT     EQU *
000296 0A23                                (4/52)200+         SVC   35
000298                                     (1/55)202          TIME   NS,STARTED
000298 41000008                            (9/98)203+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
00029C 4110D1A0                0001A8      (9/76)204+         LA    1,STARTED
0002A0 0A0B                                (9/81)205+         SVC   11 TIME AND DATE
0002A2                                     (1/56)207          STIMER WAIT,DINTVL=DINTVL
0002A2 C00801020000            020000     (10/82)208+        IIHF  0,X'01020000' WAIT DINTVL
0002A8 4110D18C                000194     (10/83)209+        LA    1,DINTVL
0002AC 0A2F                              (10/123)210+        SVC   X'2F' STIMER R0B0=TYPE,R0B1=INT, R0=EXIT, R1=INTVL ARG
0002AE                                     (1/57)212          TIME   NS,ENDED
0002AE 41000008                            (9/98)213+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
0002B2 4110D1A8                0001B0      (9/76)214+         LA    1,ENDED
0002B6 0A0B                                (9/81)215+         SVC   11 TIME AND DATE
0002B8 E330D1A80004            0001B0      (1/58)217          LG     R3,ENDED
0002BE E330D1A00009            0001A8      (1/59)218          SG     R3,STARTED
0002C4 E320B07A000D            0002D8      (1/60)219          DSG    R2,=FL8'1000000'
0002CA E330B0820021            0002E0      (1/61)220          CLG    R3,=FL8'1500'
0002D0                                     (1/62)221          RT1    CCH
0002D0                                     (2/38)222+         DS    0H
0002D0 4DB0D156                00015E     (2/136)223+RT1_TEST3        BAS   RT1_LINK,RT1_TEST_CC2
0002D4                                    (2/137)224+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=000002D4 LEN=01000 REG=B OFF=00000 LAB=
0002D4 47F0B014                0002E8     (2/138)225+         B     RT1_CCH3
0002D8                                    (2/139)226+         LTORG 
0002D8 00000000000F4240 =FL8'1000000'
0002E0 00000000000005DC =FL8'1500'
0002E8                                    (2/140)227+RT1_CCH3        DS 0H
0002E8 E330B0240021            0002F8      (1/63)229          CLG    R3,=FL8'15000' ALLOW 15 SEC
0002EE                                     (1/64)230          RT1    CCL
0002EE                                     (2/38)231+         DS    0H
0002EE 4DB0D14A                000152     (2/128)232+RT1_TEST4        BAS   RT1_LINK,RT1_TEST_CC1
0002F2                                    (2/129)233+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=000002F2 LEN=01000 REG=B OFF=00000 LAB=
0002F2 47F0B00E                000300     (2/130)234+         B     RT1_CCL4
0002F6                                    (2/131)235+         LTORG 
0002F8 0000000000003A98 =FL8'15000'
000300                                    (2/132)236+RT1_CCL4        DS 0H
000300                                     (1/65)238          WTO    'TEST STIMER WAIT 2 SEC MICVL'
000300 A7150012                000324      (4/49)239+         BRAS  1,*+(WTO#0024_EOT-*+1)/2*2
000304 00200000E3C5E2E3                    (4/50)240+         DC    AL2(WTO#0024_EOT-*,0),C'TEST STIMER WAIT 2 SEC MICVL'
000324                  00000324           (4/51)241+WTO#0024_EOT     EQU *
000324 0A23                                (4/52)242+         SVC   35
000326                                     (1/66)244          TIME   NS,STARTED
000326 41000008                            (9/98)245+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
00032A 4110D1A0                0001A8      (9/76)246+         LA    1,STARTED
00032E 0A0B                                (9/81)247+         SVC   11 TIME AND DATE
000330                                     (1/67)249          STIMER WAIT,MICVL=MICVL
000330 C00801030000            030000     (10/87)250+        IIHF  0,X'01030000' WAIT MICVL
000336 4110D194                00019C     (10/88)251+        LA    1,MICVL
00033A 0A2F                              (10/123)252+        SVC   X'2F' STIMER R0B0=TYPE,R0B1=INT, R0=EXIT, R1=INTVL ARG
00033C                                     (1/68)254          TIME   NS,ENDED
00033C 41000008                            (9/98)255+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
000340 4110D1A8                0001B0      (9/76)256+         LA    1,ENDED
000344 0A0B                                (9/81)257+         SVC   11 TIME AND DATE
000346 E330D1A80004            0001B0      (1/69)259          LG     R3,ENDED
00034C E330D1A00009            0001A8      (1/70)260          SG     R3,STARTED
000352 E320B076000D            000368      (1/71)261          DSG    R2,=FL8'1000000'
000358 E330B07E0021            000370      (1/72)262          CLG    R3,=FL8'1500'
00035E                                     (1/73)263          RT1    CCH
00035E                                     (2/38)264+         DS    0H
00035E 4DB0D156                00015E     (2/136)265+RT1_TEST5        BAS   RT1_LINK,RT1_TEST_CC2
000362                                    (2/137)266+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=00000362 LEN=01000 REG=B OFF=00000 LAB=
000362 47F0B016                000378     (2/138)267+         B     RT1_CCH5
000366                                    (2/139)268+         LTORG 
000368 00000000000F4240 =FL8'1000000'
000370 00000000000005DC =FL8'1500'
000378                                    (2/140)269+RT1_CCH5        DS 0H
000378 E330B0260021            000388      (1/74)271          CLG    R3,=FL8'15000' ALLOW 15 SEC
00037E                                     (1/75)272          RT1    CCL
00037E                                     (2/38)273+         DS    0H
00037E 4DB0D14A                000152     (2/128)274+RT1_TEST6        BAS   RT1_LINK,RT1_TEST_CC1
000382                                    (2/129)275+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=00000382 LEN=01000 REG=B OFF=00000 LAB=
000382 47F0B00E                000390     (2/130)276+         B     RT1_CCL6
000386                                    (2/131)277+         LTORG 
000388 0000000000003A98 =FL8'15000'
000390                                    (2/132)278+RT1_CCL6        DS 0H
000390 E310B08E0004            000410      (1/76)280          LG     R1,=FL8'2000000' R0 = 2 SEC IN MICROSECONDS
000396 E310B096000C            000418      (1/77)281          MSG    R1,=FL8'100000'  SCALE UP 5 DECIMAL PLACES
00039C E300B09E000D            000420      (1/78)282          DSG    R0,=FL8'2604166'  DIVIDE BY TIMER UNITS WITH 5 DEC
0003A2 5010D19C                0001A4      (1/79)283          ST     R1,TUINTVL        R0=REMAINDER, R1=QUOTENT
0003A6                                     (1/80)284          WTO    'TEST STIMER WAIT 2 SEC TUINTVL'
0003A6 A7150013                0003CC      (4/49)285+         BRAS  1,*+(WTO#0030_EOT-*+1)/2*2
0003AA 00220000E3C5E2E3                    (4/50)286+         DC    AL2(WTO#0030_EOT-*,0),C'TEST STIMER WAIT 2 SEC TUINTVL'
0003CC                  000003CC           (4/51)287+WTO#0030_EOT     EQU *
0003CC 0A23                                (4/52)288+         SVC   35
0003CE                                     (1/81)290          TIME   NS,STARTED
0003CE 41000008                            (9/98)291+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
0003D2 4110D1A0                0001A8      (9/76)292+         LA    1,STARTED
0003D6 0A0B                                (9/81)293+         SVC   11 TIME AND DATE
0003D8                                     (1/82)295          STIMER WAIT,TUINTVL=TUINTVL
0003D8 C00801040000            040000     (10/92)296+        IIHF  0,X'01040000' WAIT TUINTVL
0003DE 4110D19C                0001A4     (10/93)297+        LA    1,TUINTVL
0003E2 0A2F                              (10/123)298+        SVC   X'2F' STIMER R0B0=TYPE,R0B1=INT, R0=EXIT, R1=INTVL ARG
0003E4                                     (1/83)300          TIME   NS,ENDED
0003E4 41000008                            (9/98)301+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
0003E8 4110D1A8                0001B0      (9/76)302+         LA    1,ENDED
0003EC 0A0B                                (9/81)303+         SVC   11 TIME AND DATE
0003EE E330D1A80004            0001B0      (1/84)305          LG     R3,ENDED
0003F4 E330D1A00009            0001A8      (1/85)306          SG     R3,STARTED
0003FA E320B0A6000D            000428      (1/86)307          DSG    R2,=FL8'1000000'
000400 E330B0AE0021            000430      (1/87)308          CLG    R3,=FL8'1500'
000406                                     (1/88)309          RT1    CCH
000406                                     (2/38)310+         DS    0H
000406 4DB0D156                00015E     (2/136)311+RT1_TEST7        BAS   RT1_LINK,RT1_TEST_CC2
00040A                                    (2/137)312+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=0000040A LEN=01000 REG=B OFF=00000 LAB=
00040A 47F0B02E                000438     (2/138)313+         B     RT1_CCH7
00040E                                    (2/139)314+         LTORG 
000410 00000000001E8480 =FL8'2000000'
000418 00000000000186A0 =FL8'100000'
000420 000000000027BC86 =FL8'2604166'
000428 00000000000F4240 =FL8'1000000'
000430 00000000000005DC =FL8'1500'
000438                                    (2/140)315+RT1_CCH7        DS 0H
000438 E330B03E0021            000448      (1/89)317          CLG    R3,=FL8'15000' ALLOW 15 SEC
00043E                                     (1/90)318          RT1    CCL
00043E                                     (2/38)319+         DS    0H
00043E 4DB0D14A                000152     (2/128)320+RT1_TEST8        BAS   RT1_LINK,RT1_TEST_CC1
000442                                    (2/129)321+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=00000442 LEN=01000 REG=B OFF=00000 LAB=
000442 47F0B00E                000450     (2/130)322+         B     RT1_CCL8
000446                                    (2/131)323+         LTORG 
000448 0000000000003A98 =FL8'15000'
000450                                    (2/132)324+RT1_CCL8        DS 0H
000450                                     (1/91)326 * STIMER REAL,EXIT TEST USING WAIT AND POST
000450                                     (1/92)327          TIME   NS,STARTED
000450 41000008                            (9/98)328+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
000454 4110D1A0                0001A8      (9/76)329+         LA    1,STARTED
000458 0A0B                                (9/81)330+         SVC   11 TIME AND DATE
00045A D203D1CCB0AE     0001D4 0004F0      (1/93)332          MVC    ECB,=X'00000000' CLEAR ECB WAITING
000460                                     (1/94)333          STIMER REAL,SEXIT,BINTVL==F'200' EXIT TO SEXIT IN 2 SEC
000460 4100D1C0                0001C8     (10/99)335+        LA    0,SEXIT       REAL EXIT
000464 C00802010000            010000    (10/105)336+        IIHF  0,X'02010000' REAL BINTVL
00046A 4110B0B2                0004F4    (10/106)337+        LA    1,=F'200'
00046E 0A2F                              (10/123)338+        SVC   X'2F' STIMER R0B0=TYPE,R0B1=INT, R0=EXIT, R1=INTVL ARG
000470                                     (1/95)340          WTO    'STIMER REAL INTERVAL SET FOR WAIT AND POST TEST'
000470 A715001C                0004A8      (4/49)342+         BRAS  1,*+(WTO#0038_EOT-*+1)/2*2
000474 00330000E2E3C9D4                    (4/50)343+         DC    AL2(WTO#0038_EOT-*,0),C'STIMER REAL INTERVAL SET FOR WAIT AND POST TEST'
0004A7                  000004A7           (4/51)345+WTO#0038_EOT     EQU *
0004A8 0A23                                (4/52)346+         SVC   35
0004AA                                     (1/96)348          WAIT   ECB=ECB    WAIT FOR STIMER EXIT TO POST ECB
0004AA 1B00                               (11/37)350+         SR    0,0
0004AC 4110D1CC                0001D4     (11/43)351+         LA    1,ECB
0004B0 0A01                               (11/62)352+         SVC   1 (R0=0,R1=A(ECB) OR (R0=NUM,R1=ECBLIST)
0004B2                                     (1/97)354          TIME   NS,ENDED
0004B2 41000008                            (9/98)355+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
0004B6 4110D1A8                0001B0      (9/76)356+         LA    1,ENDED
0004BA 0A0B                                (9/81)357+         SVC   11 TIME AND DATE
0004BC E330D1A80004            0001B0      (1/98)359          LG     R3,ENDED
0004C2 E330D1A00009            0001A8      (1/99)360          SG     R3,STARTED
0004C8 E320B09E000D            0004E0     (1/100)361          DSG    R2,=FL8'1000000'
0004CE E330B0A60021            0004E8     (1/101)362          CLG    R3,=FL8'1500'
0004D4                                    (1/102)363          RT1    CCH
0004D4                                     (2/38)364+         DS    0H
0004D4 4DB0D156                00015E     (2/136)365+RT1_TEST9        BAS   RT1_LINK,RT1_TEST_CC2
0004D8                                    (2/137)366+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=000004D8 LEN=01000 REG=B OFF=00000 LAB=
0004D8 47F0B020                0004F8     (2/138)367+         B     RT1_CCH9
0004DC                                    (2/139)368+         LTORG 
0004E0 00000000000F4240 =FL8'1000000'
0004E8 00000000000005DC =FL8'1500'
0004F0 00000000         =X'00000000'
0004F4 000000C8         =F'200'
0004F8                                    (2/140)369+RT1_CCH9        DS 0H
0004F8 E330B0300021            000508     (1/103)371          CLG    R3,=FL8'15000' ALLOW 15 SECONDS TO GET 2 SEC CPU
0004FE                                    (1/104)372          RT1    CCL
0004FE                                     (2/38)373+         DS    0H
0004FE 4DB0D14A                000152     (2/128)374+RT1_TEST10       BAS   RT1_LINK,RT1_TEST_CC1
000502                                    (2/129)375+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=00000502 LEN=01000 REG=B OFF=00000 LAB=
000502 47F0B00E                000510     (2/130)376+         B     RT1_CCL10
000506                                    (2/131)377+         LTORG 
000508 0000000000003A98 =FL8'15000'
000510                                    (2/132)378+RT1_CCL10       DS 0H
000510                                    (1/105)380 * STIMER REAL,EXIT TEST USING WAIT AND CPU LOOP
000510 D203D1CCB0A6     0001D4 0005A8     (1/106)381          MVC    ECB,=X'00000000' CLEAR ECB WAITING
000516                                    (1/107)382          TIME   NS,STARTED
000516 41000008                            (9/98)383+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
00051A 4110D1A0                0001A8      (9/76)384+         LA    1,STARTED
00051E 0A0B                                (9/81)385+         SVC   11 TIME AND DATE
000520                                    (1/108)387          STIMER REAL,SEXIT,BINTVL==F'200' EXIT TO SEXIT IN 2 SEC
000520 4100D1C0                0001C8     (10/99)389+        LA    0,SEXIT       REAL EXIT
000524 C00802010000            010000    (10/105)390+        IIHF  0,X'02010000' REAL BINTVL
00052A 4110B0AA                0005AC    (10/106)391+        LA    1,=F'200'
00052E 0A2F                              (10/123)392+        SVC   X'2F' STIMER R0B0=TYPE,R0B1=INT, R0=EXIT, R1=INTVL ARG
000530                                    (1/109)394          WTO    'STIMER REAL INTERVAL SET FOR CPU LOOP TEST'
000530 A7150019                000562      (4/49)396+         BRAS  1,*+(WTO#0045_EOT-*+1)/2*2
000534 002E0000E2E3C9D4                    (4/50)397+         DC    AL2(WTO#0045_EOT-*,0),C'STIMER REAL INTERVAL SET FOR CPU LOOP TEST'
000562                  00000562           (4/51)399+WTO#0045_EOT     EQU *
000562 0A23                                (4/52)400+         SVC   35
000564 9540D1CC                0001D4     (1/110)402 LOOP     CLI    ECB,X'40' LOOP UNTIL STIMER EXIT POSTS ECB
000568 4770B062                000564     (1/111)403          BNE    LOOP
00056C                                    (1/112)404          TIME   NS,ENDED
00056C 41000008                            (9/98)405+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
000570 4110D1A8                0001B0      (9/76)406+         LA    1,ENDED
000574 0A0B                                (9/81)407+         SVC   11 TIME AND DATE
000576 E330D1A80004            0001B0     (1/113)409          LG     R3,ENDED
00057C E330D1A00009            0001A8     (1/114)410          SG     R3,STARTED
000582 E320B096000D            000598     (1/115)411          DSG    R2,=FL8'1000000'
000588 E330B09E0021            0005A0     (1/116)412          CLG    R3,=FL8'1500'
00058E                                    (1/117)413          RT1    CCH
00058E                                     (2/38)414+         DS    0H
00058E 4DB0D156                00015E     (2/136)415+RT1_TEST11       BAS   RT1_LINK,RT1_TEST_CC2
000592                                    (2/137)416+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=00000592 LEN=01000 REG=B OFF=00000 LAB=
000592 47F0B01E                0005B0     (2/138)417+         B     RT1_CCH11
000596                                    (2/139)418+         LTORG 
000598 00000000000F4240 =FL8'1000000'
0005A0 00000000000005DC =FL8'1500'
0005A8 00000000         =X'00000000'
0005AC 000000C8         =F'200'
0005B0                                    (2/140)419+RT1_CCH11       DS 0H
0005B0 E330B02E0021            0005C0     (1/118)421          CLG    R3,=FL8'15000' ALLOW 15 SEC
0005B6                                    (1/119)422          RT1    CCL
0005B6                                     (2/38)423+         DS    0H
0005B6 4DB0D14A                000152     (2/128)424+RT1_TEST12       BAS   RT1_LINK,RT1_TEST_CC1
0005BA                                    (2/129)425+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=000005BA LEN=01000 REG=B OFF=00000 LAB=
0005BA 47F0B00E                0005C8     (2/130)426+         B     RT1_CCL12
0005BE                                    (2/131)427+         LTORG 
0005C0 0000000000003A98 =FL8'15000'
0005C8                                    (2/132)428+RT1_CCL12       DS 0H
0005C8                                    (1/120)430 * STIMER REAL,EXIT TEST TIMER TU AND MIC
0005C8 D203D1CCB03E     0001D4 0005F8     (1/121)431          MVC    ECB,=X'00000000' CLEAR ECB WAITING
0005CE                                    (1/122)432          TIME   NS,STARTED
0005CE 41000008                            (9/98)433+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
0005D2 4110D1A0                0001A8      (9/76)434+         LA    1,STARTED
0005D6 0A0B                                (9/81)435+         SVC   11 TIME AND DATE
0005D8                                    (1/123)437          STIMER REAL,SEXIT,BINTVL==F'200' EXIT TO SEXIT IN 2 SEC
0005D8 4100D1C0                0001C8     (10/99)439+        LA    0,SEXIT       REAL EXIT
0005DC C00802010000            010000    (10/105)440+        IIHF  0,X'02010000' REAL BINTVL
0005E2 4110B042                0005FC    (10/106)441+        LA    1,=F'200'
0005E6 0A2F                              (10/123)442+        SVC   X'2F' STIMER R0B0=TYPE,R0B1=INT, R0=EXIT, R1=INTVL ARG
0005E8                                    (1/124)444          TTIMER ,TU
0005E8 41000000                           (12/45)445+         LA    0,B'00' NO CANCEL, TU
0005EC 0A2E                               (12/56)446+         SVC   X'2E' TTIMER (R0 BIT0=MIC BIT1=CAN, R1=A(MIC ADDR)
0005EE 12FF                               (1/125)448          LTR    R15,R15
0005F0                                    (1/126)449          RT1    CCE
0005F0                                     (2/38)450+         DS    0H
0005F0 4DB0D13E                000146     (2/120)451+RT1_TEST13       BAS   RT1_LINK,RT1_TEST_CC0
0005F4                                    (2/121)452+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=000005F4 LEN=01000 REG=B OFF=00000 LAB=
0005F4 47F0B00C                000600     (2/122)453+         B     RT1_CCE13
0005F8                                    (2/123)454+         LTORG 
0005F8 00000000         =X'00000000'
0005FC 000000C8         =F'200'
000600                                    (2/124)455+RT1_CCE13       DS 0H
000600 1830                               (1/127)457          LR     R3,R0
000602                                    (1/128)458          WTO    'STIMER REAL INTERVAL SET FOR TTIMER ,TU TEST'
000602 A715001A                000636      (4/49)460+         BRAS  1,*+(WTO#0053_EOT-*+1)/2*2
000606 00300000E2E3C9D4                    (4/50)461+         DC    AL2(WTO#0053_EOT-*,0),C'STIMER REAL INTERVAL SET FOR TTIMER ,TU TEST'
000636                  00000636           (4/51)463+WTO#0053_EOT     EQU *
000636 0A23                                (4/52)464+         SVC   35
000638                                    (1/129)466          STIMER WAIT,TUINTVL==F'50'
000638 C00801040000            040000     (10/92)467+        IIHF  0,X'01040000' WAIT TUINTVL
00063E 4110B064                000658     (10/93)468+        LA    1,=F'50'
000642 0A2F                              (10/123)469+        SVC   X'2F' STIMER R0B0=TYPE,R0B1=INT, R0=EXIT, R1=INTVL ARG
000644                                    (1/130)471          TTIMER ,TU
000644 41000000                           (12/45)472+         LA    0,B'00' NO CANCEL, TU
000648 0A2E                               (12/56)473+         SVC   X'2E' TTIMER (R0 BIT0=MIC BIT1=CAN, R1=A(MIC ADDR)
00064A 12FF                               (1/131)475          LTR    R15,R15
00064C                                    (1/132)476          RT1    CCE
00064C                                     (2/38)477+         DS    0H
00064C 4DB0D13E                000146     (2/120)478+RT1_TEST14       BAS   RT1_LINK,RT1_TEST_CC0
000650                                    (2/121)479+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=00000650 LEN=01000 REG=B OFF=00000 LAB=
000650 47F0B00C                00065C     (2/122)480+         B     RT1_CCE14
000654                                    (2/123)481+         LTORG 
000658 00000032         =F'50'
00065C                                    (2/124)482+RT1_CCE14       DS 0H
00065C 1503                               (1/133)484          CLR    R0,R3
00065E                                    (1/134)485          RT1    CCLE  RPI 461
00065E                                     (2/38)486+         DS    0H
00065E 4DB0D17A                000182     (2/150)487+RT1_TEST15       BAS   RT1_LINK,RT1_TEST_CCLE
000662                                    (2/151)488+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=00000662 LEN=01000 REG=B OFF=00000 LAB=
000662 47F0B006                000668     (2/152)489+         B     RT1_CCLE15
000666                                    (2/153)490+         LTORG 
000668                                    (2/154)491+RT1_CCLE15       DS 0H
000668                                    (1/135)493          TTIMER ,MIC,MICS_REMAINING
000668 41000001                           (12/48)494+         LA    0,B'01' NO CANCEL, MIC
00066C 4110D1B0                0001B8     (12/51)495+         LA    1,MICS_REMAINING
000670 0A2E                               (12/56)496+         SVC   X'2E' TTIMER (R0 BIT0=MIC BIT1=CAN, R1=A(MIC ADDR)
000672 12FF                               (1/136)498          LTR    R15,R15
000674                                    (1/137)499          RT1    CCE
000674                                     (2/38)500+         DS    0H
000674 4DB0D13E                000146     (2/120)501+RT1_TEST16       BAS   RT1_LINK,RT1_TEST_CC0
000678                                    (2/121)502+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=00000678 LEN=01000 REG=B OFF=00000 LAB=
000678 47F0B008                000680     (2/122)503+         B     RT1_CCE16
00067C                                    (2/123)504+         LTORG 
000680                                    (2/124)505+RT1_CCE16       DS 0H
000680 D207D1B8D1B0     0001C0 0001B8     (1/138)507          MVC    MICS_SAVE,MICS_REMAINING
000686                                    (1/139)508          WTO    'STIMER REAL INTERVAL SET FOR TTIMER ,MIC,ADDR'
000686 A715001B                0006BC      (4/49)510+         BRAS  1,*+(WTO#0060_EOT-*+1)/2*2
00068A 00310000E2E3C9D4                    (4/50)511+         DC    AL2(WTO#0060_EOT-*,0),C'STIMER REAL INTERVAL SET FOR TTIMER ,MIC,ADDR'
0006BB                  000006BB           (4/51)513+WTO#0060_EOT     EQU *
0006BC 0A23                                (4/52)514+         SVC   35
0006BE                                    (1/140)516          STIMER WAIT,TUINTVL==F'50'
0006BE C00801040000            040000     (10/92)517+        IIHF  0,X'01040000' WAIT TUINTVL
0006C4 4110B068                0006E0     (10/93)518+        LA    1,=F'50'
0006C8 0A2F                              (10/123)519+        SVC   X'2F' STIMER R0B0=TYPE,R0B1=INT, R0=EXIT, R1=INTVL ARG
0006CA                                    (1/141)521          TTIMER ,MIC,MICS_REMAINING
0006CA 41000001                           (12/48)522+         LA    0,B'01' NO CANCEL, MIC
0006CE 4110D1B0                0001B8     (12/51)523+         LA    1,MICS_REMAINING
0006D2 0A2E                               (12/56)524+         SVC   X'2E' TTIMER (R0 BIT0=MIC BIT1=CAN, R1=A(MIC ADDR)
0006D4 12FF                               (1/142)526          LTR    R15,R15
0006D6                                    (1/143)527          RT1    CCE
0006D6                                     (2/38)528+         DS    0H
0006D6 4DB0D13E                000146     (2/120)529+RT1_TEST17       BAS   RT1_LINK,RT1_TEST_CC0
0006DA                                    (2/121)530+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=000006DA LEN=01000 REG=B OFF=00000 LAB=
0006DA 47F0B00A                0006E4     (2/122)531+         B     RT1_CCE17
0006DE                                    (2/123)532+         LTORG 
0006E0 00000032         =F'50'
0006E4                                    (2/124)533+RT1_CCE17       DS 0H
0006E4 D507D1B0D1B8     0001B8 0001C0     (1/144)535          CLC    MICS_REMAINING,MICS_SAVE
0006EA                                    (1/145)536          RT1    CCLE       RPI 461
0006EA                                     (2/38)537+         DS    0H
0006EA 4DB0D17A                000182     (2/150)538+RT1_TEST18       BAS   RT1_LINK,RT1_TEST_CCLE
0006EE                                    (2/151)539+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=000006EE LEN=01000 REG=B OFF=00000 LAB=
0006EE 47F0B00A                0006F8     (2/152)540+         B     RT1_CCLE18
0006F2                                    (2/153)541+         LTORG 
0006F8                                    (2/154)542+RT1_CCLE18       DS 0H
0006F8                                    (1/146)544          WAIT   ECB=ECB    WAIT FOR STIMER EXIT TO POST ECB
0006F8 1B00                               (11/37)546+         SR    0,0
0006FA 4110D1CC                0001D4     (11/43)547+         LA    1,ECB
0006FE 0A01                               (11/62)548+         SVC   1 (R0=0,R1=A(ECB) OR (R0=NUM,R1=ECBLIST)
000700                                    (1/147)550          TIME   NS,ENDED
000700 41000008                            (9/98)551+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
000704 4110D1A8                0001B0      (9/76)552+         LA    1,ENDED
000708 0A0B                                (9/81)553+         SVC   11 TIME AND DATE
00070A E330D1A80004            0001B0     (1/148)555          LG     R3,ENDED
000710 E330D1A00009            0001A8     (1/149)556          SG     R3,STARTED
000716 E320B042000D            000730     (1/150)557          DSG    R2,=FL8'1000000'
00071C E330B04A0021            000738     (1/151)558          CLG    R3,=FL8'1500'
000722                                    (1/152)559          RT1    CCH
000722                                     (2/38)560+         DS    0H
000722 4DB0D156                00015E     (2/136)561+RT1_TEST19       BAS   RT1_LINK,RT1_TEST_CC2
000726                                    (2/137)562+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=00000726 LEN=01000 REG=B OFF=00000 LAB=
000726 47F0B01A                000740     (2/138)563+         B     RT1_CCH19
00072A                                    (2/139)564+         LTORG 
000730 00000000000F4240 =FL8'1000000'
000738 00000000000005DC =FL8'1500'
000740                                    (2/140)565+RT1_CCH19       DS 0H
000740 E330B02A0021            000750     (1/153)567          CLG    R3,=FL8'15000' ALLOW 15 SECONDS TO GET 2 SEC CPU
000746                                    (1/154)568          RT1    CCL
000746                                     (2/38)569+         DS    0H
000746 4DB0D14A                000152     (2/128)570+RT1_TEST20       BAS   RT1_LINK,RT1_TEST_CC1
00074A                                    (2/129)571+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=0000074A LEN=01000 REG=B OFF=00000 LAB=
00074A 47F0B00E                000758     (2/130)572+         B     RT1_CCL20
00074E                                    (2/131)573+         LTORG 
000750 0000000000003A98 =FL8'15000'
000758                                    (2/132)574+RT1_CCL20       DS 0H
000758                                    (1/155)576 * STIMER REAL,EXIT TEST STIMER AND TTIMER CANCEL
000758 D203D1CCB0B6     0001D4 000800     (1/156)577          MVC    ECB,=X'00000000' CLEAR ECB WAITING
00075E                                    (1/157)578          TIME   NS,STARTED
00075E 41000008                            (9/98)579+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
000762 4110D1A0                0001A8      (9/76)580+         LA    1,STARTED
000766 0A0B                                (9/81)581+         SVC   11 TIME AND DATE
000768                                    (1/158)583          STIMER REAL,SEXIT,BINTVL==F'200' EXIT TO SEXIT IN 2 SEC
000768 4100D1C0                0001C8     (10/99)585+        LA    0,SEXIT       REAL EXIT
00076C C00802010000            010000    (10/105)586+        IIHF  0,X'02010000' REAL BINTVL
000772 4110B0BA                000804    (10/106)587+        LA    1,=F'200'
000776 0A2F                              (10/123)588+        SVC   X'2F' STIMER R0B0=TYPE,R0B1=INT, R0=EXIT, R1=INTVL ARG
000778                                    (1/159)590          WTO    'STIMER REAL INTERVAL SET AND THEN CANCELLED'
000778 A715001A                0007AC      (4/49)592+         BRAS  1,*+(WTO#0071_EOT-*+1)/2*2
00077C 002F0000E2E3C9D4                    (4/50)593+         DC    AL2(WTO#0071_EOT-*,0),C'STIMER REAL INTERVAL SET AND THEN CANCELLED'
0007AB                  000007AB           (4/51)595+WTO#0071_EOT     EQU *
0007AC 0A23                                (4/52)596+         SVC   35
0007AE                                    (1/160)598          STIMER WAIT,TUINTVL==F'50'
0007AE C00801040000            040000     (10/92)599+        IIHF  0,X'01040000' WAIT TUINTVL
0007B4 4110B0BE                000808     (10/93)600+        LA    1,=F'50'
0007B8 0A2F                              (10/123)601+        SVC   X'2F' STIMER R0B0=TYPE,R0B1=INT, R0=EXIT, R1=INTVL ARG
0007BA                                    (1/161)603          TTIMER CANCEL,TU
0007BA 41000002                           (12/36)604+         LA    0,B'10' CANCEL, TU
0007BE 0A2E                               (12/56)605+         SVC   X'2E' TTIMER (R0 BIT0=MIC BIT1=CAN, R1=A(MIC ADDR)
0007C0                                    (1/162)607          TIME   NS,ENDED
0007C0 41000008                            (9/98)608+         LA    0,8 NANOSECONDS - DOUBLE WORD BIT 63 NANO-SEC COUNTER
0007C4 4110D1A8                0001B0      (9/76)609+         LA    1,ENDED
0007C8 0A0B                                (9/81)610+         SVC   11 TIME AND DATE
0007CA E330D1A80004            0001B0     (1/163)612          LG     R3,ENDED
0007D0 E330D1A00009            0001A8     (1/164)613          SG     R3,STARTED
0007D6 E320B0A6000D            0007F0     (1/165)614          DSG    R2,=FL8'1000000'
0007DC E330B0AE0021            0007F8     (1/166)615          CLG    R3,=FL8'1500'
0007E2                                    (1/167)616          RT1    CCL
0007E2                                     (2/38)617+         DS    0H
0007E2 4DB0D14A                000152     (2/128)618+RT1_TEST21       BAS   RT1_LINK,RT1_TEST_CC1
0007E6                                    (2/129)619+         USING *,RT1_LINK
LISTUSE TESTIM2  ESD=0001 LOC=00000008 LEN=01000 REG=D OFF=00000 LAB=
LISTUSE TESTIM2  ESD=0001 LOC=000007E6 LEN=01000 REG=B OFF=00000 LAB=
0007E6 47F0B026                00080C     (2/130)620+         B     RT1_CCL21
0007EA                                    (2/131)621+         LTORG 
0007F0 00000000000F4240 =FL8'1000000'
0007F8 00000000000005DC =FL8'1500'
000800 00000000         =X'00000000'
000804 000000C8         =F'200'
000808 00000032         =F'50'
00080C                                    (2/132)622+RT1_CCL21       DS 0H
00080C                                    (1/168)624          WTO   'TESTTIM2 ENDED OK'
00080C A715000D                000826      (4/49)625+         BRAS  1,*+(WTO#0076_EOT-*+1)/2*2
000810 00150000E3C5E2E3                    (4/50)626+         DC    AL2(WTO#0076_EOT-*,0),C'TESTTIM2 ENDED OK'
000825                  00000825           (4/51)627+WTO#0076_EOT     EQU *
000826 0A23                                (4/52)628+         SVC   35
000828                                    (1/169)630          RT1   END
000828 47F0D0B8                0000C0     (2/174)631+         B      RT1_END
00082C                                    (1/170)633          END 

Symbol Table Listing

 SYM=BINTVL   LOC=00000190 LEN=00000004 ESD=0001 TYPE=REL  XREF=114 167 
 SYM=DINTVL   LOC=00000194 LEN=00000008 ESD=0001 TYPE=REL  XREF=115 209 
 SYM=ECB      LOC=000001D4 LEN=00000004 ESD=0001 TYPE=REL  XREF=131 125 332 351 381 
  402 431 547 577 
 SYM=ENDED    LOC=000001B0 LEN=00000008 ESD=0001 TYPE=REL  XREF=119 172 175 214 217 
  256 259 302 305 356 359 406 409 552 555 609 612 
 SYM=LOOP     LOC=00000564 LEN=00000004 ESD=0001 TYPE=REL  XREF=402 403 
 SYM=MICS_REMAINING LOC=000001B8 LEN=00000008 ESD=0001 TYPE=REL  XREF=120 495 507 
  523 535 
 SYM=MICS_SAVE LOC=000001C0 LEN=00000008 ESD=0001 TYPE=REL  XREF=121 507 535 
 SYM=MICVL    LOC=0000019C LEN=00000008 ESD=0001 TYPE=REL  XREF=116 251 
 SYM=R0       LOC=00000000 LEN=00000001 ESD=0000 TYPE=ABS  XREF=133 282 457 484 
 SYM=R10      LOC=0000000A LEN=00000001 ESD=0000 TYPE=ABS  XREF=143 
 SYM=R1       LOC=00000001 LEN=00000001 ESD=0000 TYPE=ABS  XREF=134 280 281 283 
 SYM=R11      LOC=0000000B LEN=00000001 ESD=0000 TYPE=ABS  XREF=144 
 SYM=R12      LOC=0000000C LEN=00000001 ESD=0000 TYPE=ABS  XREF=145 
 SYM=R13      LOC=0000000D LEN=00000001 ESD=0000 TYPE=ABS  XREF=146 
 SYM=R14      LOC=0000000E LEN=00000001 ESD=0000 TYPE=ABS  XREF=147 
 SYM=R15      LOC=0000000F LEN=00000001 ESD=0000 TYPE=ABS  XREF=148 448 475 498 526 
 SYM=R2       LOC=00000002 LEN=00000001 ESD=0000 TYPE=ABS  XREF=135 177 219 261 307 
  361 411 557 614 
 SYM=R3       LOC=00000003 LEN=00000001 ESD=0000 TYPE=ABS  XREF=136 175 176 178 187 
  217 218 220 229 259 260 262 271 305 306 308 317 359 360 362 371 409 410 412 421 
  457 484 555 556 558 567 612 613 615 
 SYM=R4       LOC=00000004 LEN=00000001 ESD=0000 TYPE=ABS  XREF=137 
 SYM=R5       LOC=00000005 LEN=00000001 ESD=0000 TYPE=ABS  XREF=138 
 SYM=R6       LOC=00000006 LEN=00000001 ESD=0000 TYPE=ABS  XREF=139 
 SYM=R7       LOC=00000007 LEN=00000001 ESD=0000 TYPE=ABS  XREF=140 
 SYM=R8       LOC=00000008 LEN=00000001 ESD=0000 TYPE=ABS  XREF=141 
 SYM=R9       LOC=00000009 LEN=00000001 ESD=0000 TYPE=ABS  XREF=142 
 SYM=RT1_ABORT LOC=00000096 LEN=00000002 ESD=0001 TYPE=REL  XREF=44 89 94 98 102 
  106 110 
 SYM=RT1_ABORTED LOC=0000013C LEN=00000001 ESD=0001 TYPE=REL  XREF=86 45 59 
 SYM=RT1_CCE13 LOC=00000600 LEN=00000002 ESD=0001 TYPE=REL  XREF=455 453 
 SYM=RT1_CCE14 LOC=0000065C LEN=00000002 ESD=0001 TYPE=REL  XREF=482 480 
 SYM=RT1_CCE16 LOC=00000680 LEN=00000002 ESD=0001 TYPE=REL  XREF=505 503 
 SYM=RT1_CCE17 LOC=000006E4 LEN=00000002 ESD=0001 TYPE=REL  XREF=533 531 
 SYM=RT1_CCH1 LOC=00000254 LEN=00000002 ESD=0001 TYPE=REL  XREF=185 183 
 SYM=RT1_CCH11 LOC=000005B0 LEN=00000002 ESD=0001 TYPE=REL  XREF=419 417 
 SYM=RT1_CCH19 LOC=00000740 LEN=00000002 ESD=0001 TYPE=REL  XREF=565 563 
 SYM=RT1_CCH3 LOC=000002E8 LEN=00000002 ESD=0001 TYPE=REL  XREF=227 225 
 SYM=RT1_CCH5 LOC=00000378 LEN=00000002 ESD=0001 TYPE=REL  XREF=269 267 
 SYM=RT1_CCH7 LOC=00000438 LEN=00000002 ESD=0001 TYPE=REL  XREF=315 313 
 SYM=RT1_CCH9 LOC=000004F8 LEN=00000002 ESD=0001 TYPE=REL  XREF=369 367 
 SYM=RT1_CCL10 LOC=00000510 LEN=00000002 ESD=0001 TYPE=REL  XREF=378 376 
 SYM=RT1_CCL12 LOC=000005C8 LEN=00000002 ESD=0001 TYPE=REL  XREF=428 426 
 SYM=RT1_CCL20 LOC=00000758 LEN=00000002 ESD=0001 TYPE=REL  XREF=574 572 
 SYM=RT1_CCL2 LOC=00000270 LEN=00000002 ESD=0001 TYPE=REL  XREF=194 192 
 SYM=RT1_CCL21 LOC=0000080C LEN=00000002 ESD=0001 TYPE=REL  XREF=622 620 
 SYM=RT1_CCL4 LOC=00000300 LEN=00000002 ESD=0001 TYPE=REL  XREF=236 234 
 SYM=RT1_CCL6 LOC=00000390 LEN=00000002 ESD=0001 TYPE=REL  XREF=278 276 
 SYM=RT1_CCL8 LOC=00000450 LEN=00000002 ESD=0001 TYPE=REL  XREF=324 322 
 SYM=RT1_CCLE15 LOC=00000668 LEN=00000002 ESD=0001 TYPE=REL  XREF=491 489 
 SYM=RT1_CCLE18 LOC=000006F8 LEN=00000002 ESD=0001 TYPE=REL  XREF=542 540 
 SYM=RT1_DATA LOC=00000110 LEN=00000001 ESD=0001 TYPE=REL  XREF=80 
 SYM=RT1_DTOT LOC=00000136 LEN=00000006 ESD=0001 TYPE=REL  XREF=84 53 54 
 SYM=RT1_DUMP LOC=0000010A LEN=00000002 ESD=0001 TYPE=REL  XREF=74 60 
 SYM=RT1_END  LOC=000000C0 LEN=00000002 ESD=0001 TYPE=REL  XREF=52 631 
 SYM=RT1_LINK LOC=0000000B LEN=00000001 ESD=0000 TYPE=ABS  XREF=79 92 96 100 104 
  108 112 181 182 190 191 223 224 232 233 265 266 274 275 311 312 320 321 365 366 
  374 375 415 416 424 425 451 452 478 479 487 488 501 502 529 530 538 539 561 562 
  570 571 618 619 
 SYM=RT1_OK   LOC=0000014A LEN=00000002 ESD=0001 TYPE=REL  XREF=90 
 SYM=RT1_ONE  LOC=00000113 LEN=00000001 ESD=0001 TYPE=REL  XREF=82 91 95 99 103 107 
  111 
 SYM=RT1_START LOC=000001D8 LEN=00000002 ESD=0001 TYPE=REL  XREF=151 43 
 SYM=RT1_TEST10 LOC=000004FE LEN=00000004 ESD=0001 TYPE=REL  XREF=374 
 SYM=RT1_TEST1 LOC=00000238 LEN=00000004 ESD=0001 TYPE=REL  XREF=181 
 SYM=RT1_TEST11 LOC=0000058E LEN=00000004 ESD=0001 TYPE=REL  XREF=415 
 SYM=RT1_TEST12 LOC=000005B6 LEN=00000004 ESD=0001 TYPE=REL  XREF=424 
 SYM=RT1_TEST13 LOC=000005F0 LEN=00000004 ESD=0001 TYPE=REL  XREF=451 
 SYM=RT1_TEST14 LOC=0000064C LEN=00000004 ESD=0001 TYPE=REL  XREF=478 
 SYM=RT1_TEST15 LOC=0000065E LEN=00000004 ESD=0001 TYPE=REL  XREF=487 
 SYM=RT1_TEST16 LOC=00000674 LEN=00000004 ESD=0001 TYPE=REL  XREF=501 
 SYM=RT1_TEST17 LOC=000006D6 LEN=00000004 ESD=0001 TYPE=REL  XREF=529 
 SYM=RT1_TEST18 LOC=000006EA LEN=00000004 ESD=0001 TYPE=REL  XREF=538 
 SYM=RT1_TEST19 LOC=00000722 LEN=00000004 ESD=0001 TYPE=REL  XREF=561 
 SYM=RT1_TEST20 LOC=00000746 LEN=00000004 ESD=0001 TYPE=REL  XREF=570 
 SYM=RT1_TEST2 LOC=0000025A LEN=00000004 ESD=0001 TYPE=REL  XREF=190 
 SYM=RT1_TEST21 LOC=000007E2 LEN=00000004 ESD=0001 TYPE=REL  XREF=618 
 SYM=RT1_TEST3 LOC=000002D0 LEN=00000004 ESD=0001 TYPE=REL  XREF=223 
 SYM=RT1_TEST4 LOC=000002EE LEN=00000004 ESD=0001 TYPE=REL  XREF=232 
 SYM=RT1_TEST5 LOC=0000035E LEN=00000004 ESD=0001 TYPE=REL  XREF=265 
 SYM=RT1_TEST6 LOC=0000037E LEN=00000004 ESD=0001 TYPE=REL  XREF=274 
 SYM=RT1_TEST7 LOC=00000406 LEN=00000004 ESD=0001 TYPE=REL  XREF=311 
 SYM=RT1_TEST8 LOC=0000043E LEN=00000004 ESD=0001 TYPE=REL  XREF=320 
 SYM=RT1_TEST9 LOC=000004D4 LEN=00000004 ESD=0001 TYPE=REL  XREF=365 
 SYM=RT1_TEST_CC0 LOC=00000146 LEN=00000002 ESD=0001 TYPE=REL  XREF=88 451 478 501 
  529 
 SYM=RT1_TEST_CC1 LOC=00000152 LEN=00000002 ESD=0001 TYPE=REL  XREF=93 190 232 274 
  320 374 424 570 618 
 SYM=RT1_TEST_CC2 LOC=0000015E LEN=00000002 ESD=0001 TYPE=REL  XREF=97 181 223 265 
  311 365 415 561 
 SYM=RT1_TEST_CC3 LOC=0000016A LEN=00000002 ESD=0001 TYPE=REL  XREF=101 
 SYM=RT1_TEST_CCGE LOC=00000176 LEN=00000002 ESD=0001 TYPE=REL  XREF=105 
 SYM=RT1_TEST_CCLE LOC=00000182 LEN=00000002 ESD=0001 TYPE=REL  XREF=109 487 538 
 SYM=RT1_TOT  LOC=00000110 LEN=00000003 ESD=0001 TYPE=REL  XREF=81 54 91 95 99 103 
  107 111 
 SYM=RT1_WTO1 LOC=00000114 LEN=00000002 ESD=0001 TYPE=REL  XREF=83 56 
 SYM=RT1_WTO_END LOC=0000013C LEN=00000001 ESD=0001 TYPE=REL  XREF=85 83 
 SYM=SEXIT    LOC=000001C8 LEN=00000001 ESD=0001 TYPE=REL  XREF=122 335 389 439 585 
 SYM=STARTED  LOC=000001A8 LEN=00000008 ESD=0001 TYPE=REL  XREF=118 162 176 204 218 
  246 260 292 306 329 360 384 410 434 556 580 613 
 SYM=TESTIM2  LOC=00000000 LEN=00000830 ESD=0001 TYPE=CST  XREF=25 35 
 SYM=TUINTVL  LOC=000001A4 LEN=00000004 ESD=0001 TYPE=REL  XREF=117 283 297 
 SYM=WTO#0003_EOT LOC=0000008D LEN=00000001 ESD=0001 TYPE=REL  XREF=40 38 39 
 SYM=WTO#0004_EOT LOC=000000BD LEN=00000001 ESD=0001 TYPE=REL  XREF=49 47 48 
 SYM=WTO#0006_EOT LOC=000000F6 LEN=00000001 ESD=0001 TYPE=REL  XREF=64 62 63 
 SYM=WTO#0012_EOT LOC=000001FD LEN=00000001 ESD=0001 TYPE=REL  XREF=157 155 156 
 SYM=WTO#0018_EOT LOC=00000295 LEN=00000001 ESD=0001 TYPE=REL  XREF=199 197 198 
 SYM=WTO#0024_EOT LOC=00000324 LEN=00000001 ESD=0001 TYPE=REL  XREF=241 239 240 
 SYM=WTO#0030_EOT LOC=000003CC LEN=00000001 ESD=0001 TYPE=REL  XREF=287 285 286 
 SYM=WTO#0038_EOT LOC=000004A7 LEN=00000001 ESD=0001 TYPE=REL  XREF=345 342 343 
 SYM=WTO#0045_EOT LOC=00000562 LEN=00000001 ESD=0001 TYPE=REL  XREF=399 396 397 
 SYM=WTO#0053_EOT LOC=00000636 LEN=00000001 ESD=0001 TYPE=REL  XREF=463 460 461 
 SYM=WTO#0060_EOT LOC=000006BB LEN=00000001 ESD=0001 TYPE=REL  XREF=513 510 511 
 SYM=WTO#0071_EOT LOC=000007AB LEN=00000001 ESD=0001 TYPE=REL  XREF=595 592 593 
 SYM=WTO#0076_EOT LOC=00000825 LEN=00000001 ESD=0001 TYPE=REL  XREF=627 625 626 

Literal Table Listing

 LIT=A(0)     LOC=00000250 LEN=00000004 ESD=0001 POOL=0002 XREF=126 
 LIT=F'200'   LOC=000004F4 LEN=00000004 ESD=0001 POOL=000A XREF=337 
 LIT=F'200'   LOC=000005AC LEN=00000004 ESD=0001 POOL=000C XREF=391 
 LIT=F'200'   LOC=000005FC LEN=00000004 ESD=0001 POOL=000E XREF=441 
 LIT=F'200'   LOC=00000804 LEN=00000004 ESD=0001 POOL=0016 XREF=587 
 LIT=F'50'    LOC=00000658 LEN=00000004 ESD=0001 POOL=000F XREF=468 
 LIT=F'50'    LOC=000006E0 LEN=00000004 ESD=0001 POOL=0012 XREF=518 
 LIT=F'50'    LOC=00000808 LEN=00000004 ESD=0001 POOL=0016 XREF=600 
 LIT=FL8'100000' LOC=00000418 LEN=00000008 ESD=0001 POOL=0008 XREF=281 
 LIT=FL8'1000000' LOC=00000240 LEN=00000008 ESD=0001 POOL=0002 XREF=177 
 LIT=FL8'1000000' LOC=000002D8 LEN=00000008 ESD=0001 POOL=0004 XREF=219 
 LIT=FL8'1000000' LOC=00000368 LEN=00000008 ESD=0001 POOL=0006 XREF=261 
 LIT=FL8'1000000' LOC=00000428 LEN=00000008 ESD=0001 POOL=0008 XREF=307 
 LIT=FL8'1000000' LOC=000004E0 LEN=00000008 ESD=0001 POOL=000A XREF=361 
 LIT=FL8'1000000' LOC=00000598 LEN=00000008 ESD=0001 POOL=000C XREF=411 
 LIT=FL8'1000000' LOC=00000730 LEN=00000008 ESD=0001 POOL=0014 XREF=557 
 LIT=FL8'1000000' LOC=000007F0 LEN=00000008 ESD=0001 POOL=0016 XREF=614 
 LIT=FL8'1500' LOC=00000248 LEN=00000008 ESD=0001 POOL=0002 XREF=178 
 LIT=FL8'1500' LOC=000002E0 LEN=00000008 ESD=0001 POOL=0004 XREF=220 
 LIT=FL8'1500' LOC=00000370 LEN=00000008 ESD=0001 POOL=0006 XREF=262 
 LIT=FL8'1500' LOC=00000430 LEN=00000008 ESD=0001 POOL=0008 XREF=308 
 LIT=FL8'1500' LOC=000004E8 LEN=00000008 ESD=0001 POOL=000A XREF=362 
 LIT=FL8'1500' LOC=000005A0 LEN=00000008 ESD=0001 POOL=000C XREF=412 
 LIT=FL8'1500' LOC=00000738 LEN=00000008 ESD=0001 POOL=0014 XREF=558 
 LIT=FL8'1500' LOC=000007F8 LEN=00000008 ESD=0001 POOL=0016 XREF=615 
 LIT=FL8'15000' LOC=00000268 LEN=00000008 ESD=0001 POOL=0003 XREF=187 
 LIT=FL8'15000' LOC=000002F8 LEN=00000008 ESD=0001 POOL=0005 XREF=229 
 LIT=FL8'15000' LOC=00000388 LEN=00000008 ESD=0001 POOL=0007 XREF=271 
 LIT=FL8'15000' LOC=00000448 LEN=00000008 ESD=0001 POOL=0009 XREF=317 
 LIT=FL8'15000' LOC=00000508 LEN=00000008 ESD=0001 POOL=000B XREF=371 
 LIT=FL8'15000' LOC=000005C0 LEN=00000008 ESD=0001 POOL=000D XREF=421 
 LIT=FL8'15000' LOC=00000750 LEN=00000008 ESD=0001 POOL=0015 XREF=567 
 LIT=FL8'2000000' LOC=00000410 LEN=00000008 ESD=0001 POOL=0008 XREF=280 
 LIT=FL8'2604166' LOC=00000420 LEN=00000008 ESD=0001 POOL=0008 XREF=282 
 LIT=X'00000000' LOC=000004F0 LEN=00000004 ESD=0001 POOL=000A XREF=332 
 LIT=X'00000000' LOC=000005A8 LEN=00000004 ESD=0001 POOL=000C XREF=381 
 LIT=X'00000000' LOC=000005F8 LEN=00000004 ESD=0001 POOL=000E XREF=431 
 LIT=X'00000000' LOC=00000800 LEN=00000004 ESD=0001 POOL=0016 XREF=577 
 LIT=X'402020202020' LOC=00000140 LEN=00000006 ESD=0001 POOL=0001 XREF=53 
 
AZ390I total mnote warnings = 0
AZ390I total mnote errors   = 0
AZ390I max   mnote level    = 0
AZ390I total mz390 errors   = 0
AZ390I total az390 errors   = 0
TESTTIM2  MZ390 ENDED RC= 0 IO=2851
