
PracticaTP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b4c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000294  08004cfc  08004cfc  00014cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f90  08004f90  0002010c  2**0
                  CONTENTS
  4 .ARM          00000008  08004f90  08004f90  00014f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f98  08004f98  0002010c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f98  08004f98  00014f98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f9c  08004f9c  00014f9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000010c  20000000  08004fa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002010c  2**0
                  CONTENTS
 10 .bss          0000018c  2000010c  2000010c  0002010c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000298  20000298  0002010c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002010c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c67a  00000000  00000000  0002013c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fc4  00000000  00000000  0002c7b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ac0  00000000  00000000  0002e780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000009f0  00000000  00000000  0002f240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026a69  00000000  00000000  0002fc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000118b2  00000000  00000000  00056699  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e323a  00000000  00000000  00067f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014b185  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002fb0  00000000  00000000  0014b1d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000010c 	.word	0x2000010c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004ce4 	.word	0x08004ce4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000110 	.word	0x20000110
 80001ec:	08004ce4 	.word	0x08004ce4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__aeabi_d2uiz>:
 8000a3c:	004a      	lsls	r2, r1, #1
 8000a3e:	d211      	bcs.n	8000a64 <__aeabi_d2uiz+0x28>
 8000a40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a44:	d211      	bcs.n	8000a6a <__aeabi_d2uiz+0x2e>
 8000a46:	d50d      	bpl.n	8000a64 <__aeabi_d2uiz+0x28>
 8000a48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a50:	d40e      	bmi.n	8000a70 <__aeabi_d2uiz+0x34>
 8000a52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6e:	d102      	bne.n	8000a76 <__aeabi_d2uiz+0x3a>
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295
 8000a74:	4770      	bx	lr
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	4770      	bx	lr

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b974 	b.w	8000d7c <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	468e      	mov	lr, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d14d      	bne.n	8000b56 <__udivmoddi4+0xaa>
 8000aba:	428a      	cmp	r2, r1
 8000abc:	4694      	mov	ip, r2
 8000abe:	d969      	bls.n	8000b94 <__udivmoddi4+0xe8>
 8000ac0:	fab2 f282 	clz	r2, r2
 8000ac4:	b152      	cbz	r2, 8000adc <__udivmoddi4+0x30>
 8000ac6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aca:	f1c2 0120 	rsb	r1, r2, #32
 8000ace:	fa20 f101 	lsr.w	r1, r0, r1
 8000ad2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad6:	ea41 0e03 	orr.w	lr, r1, r3
 8000ada:	4094      	lsls	r4, r2
 8000adc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae0:	0c21      	lsrs	r1, r4, #16
 8000ae2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ae6:	fa1f f78c 	uxth.w	r7, ip
 8000aea:	fb08 e316 	mls	r3, r8, r6, lr
 8000aee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000af2:	fb06 f107 	mul.w	r1, r6, r7
 8000af6:	4299      	cmp	r1, r3
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x64>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b02:	f080 811f 	bcs.w	8000d44 <__udivmoddi4+0x298>
 8000b06:	4299      	cmp	r1, r3
 8000b08:	f240 811c 	bls.w	8000d44 <__udivmoddi4+0x298>
 8000b0c:	3e02      	subs	r6, #2
 8000b0e:	4463      	add	r3, ip
 8000b10:	1a5b      	subs	r3, r3, r1
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b18:	fb08 3310 	mls	r3, r8, r0, r3
 8000b1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b20:	fb00 f707 	mul.w	r7, r0, r7
 8000b24:	42a7      	cmp	r7, r4
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x92>
 8000b28:	eb1c 0404 	adds.w	r4, ip, r4
 8000b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b30:	f080 810a 	bcs.w	8000d48 <__udivmoddi4+0x29c>
 8000b34:	42a7      	cmp	r7, r4
 8000b36:	f240 8107 	bls.w	8000d48 <__udivmoddi4+0x29c>
 8000b3a:	4464      	add	r4, ip
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b42:	1be4      	subs	r4, r4, r7
 8000b44:	2600      	movs	r6, #0
 8000b46:	b11d      	cbz	r5, 8000b50 <__udivmoddi4+0xa4>
 8000b48:	40d4      	lsrs	r4, r2
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b50:	4631      	mov	r1, r6
 8000b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0xc2>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	f000 80ef 	beq.w	8000d3e <__udivmoddi4+0x292>
 8000b60:	2600      	movs	r6, #0
 8000b62:	e9c5 0100 	strd	r0, r1, [r5]
 8000b66:	4630      	mov	r0, r6
 8000b68:	4631      	mov	r1, r6
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	fab3 f683 	clz	r6, r3
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	d14a      	bne.n	8000c0c <__udivmoddi4+0x160>
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xd4>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80f9 	bhi.w	8000d72 <__udivmoddi4+0x2c6>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb61 0303 	sbc.w	r3, r1, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	469e      	mov	lr, r3
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d0e0      	beq.n	8000b50 <__udivmoddi4+0xa4>
 8000b8e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b92:	e7dd      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000b94:	b902      	cbnz	r2, 8000b98 <__udivmoddi4+0xec>
 8000b96:	deff      	udf	#255	; 0xff
 8000b98:	fab2 f282 	clz	r2, r2
 8000b9c:	2a00      	cmp	r2, #0
 8000b9e:	f040 8092 	bne.w	8000cc6 <__udivmoddi4+0x21a>
 8000ba2:	eba1 010c 	sub.w	r1, r1, ip
 8000ba6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000baa:	fa1f fe8c 	uxth.w	lr, ip
 8000bae:	2601      	movs	r6, #1
 8000bb0:	0c20      	lsrs	r0, r4, #16
 8000bb2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bb6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bbe:	fb0e f003 	mul.w	r0, lr, r3
 8000bc2:	4288      	cmp	r0, r1
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x12c>
 8000bc6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bca:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x12a>
 8000bd0:	4288      	cmp	r0, r1
 8000bd2:	f200 80cb 	bhi.w	8000d6c <__udivmoddi4+0x2c0>
 8000bd6:	4643      	mov	r3, r8
 8000bd8:	1a09      	subs	r1, r1, r0
 8000bda:	b2a4      	uxth	r4, r4
 8000bdc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000be0:	fb07 1110 	mls	r1, r7, r0, r1
 8000be4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000be8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	d908      	bls.n	8000c02 <__udivmoddi4+0x156>
 8000bf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bf4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf8:	d202      	bcs.n	8000c00 <__udivmoddi4+0x154>
 8000bfa:	45a6      	cmp	lr, r4
 8000bfc:	f200 80bb 	bhi.w	8000d76 <__udivmoddi4+0x2ca>
 8000c00:	4608      	mov	r0, r1
 8000c02:	eba4 040e 	sub.w	r4, r4, lr
 8000c06:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c0a:	e79c      	b.n	8000b46 <__udivmoddi4+0x9a>
 8000c0c:	f1c6 0720 	rsb	r7, r6, #32
 8000c10:	40b3      	lsls	r3, r6
 8000c12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c1a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c22:	431c      	orrs	r4, r3
 8000c24:	40f9      	lsrs	r1, r7
 8000c26:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c2a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c2e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c32:	0c20      	lsrs	r0, r4, #16
 8000c34:	fa1f fe8c 	uxth.w	lr, ip
 8000c38:	fb09 1118 	mls	r1, r9, r8, r1
 8000c3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c40:	fb08 f00e 	mul.w	r0, r8, lr
 8000c44:	4288      	cmp	r0, r1
 8000c46:	fa02 f206 	lsl.w	r2, r2, r6
 8000c4a:	d90b      	bls.n	8000c64 <__udivmoddi4+0x1b8>
 8000c4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c50:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c54:	f080 8088 	bcs.w	8000d68 <__udivmoddi4+0x2bc>
 8000c58:	4288      	cmp	r0, r1
 8000c5a:	f240 8085 	bls.w	8000d68 <__udivmoddi4+0x2bc>
 8000c5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c62:	4461      	add	r1, ip
 8000c64:	1a09      	subs	r1, r1, r0
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c6c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c70:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c78:	458e      	cmp	lr, r1
 8000c7a:	d908      	bls.n	8000c8e <__udivmoddi4+0x1e2>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c84:	d26c      	bcs.n	8000d60 <__udivmoddi4+0x2b4>
 8000c86:	458e      	cmp	lr, r1
 8000c88:	d96a      	bls.n	8000d60 <__udivmoddi4+0x2b4>
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	4461      	add	r1, ip
 8000c8e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c92:	fba0 9402 	umull	r9, r4, r0, r2
 8000c96:	eba1 010e 	sub.w	r1, r1, lr
 8000c9a:	42a1      	cmp	r1, r4
 8000c9c:	46c8      	mov	r8, r9
 8000c9e:	46a6      	mov	lr, r4
 8000ca0:	d356      	bcc.n	8000d50 <__udivmoddi4+0x2a4>
 8000ca2:	d053      	beq.n	8000d4c <__udivmoddi4+0x2a0>
 8000ca4:	b15d      	cbz	r5, 8000cbe <__udivmoddi4+0x212>
 8000ca6:	ebb3 0208 	subs.w	r2, r3, r8
 8000caa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cae:	fa01 f707 	lsl.w	r7, r1, r7
 8000cb2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cb6:	40f1      	lsrs	r1, r6
 8000cb8:	431f      	orrs	r7, r3
 8000cba:	e9c5 7100 	strd	r7, r1, [r5]
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	f1c2 0320 	rsb	r3, r2, #32
 8000cca:	40d8      	lsrs	r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cd4:	4091      	lsls	r1, r2
 8000cd6:	4301      	orrs	r1, r0
 8000cd8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cdc:	fa1f fe8c 	uxth.w	lr, ip
 8000ce0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ce4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ce8:	0c0b      	lsrs	r3, r1, #16
 8000cea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cee:	fb00 f60e 	mul.w	r6, r0, lr
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x260>
 8000cfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d02:	d22f      	bcs.n	8000d64 <__udivmoddi4+0x2b8>
 8000d04:	429e      	cmp	r6, r3
 8000d06:	d92d      	bls.n	8000d64 <__udivmoddi4+0x2b8>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	b289      	uxth	r1, r1
 8000d10:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d14:	fb07 3316 	mls	r3, r7, r6, r3
 8000d18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x28a>
 8000d24:	eb1c 0101 	adds.w	r1, ip, r1
 8000d28:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d2c:	d216      	bcs.n	8000d5c <__udivmoddi4+0x2b0>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d914      	bls.n	8000d5c <__udivmoddi4+0x2b0>
 8000d32:	3e02      	subs	r6, #2
 8000d34:	4461      	add	r1, ip
 8000d36:	1ac9      	subs	r1, r1, r3
 8000d38:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d3c:	e738      	b.n	8000bb0 <__udivmoddi4+0x104>
 8000d3e:	462e      	mov	r6, r5
 8000d40:	4628      	mov	r0, r5
 8000d42:	e705      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000d44:	4606      	mov	r6, r0
 8000d46:	e6e3      	b.n	8000b10 <__udivmoddi4+0x64>
 8000d48:	4618      	mov	r0, r3
 8000d4a:	e6f8      	b.n	8000b3e <__udivmoddi4+0x92>
 8000d4c:	454b      	cmp	r3, r9
 8000d4e:	d2a9      	bcs.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d50:	ebb9 0802 	subs.w	r8, r9, r2
 8000d54:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d58:	3801      	subs	r0, #1
 8000d5a:	e7a3      	b.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d5c:	4646      	mov	r6, r8
 8000d5e:	e7ea      	b.n	8000d36 <__udivmoddi4+0x28a>
 8000d60:	4620      	mov	r0, r4
 8000d62:	e794      	b.n	8000c8e <__udivmoddi4+0x1e2>
 8000d64:	4640      	mov	r0, r8
 8000d66:	e7d1      	b.n	8000d0c <__udivmoddi4+0x260>
 8000d68:	46d0      	mov	r8, sl
 8000d6a:	e77b      	b.n	8000c64 <__udivmoddi4+0x1b8>
 8000d6c:	3b02      	subs	r3, #2
 8000d6e:	4461      	add	r1, ip
 8000d70:	e732      	b.n	8000bd8 <__udivmoddi4+0x12c>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e709      	b.n	8000b8a <__udivmoddi4+0xde>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	e742      	b.n	8000c02 <__udivmoddi4+0x156>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <debounceFSM_init>:
/**
 * @brief  Initialize FSM.
 * @param  None.
 * @retval None.
 */
void debounceFSM_init(void) {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	delayInit(&delay_BUTTON, DEBOUNCING_DELAY);
 8000d84:	2128      	movs	r1, #40	; 0x28
 8000d86:	4805      	ldr	r0, [pc, #20]	; (8000d9c <debounceFSM_init+0x1c>)
 8000d88:	f000 f89c 	bl	8000ec4 <delayInit>
	current_state = BUTTON_UP;
 8000d8c:	4b04      	ldr	r3, [pc, #16]	; (8000da0 <debounceFSM_init+0x20>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	701a      	strb	r2, [r3, #0]
	pressed = false;
 8000d92:	4b04      	ldr	r3, [pc, #16]	; (8000da4 <debounceFSM_init+0x24>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	701a      	strb	r2, [r3, #0]
}
 8000d98:	bf00      	nop
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20000128 	.word	0x20000128
 8000da0:	20000134 	.word	0x20000134
 8000da4:	20000135 	.word	0x20000135

08000da8 <debounceFSM_update>:
/**
 * @brief  Update FSM.
 * @param  None.
 * @retval None.
 */
void debounceFSM_update(void) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
	switch (current_state) {
 8000dac:	4b31      	ldr	r3, [pc, #196]	; (8000e74 <debounceFSM_update+0xcc>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	2b03      	cmp	r3, #3
 8000db2:	d853      	bhi.n	8000e5c <debounceFSM_update+0xb4>
 8000db4:	a201      	add	r2, pc, #4	; (adr r2, 8000dbc <debounceFSM_update+0x14>)
 8000db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dba:	bf00      	nop
 8000dbc:	08000dcd 	.word	0x08000dcd
 8000dc0:	08000de9 	.word	0x08000de9
 8000dc4:	08000e15 	.word	0x08000e15
 8000dc8:	08000e31 	.word	0x08000e31
	case BUTTON_UP:
		if (BSP_PB_GetState(BUTTON_USER)) {
 8000dcc:	2000      	movs	r0, #0
 8000dce:	f000 fccd 	bl	800176c <BSP_PB_GetState>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d044      	beq.n	8000e62 <debounceFSM_update+0xba>
			delayInit(&delay_BUTTON, DEBOUNCING_DELAY);
 8000dd8:	2128      	movs	r1, #40	; 0x28
 8000dda:	4827      	ldr	r0, [pc, #156]	; (8000e78 <debounceFSM_update+0xd0>)
 8000ddc:	f000 f872 	bl	8000ec4 <delayInit>
			current_state = BUTTON_FALLING;
 8000de0:	4b24      	ldr	r3, [pc, #144]	; (8000e74 <debounceFSM_update+0xcc>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000de6:	e03c      	b.n	8000e62 <debounceFSM_update+0xba>
	case BUTTON_FALLING:
		if (delayRead(&delay_BUTTON)) {
 8000de8:	4823      	ldr	r0, [pc, #140]	; (8000e78 <debounceFSM_update+0xd0>)
 8000dea:	f000 f887 	bl	8000efc <delayRead>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d038      	beq.n	8000e66 <debounceFSM_update+0xbe>
			if (BSP_PB_GetState(BUTTON_USER)) {
 8000df4:	2000      	movs	r0, #0
 8000df6:	f000 fcb9 	bl	800176c <BSP_PB_GetState>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d005      	beq.n	8000e0c <debounceFSM_update+0x64>
				current_state = BUTTON_DOWN;
 8000e00:	4b1c      	ldr	r3, [pc, #112]	; (8000e74 <debounceFSM_update+0xcc>)
 8000e02:	2202      	movs	r2, #2
 8000e04:	701a      	strb	r2, [r3, #0]
				buttonPressed();
 8000e06:	f000 f839 	bl	8000e7c <buttonPressed>
			} else {
				current_state = BUTTON_UP;
			}
		}
		break;
 8000e0a:	e02c      	b.n	8000e66 <debounceFSM_update+0xbe>
				current_state = BUTTON_UP;
 8000e0c:	4b19      	ldr	r3, [pc, #100]	; (8000e74 <debounceFSM_update+0xcc>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	701a      	strb	r2, [r3, #0]
		break;
 8000e12:	e028      	b.n	8000e66 <debounceFSM_update+0xbe>
	case BUTTON_DOWN:
		if (!BSP_PB_GetState(BUTTON_USER)) {
 8000e14:	2000      	movs	r0, #0
 8000e16:	f000 fca9 	bl	800176c <BSP_PB_GetState>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d124      	bne.n	8000e6a <debounceFSM_update+0xc2>
			delayInit(&delay_BUTTON, DEBOUNCING_DELAY);
 8000e20:	2128      	movs	r1, #40	; 0x28
 8000e22:	4815      	ldr	r0, [pc, #84]	; (8000e78 <debounceFSM_update+0xd0>)
 8000e24:	f000 f84e 	bl	8000ec4 <delayInit>
			current_state = BUTTON_RAISING;
 8000e28:	4b12      	ldr	r3, [pc, #72]	; (8000e74 <debounceFSM_update+0xcc>)
 8000e2a:	2203      	movs	r2, #3
 8000e2c:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000e2e:	e01c      	b.n	8000e6a <debounceFSM_update+0xc2>
	case BUTTON_RAISING:
		if (delayRead(&delay_BUTTON)) {
 8000e30:	4811      	ldr	r0, [pc, #68]	; (8000e78 <debounceFSM_update+0xd0>)
 8000e32:	f000 f863 	bl	8000efc <delayRead>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d018      	beq.n	8000e6e <debounceFSM_update+0xc6>
			if (BSP_PB_GetState(BUTTON_USER)) {
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f000 fc95 	bl	800176c <BSP_PB_GetState>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d003      	beq.n	8000e50 <debounceFSM_update+0xa8>
				current_state = BUTTON_DOWN;
 8000e48:	4b0a      	ldr	r3, [pc, #40]	; (8000e74 <debounceFSM_update+0xcc>)
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	701a      	strb	r2, [r3, #0]
			} else {
				current_state = BUTTON_UP;
				buttonReleased();
			}
		}
		break;
 8000e4e:	e00e      	b.n	8000e6e <debounceFSM_update+0xc6>
				current_state = BUTTON_UP;
 8000e50:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <debounceFSM_update+0xcc>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	701a      	strb	r2, [r3, #0]
				buttonReleased();
 8000e56:	f000 f81d 	bl	8000e94 <buttonReleased>
		break;
 8000e5a:	e008      	b.n	8000e6e <debounceFSM_update+0xc6>
	default:
		debounceFSM_init();
 8000e5c:	f7ff ff90 	bl	8000d80 <debounceFSM_init>
		break;
 8000e60:	e006      	b.n	8000e70 <debounceFSM_update+0xc8>
		break;
 8000e62:	bf00      	nop
 8000e64:	e004      	b.n	8000e70 <debounceFSM_update+0xc8>
		break;
 8000e66:	bf00      	nop
 8000e68:	e002      	b.n	8000e70 <debounceFSM_update+0xc8>
		break;
 8000e6a:	bf00      	nop
 8000e6c:	e000      	b.n	8000e70 <debounceFSM_update+0xc8>
		break;
 8000e6e:	bf00      	nop
	}
}
 8000e70:	bf00      	nop
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20000134 	.word	0x20000134
 8000e78:	20000128 	.word	0x20000128

08000e7c <buttonPressed>:
/**
 * @brief  Button User pressed.
 * @param  None.
 * @retval None.
 */
void buttonPressed(void) {
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
	pressed = true;
 8000e80:	4b03      	ldr	r3, [pc, #12]	; (8000e90 <buttonPressed+0x14>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	701a      	strb	r2, [r3, #0]
}
 8000e86:	bf00      	nop
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	20000135 	.word	0x20000135

08000e94 <buttonReleased>:
/**
 * @brief  Button User released.
 * @param  None.
 * @retval None.
 */
void buttonReleased(void) {
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
	pressed = false;
 8000e98:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <buttonReleased+0x14>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	701a      	strb	r2, [r3, #0]
}
 8000e9e:	bf00      	nop
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	20000135 	.word	0x20000135

08000eac <readKey>:
 * @brief  Read key.
 * @param  None.
 * @retval true: Button User pressed.
 * @retval false: Button User not pressed.
 */
bool readKey(void) {
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
	return pressed;
 8000eb0:	4b03      	ldr	r3, [pc, #12]	; (8000ec0 <readKey+0x14>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	20000135 	.word	0x20000135

08000ec4 <delayInit>:
 * @brief  Initialize the led delays.
 * @param  delay: delay to be initialized.
 * @param  duration: duration in milliseconds of the delay.
 * @retval None.
 */
void delayInit(delay_t *delay, tick_t duration) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
	if (delay == NULL) {
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d105      	bne.n	8000ee0 <delayInit+0x1c>
		delay->startTime = HAL_GetTick();
 8000ed4:	f000 fd5a 	bl	800198c <HAL_GetTick>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	601a      	str	r2, [r3, #0]
		return;
 8000ede:	e00a      	b.n	8000ef6 <delayInit+0x32>
	} else {
		delay->duration = duration;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	683a      	ldr	r2, [r7, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
		delay->running = false;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2200      	movs	r2, #0
 8000eea:	721a      	strb	r2, [r3, #8]
		delay->startTime = HAL_GetTick();
 8000eec:	f000 fd4e 	bl	800198c <HAL_GetTick>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	601a      	str	r2, [r3, #0]
	}
}
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <delayRead>:
 * whether or not the time has expired.
 * @param  delay: delay to be checked.
 * @retval true: the time has expired.
 * @retval false: the time has not expired.
 */
bool_t delayRead(delay_t *delay) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	if (delay == NULL) {
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d101      	bne.n	8000f0e <delayRead+0x12>
		return false;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	e01f      	b.n	8000f4e <delayRead+0x52>
	} else {
		if (delay->running) {
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	7a1b      	ldrb	r3, [r3, #8]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d012      	beq.n	8000f3c <delayRead+0x40>
			if ((HAL_GetTick() - delay->startTime) >= delay->duration) {
 8000f16:	f000 fd39 	bl	800198c <HAL_GetTick>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	1ad2      	subs	r2, r2, r3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d306      	bcc.n	8000f38 <delayRead+0x3c>
				delay->startTime = HAL_GetTick();
 8000f2a:	f000 fd2f 	bl	800198c <HAL_GetTick>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	601a      	str	r2, [r3, #0]
				return true;
 8000f34:	2301      	movs	r3, #1
 8000f36:	e00a      	b.n	8000f4e <delayRead+0x52>
			} else {
				return false;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	e008      	b.n	8000f4e <delayRead+0x52>
			}
		} else {
			delay->startTime = HAL_GetTick();
 8000f3c:	f000 fd26 	bl	800198c <HAL_GetTick>
 8000f40:	4602      	mov	r2, r0
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	601a      	str	r2, [r3, #0]
			delay->running = true;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2201      	movs	r2, #1
 8000f4a:	721a      	strb	r2, [r3, #8]
			return false;
 8000f4c:	2300      	movs	r3, #0
		}
	}
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <i2c_config>:
 * @brief  Configuration of the I2C peripheral.
 * @param  None.
 * @retval true: The configuration was successful.
 * @retval false: The configuration was not successful.
 */
static bool i2c_config(void) { //COMENTARIO: Separo en funciones privadas y publicas
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
	I2cHandle.Instance = I2Cx;
 8000f5c:	4b11      	ldr	r3, [pc, #68]	; (8000fa4 <i2c_config+0x4c>)
 8000f5e:	4a12      	ldr	r2, [pc, #72]	; (8000fa8 <i2c_config+0x50>)
 8000f60:	601a      	str	r2, [r3, #0]
	I2cHandle.Init.ClockSpeed = I2C_CLOCKSPEED_100K;
 8000f62:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <i2c_config+0x4c>)
 8000f64:	4a11      	ldr	r2, [pc, #68]	; (8000fac <i2c_config+0x54>)
 8000f66:	605a      	str	r2, [r3, #4]
	I2cHandle.Init.OwnAddress1 = I2C_OWN_ADDRESS1;
 8000f68:	4b0e      	ldr	r3, [pc, #56]	; (8000fa4 <i2c_config+0x4c>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	60da      	str	r2, [r3, #12]
	I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f6e:	4b0d      	ldr	r3, [pc, #52]	; (8000fa4 <i2c_config+0x4c>)
 8000f70:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f74:	611a      	str	r2, [r3, #16]
	I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f76:	4b0b      	ldr	r3, [pc, #44]	; (8000fa4 <i2c_config+0x4c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	615a      	str	r2, [r3, #20]
	I2cHandle.Init.OwnAddress2 = I2C_OWN_ADDRESS2;
 8000f7c:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <i2c_config+0x4c>)
 8000f7e:	22ff      	movs	r2, #255	; 0xff
 8000f80:	619a      	str	r2, [r3, #24]
	I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f82:	4b08      	ldr	r3, [pc, #32]	; (8000fa4 <i2c_config+0x4c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	61da      	str	r2, [r3, #28]
	I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f88:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <i2c_config+0x4c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	621a      	str	r2, [r3, #32]

	if (HAL_I2C_Init(&I2cHandle) != HAL_OK) {
 8000f8e:	4805      	ldr	r0, [pc, #20]	; (8000fa4 <i2c_config+0x4c>)
 8000f90:	f001 f812 	bl	8001fb8 <HAL_I2C_Init>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <i2c_config+0x46>
		/* Configuration Error */
		// TODO Error_Handler();
		return false;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	e000      	b.n	8000fa0 <i2c_config+0x48>
	}
	return true;
 8000f9e:	2301      	movs	r3, #1
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20000138 	.word	0x20000138
 8000fa8:	40005400 	.word	0x40005400
 8000fac:	000186a0 	.word	0x000186a0

08000fb0 <dataAnalysis>:
 * @retval NO_ALARM_: No Alarm.
 * @retval MAX_TEMP_ABS_: Alarm. Maximum temperature was reached.
 * @retval MAX_TEMP_DIFF_: Alarm. Temperature difference was reached in less than 3 minutes.
 * @retval MAX_HUM_DIFF_: Alarm. Humidity difference was reached in less than 3 minutes.
 */
alarmType_t dataAnalysis(void){
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
	uint8_t i;
	uint32_t temp_diff = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60bb      	str	r3, [r7, #8]
	uint32_t hum_diff = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	607b      	str	r3, [r7, #4]

	if (temperature > MAX_TEMP_ABS) return MAX_TEMP_ABS_;
 8000fbe:	4b36      	ldr	r3, [pc, #216]	; (8001098 <dataAnalysis+0xe8>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2b32      	cmp	r3, #50	; 0x32
 8000fc4:	d901      	bls.n	8000fca <dataAnalysis+0x1a>
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e060      	b.n	800108c <dataAnalysis+0xdc>

	if(read_counter>=ARRAY_TH) read_counter=0;
 8000fca:	4b34      	ldr	r3, [pc, #208]	; (800109c <dataAnalysis+0xec>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b08      	cmp	r3, #8
 8000fd0:	d902      	bls.n	8000fd8 <dataAnalysis+0x28>
 8000fd2:	4b32      	ldr	r3, [pc, #200]	; (800109c <dataAnalysis+0xec>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	701a      	strb	r2, [r3, #0]
	temperature_array[read_counter]=temperature;
 8000fd8:	4b30      	ldr	r3, [pc, #192]	; (800109c <dataAnalysis+0xec>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4b2e      	ldr	r3, [pc, #184]	; (8001098 <dataAnalysis+0xe8>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a2f      	ldr	r2, [pc, #188]	; (80010a0 <dataAnalysis+0xf0>)
 8000fe4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	humidity_array[read_counter]=humidity;
 8000fe8:	4b2c      	ldr	r3, [pc, #176]	; (800109c <dataAnalysis+0xec>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	4b2d      	ldr	r3, [pc, #180]	; (80010a4 <dataAnalysis+0xf4>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a2d      	ldr	r2, [pc, #180]	; (80010a8 <dataAnalysis+0xf8>)
 8000ff4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	read_counter++;
 8000ff8:	4b28      	ldr	r3, [pc, #160]	; (800109c <dataAnalysis+0xec>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	b2da      	uxtb	r2, r3
 8001000:	4b26      	ldr	r3, [pc, #152]	; (800109c <dataAnalysis+0xec>)
 8001002:	701a      	strb	r2, [r3, #0]

	for(i=0;i<ARRAY_TH;i++){
 8001004:	2300      	movs	r3, #0
 8001006:	73fb      	strb	r3, [r7, #15]
 8001008:	e03c      	b.n	8001084 <dataAnalysis+0xd4>
		temp_diff = (temperature>temperature_array[i])?(temperature-temperature_array[i]):(temperature_array[i]-temperature);
 800100a:	7bfb      	ldrb	r3, [r7, #15]
 800100c:	4a24      	ldr	r2, [pc, #144]	; (80010a0 <dataAnalysis+0xf0>)
 800100e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001012:	4b21      	ldr	r3, [pc, #132]	; (8001098 <dataAnalysis+0xe8>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	429a      	cmp	r2, r3
 8001018:	d207      	bcs.n	800102a <dataAnalysis+0x7a>
 800101a:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <dataAnalysis+0xe8>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	7bfb      	ldrb	r3, [r7, #15]
 8001020:	491f      	ldr	r1, [pc, #124]	; (80010a0 <dataAnalysis+0xf0>)
 8001022:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	e006      	b.n	8001038 <dataAnalysis+0x88>
 800102a:	7bfb      	ldrb	r3, [r7, #15]
 800102c:	4a1c      	ldr	r2, [pc, #112]	; (80010a0 <dataAnalysis+0xf0>)
 800102e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001032:	4b19      	ldr	r3, [pc, #100]	; (8001098 <dataAnalysis+0xe8>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	60bb      	str	r3, [r7, #8]
		if (temp_diff > MAX_TEMP_DIFF) return MAX_TEMP_DIFF_;
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	2b05      	cmp	r3, #5
 800103e:	d901      	bls.n	8001044 <dataAnalysis+0x94>
 8001040:	2302      	movs	r3, #2
 8001042:	e023      	b.n	800108c <dataAnalysis+0xdc>
		hum_diff = (humidity>humidity_array[i])?(humidity-humidity_array[i]):(humidity_array[i]-humidity);
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	4a18      	ldr	r2, [pc, #96]	; (80010a8 <dataAnalysis+0xf8>)
 8001048:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800104c:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <dataAnalysis+0xf4>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	429a      	cmp	r2, r3
 8001052:	d207      	bcs.n	8001064 <dataAnalysis+0xb4>
 8001054:	4b13      	ldr	r3, [pc, #76]	; (80010a4 <dataAnalysis+0xf4>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	4913      	ldr	r1, [pc, #76]	; (80010a8 <dataAnalysis+0xf8>)
 800105c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	e006      	b.n	8001072 <dataAnalysis+0xc2>
 8001064:	7bfb      	ldrb	r3, [r7, #15]
 8001066:	4a10      	ldr	r2, [pc, #64]	; (80010a8 <dataAnalysis+0xf8>)
 8001068:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800106c:	4b0d      	ldr	r3, [pc, #52]	; (80010a4 <dataAnalysis+0xf4>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	607b      	str	r3, [r7, #4]
		if (hum_diff > MAX_HUM_DIFF) return MAX_HUM_DIFF_;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b14      	cmp	r3, #20
 8001078:	d901      	bls.n	800107e <dataAnalysis+0xce>
 800107a:	2303      	movs	r3, #3
 800107c:	e006      	b.n	800108c <dataAnalysis+0xdc>
	for(i=0;i<ARRAY_TH;i++){
 800107e:	7bfb      	ldrb	r3, [r7, #15]
 8001080:	3301      	adds	r3, #1
 8001082:	73fb      	strb	r3, [r7, #15]
 8001084:	7bfb      	ldrb	r3, [r7, #15]
 8001086:	2b08      	cmp	r3, #8
 8001088:	d9bf      	bls.n	800100a <dataAnalysis+0x5a>
	}

	return NO_ALARM_;
 800108a:	2300      	movs	r3, #0
}
 800108c:	4618      	mov	r0, r3
 800108e:	3714      	adds	r7, #20
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	200001b8 	.word	0x200001b8
 800109c:	200001c0 	.word	0x200001c0
 80010a0:	200001c4 	.word	0x200001c4
 80010a4:	200001bc 	.word	0x200001bc
 80010a8:	200001e8 	.word	0x200001e8
 80010ac:	00000000 	.word	0x00000000

080010b0 <readTH>:
 * @param  temp: Temperature to be read.
 * @param  hum: Humidity to be read.
 * @retval true: The reading was successful..
 * @retval false: The reading was not successful.
 */
static bool readTH(uint32_t *temp, uint32_t *hum) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af02      	add	r7, sp, #8
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
	if(temp == NULL) return false;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d101      	bne.n	80010c4 <readTH+0x14>
 80010c0:	2300      	movs	r3, #0
 80010c2:	e06d      	b.n	80011a0 <readTH+0xf0>
	if(hum == NULL) return false;
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d101      	bne.n	80010ce <readTH+0x1e>
 80010ca:	2300      	movs	r3, #0
 80010cc:	e068      	b.n	80011a0 <readTH+0xf0>

	//Command to read from SHT3X-DIS
	tx_buffer[0] = 0x2C;
 80010ce:	4b38      	ldr	r3, [pc, #224]	; (80011b0 <readTH+0x100>)
 80010d0:	222c      	movs	r2, #44	; 0x2c
 80010d2:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = 0x06;
 80010d4:	4b36      	ldr	r3, [pc, #216]	; (80011b0 <readTH+0x100>)
 80010d6:	2206      	movs	r2, #6
 80010d8:	705a      	strb	r2, [r3, #1]
	memset(rx_buffer, 0, RXBUFFERSIZE);
 80010da:	2214      	movs	r2, #20
 80010dc:	2100      	movs	r1, #0
 80010de:	4835      	ldr	r0, [pc, #212]	; (80011b4 <readTH+0x104>)
 80010e0:	f003 f97c 	bl	80043dc <memset>

	if ((HAL_I2C_Master_Transmit(&I2cHandle, SLAVE_DEV_ADDRESS, tx_buffer, 2,
 80010e4:	2364      	movs	r3, #100	; 0x64
 80010e6:	9300      	str	r3, [sp, #0]
 80010e8:	2302      	movs	r3, #2
 80010ea:	4a31      	ldr	r2, [pc, #196]	; (80011b0 <readTH+0x100>)
 80010ec:	2144      	movs	r1, #68	; 0x44
 80010ee:	4832      	ldr	r0, [pc, #200]	; (80011b8 <readTH+0x108>)
 80010f0:	f001 f8a6 	bl	8002240 <HAL_I2C_Master_Transmit>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <readTH+0x4e>
			I2C_TXRX_TIMEOUT)) != HAL_OK)
		return false;
 80010fa:	2300      	movs	r3, #0
 80010fc:	e050      	b.n	80011a0 <readTH+0xf0>
	if ((HAL_I2C_Master_Receive(&I2cHandle, SLAVE_DEV_ADDRESS, rx_buffer, 6,
 80010fe:	2364      	movs	r3, #100	; 0x64
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	2306      	movs	r3, #6
 8001104:	4a2b      	ldr	r2, [pc, #172]	; (80011b4 <readTH+0x104>)
 8001106:	2144      	movs	r1, #68	; 0x44
 8001108:	482b      	ldr	r0, [pc, #172]	; (80011b8 <readTH+0x108>)
 800110a:	f001 f997 	bl	800243c <HAL_I2C_Master_Receive>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <readTH+0x68>
			I2C_TXRX_TIMEOUT)) != HAL_OK)
		return false;
 8001114:	2300      	movs	r3, #0
 8001116:	e043      	b.n	80011a0 <readTH+0xf0>

	*temp = (uint32_t)(((rx_buffer[0]*256) + rx_buffer[1])*175)/65535.0-45.0;
 8001118:	4b26      	ldr	r3, [pc, #152]	; (80011b4 <readTH+0x104>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	021b      	lsls	r3, r3, #8
 800111e:	4a25      	ldr	r2, [pc, #148]	; (80011b4 <readTH+0x104>)
 8001120:	7852      	ldrb	r2, [r2, #1]
 8001122:	4413      	add	r3, r2
 8001124:	22af      	movs	r2, #175	; 0xaf
 8001126:	fb02 f303 	mul.w	r3, r2, r3
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff f9fa 	bl	8000524 <__aeabi_ui2d>
 8001130:	a31d      	add	r3, pc, #116	; (adr r3, 80011a8 <readTH+0xf8>)
 8001132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001136:	f7ff fb99 	bl	800086c <__aeabi_ddiv>
 800113a:	4602      	mov	r2, r0
 800113c:	460b      	mov	r3, r1
 800113e:	4610      	mov	r0, r2
 8001140:	4619      	mov	r1, r3
 8001142:	f04f 0200 	mov.w	r2, #0
 8001146:	4b1d      	ldr	r3, [pc, #116]	; (80011bc <readTH+0x10c>)
 8001148:	f7ff f8ae 	bl	80002a8 <__aeabi_dsub>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4610      	mov	r0, r2
 8001152:	4619      	mov	r1, r3
 8001154:	f7ff fc72 	bl	8000a3c <__aeabi_d2uiz>
 8001158:	4602      	mov	r2, r0
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	601a      	str	r2, [r3, #0]
	*hum =  (uint32_t)(((rx_buffer[3]*256) + rx_buffer[4]))*100.0/65535.0;
 800115e:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <readTH+0x104>)
 8001160:	78db      	ldrb	r3, [r3, #3]
 8001162:	021b      	lsls	r3, r3, #8
 8001164:	4a13      	ldr	r2, [pc, #76]	; (80011b4 <readTH+0x104>)
 8001166:	7912      	ldrb	r2, [r2, #4]
 8001168:	4413      	add	r3, r2
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f9da 	bl	8000524 <__aeabi_ui2d>
 8001170:	f04f 0200 	mov.w	r2, #0
 8001174:	4b12      	ldr	r3, [pc, #72]	; (80011c0 <readTH+0x110>)
 8001176:	f7ff fa4f 	bl	8000618 <__aeabi_dmul>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	4610      	mov	r0, r2
 8001180:	4619      	mov	r1, r3
 8001182:	a309      	add	r3, pc, #36	; (adr r3, 80011a8 <readTH+0xf8>)
 8001184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001188:	f7ff fb70 	bl	800086c <__aeabi_ddiv>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f7ff fc52 	bl	8000a3c <__aeabi_d2uiz>
 8001198:	4602      	mov	r2, r0
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	601a      	str	r2, [r3, #0]
	return true;
 800119e:	2301      	movs	r3, #1
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	00000000 	.word	0x00000000
 80011ac:	40efffe0 	.word	0x40efffe0
 80011b0:	2000018c 	.word	0x2000018c
 80011b4:	200001a0 	.word	0x200001a0
 80011b8:	20000138 	.word	0x20000138
 80011bc:	40468000 	.word	0x40468000
 80011c0:	40590000 	.word	0x40590000

080011c4 <alarmTH_FSM_init>:
/**
 * @brief  Initialize FSM (alarmTH_FSM).
 * @param  None.
 * @retval None.
 */
static void alarmTH_FSM_init(void) {
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
	uint8_t i;

	temperature = 0;
 80011ca:	4b14      	ldr	r3, [pc, #80]	; (800121c <alarmTH_FSM_init+0x58>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
	humidity = 0;
 80011d0:	4b13      	ldr	r3, [pc, #76]	; (8001220 <alarmTH_FSM_init+0x5c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
	read_counter = 0;
 80011d6:	4b13      	ldr	r3, [pc, #76]	; (8001224 <alarmTH_FSM_init+0x60>)
 80011d8:	2200      	movs	r2, #0
 80011da:	701a      	strb	r2, [r3, #0]

	for(i=0; i<ARRAY_TH; i++){
 80011dc:	2300      	movs	r3, #0
 80011de:	71fb      	strb	r3, [r7, #7]
 80011e0:	e00c      	b.n	80011fc <alarmTH_FSM_init+0x38>
		temperature_array[i]=0;
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	4a10      	ldr	r2, [pc, #64]	; (8001228 <alarmTH_FSM_init+0x64>)
 80011e6:	2100      	movs	r1, #0
 80011e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		humidity_array[i]=0;
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	4a0f      	ldr	r2, [pc, #60]	; (800122c <alarmTH_FSM_init+0x68>)
 80011f0:	2100      	movs	r1, #0
 80011f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i=0; i<ARRAY_TH; i++){
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	3301      	adds	r3, #1
 80011fa:	71fb      	strb	r3, [r7, #7]
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	2b08      	cmp	r3, #8
 8001200:	d9ef      	bls.n	80011e2 <alarmTH_FSM_init+0x1e>
	}

	current_state = READ;
 8001202:	4b0b      	ldr	r3, [pc, #44]	; (8001230 <alarmTH_FSM_init+0x6c>)
 8001204:	2200      	movs	r2, #0
 8001206:	701a      	strb	r2, [r3, #0]
	current_alarm_state = NO_ALARM_;
 8001208:	4b0a      	ldr	r3, [pc, #40]	; (8001234 <alarmTH_FSM_init+0x70>)
 800120a:	2200      	movs	r2, #0
 800120c:	701a      	strb	r2, [r3, #0]
}
 800120e:	bf00      	nop
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	200001b8 	.word	0x200001b8
 8001220:	200001bc 	.word	0x200001bc
 8001224:	200001c0 	.word	0x200001c0
 8001228:	200001c4 	.word	0x200001c4
 800122c:	200001e8 	.word	0x200001e8
 8001230:	200001b4 	.word	0x200001b4
 8001234:	200001b5 	.word	0x200001b5

08001238 <i2c_init>:
 * @brief  Initialize the API_I2C: I2C peripheral, Button User, Buffers, FSM alarm.
 * @param  None.
 * @retval true: The initialization was successful.
 * @retval false: The initialization was not successful.
 */
bool i2c_init(void) {
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0

	if (TXBUFFERSIZE > MAXBUFFERSIZE)
		return false;	//COMENTARIO: Chequeo valores
	if (RXBUFFERSIZE > MAXBUFFERSIZE)
		return false;
	memset(tx_buffer, 0, TXBUFFERSIZE); //COMENTARIO: Inicializo todas las variables que se van a usar.
 800123c:	2214      	movs	r2, #20
 800123e:	2100      	movs	r1, #0
 8001240:	480e      	ldr	r0, [pc, #56]	; (800127c <i2c_init+0x44>)
 8001242:	f003 f8cb 	bl	80043dc <memset>
	memset(rx_buffer, 0, RXBUFFERSIZE);
 8001246:	2214      	movs	r2, #20
 8001248:	2100      	movs	r1, #0
 800124a:	480d      	ldr	r0, [pc, #52]	; (8001280 <i2c_init+0x48>)
 800124c:	f003 f8c6 	bl	80043dc <memset>

	alarmTH_FSM_init();
 8001250:	f7ff ffb8 	bl	80011c4 <alarmTH_FSM_init>

	new_data = false;
 8001254:	4b0b      	ldr	r3, [pc, #44]	; (8001284 <i2c_init+0x4c>)
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]

	/* Initialize BSP PB for BUTTON_USER */
	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 800125a:	2100      	movs	r1, #0
 800125c:	2000      	movs	r0, #0
 800125e:	f000 fa2f 	bl	80016c0 <BSP_PB_Init>

	debounceFSM_init();
 8001262:	f7ff fd8d 	bl	8000d80 <debounceFSM_init>

	/* Initialize delay for read Temperature and Humidity */
	delayInit(&delay_readTH, DELAY_READ_TH_DURATION);
 8001266:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800126a:	4807      	ldr	r0, [pc, #28]	; (8001288 <i2c_init+0x50>)
 800126c:	f7ff fe2a 	bl	8000ec4 <delayInit>

	return i2c_config();
 8001270:	f7ff fe72 	bl	8000f58 <i2c_config>
 8001274:	4603      	mov	r3, r0
	/* Initialization Error */
	// TODO Error_Handler();
}
 8001276:	4618      	mov	r0, r3
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	2000018c 	.word	0x2000018c
 8001280:	200001a0 	.word	0x200001a0
 8001284:	2000020c 	.word	0x2000020c
 8001288:	20000210 	.word	0x20000210

0800128c <alarmTH_FSM_update>:
 * @retval NO_ALARM_: No Alarm.
 * @retval MAX_TEMP_ABS_: Alarm. Maximum temperature was reached.
 * @retval MAX_TEMP_DIFF_: Alarm. Temperature difference was reached in less than 3 minutes.
 * @retval MAX_HUM_DIFF_: Alarm. Humidity difference was reached in less than 3 minutes.
 */
alarmType_t alarmTH_FSM_update(void) {
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
	switch (current_state) {
 8001290:	4b29      	ldr	r3, [pc, #164]	; (8001338 <alarmTH_FSM_update+0xac>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b03      	cmp	r3, #3
 8001296:	d842      	bhi.n	800131e <alarmTH_FSM_update+0x92>
 8001298:	a201      	add	r2, pc, #4	; (adr r2, 80012a0 <alarmTH_FSM_update+0x14>)
 800129a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800129e:	bf00      	nop
 80012a0:	080012b1 	.word	0x080012b1
 80012a4:	080012cd 	.word	0x080012cd
 80012a8:	080012fb 	.word	0x080012fb
 80012ac:	0800130f 	.word	0x0800130f
	case READ:
		if (readTH(&temperature,&humidity)) {
 80012b0:	4922      	ldr	r1, [pc, #136]	; (800133c <alarmTH_FSM_update+0xb0>)
 80012b2:	4823      	ldr	r0, [pc, #140]	; (8001340 <alarmTH_FSM_update+0xb4>)
 80012b4:	f7ff fefc 	bl	80010b0 <readTH>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d032      	beq.n	8001324 <alarmTH_FSM_update+0x98>
			new_data = true;
 80012be:	4b21      	ldr	r3, [pc, #132]	; (8001344 <alarmTH_FSM_update+0xb8>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	701a      	strb	r2, [r3, #0]
			current_state = DATA_ANALYSIS;
 80012c4:	4b1c      	ldr	r3, [pc, #112]	; (8001338 <alarmTH_FSM_update+0xac>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	701a      	strb	r2, [r3, #0]
		}
		break;
 80012ca:	e02b      	b.n	8001324 <alarmTH_FSM_update+0x98>
	case DATA_ANALYSIS:
		current_alarm_state = dataAnalysis();
 80012cc:	f7ff fe70 	bl	8000fb0 <dataAnalysis>
 80012d0:	4603      	mov	r3, r0
 80012d2:	461a      	mov	r2, r3
 80012d4:	4b1c      	ldr	r3, [pc, #112]	; (8001348 <alarmTH_FSM_update+0xbc>)
 80012d6:	701a      	strb	r2, [r3, #0]
		if (current_alarm_state != NO_ALARM_) {
 80012d8:	4b1b      	ldr	r3, [pc, #108]	; (8001348 <alarmTH_FSM_update+0xbc>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d003      	beq.n	80012e8 <alarmTH_FSM_update+0x5c>
			current_state = ALARM;
 80012e0:	4b15      	ldr	r3, [pc, #84]	; (8001338 <alarmTH_FSM_update+0xac>)
 80012e2:	2203      	movs	r2, #3
 80012e4:	701a      	strb	r2, [r3, #0]
		}else{
			current_state = WAIT;
			delayInit(&delay_readTH, DELAY_READ_TH_DURATION);
		}
		break;
 80012e6:	e022      	b.n	800132e <alarmTH_FSM_update+0xa2>
			current_state = WAIT;
 80012e8:	4b13      	ldr	r3, [pc, #76]	; (8001338 <alarmTH_FSM_update+0xac>)
 80012ea:	2202      	movs	r2, #2
 80012ec:	701a      	strb	r2, [r3, #0]
			delayInit(&delay_readTH, DELAY_READ_TH_DURATION);
 80012ee:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80012f2:	4816      	ldr	r0, [pc, #88]	; (800134c <alarmTH_FSM_update+0xc0>)
 80012f4:	f7ff fde6 	bl	8000ec4 <delayInit>
		break;
 80012f8:	e019      	b.n	800132e <alarmTH_FSM_update+0xa2>
	case WAIT:
		if (delayRead(&delay_readTH)) {
 80012fa:	4814      	ldr	r0, [pc, #80]	; (800134c <alarmTH_FSM_update+0xc0>)
 80012fc:	f7ff fdfe 	bl	8000efc <delayRead>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d010      	beq.n	8001328 <alarmTH_FSM_update+0x9c>
			current_state = READ;
 8001306:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <alarmTH_FSM_update+0xac>)
 8001308:	2200      	movs	r2, #0
 800130a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800130c:	e00c      	b.n	8001328 <alarmTH_FSM_update+0x9c>
	case ALARM:
		if(readKey()){
 800130e:	f7ff fdcd 	bl	8000eac <readKey>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d009      	beq.n	800132c <alarmTH_FSM_update+0xa0>
			alarmTH_FSM_init();
 8001318:	f7ff ff54 	bl	80011c4 <alarmTH_FSM_init>
		}
		break;
 800131c:	e006      	b.n	800132c <alarmTH_FSM_update+0xa0>
	default:
		alarmTH_FSM_init();
 800131e:	f7ff ff51 	bl	80011c4 <alarmTH_FSM_init>
		break;
 8001322:	e004      	b.n	800132e <alarmTH_FSM_update+0xa2>
		break;
 8001324:	bf00      	nop
 8001326:	e002      	b.n	800132e <alarmTH_FSM_update+0xa2>
		break;
 8001328:	bf00      	nop
 800132a:	e000      	b.n	800132e <alarmTH_FSM_update+0xa2>
		break;
 800132c:	bf00      	nop
	}

	return current_alarm_state;
 800132e:	4b06      	ldr	r3, [pc, #24]	; (8001348 <alarmTH_FSM_update+0xbc>)
 8001330:	781b      	ldrb	r3, [r3, #0]

}
 8001332:	4618      	mov	r0, r3
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200001b4 	.word	0x200001b4
 800133c:	200001bc 	.word	0x200001bc
 8001340:	200001b8 	.word	0x200001b8
 8001344:	2000020c 	.word	0x2000020c
 8001348:	200001b5 	.word	0x200001b5
 800134c:	20000210 	.word	0x20000210

08001350 <TH_updated>:
 * @param  temp: Temperature to be updated.
 * @param  hum: Humidity to be updated.
 * @retval true: Updated successful.
 * @retval false: Updated was not successful.
 */
bool TH_updated(uint32_t *temp, uint32_t *hum){
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
	if(temp == NULL) return false;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d101      	bne.n	8001364 <TH_updated+0x14>
 8001360:	2300      	movs	r3, #0
 8001362:	e016      	b.n	8001392 <TH_updated+0x42>
	if(hum == NULL) return false;
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d101      	bne.n	800136e <TH_updated+0x1e>
 800136a:	2300      	movs	r3, #0
 800136c:	e011      	b.n	8001392 <TH_updated+0x42>

	if(new_data){
 800136e:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <TH_updated+0x50>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d00c      	beq.n	8001390 <TH_updated+0x40>
		new_data = false;
 8001376:	4b0a      	ldr	r3, [pc, #40]	; (80013a0 <TH_updated+0x50>)
 8001378:	2200      	movs	r2, #0
 800137a:	701a      	strb	r2, [r3, #0]
		*temp=temperature;
 800137c:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <TH_updated+0x54>)
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	601a      	str	r2, [r3, #0]
		*hum=humidity;
 8001384:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <TH_updated+0x58>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	601a      	str	r2, [r3, #0]
		return true;
 800138c:	2301      	movs	r3, #1
 800138e:	e000      	b.n	8001392 <TH_updated+0x42>
	}

	return false;
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	2000020c 	.word	0x2000020c
 80013a4:	200001b8 	.word	0x200001b8
 80013a8:	200001bc 	.word	0x200001bc

080013ac <HAL_I2C_MspInit>:
  *           - NVIC configuration for DMA interrupt request enable
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08a      	sub	sp, #40	; 0x28
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;

  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  I2Cx_SCL_GPIO_CLK_ENABLE();
 80013b4:	2300      	movs	r3, #0
 80013b6:	613b      	str	r3, [r7, #16]
 80013b8:	4b23      	ldr	r3, [pc, #140]	; (8001448 <HAL_I2C_MspInit+0x9c>)
 80013ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013bc:	4a22      	ldr	r2, [pc, #136]	; (8001448 <HAL_I2C_MspInit+0x9c>)
 80013be:	f043 0302 	orr.w	r3, r3, #2
 80013c2:	6313      	str	r3, [r2, #48]	; 0x30
 80013c4:	4b20      	ldr	r3, [pc, #128]	; (8001448 <HAL_I2C_MspInit+0x9c>)
 80013c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c8:	f003 0302 	and.w	r3, r3, #2
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	693b      	ldr	r3, [r7, #16]
  I2Cx_SDA_GPIO_CLK_ENABLE();
 80013d0:	2300      	movs	r3, #0
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	4b1c      	ldr	r3, [pc, #112]	; (8001448 <HAL_I2C_MspInit+0x9c>)
 80013d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d8:	4a1b      	ldr	r2, [pc, #108]	; (8001448 <HAL_I2C_MspInit+0x9c>)
 80013da:	f043 0302 	orr.w	r3, r3, #2
 80013de:	6313      	str	r3, [r2, #48]	; 0x30
 80013e0:	4b19      	ldr	r3, [pc, #100]	; (8001448 <HAL_I2C_MspInit+0x9c>)
 80013e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e4:	f003 0302 	and.w	r3, r3, #2
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	68fb      	ldr	r3, [r7, #12]
  /* Enable I2C1 clock */
  I2Cx_CLK_ENABLE();
 80013ec:	2300      	movs	r3, #0
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	4b15      	ldr	r3, [pc, #84]	; (8001448 <HAL_I2C_MspInit+0x9c>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f4:	4a14      	ldr	r2, [pc, #80]	; (8001448 <HAL_I2C_MspInit+0x9c>)
 80013f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013fa:	6413      	str	r3, [r2, #64]	; 0x40
 80013fc:	4b12      	ldr	r3, [pc, #72]	; (8001448 <HAL_I2C_MspInit+0x9c>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001400:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* I2C TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = I2Cx_SCL_PIN;
 8001408:	f44f 7380 	mov.w	r3, #256	; 0x100
 800140c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 800140e:	2312      	movs	r3, #18
 8001410:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001412:	2301      	movs	r3, #1
 8001414:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8001416:	2302      	movs	r3, #2
 8001418:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = I2Cx_SCL_AF;
 800141a:	2304      	movs	r3, #4
 800141c:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 800141e:	f107 0314 	add.w	r3, r7, #20
 8001422:	4619      	mov	r1, r3
 8001424:	4809      	ldr	r0, [pc, #36]	; (800144c <HAL_I2C_MspInit+0xa0>)
 8001426:	f000 fbcf 	bl	8001bc8 <HAL_GPIO_Init>

  /* I2C RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = I2Cx_SDA_PIN;
 800142a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800142e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = I2Cx_SDA_AF;
 8001430:	2304      	movs	r3, #4
 8001432:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 8001434:	f107 0314 	add.w	r3, r7, #20
 8001438:	4619      	mov	r1, r3
 800143a:	4804      	ldr	r0, [pc, #16]	; (800144c <HAL_I2C_MspInit+0xa0>)
 800143c:	f000 fbc4 	bl	8001bc8 <HAL_GPIO_Init>
}
 8001440:	bf00      	nop
 8001442:	3728      	adds	r7, #40	; 0x28
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40023800 	.word	0x40023800
 800144c:	40020400 	.word	0x40020400

08001450 <uartinit>:
 * @param  None.
 * @retval true: UART initialized successfully.
 * @retval false: UART was not initialized successfully.
 *
 */
bool uartinit(void) {
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
	 BE CAREFUL : Program 7 data bits + 1 parity bit in PC HyperTerminal
	 - Stop Bit    = One Stop bit
	 - Parity      = ODD parity
	 - BaudRate    = 9600 baud
	 - Hardware flow control disabled (RTS and CTS signals) */
	UartHandle.Instance = USARTx;
 8001454:	4b28      	ldr	r3, [pc, #160]	; (80014f8 <uartinit+0xa8>)
 8001456:	4a29      	ldr	r2, [pc, #164]	; (80014fc <uartinit+0xac>)
 8001458:	601a      	str	r2, [r3, #0]

	UartHandle.Init.BaudRate = 9600;
 800145a:	4b27      	ldr	r3, [pc, #156]	; (80014f8 <uartinit+0xa8>)
 800145c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001460:	605a      	str	r2, [r3, #4]
	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8001462:	4b25      	ldr	r3, [pc, #148]	; (80014f8 <uartinit+0xa8>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
	UartHandle.Init.StopBits = UART_STOPBITS_1;
 8001468:	4b23      	ldr	r3, [pc, #140]	; (80014f8 <uartinit+0xa8>)
 800146a:	2200      	movs	r2, #0
 800146c:	60da      	str	r2, [r3, #12]
	UartHandle.Init.Parity = UART_PARITY_ODD;
 800146e:	4b22      	ldr	r3, [pc, #136]	; (80014f8 <uartinit+0xa8>)
 8001470:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001474:	611a      	str	r2, [r3, #16]
	UartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001476:	4b20      	ldr	r3, [pc, #128]	; (80014f8 <uartinit+0xa8>)
 8001478:	2200      	movs	r2, #0
 800147a:	619a      	str	r2, [r3, #24]
	UartHandle.Init.Mode = UART_MODE_TX_RX;
 800147c:	4b1e      	ldr	r3, [pc, #120]	; (80014f8 <uartinit+0xa8>)
 800147e:	220c      	movs	r2, #12
 8001480:	615a      	str	r2, [r3, #20]
	UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8001482:	4b1d      	ldr	r3, [pc, #116]	; (80014f8 <uartinit+0xa8>)
 8001484:	2200      	movs	r2, #0
 8001486:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&UartHandle) != HAL_OK) {
 8001488:	481b      	ldr	r0, [pc, #108]	; (80014f8 <uartinit+0xa8>)
 800148a:	f002 fa6d 	bl	8003968 <HAL_UART_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <uartinit+0x48>
		return false;
 8001494:	2300      	movs	r3, #0
 8001496:	e02d      	b.n	80014f4 <uartinit+0xa4>
	}

	/* Output a message on Hyperterminal using printf function */
	uartsendString((uint8_t*) UART_CONFIG_M01);
 8001498:	4b19      	ldr	r3, [pc, #100]	; (8001500 <uartinit+0xb0>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4618      	mov	r0, r3
 800149e:	f000 f841 	bl	8001524 <uartsendString>
	uartsendString((uint8_t*) UART_CONFIG_M02);
 80014a2:	4b18      	ldr	r3, [pc, #96]	; (8001504 <uartinit+0xb4>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f000 f83c 	bl	8001524 <uartsendString>
	uartsendString((uint8_t*) UART_CONFIG_M03);
 80014ac:	4b16      	ldr	r3, [pc, #88]	; (8001508 <uartinit+0xb8>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f000 f837 	bl	8001524 <uartsendString>
	uartsendString((uint8_t*) UART_CONFIG_M04);
 80014b6:	4b15      	ldr	r3, [pc, #84]	; (800150c <uartinit+0xbc>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 f832 	bl	8001524 <uartsendString>
	uartsendString((uint8_t*) UART_CONFIG_M05);
 80014c0:	4b13      	ldr	r3, [pc, #76]	; (8001510 <uartinit+0xc0>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f000 f82d 	bl	8001524 <uartsendString>
	uartsendString((uint8_t*) UART_CONFIG_M06);
 80014ca:	4b12      	ldr	r3, [pc, #72]	; (8001514 <uartinit+0xc4>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f000 f828 	bl	8001524 <uartsendString>
	uartsendString((uint8_t*) UART_CONFIG_M07);
 80014d4:	4b10      	ldr	r3, [pc, #64]	; (8001518 <uartinit+0xc8>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f000 f823 	bl	8001524 <uartsendString>
	uartsendString((uint8_t*) UART_CONFIG_M08);
 80014de:	4b0f      	ldr	r3, [pc, #60]	; (800151c <uartinit+0xcc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f000 f81e 	bl	8001524 <uartsendString>
	uartsendString((uint8_t*) UART_CONFIG_M09);
 80014e8:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <uartinit+0xd0>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 f819 	bl	8001524 <uartsendString>

	return true;
 80014f2:	2301      	movs	r3, #1
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	2000021c 	.word	0x2000021c
 80014fc:	40004800 	.word	0x40004800
 8001500:	20000000 	.word	0x20000000
 8001504:	20000004 	.word	0x20000004
 8001508:	20000008 	.word	0x20000008
 800150c:	2000000c 	.word	0x2000000c
 8001510:	20000010 	.word	0x20000010
 8001514:	20000014 	.word	0x20000014
 8001518:	20000018 	.word	0x20000018
 800151c:	2000001c 	.word	0x2000001c
 8001520:	20000020 	.word	0x20000020

08001524 <uartsendString>:
/**
 * @brief  Send a string by UART.
 * @param  pstring: String to be sent.
 * @retval None.
 */
void uartsendString(uint8_t *pstring) {
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	if (pstring == NULL) return;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d01e      	beq.n	8001570 <uartsendString+0x4c>

	uint16_t str_long = strlen((const char*) pstring);
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7fe fe5c 	bl	80001f0 <strlen>
 8001538:	4603      	mov	r3, r0
 800153a:	81fb      	strh	r3, [r7, #14]
	if (str_long == 0) return;
 800153c:	89fb      	ldrh	r3, [r7, #14]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d018      	beq.n	8001574 <uartsendString+0x50>

	HAL_StatusTypeDef tx_status;
	tx_status = HAL_UART_Transmit(&UartHandle, pstring, str_long, UART_TX_TIMEOUT);
 8001542:	89fa      	ldrh	r2, [r7, #14]
 8001544:	23c8      	movs	r3, #200	; 0xc8
 8001546:	6879      	ldr	r1, [r7, #4]
 8001548:	480d      	ldr	r0, [pc, #52]	; (8001580 <uartsendString+0x5c>)
 800154a:	f002 fa5a 	bl	8003a02 <HAL_UART_Transmit>
 800154e:	4603      	mov	r3, r0
 8001550:	737b      	strb	r3, [r7, #13]

	//TODO
	switch (tx_status) {
 8001552:	7b7b      	ldrb	r3, [r7, #13]
 8001554:	2b03      	cmp	r3, #3
 8001556:	d80f      	bhi.n	8001578 <uartsendString+0x54>
 8001558:	a201      	add	r2, pc, #4	; (adr r2, 8001560 <uartsendString+0x3c>)
 800155a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800155e:	bf00      	nop
 8001560:	08001579 	.word	0x08001579
 8001564:	08001579 	.word	0x08001579
 8001568:	08001579 	.word	0x08001579
 800156c:	08001579 	.word	0x08001579
	if (pstring == NULL) return;
 8001570:	bf00      	nop
 8001572:	e002      	b.n	800157a <uartsendString+0x56>
	if (str_long == 0) return;
 8001574:	bf00      	nop
 8001576:	e000      	b.n	800157a <uartsendString+0x56>
	case HAL_BUSY:
		break;
	case HAL_TIMEOUT:
		break;
	default:
		break;
 8001578:	bf00      	nop
	}
}
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	2000021c 	.word	0x2000021c

08001584 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b08a      	sub	sp, #40	; 0x28
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d10e      	bne.n	80015b2 <BSP_LED_Init+0x2e>
 8001594:	2300      	movs	r3, #0
 8001596:	613b      	str	r3, [r7, #16]
 8001598:	4b1f      	ldr	r3, [pc, #124]	; (8001618 <BSP_LED_Init+0x94>)
 800159a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159c:	4a1e      	ldr	r2, [pc, #120]	; (8001618 <BSP_LED_Init+0x94>)
 800159e:	f043 0302 	orr.w	r3, r3, #2
 80015a2:	6313      	str	r3, [r2, #48]	; 0x30
 80015a4:	4b1c      	ldr	r3, [pc, #112]	; (8001618 <BSP_LED_Init+0x94>)
 80015a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a8:	f003 0302 	and.w	r3, r3, #2
 80015ac:	613b      	str	r3, [r7, #16]
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	e00d      	b.n	80015ce <BSP_LED_Init+0x4a>
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	4b18      	ldr	r3, [pc, #96]	; (8001618 <BSP_LED_Init+0x94>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	4a17      	ldr	r2, [pc, #92]	; (8001618 <BSP_LED_Init+0x94>)
 80015bc:	f043 0302 	orr.w	r3, r3, #2
 80015c0:	6313      	str	r3, [r2, #48]	; 0x30
 80015c2:	4b15      	ldr	r3, [pc, #84]	; (8001618 <BSP_LED_Init+0x94>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	4a12      	ldr	r2, [pc, #72]	; (800161c <BSP_LED_Init+0x98>)
 80015d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d8:	2301      	movs	r3, #1
 80015da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80015e0:	2302      	movs	r3, #2
 80015e2:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	4a0e      	ldr	r2, [pc, #56]	; (8001620 <BSP_LED_Init+0x9c>)
 80015e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ec:	f107 0214 	add.w	r2, r7, #20
 80015f0:	4611      	mov	r1, r2
 80015f2:	4618      	mov	r0, r3
 80015f4:	f000 fae8 	bl	8001bc8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	4a09      	ldr	r2, [pc, #36]	; (8001620 <BSP_LED_Init+0x9c>)
 80015fc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	4a06      	ldr	r2, [pc, #24]	; (800161c <BSP_LED_Init+0x98>)
 8001604:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001608:	2200      	movs	r2, #0
 800160a:	4619      	mov	r1, r3
 800160c:	f000 fca0 	bl	8001f50 <HAL_GPIO_WritePin>
}
 8001610:	bf00      	nop
 8001612:	3728      	adds	r7, #40	; 0x28
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40023800 	.word	0x40023800
 800161c:	08004f3c 	.word	0x08004f3c
 8001620:	20000024 	.word	0x20000024

08001624 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	4a07      	ldr	r2, [pc, #28]	; (8001650 <BSP_LED_On+0x2c>)
 8001632:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	4a06      	ldr	r2, [pc, #24]	; (8001654 <BSP_LED_On+0x30>)
 800163a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800163e:	2201      	movs	r2, #1
 8001640:	4619      	mov	r1, r3
 8001642:	f000 fc85 	bl	8001f50 <HAL_GPIO_WritePin>
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000024 	.word	0x20000024
 8001654:	08004f3c 	.word	0x08004f3c

08001658 <BSP_LED_Off>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8001662:	79fb      	ldrb	r3, [r7, #7]
 8001664:	4a07      	ldr	r2, [pc, #28]	; (8001684 <BSP_LED_Off+0x2c>)
 8001666:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	4a06      	ldr	r2, [pc, #24]	; (8001688 <BSP_LED_Off+0x30>)
 800166e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001672:	2200      	movs	r2, #0
 8001674:	4619      	mov	r1, r3
 8001676:	f000 fc6b 	bl	8001f50 <HAL_GPIO_WritePin>
}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000024 	.word	0x20000024
 8001688:	08004f3c 	.word	0x08004f3c

0800168c <BSP_LED_Toggle>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3 
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	4a07      	ldr	r2, [pc, #28]	; (80016b8 <BSP_LED_Toggle+0x2c>)
 800169a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	4906      	ldr	r1, [pc, #24]	; (80016bc <BSP_LED_Toggle+0x30>)
 80016a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80016a6:	4619      	mov	r1, r3
 80016a8:	4610      	mov	r0, r2
 80016aa:	f000 fc6a 	bl	8001f82 <HAL_GPIO_TogglePin>
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000024 	.word	0x20000024
 80016bc:	08004f3c 	.word	0x08004f3c

080016c0 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	460a      	mov	r2, r1
 80016ca:	71fb      	strb	r3, [r7, #7]
 80016cc:	4613      	mov	r3, r2
 80016ce:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80016d0:	2300      	movs	r3, #0
 80016d2:	60bb      	str	r3, [r7, #8]
 80016d4:	4b23      	ldr	r3, [pc, #140]	; (8001764 <BSP_PB_Init+0xa4>)
 80016d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d8:	4a22      	ldr	r2, [pc, #136]	; (8001764 <BSP_PB_Init+0xa4>)
 80016da:	f043 0304 	orr.w	r3, r3, #4
 80016de:	6313      	str	r3, [r2, #48]	; 0x30
 80016e0:	4b20      	ldr	r3, [pc, #128]	; (8001764 <BSP_PB_Init+0xa4>)
 80016e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e4:	f003 0304 	and.w	r3, r3, #4
 80016e8:	60bb      	str	r3, [r7, #8]
 80016ea:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 80016ec:	79bb      	ldrb	r3, [r7, #6]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d112      	bne.n	8001718 <BSP_PB_Init+0x58>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80016f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016f6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f8:	2300      	movs	r3, #0
 80016fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016fc:	2302      	movs	r3, #2
 80016fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001700:	2302      	movs	r3, #2
 8001702:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8001704:	79fb      	ldrb	r3, [r7, #7]
 8001706:	4a18      	ldr	r2, [pc, #96]	; (8001768 <BSP_PB_Init+0xa8>)
 8001708:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800170c:	f107 020c 	add.w	r2, r7, #12
 8001710:	4611      	mov	r1, r2
 8001712:	4618      	mov	r0, r3
 8001714:	f000 fa58 	bl	8001bc8 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8001718:	79bb      	ldrb	r3, [r7, #6]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d11d      	bne.n	800175a <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800171e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001722:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; 
 8001728:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800172c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	4a0d      	ldr	r2, [pc, #52]	; (8001768 <BSP_PB_Init+0xa8>)
 8001732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001736:	f107 020c 	add.w	r2, r7, #12
 800173a:	4611      	mov	r1, r2
 800173c:	4618      	mov	r0, r3
 800173e:	f000 fa43 	bl	8001bc8 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8001742:	2328      	movs	r3, #40	; 0x28
 8001744:	b25b      	sxtb	r3, r3
 8001746:	2200      	movs	r2, #0
 8001748:	210f      	movs	r1, #15
 800174a:	4618      	mov	r0, r3
 800174c:	f000 fa05 	bl	8001b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8001750:	2328      	movs	r3, #40	; 0x28
 8001752:	b25b      	sxtb	r3, r3
 8001754:	4618      	mov	r0, r3
 8001756:	f000 fa1c 	bl	8001b92 <HAL_NVIC_EnableIRQ>
  }
}
 800175a:	bf00      	nop
 800175c:	3720      	adds	r7, #32
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40023800 	.word	0x40023800
 8001768:	20000030 	.word	0x20000030

0800176c <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8001776:	79fb      	ldrb	r3, [r7, #7]
 8001778:	4a06      	ldr	r2, [pc, #24]	; (8001794 <BSP_PB_GetState+0x28>)
 800177a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800177e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001782:	4611      	mov	r1, r2
 8001784:	4618      	mov	r0, r3
 8001786:	f000 fbcb 	bl	8001f20 <HAL_GPIO_ReadPin>
 800178a:	4603      	mov	r3, r0
}
 800178c:	4618      	mov	r0, r3
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000030 	.word	0x20000030

08001798 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800179c:	4b16      	ldr	r3, [pc, #88]	; (80017f8 <SystemInit+0x60>)
 800179e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017a2:	4a15      	ldr	r2, [pc, #84]	; (80017f8 <SystemInit+0x60>)
 80017a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80017ac:	4b13      	ldr	r3, [pc, #76]	; (80017fc <SystemInit+0x64>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a12      	ldr	r2, [pc, #72]	; (80017fc <SystemInit+0x64>)
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80017b8:	4b10      	ldr	r3, [pc, #64]	; (80017fc <SystemInit+0x64>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80017be:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <SystemInit+0x64>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a0e      	ldr	r2, [pc, #56]	; (80017fc <SystemInit+0x64>)
 80017c4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80017c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017cc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <SystemInit+0x64>)
 80017d0:	4a0b      	ldr	r2, [pc, #44]	; (8001800 <SystemInit+0x68>)
 80017d2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80017d4:	4b09      	ldr	r3, [pc, #36]	; (80017fc <SystemInit+0x64>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a08      	ldr	r2, [pc, #32]	; (80017fc <SystemInit+0x64>)
 80017da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <SystemInit+0x64>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80017e6:	4b04      	ldr	r3, [pc, #16]	; (80017f8 <SystemInit+0x60>)
 80017e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80017ec:	609a      	str	r2, [r3, #8]
#endif
}
 80017ee:	bf00      	nop
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	e000ed00 	.word	0xe000ed00
 80017fc:	40023800 	.word	0x40023800
 8001800:	24003010 	.word	0x24003010

08001804 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001812:	b480      	push	{r7}
 8001814:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001816:	e7fe      	b.n	8001816 <HardFault_Handler+0x4>

08001818 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800181c:	e7fe      	b.n	800181c <MemManage_Handler+0x4>

0800181e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800181e:	b480      	push	{r7}
 8001820:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001822:	e7fe      	b.n	8001822 <BusFault_Handler+0x4>

08001824 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001828:	e7fe      	b.n	8001828 <UsageFault_Handler+0x4>

0800182a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800182a:	b480      	push	{r7}
 800182c:	af00      	add	r7, sp, #0
}
 800182e:	bf00      	nop
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0
}
 800184a:	bf00      	nop
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8001858:	f000 f884 	bl	8001964 <HAL_IncTick>
}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}

08001860 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001868:	4a14      	ldr	r2, [pc, #80]	; (80018bc <_sbrk+0x5c>)
 800186a:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <_sbrk+0x60>)
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001874:	4b13      	ldr	r3, [pc, #76]	; (80018c4 <_sbrk+0x64>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d102      	bne.n	8001882 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800187c:	4b11      	ldr	r3, [pc, #68]	; (80018c4 <_sbrk+0x64>)
 800187e:	4a12      	ldr	r2, [pc, #72]	; (80018c8 <_sbrk+0x68>)
 8001880:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001882:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	429a      	cmp	r2, r3
 800188e:	d207      	bcs.n	80018a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001890:	f002 fd7a 	bl	8004388 <__errno>
 8001894:	4603      	mov	r3, r0
 8001896:	220c      	movs	r2, #12
 8001898:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800189a:	f04f 33ff 	mov.w	r3, #4294967295
 800189e:	e009      	b.n	80018b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018a0:	4b08      	ldr	r3, [pc, #32]	; (80018c4 <_sbrk+0x64>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018a6:	4b07      	ldr	r3, [pc, #28]	; (80018c4 <_sbrk+0x64>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	4a05      	ldr	r2, [pc, #20]	; (80018c4 <_sbrk+0x64>)
 80018b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018b2:	68fb      	ldr	r3, [r7, #12]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20030000 	.word	0x20030000
 80018c0:	00000400 	.word	0x00000400
 80018c4:	20000260 	.word	0x20000260
 80018c8:	20000298 	.word	0x20000298

080018cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018d0:	4b0b      	ldr	r3, [pc, #44]	; (8001900 <HAL_Init+0x34>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a0a      	ldr	r2, [pc, #40]	; (8001900 <HAL_Init+0x34>)
 80018d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018da:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018dc:	4b08      	ldr	r3, [pc, #32]	; (8001900 <HAL_Init+0x34>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a07      	ldr	r2, [pc, #28]	; (8001900 <HAL_Init+0x34>)
 80018e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018e8:	2003      	movs	r0, #3
 80018ea:	f000 f92b 	bl	8001b44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018ee:	200f      	movs	r0, #15
 80018f0:	f000 f808 	bl	8001904 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018f4:	f001 fb48 	bl	8002f88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40023c00 	.word	0x40023c00

08001904 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800190c:	4b12      	ldr	r3, [pc, #72]	; (8001958 <HAL_InitTick+0x54>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	4b12      	ldr	r3, [pc, #72]	; (800195c <HAL_InitTick+0x58>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	4619      	mov	r1, r3
 8001916:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800191a:	fbb3 f3f1 	udiv	r3, r3, r1
 800191e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001922:	4618      	mov	r0, r3
 8001924:	f000 f943 	bl	8001bae <HAL_SYSTICK_Config>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e00e      	b.n	8001950 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b0f      	cmp	r3, #15
 8001936:	d80a      	bhi.n	800194e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001938:	2200      	movs	r2, #0
 800193a:	6879      	ldr	r1, [r7, #4]
 800193c:	f04f 30ff 	mov.w	r0, #4294967295
 8001940:	f000 f90b 	bl	8001b5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001944:	4a06      	ldr	r2, [pc, #24]	; (8001960 <HAL_InitTick+0x5c>)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800194a:	2300      	movs	r3, #0
 800194c:	e000      	b.n	8001950 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
}
 8001950:	4618      	mov	r0, r3
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	20000034 	.word	0x20000034
 800195c:	2000003c 	.word	0x2000003c
 8001960:	20000038 	.word	0x20000038

08001964 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001968:	4b06      	ldr	r3, [pc, #24]	; (8001984 <HAL_IncTick+0x20>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	461a      	mov	r2, r3
 800196e:	4b06      	ldr	r3, [pc, #24]	; (8001988 <HAL_IncTick+0x24>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4413      	add	r3, r2
 8001974:	4a04      	ldr	r2, [pc, #16]	; (8001988 <HAL_IncTick+0x24>)
 8001976:	6013      	str	r3, [r2, #0]
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	2000003c 	.word	0x2000003c
 8001988:	20000264 	.word	0x20000264

0800198c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  return uwTick;
 8001990:	4b03      	ldr	r3, [pc, #12]	; (80019a0 <HAL_GetTick+0x14>)
 8001992:	681b      	ldr	r3, [r3, #0]
}
 8001994:	4618      	mov	r0, r3
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	20000264 	.word	0x20000264

080019a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019b4:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <__NVIC_SetPriorityGrouping+0x44>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ba:	68ba      	ldr	r2, [r7, #8]
 80019bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019c0:	4013      	ands	r3, r2
 80019c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019d6:	4a04      	ldr	r2, [pc, #16]	; (80019e8 <__NVIC_SetPriorityGrouping+0x44>)
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	60d3      	str	r3, [r2, #12]
}
 80019dc:	bf00      	nop
 80019de:	3714      	adds	r7, #20
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	e000ed00 	.word	0xe000ed00

080019ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019f0:	4b04      	ldr	r3, [pc, #16]	; (8001a04 <__NVIC_GetPriorityGrouping+0x18>)
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	0a1b      	lsrs	r3, r3, #8
 80019f6:	f003 0307 	and.w	r3, r3, #7
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr
 8001a04:	e000ed00 	.word	0xe000ed00

08001a08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	db0b      	blt.n	8001a32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a1a:	79fb      	ldrb	r3, [r7, #7]
 8001a1c:	f003 021f 	and.w	r2, r3, #31
 8001a20:	4907      	ldr	r1, [pc, #28]	; (8001a40 <__NVIC_EnableIRQ+0x38>)
 8001a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a26:	095b      	lsrs	r3, r3, #5
 8001a28:	2001      	movs	r0, #1
 8001a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a32:	bf00      	nop
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	e000e100 	.word	0xe000e100

08001a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	6039      	str	r1, [r7, #0]
 8001a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	db0a      	blt.n	8001a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	b2da      	uxtb	r2, r3
 8001a5c:	490c      	ldr	r1, [pc, #48]	; (8001a90 <__NVIC_SetPriority+0x4c>)
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	0112      	lsls	r2, r2, #4
 8001a64:	b2d2      	uxtb	r2, r2
 8001a66:	440b      	add	r3, r1
 8001a68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a6c:	e00a      	b.n	8001a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	4908      	ldr	r1, [pc, #32]	; (8001a94 <__NVIC_SetPriority+0x50>)
 8001a74:	79fb      	ldrb	r3, [r7, #7]
 8001a76:	f003 030f 	and.w	r3, r3, #15
 8001a7a:	3b04      	subs	r3, #4
 8001a7c:	0112      	lsls	r2, r2, #4
 8001a7e:	b2d2      	uxtb	r2, r2
 8001a80:	440b      	add	r3, r1
 8001a82:	761a      	strb	r2, [r3, #24]
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	e000e100 	.word	0xe000e100
 8001a94:	e000ed00 	.word	0xe000ed00

08001a98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b089      	sub	sp, #36	; 0x24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	f003 0307 	and.w	r3, r3, #7
 8001aaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	f1c3 0307 	rsb	r3, r3, #7
 8001ab2:	2b04      	cmp	r3, #4
 8001ab4:	bf28      	it	cs
 8001ab6:	2304      	movcs	r3, #4
 8001ab8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	3304      	adds	r3, #4
 8001abe:	2b06      	cmp	r3, #6
 8001ac0:	d902      	bls.n	8001ac8 <NVIC_EncodePriority+0x30>
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	3b03      	subs	r3, #3
 8001ac6:	e000      	b.n	8001aca <NVIC_EncodePriority+0x32>
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001acc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad6:	43da      	mvns	r2, r3
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	401a      	ands	r2, r3
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aea:	43d9      	mvns	r1, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af0:	4313      	orrs	r3, r2
         );
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3724      	adds	r7, #36	; 0x24
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
	...

08001b00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3b01      	subs	r3, #1
 8001b0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b10:	d301      	bcc.n	8001b16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b12:	2301      	movs	r3, #1
 8001b14:	e00f      	b.n	8001b36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b16:	4a0a      	ldr	r2, [pc, #40]	; (8001b40 <SysTick_Config+0x40>)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b1e:	210f      	movs	r1, #15
 8001b20:	f04f 30ff 	mov.w	r0, #4294967295
 8001b24:	f7ff ff8e 	bl	8001a44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b28:	4b05      	ldr	r3, [pc, #20]	; (8001b40 <SysTick_Config+0x40>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b2e:	4b04      	ldr	r3, [pc, #16]	; (8001b40 <SysTick_Config+0x40>)
 8001b30:	2207      	movs	r2, #7
 8001b32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	e000e010 	.word	0xe000e010

08001b44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f7ff ff29 	bl	80019a4 <__NVIC_SetPriorityGrouping>
}
 8001b52:	bf00      	nop
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b086      	sub	sp, #24
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	4603      	mov	r3, r0
 8001b62:	60b9      	str	r1, [r7, #8]
 8001b64:	607a      	str	r2, [r7, #4]
 8001b66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b6c:	f7ff ff3e 	bl	80019ec <__NVIC_GetPriorityGrouping>
 8001b70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	68b9      	ldr	r1, [r7, #8]
 8001b76:	6978      	ldr	r0, [r7, #20]
 8001b78:	f7ff ff8e 	bl	8001a98 <NVIC_EncodePriority>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b82:	4611      	mov	r1, r2
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff ff5d 	bl	8001a44 <__NVIC_SetPriority>
}
 8001b8a:	bf00      	nop
 8001b8c:	3718      	adds	r7, #24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	4603      	mov	r3, r0
 8001b9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff ff31 	bl	8001a08 <__NVIC_EnableIRQ>
}
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b082      	sub	sp, #8
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff ffa2 	bl	8001b00 <SysTick_Config>
 8001bbc:	4603      	mov	r3, r0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b089      	sub	sp, #36	; 0x24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bde:	2300      	movs	r3, #0
 8001be0:	61fb      	str	r3, [r7, #28]
 8001be2:	e177      	b.n	8001ed4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001be4:	2201      	movs	r2, #1
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	697a      	ldr	r2, [r7, #20]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	f040 8166 	bne.w	8001ece <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f003 0303 	and.w	r3, r3, #3
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d005      	beq.n	8001c1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c16:	2b02      	cmp	r3, #2
 8001c18:	d130      	bne.n	8001c7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	2203      	movs	r2, #3
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	43db      	mvns	r3, r3
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	68da      	ldr	r2, [r3, #12]
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c50:	2201      	movs	r2, #1
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	43db      	mvns	r3, r3
 8001c5a:	69ba      	ldr	r2, [r7, #24]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	091b      	lsrs	r3, r3, #4
 8001c66:	f003 0201 	and.w	r2, r3, #1
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f003 0303 	and.w	r3, r3, #3
 8001c84:	2b03      	cmp	r3, #3
 8001c86:	d017      	beq.n	8001cb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	2203      	movs	r2, #3
 8001c94:	fa02 f303 	lsl.w	r3, r2, r3
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	689a      	ldr	r2, [r3, #8]
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f003 0303 	and.w	r3, r3, #3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d123      	bne.n	8001d0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cc4:	69fb      	ldr	r3, [r7, #28]
 8001cc6:	08da      	lsrs	r2, r3, #3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	3208      	adds	r2, #8
 8001ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	f003 0307 	and.w	r3, r3, #7
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	220f      	movs	r2, #15
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	69ba      	ldr	r2, [r7, #24]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	691a      	ldr	r2, [r3, #16]
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	08da      	lsrs	r2, r3, #3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	3208      	adds	r2, #8
 8001d06:	69b9      	ldr	r1, [r7, #24]
 8001d08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	2203      	movs	r2, #3
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	4013      	ands	r3, r2
 8001d22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f003 0203 	and.w	r2, r3, #3
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	69ba      	ldr	r2, [r7, #24]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	f000 80c0 	beq.w	8001ece <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	4b66      	ldr	r3, [pc, #408]	; (8001eec <HAL_GPIO_Init+0x324>)
 8001d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d56:	4a65      	ldr	r2, [pc, #404]	; (8001eec <HAL_GPIO_Init+0x324>)
 8001d58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d5c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d5e:	4b63      	ldr	r3, [pc, #396]	; (8001eec <HAL_GPIO_Init+0x324>)
 8001d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d6a:	4a61      	ldr	r2, [pc, #388]	; (8001ef0 <HAL_GPIO_Init+0x328>)
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	089b      	lsrs	r3, r3, #2
 8001d70:	3302      	adds	r3, #2
 8001d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	f003 0303 	and.w	r3, r3, #3
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	220f      	movs	r2, #15
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	43db      	mvns	r3, r3
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a58      	ldr	r2, [pc, #352]	; (8001ef4 <HAL_GPIO_Init+0x32c>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d037      	beq.n	8001e06 <HAL_GPIO_Init+0x23e>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a57      	ldr	r2, [pc, #348]	; (8001ef8 <HAL_GPIO_Init+0x330>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d031      	beq.n	8001e02 <HAL_GPIO_Init+0x23a>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a56      	ldr	r2, [pc, #344]	; (8001efc <HAL_GPIO_Init+0x334>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d02b      	beq.n	8001dfe <HAL_GPIO_Init+0x236>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a55      	ldr	r2, [pc, #340]	; (8001f00 <HAL_GPIO_Init+0x338>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d025      	beq.n	8001dfa <HAL_GPIO_Init+0x232>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a54      	ldr	r2, [pc, #336]	; (8001f04 <HAL_GPIO_Init+0x33c>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d01f      	beq.n	8001df6 <HAL_GPIO_Init+0x22e>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a53      	ldr	r2, [pc, #332]	; (8001f08 <HAL_GPIO_Init+0x340>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d019      	beq.n	8001df2 <HAL_GPIO_Init+0x22a>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a52      	ldr	r2, [pc, #328]	; (8001f0c <HAL_GPIO_Init+0x344>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d013      	beq.n	8001dee <HAL_GPIO_Init+0x226>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a51      	ldr	r2, [pc, #324]	; (8001f10 <HAL_GPIO_Init+0x348>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d00d      	beq.n	8001dea <HAL_GPIO_Init+0x222>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a50      	ldr	r2, [pc, #320]	; (8001f14 <HAL_GPIO_Init+0x34c>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d007      	beq.n	8001de6 <HAL_GPIO_Init+0x21e>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a4f      	ldr	r2, [pc, #316]	; (8001f18 <HAL_GPIO_Init+0x350>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d101      	bne.n	8001de2 <HAL_GPIO_Init+0x21a>
 8001dde:	2309      	movs	r3, #9
 8001de0:	e012      	b.n	8001e08 <HAL_GPIO_Init+0x240>
 8001de2:	230a      	movs	r3, #10
 8001de4:	e010      	b.n	8001e08 <HAL_GPIO_Init+0x240>
 8001de6:	2308      	movs	r3, #8
 8001de8:	e00e      	b.n	8001e08 <HAL_GPIO_Init+0x240>
 8001dea:	2307      	movs	r3, #7
 8001dec:	e00c      	b.n	8001e08 <HAL_GPIO_Init+0x240>
 8001dee:	2306      	movs	r3, #6
 8001df0:	e00a      	b.n	8001e08 <HAL_GPIO_Init+0x240>
 8001df2:	2305      	movs	r3, #5
 8001df4:	e008      	b.n	8001e08 <HAL_GPIO_Init+0x240>
 8001df6:	2304      	movs	r3, #4
 8001df8:	e006      	b.n	8001e08 <HAL_GPIO_Init+0x240>
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e004      	b.n	8001e08 <HAL_GPIO_Init+0x240>
 8001dfe:	2302      	movs	r3, #2
 8001e00:	e002      	b.n	8001e08 <HAL_GPIO_Init+0x240>
 8001e02:	2301      	movs	r3, #1
 8001e04:	e000      	b.n	8001e08 <HAL_GPIO_Init+0x240>
 8001e06:	2300      	movs	r3, #0
 8001e08:	69fa      	ldr	r2, [r7, #28]
 8001e0a:	f002 0203 	and.w	r2, r2, #3
 8001e0e:	0092      	lsls	r2, r2, #2
 8001e10:	4093      	lsls	r3, r2
 8001e12:	69ba      	ldr	r2, [r7, #24]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e18:	4935      	ldr	r1, [pc, #212]	; (8001ef0 <HAL_GPIO_Init+0x328>)
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	089b      	lsrs	r3, r3, #2
 8001e1e:	3302      	adds	r3, #2
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e26:	4b3d      	ldr	r3, [pc, #244]	; (8001f1c <HAL_GPIO_Init+0x354>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	4013      	ands	r3, r2
 8001e34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e4a:	4a34      	ldr	r2, [pc, #208]	; (8001f1c <HAL_GPIO_Init+0x354>)
 8001e4c:	69bb      	ldr	r3, [r7, #24]
 8001e4e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001e50:	4b32      	ldr	r3, [pc, #200]	; (8001f1c <HAL_GPIO_Init+0x354>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e74:	4a29      	ldr	r2, [pc, #164]	; (8001f1c <HAL_GPIO_Init+0x354>)
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e7a:	4b28      	ldr	r3, [pc, #160]	; (8001f1c <HAL_GPIO_Init+0x354>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	43db      	mvns	r3, r3
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	4013      	ands	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e9e:	4a1f      	ldr	r2, [pc, #124]	; (8001f1c <HAL_GPIO_Init+0x354>)
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ea4:	4b1d      	ldr	r3, [pc, #116]	; (8001f1c <HAL_GPIO_Init+0x354>)
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	69ba      	ldr	r2, [r7, #24]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001ec0:	69ba      	ldr	r2, [r7, #24]
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ec8:	4a14      	ldr	r2, [pc, #80]	; (8001f1c <HAL_GPIO_Init+0x354>)
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	61fb      	str	r3, [r7, #28]
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	2b0f      	cmp	r3, #15
 8001ed8:	f67f ae84 	bls.w	8001be4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001edc:	bf00      	nop
 8001ede:	bf00      	nop
 8001ee0:	3724      	adds	r7, #36	; 0x24
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	40013800 	.word	0x40013800
 8001ef4:	40020000 	.word	0x40020000
 8001ef8:	40020400 	.word	0x40020400
 8001efc:	40020800 	.word	0x40020800
 8001f00:	40020c00 	.word	0x40020c00
 8001f04:	40021000 	.word	0x40021000
 8001f08:	40021400 	.word	0x40021400
 8001f0c:	40021800 	.word	0x40021800
 8001f10:	40021c00 	.word	0x40021c00
 8001f14:	40022000 	.word	0x40022000
 8001f18:	40022400 	.word	0x40022400
 8001f1c:	40013c00 	.word	0x40013c00

08001f20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	460b      	mov	r3, r1
 8001f2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	691a      	ldr	r2, [r3, #16]
 8001f30:	887b      	ldrh	r3, [r7, #2]
 8001f32:	4013      	ands	r3, r2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d002      	beq.n	8001f3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	73fb      	strb	r3, [r7, #15]
 8001f3c:	e001      	b.n	8001f42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3714      	adds	r7, #20
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	807b      	strh	r3, [r7, #2]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f60:	787b      	ldrb	r3, [r7, #1]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f66:	887a      	ldrh	r2, [r7, #2]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f6c:	e003      	b.n	8001f76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f6e:	887b      	ldrh	r3, [r7, #2]
 8001f70:	041a      	lsls	r2, r3, #16
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	619a      	str	r2, [r3, #24]
}
 8001f76:	bf00      	nop
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f82:	b480      	push	{r7}
 8001f84:	b085      	sub	sp, #20
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f94:	887a      	ldrh	r2, [r7, #2]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	041a      	lsls	r2, r3, #16
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	43d9      	mvns	r1, r3
 8001fa0:	887b      	ldrh	r3, [r7, #2]
 8001fa2:	400b      	ands	r3, r1
 8001fa4:	431a      	orrs	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	619a      	str	r2, [r3, #24]
}
 8001faa:	bf00      	nop
 8001fac:	3714      	adds	r7, #20
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
	...

08001fb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d101      	bne.n	8001fca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e12b      	b.n	8002222 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d106      	bne.n	8001fe4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f7ff f9e4 	bl	80013ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2224      	movs	r2, #36	; 0x24
 8001fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f022 0201 	bic.w	r2, r2, #1
 8001ffa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800200a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800201a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800201c:	f001 fc7c 	bl	8003918 <HAL_RCC_GetPCLK1Freq>
 8002020:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	4a81      	ldr	r2, [pc, #516]	; (800222c <HAL_I2C_Init+0x274>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d807      	bhi.n	800203c <HAL_I2C_Init+0x84>
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	4a80      	ldr	r2, [pc, #512]	; (8002230 <HAL_I2C_Init+0x278>)
 8002030:	4293      	cmp	r3, r2
 8002032:	bf94      	ite	ls
 8002034:	2301      	movls	r3, #1
 8002036:	2300      	movhi	r3, #0
 8002038:	b2db      	uxtb	r3, r3
 800203a:	e006      	b.n	800204a <HAL_I2C_Init+0x92>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	4a7d      	ldr	r2, [pc, #500]	; (8002234 <HAL_I2C_Init+0x27c>)
 8002040:	4293      	cmp	r3, r2
 8002042:	bf94      	ite	ls
 8002044:	2301      	movls	r3, #1
 8002046:	2300      	movhi	r3, #0
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e0e7      	b.n	8002222 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	4a78      	ldr	r2, [pc, #480]	; (8002238 <HAL_I2C_Init+0x280>)
 8002056:	fba2 2303 	umull	r2, r3, r2, r3
 800205a:	0c9b      	lsrs	r3, r3, #18
 800205c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	68ba      	ldr	r2, [r7, #8]
 800206e:	430a      	orrs	r2, r1
 8002070:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	6a1b      	ldr	r3, [r3, #32]
 8002078:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	4a6a      	ldr	r2, [pc, #424]	; (800222c <HAL_I2C_Init+0x274>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d802      	bhi.n	800208c <HAL_I2C_Init+0xd4>
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	3301      	adds	r3, #1
 800208a:	e009      	b.n	80020a0 <HAL_I2C_Init+0xe8>
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002092:	fb02 f303 	mul.w	r3, r2, r3
 8002096:	4a69      	ldr	r2, [pc, #420]	; (800223c <HAL_I2C_Init+0x284>)
 8002098:	fba2 2303 	umull	r2, r3, r2, r3
 800209c:	099b      	lsrs	r3, r3, #6
 800209e:	3301      	adds	r3, #1
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	6812      	ldr	r2, [r2, #0]
 80020a4:	430b      	orrs	r3, r1
 80020a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80020b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	495c      	ldr	r1, [pc, #368]	; (800222c <HAL_I2C_Init+0x274>)
 80020bc:	428b      	cmp	r3, r1
 80020be:	d819      	bhi.n	80020f4 <HAL_I2C_Init+0x13c>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	1e59      	subs	r1, r3, #1
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80020ce:	1c59      	adds	r1, r3, #1
 80020d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80020d4:	400b      	ands	r3, r1
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d00a      	beq.n	80020f0 <HAL_I2C_Init+0x138>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	1e59      	subs	r1, r3, #1
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80020e8:	3301      	adds	r3, #1
 80020ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020ee:	e051      	b.n	8002194 <HAL_I2C_Init+0x1dc>
 80020f0:	2304      	movs	r3, #4
 80020f2:	e04f      	b.n	8002194 <HAL_I2C_Init+0x1dc>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d111      	bne.n	8002120 <HAL_I2C_Init+0x168>
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	1e58      	subs	r0, r3, #1
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6859      	ldr	r1, [r3, #4]
 8002104:	460b      	mov	r3, r1
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	440b      	add	r3, r1
 800210a:	fbb0 f3f3 	udiv	r3, r0, r3
 800210e:	3301      	adds	r3, #1
 8002110:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002114:	2b00      	cmp	r3, #0
 8002116:	bf0c      	ite	eq
 8002118:	2301      	moveq	r3, #1
 800211a:	2300      	movne	r3, #0
 800211c:	b2db      	uxtb	r3, r3
 800211e:	e012      	b.n	8002146 <HAL_I2C_Init+0x18e>
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	1e58      	subs	r0, r3, #1
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6859      	ldr	r1, [r3, #4]
 8002128:	460b      	mov	r3, r1
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	440b      	add	r3, r1
 800212e:	0099      	lsls	r1, r3, #2
 8002130:	440b      	add	r3, r1
 8002132:	fbb0 f3f3 	udiv	r3, r0, r3
 8002136:	3301      	adds	r3, #1
 8002138:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800213c:	2b00      	cmp	r3, #0
 800213e:	bf0c      	ite	eq
 8002140:	2301      	moveq	r3, #1
 8002142:	2300      	movne	r3, #0
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <HAL_I2C_Init+0x196>
 800214a:	2301      	movs	r3, #1
 800214c:	e022      	b.n	8002194 <HAL_I2C_Init+0x1dc>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d10e      	bne.n	8002174 <HAL_I2C_Init+0x1bc>
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	1e58      	subs	r0, r3, #1
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6859      	ldr	r1, [r3, #4]
 800215e:	460b      	mov	r3, r1
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	440b      	add	r3, r1
 8002164:	fbb0 f3f3 	udiv	r3, r0, r3
 8002168:	3301      	adds	r3, #1
 800216a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800216e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002172:	e00f      	b.n	8002194 <HAL_I2C_Init+0x1dc>
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	1e58      	subs	r0, r3, #1
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6859      	ldr	r1, [r3, #4]
 800217c:	460b      	mov	r3, r1
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	440b      	add	r3, r1
 8002182:	0099      	lsls	r1, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	fbb0 f3f3 	udiv	r3, r0, r3
 800218a:	3301      	adds	r3, #1
 800218c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002190:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002194:	6879      	ldr	r1, [r7, #4]
 8002196:	6809      	ldr	r1, [r1, #0]
 8002198:	4313      	orrs	r3, r2
 800219a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69da      	ldr	r2, [r3, #28]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a1b      	ldr	r3, [r3, #32]
 80021ae:	431a      	orrs	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	430a      	orrs	r2, r1
 80021b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80021c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	6911      	ldr	r1, [r2, #16]
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	68d2      	ldr	r2, [r2, #12]
 80021ce:	4311      	orrs	r1, r2
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	6812      	ldr	r2, [r2, #0]
 80021d4:	430b      	orrs	r3, r1
 80021d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	695a      	ldr	r2, [r3, #20]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	431a      	orrs	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	430a      	orrs	r2, r1
 80021f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f042 0201 	orr.w	r2, r2, #1
 8002202:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2220      	movs	r2, #32
 800220e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	000186a0 	.word	0x000186a0
 8002230:	001e847f 	.word	0x001e847f
 8002234:	003d08ff 	.word	0x003d08ff
 8002238:	431bde83 	.word	0x431bde83
 800223c:	10624dd3 	.word	0x10624dd3

08002240 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b088      	sub	sp, #32
 8002244:	af02      	add	r7, sp, #8
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	607a      	str	r2, [r7, #4]
 800224a:	461a      	mov	r2, r3
 800224c:	460b      	mov	r3, r1
 800224e:	817b      	strh	r3, [r7, #10]
 8002250:	4613      	mov	r3, r2
 8002252:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002254:	f7ff fb9a 	bl	800198c <HAL_GetTick>
 8002258:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002260:	b2db      	uxtb	r3, r3
 8002262:	2b20      	cmp	r3, #32
 8002264:	f040 80e0 	bne.w	8002428 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	2319      	movs	r3, #25
 800226e:	2201      	movs	r2, #1
 8002270:	4970      	ldr	r1, [pc, #448]	; (8002434 <HAL_I2C_Master_Transmit+0x1f4>)
 8002272:	68f8      	ldr	r0, [r7, #12]
 8002274:	f000 fc58 	bl	8002b28 <I2C_WaitOnFlagUntilTimeout>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800227e:	2302      	movs	r3, #2
 8002280:	e0d3      	b.n	800242a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002288:	2b01      	cmp	r3, #1
 800228a:	d101      	bne.n	8002290 <HAL_I2C_Master_Transmit+0x50>
 800228c:	2302      	movs	r3, #2
 800228e:	e0cc      	b.n	800242a <HAL_I2C_Master_Transmit+0x1ea>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d007      	beq.n	80022b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f042 0201 	orr.w	r2, r2, #1
 80022b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2221      	movs	r2, #33	; 0x21
 80022ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2210      	movs	r2, #16
 80022d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	893a      	ldrh	r2, [r7, #8]
 80022e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	4a50      	ldr	r2, [pc, #320]	; (8002438 <HAL_I2C_Master_Transmit+0x1f8>)
 80022f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80022f8:	8979      	ldrh	r1, [r7, #10]
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	6a3a      	ldr	r2, [r7, #32]
 80022fe:	68f8      	ldr	r0, [r7, #12]
 8002300:	f000 fac2 	bl	8002888 <I2C_MasterRequestWrite>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e08d      	b.n	800242a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800230e:	2300      	movs	r3, #0
 8002310:	613b      	str	r3, [r7, #16]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	695b      	ldr	r3, [r3, #20]
 8002318:	613b      	str	r3, [r7, #16]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002324:	e066      	b.n	80023f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002326:	697a      	ldr	r2, [r7, #20]
 8002328:	6a39      	ldr	r1, [r7, #32]
 800232a:	68f8      	ldr	r0, [r7, #12]
 800232c:	f000 fcd2 	bl	8002cd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d00d      	beq.n	8002352 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233a:	2b04      	cmp	r3, #4
 800233c:	d107      	bne.n	800234e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800234c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e06b      	b.n	800242a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002356:	781a      	ldrb	r2, [r3, #0]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002362:	1c5a      	adds	r2, r3, #1
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800236c:	b29b      	uxth	r3, r3
 800236e:	3b01      	subs	r3, #1
 8002370:	b29a      	uxth	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800237a:	3b01      	subs	r3, #1
 800237c:	b29a      	uxth	r2, r3
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	695b      	ldr	r3, [r3, #20]
 8002388:	f003 0304 	and.w	r3, r3, #4
 800238c:	2b04      	cmp	r3, #4
 800238e:	d11b      	bne.n	80023c8 <HAL_I2C_Master_Transmit+0x188>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002394:	2b00      	cmp	r3, #0
 8002396:	d017      	beq.n	80023c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239c:	781a      	ldrb	r2, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a8:	1c5a      	adds	r2, r3, #1
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	3b01      	subs	r3, #1
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023c0:	3b01      	subs	r3, #1
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	6a39      	ldr	r1, [r7, #32]
 80023cc:	68f8      	ldr	r0, [r7, #12]
 80023ce:	f000 fcc2 	bl	8002d56 <I2C_WaitOnBTFFlagUntilTimeout>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00d      	beq.n	80023f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023dc:	2b04      	cmp	r3, #4
 80023de:	d107      	bne.n	80023f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e01a      	b.n	800242a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d194      	bne.n	8002326 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800240a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2220      	movs	r2, #32
 8002410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002424:	2300      	movs	r3, #0
 8002426:	e000      	b.n	800242a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002428:	2302      	movs	r3, #2
  }
}
 800242a:	4618      	mov	r0, r3
 800242c:	3718      	adds	r7, #24
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	00100002 	.word	0x00100002
 8002438:	ffff0000 	.word	0xffff0000

0800243c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b08c      	sub	sp, #48	; 0x30
 8002440:	af02      	add	r7, sp, #8
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	607a      	str	r2, [r7, #4]
 8002446:	461a      	mov	r2, r3
 8002448:	460b      	mov	r3, r1
 800244a:	817b      	strh	r3, [r7, #10]
 800244c:	4613      	mov	r3, r2
 800244e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002450:	f7ff fa9c 	bl	800198c <HAL_GetTick>
 8002454:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b20      	cmp	r3, #32
 8002460:	f040 820b 	bne.w	800287a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	2319      	movs	r3, #25
 800246a:	2201      	movs	r2, #1
 800246c:	497c      	ldr	r1, [pc, #496]	; (8002660 <HAL_I2C_Master_Receive+0x224>)
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f000 fb5a 	bl	8002b28 <I2C_WaitOnFlagUntilTimeout>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800247a:	2302      	movs	r3, #2
 800247c:	e1fe      	b.n	800287c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002484:	2b01      	cmp	r3, #1
 8002486:	d101      	bne.n	800248c <HAL_I2C_Master_Receive+0x50>
 8002488:	2302      	movs	r3, #2
 800248a:	e1f7      	b.n	800287c <HAL_I2C_Master_Receive+0x440>
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d007      	beq.n	80024b2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f042 0201 	orr.w	r2, r2, #1
 80024b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2222      	movs	r2, #34	; 0x22
 80024c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2210      	movs	r2, #16
 80024ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2200      	movs	r2, #0
 80024d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	893a      	ldrh	r2, [r7, #8]
 80024e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024e8:	b29a      	uxth	r2, r3
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	4a5c      	ldr	r2, [pc, #368]	; (8002664 <HAL_I2C_Master_Receive+0x228>)
 80024f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80024f4:	8979      	ldrh	r1, [r7, #10]
 80024f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f000 fa46 	bl	800298c <I2C_MasterRequestRead>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e1b8      	b.n	800287c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800250e:	2b00      	cmp	r3, #0
 8002510:	d113      	bne.n	800253a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002512:	2300      	movs	r3, #0
 8002514:	623b      	str	r3, [r7, #32]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	695b      	ldr	r3, [r3, #20]
 800251c:	623b      	str	r3, [r7, #32]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	623b      	str	r3, [r7, #32]
 8002526:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	e18c      	b.n	8002854 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800253e:	2b01      	cmp	r3, #1
 8002540:	d11b      	bne.n	800257a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002550:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002552:	2300      	movs	r3, #0
 8002554:	61fb      	str	r3, [r7, #28]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	695b      	ldr	r3, [r3, #20]
 800255c:	61fb      	str	r3, [r7, #28]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	61fb      	str	r3, [r7, #28]
 8002566:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	e16c      	b.n	8002854 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800257e:	2b02      	cmp	r3, #2
 8002580:	d11b      	bne.n	80025ba <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002590:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025a2:	2300      	movs	r3, #0
 80025a4:	61bb      	str	r3, [r7, #24]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	695b      	ldr	r3, [r3, #20]
 80025ac:	61bb      	str	r3, [r7, #24]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	61bb      	str	r3, [r7, #24]
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	e14c      	b.n	8002854 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80025c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025ca:	2300      	movs	r3, #0
 80025cc:	617b      	str	r3, [r7, #20]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	695b      	ldr	r3, [r3, #20]
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80025e0:	e138      	b.n	8002854 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e6:	2b03      	cmp	r3, #3
 80025e8:	f200 80f1 	bhi.w	80027ce <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d123      	bne.n	800263c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80025f8:	68f8      	ldr	r0, [r7, #12]
 80025fa:	f000 fbed 	bl	8002dd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e139      	b.n	800287c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	691a      	ldr	r2, [r3, #16]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002612:	b2d2      	uxtb	r2, r2
 8002614:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261a:	1c5a      	adds	r2, r3, #1
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002624:	3b01      	subs	r3, #1
 8002626:	b29a      	uxth	r2, r3
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002630:	b29b      	uxth	r3, r3
 8002632:	3b01      	subs	r3, #1
 8002634:	b29a      	uxth	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	855a      	strh	r2, [r3, #42]	; 0x2a
 800263a:	e10b      	b.n	8002854 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002640:	2b02      	cmp	r3, #2
 8002642:	d14e      	bne.n	80026e2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002646:	9300      	str	r3, [sp, #0]
 8002648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800264a:	2200      	movs	r2, #0
 800264c:	4906      	ldr	r1, [pc, #24]	; (8002668 <HAL_I2C_Master_Receive+0x22c>)
 800264e:	68f8      	ldr	r0, [r7, #12]
 8002650:	f000 fa6a 	bl	8002b28 <I2C_WaitOnFlagUntilTimeout>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d008      	beq.n	800266c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e10e      	b.n	800287c <HAL_I2C_Master_Receive+0x440>
 800265e:	bf00      	nop
 8002660:	00100002 	.word	0x00100002
 8002664:	ffff0000 	.word	0xffff0000
 8002668:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800267a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	691a      	ldr	r2, [r3, #16]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002686:	b2d2      	uxtb	r2, r2
 8002688:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268e:	1c5a      	adds	r2, r3, #1
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002698:	3b01      	subs	r3, #1
 800269a:	b29a      	uxth	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	3b01      	subs	r3, #1
 80026a8:	b29a      	uxth	r2, r3
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	691a      	ldr	r2, [r3, #16]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b8:	b2d2      	uxtb	r2, r2
 80026ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c0:	1c5a      	adds	r2, r3, #1
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ca:	3b01      	subs	r3, #1
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	3b01      	subs	r3, #1
 80026da:	b29a      	uxth	r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80026e0:	e0b8      	b.n	8002854 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80026e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e4:	9300      	str	r3, [sp, #0]
 80026e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e8:	2200      	movs	r2, #0
 80026ea:	4966      	ldr	r1, [pc, #408]	; (8002884 <HAL_I2C_Master_Receive+0x448>)
 80026ec:	68f8      	ldr	r0, [r7, #12]
 80026ee:	f000 fa1b 	bl	8002b28 <I2C_WaitOnFlagUntilTimeout>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d001      	beq.n	80026fc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e0bf      	b.n	800287c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800270a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	691a      	ldr	r2, [r3, #16]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002716:	b2d2      	uxtb	r2, r2
 8002718:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271e:	1c5a      	adds	r2, r3, #1
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002728:	3b01      	subs	r3, #1
 800272a:	b29a      	uxth	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002734:	b29b      	uxth	r3, r3
 8002736:	3b01      	subs	r3, #1
 8002738:	b29a      	uxth	r2, r3
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800273e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002740:	9300      	str	r3, [sp, #0]
 8002742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002744:	2200      	movs	r2, #0
 8002746:	494f      	ldr	r1, [pc, #316]	; (8002884 <HAL_I2C_Master_Receive+0x448>)
 8002748:	68f8      	ldr	r0, [r7, #12]
 800274a:	f000 f9ed 	bl	8002b28 <I2C_WaitOnFlagUntilTimeout>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e091      	b.n	800287c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002766:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	691a      	ldr	r2, [r3, #16]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277a:	1c5a      	adds	r2, r3, #1
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002784:	3b01      	subs	r3, #1
 8002786:	b29a      	uxth	r2, r3
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002790:	b29b      	uxth	r3, r3
 8002792:	3b01      	subs	r3, #1
 8002794:	b29a      	uxth	r2, r3
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	691a      	ldr	r2, [r3, #16]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a4:	b2d2      	uxtb	r2, r2
 80027a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ac:	1c5a      	adds	r2, r3, #1
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027b6:	3b01      	subs	r3, #1
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	3b01      	subs	r3, #1
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80027cc:	e042      	b.n	8002854 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f000 fb00 	bl	8002dd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e04c      	b.n	800287c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	691a      	ldr	r2, [r3, #16]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ec:	b2d2      	uxtb	r2, r2
 80027ee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f4:	1c5a      	adds	r2, r3, #1
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027fe:	3b01      	subs	r3, #1
 8002800:	b29a      	uxth	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800280a:	b29b      	uxth	r3, r3
 800280c:	3b01      	subs	r3, #1
 800280e:	b29a      	uxth	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	695b      	ldr	r3, [r3, #20]
 800281a:	f003 0304 	and.w	r3, r3, #4
 800281e:	2b04      	cmp	r3, #4
 8002820:	d118      	bne.n	8002854 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	691a      	ldr	r2, [r3, #16]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002834:	1c5a      	adds	r2, r3, #1
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800283e:	3b01      	subs	r3, #1
 8002840:	b29a      	uxth	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284a:	b29b      	uxth	r3, r3
 800284c:	3b01      	subs	r3, #1
 800284e:	b29a      	uxth	r2, r3
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002858:	2b00      	cmp	r3, #0
 800285a:	f47f aec2 	bne.w	80025e2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2220      	movs	r2, #32
 8002862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002876:	2300      	movs	r3, #0
 8002878:	e000      	b.n	800287c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800287a:	2302      	movs	r3, #2
  }
}
 800287c:	4618      	mov	r0, r3
 800287e:	3728      	adds	r7, #40	; 0x28
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	00010004 	.word	0x00010004

08002888 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b088      	sub	sp, #32
 800288c:	af02      	add	r7, sp, #8
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	607a      	str	r2, [r7, #4]
 8002892:	603b      	str	r3, [r7, #0]
 8002894:	460b      	mov	r3, r1
 8002896:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800289c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d006      	beq.n	80028b2 <I2C_MasterRequestWrite+0x2a>
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d003      	beq.n	80028b2 <I2C_MasterRequestWrite+0x2a>
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80028b0:	d108      	bne.n	80028c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	e00b      	b.n	80028dc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c8:	2b12      	cmp	r3, #18
 80028ca:	d107      	bne.n	80028dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	9300      	str	r3, [sp, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f000 f91d 	bl	8002b28 <I2C_WaitOnFlagUntilTimeout>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d00d      	beq.n	8002910 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002902:	d103      	bne.n	800290c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f44f 7200 	mov.w	r2, #512	; 0x200
 800290a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e035      	b.n	800297c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002918:	d108      	bne.n	800292c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800291a:	897b      	ldrh	r3, [r7, #10]
 800291c:	b2db      	uxtb	r3, r3
 800291e:	461a      	mov	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002928:	611a      	str	r2, [r3, #16]
 800292a:	e01b      	b.n	8002964 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800292c:	897b      	ldrh	r3, [r7, #10]
 800292e:	11db      	asrs	r3, r3, #7
 8002930:	b2db      	uxtb	r3, r3
 8002932:	f003 0306 	and.w	r3, r3, #6
 8002936:	b2db      	uxtb	r3, r3
 8002938:	f063 030f 	orn	r3, r3, #15
 800293c:	b2da      	uxtb	r2, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	490e      	ldr	r1, [pc, #56]	; (8002984 <I2C_MasterRequestWrite+0xfc>)
 800294a:	68f8      	ldr	r0, [r7, #12]
 800294c:	f000 f943 	bl	8002bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e010      	b.n	800297c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800295a:	897b      	ldrh	r3, [r7, #10]
 800295c:	b2da      	uxtb	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	4907      	ldr	r1, [pc, #28]	; (8002988 <I2C_MasterRequestWrite+0x100>)
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 f933 	bl	8002bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e000      	b.n	800297c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3718      	adds	r7, #24
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	00010008 	.word	0x00010008
 8002988:	00010002 	.word	0x00010002

0800298c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b088      	sub	sp, #32
 8002990:	af02      	add	r7, sp, #8
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	607a      	str	r2, [r7, #4]
 8002996:	603b      	str	r3, [r7, #0]
 8002998:	460b      	mov	r3, r1
 800299a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80029b0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	2b08      	cmp	r3, #8
 80029b6:	d006      	beq.n	80029c6 <I2C_MasterRequestRead+0x3a>
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d003      	beq.n	80029c6 <I2C_MasterRequestRead+0x3a>
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80029c4:	d108      	bne.n	80029d8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	e00b      	b.n	80029f0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029dc:	2b11      	cmp	r3, #17
 80029de:	d107      	bne.n	80029f0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f000 f893 	bl	8002b28 <I2C_WaitOnFlagUntilTimeout>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d00d      	beq.n	8002a24 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a16:	d103      	bne.n	8002a20 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e079      	b.n	8002b18 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	691b      	ldr	r3, [r3, #16]
 8002a28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a2c:	d108      	bne.n	8002a40 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002a2e:	897b      	ldrh	r3, [r7, #10]
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	f043 0301 	orr.w	r3, r3, #1
 8002a36:	b2da      	uxtb	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	611a      	str	r2, [r3, #16]
 8002a3e:	e05f      	b.n	8002b00 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002a40:	897b      	ldrh	r3, [r7, #10]
 8002a42:	11db      	asrs	r3, r3, #7
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	f003 0306 	and.w	r3, r3, #6
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	f063 030f 	orn	r3, r3, #15
 8002a50:	b2da      	uxtb	r2, r3
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	4930      	ldr	r1, [pc, #192]	; (8002b20 <I2C_MasterRequestRead+0x194>)
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f000 f8b9 	bl	8002bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e054      	b.n	8002b18 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002a6e:	897b      	ldrh	r3, [r7, #10]
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	4929      	ldr	r1, [pc, #164]	; (8002b24 <I2C_MasterRequestRead+0x198>)
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	f000 f8a9 	bl	8002bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e044      	b.n	8002b18 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a8e:	2300      	movs	r3, #0
 8002a90:	613b      	str	r3, [r7, #16]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	695b      	ldr	r3, [r3, #20]
 8002a98:	613b      	str	r3, [r7, #16]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	613b      	str	r3, [r7, #16]
 8002aa2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ab2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	9300      	str	r3, [sp, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ac0:	68f8      	ldr	r0, [r7, #12]
 8002ac2:	f000 f831 	bl	8002b28 <I2C_WaitOnFlagUntilTimeout>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d00d      	beq.n	8002ae8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ada:	d103      	bne.n	8002ae4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ae2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e017      	b.n	8002b18 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002ae8:	897b      	ldrh	r3, [r7, #10]
 8002aea:	11db      	asrs	r3, r3, #7
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	f003 0306 	and.w	r3, r3, #6
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	f063 030e 	orn	r3, r3, #14
 8002af8:	b2da      	uxtb	r2, r3
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	4907      	ldr	r1, [pc, #28]	; (8002b24 <I2C_MasterRequestRead+0x198>)
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f000 f865 	bl	8002bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e000      	b.n	8002b18 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3718      	adds	r7, #24
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	00010008 	.word	0x00010008
 8002b24:	00010002 	.word	0x00010002

08002b28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	603b      	str	r3, [r7, #0]
 8002b34:	4613      	mov	r3, r2
 8002b36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b38:	e025      	b.n	8002b86 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b40:	d021      	beq.n	8002b86 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b42:	f7fe ff23 	bl	800198c <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d302      	bcc.n	8002b58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d116      	bne.n	8002b86 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2220      	movs	r2, #32
 8002b62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b72:	f043 0220 	orr.w	r2, r3, #32
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e023      	b.n	8002bce <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	0c1b      	lsrs	r3, r3, #16
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d10d      	bne.n	8002bac <I2C_WaitOnFlagUntilTimeout+0x84>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	43da      	mvns	r2, r3
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	bf0c      	ite	eq
 8002ba2:	2301      	moveq	r3, #1
 8002ba4:	2300      	movne	r3, #0
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	461a      	mov	r2, r3
 8002baa:	e00c      	b.n	8002bc6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	699b      	ldr	r3, [r3, #24]
 8002bb2:	43da      	mvns	r2, r3
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	bf0c      	ite	eq
 8002bbe:	2301      	moveq	r3, #1
 8002bc0:	2300      	movne	r3, #0
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	79fb      	ldrb	r3, [r7, #7]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d0b6      	beq.n	8002b3a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b084      	sub	sp, #16
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	60f8      	str	r0, [r7, #12]
 8002bde:	60b9      	str	r1, [r7, #8]
 8002be0:	607a      	str	r2, [r7, #4]
 8002be2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002be4:	e051      	b.n	8002c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bf4:	d123      	bne.n	8002c3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c04:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c0e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2220      	movs	r2, #32
 8002c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2a:	f043 0204 	orr.w	r2, r3, #4
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e046      	b.n	8002ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c44:	d021      	beq.n	8002c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c46:	f7fe fea1 	bl	800198c <HAL_GetTick>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d302      	bcc.n	8002c5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d116      	bne.n	8002c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2220      	movs	r2, #32
 8002c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c76:	f043 0220 	orr.w	r2, r3, #32
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e020      	b.n	8002ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	0c1b      	lsrs	r3, r3, #16
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d10c      	bne.n	8002cae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	695b      	ldr	r3, [r3, #20]
 8002c9a:	43da      	mvns	r2, r3
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	bf14      	ite	ne
 8002ca6:	2301      	movne	r3, #1
 8002ca8:	2300      	moveq	r3, #0
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	e00b      	b.n	8002cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	699b      	ldr	r3, [r3, #24]
 8002cb4:	43da      	mvns	r2, r3
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	bf14      	ite	ne
 8002cc0:	2301      	movne	r3, #1
 8002cc2:	2300      	moveq	r3, #0
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d18d      	bne.n	8002be6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3710      	adds	r7, #16
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ce0:	e02d      	b.n	8002d3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f000 f8ce 	bl	8002e84 <I2C_IsAcknowledgeFailed>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e02d      	b.n	8002d4e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf8:	d021      	beq.n	8002d3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cfa:	f7fe fe47 	bl	800198c <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d302      	bcc.n	8002d10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d116      	bne.n	8002d3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2200      	movs	r2, #0
 8002d14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2220      	movs	r2, #32
 8002d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2a:	f043 0220 	orr.w	r2, r3, #32
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e007      	b.n	8002d4e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d48:	2b80      	cmp	r3, #128	; 0x80
 8002d4a:	d1ca      	bne.n	8002ce2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b084      	sub	sp, #16
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	60f8      	str	r0, [r7, #12]
 8002d5e:	60b9      	str	r1, [r7, #8]
 8002d60:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d62:	e02d      	b.n	8002dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	f000 f88d 	bl	8002e84 <I2C_IsAcknowledgeFailed>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e02d      	b.n	8002dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d7a:	d021      	beq.n	8002dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d7c:	f7fe fe06 	bl	800198c <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	68ba      	ldr	r2, [r7, #8]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d302      	bcc.n	8002d92 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d116      	bne.n	8002dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dac:	f043 0220 	orr.w	r2, r3, #32
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e007      	b.n	8002dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	f003 0304 	and.w	r3, r3, #4
 8002dca:	2b04      	cmp	r3, #4
 8002dcc:	d1ca      	bne.n	8002d64 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002de4:	e042      	b.n	8002e6c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	f003 0310 	and.w	r3, r3, #16
 8002df0:	2b10      	cmp	r3, #16
 8002df2:	d119      	bne.n	8002e28 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f06f 0210 	mvn.w	r2, #16
 8002dfc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2220      	movs	r2, #32
 8002e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e029      	b.n	8002e7c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e28:	f7fe fdb0 	bl	800198c <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	68ba      	ldr	r2, [r7, #8]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d302      	bcc.n	8002e3e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d116      	bne.n	8002e6c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2200      	movs	r2, #0
 8002e42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2220      	movs	r2, #32
 8002e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e58:	f043 0220 	orr.w	r2, r3, #32
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e007      	b.n	8002e7c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e76:	2b40      	cmp	r3, #64	; 0x40
 8002e78:	d1b5      	bne.n	8002de6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e9a:	d11b      	bne.n	8002ed4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002ea4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec0:	f043 0204 	orr.w	r2, r3, #4
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e000      	b.n	8002ed6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
	...

08002ee4 <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b08a      	sub	sp, #40	; 0x28
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8002eec:	2300      	movs	r3, #0
 8002eee:	613b      	str	r3, [r7, #16]
 8002ef0:	4b23      	ldr	r3, [pc, #140]	; (8002f80 <HAL_UART_MspInit+0x9c>)
 8002ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef4:	4a22      	ldr	r2, [pc, #136]	; (8002f80 <HAL_UART_MspInit+0x9c>)
 8002ef6:	f043 0308 	orr.w	r3, r3, #8
 8002efa:	6313      	str	r3, [r2, #48]	; 0x30
 8002efc:	4b20      	ldr	r3, [pc, #128]	; (8002f80 <HAL_UART_MspInit+0x9c>)
 8002efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f00:	f003 0308 	and.w	r3, r3, #8
 8002f04:	613b      	str	r3, [r7, #16]
 8002f06:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60fb      	str	r3, [r7, #12]
 8002f0c:	4b1c      	ldr	r3, [pc, #112]	; (8002f80 <HAL_UART_MspInit+0x9c>)
 8002f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f10:	4a1b      	ldr	r2, [pc, #108]	; (8002f80 <HAL_UART_MspInit+0x9c>)
 8002f12:	f043 0308 	orr.w	r3, r3, #8
 8002f16:	6313      	str	r3, [r2, #48]	; 0x30
 8002f18:	4b19      	ldr	r3, [pc, #100]	; (8002f80 <HAL_UART_MspInit+0x9c>)
 8002f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1c:	f003 0308 	and.w	r3, r3, #8
 8002f20:	60fb      	str	r3, [r7, #12]
 8002f22:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 8002f24:	2300      	movs	r3, #0
 8002f26:	60bb      	str	r3, [r7, #8]
 8002f28:	4b15      	ldr	r3, [pc, #84]	; (8002f80 <HAL_UART_MspInit+0x9c>)
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2c:	4a14      	ldr	r2, [pc, #80]	; (8002f80 <HAL_UART_MspInit+0x9c>)
 8002f2e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f32:	6413      	str	r3, [r2, #64]	; 0x40
 8002f34:	4b12      	ldr	r3, [pc, #72]	; (8002f80 <HAL_UART_MspInit+0x9c>)
 8002f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f3c:	60bb      	str	r3, [r7, #8]
 8002f3e:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8002f40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8002f46:	2302      	movs	r3, #2
 8002f48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8002f52:	2307      	movs	r3, #7
 8002f54:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8002f56:	f107 0314 	add.w	r3, r7, #20
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	4809      	ldr	r0, [pc, #36]	; (8002f84 <HAL_UART_MspInit+0xa0>)
 8002f5e:	f7fe fe33 	bl	8001bc8 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8002f62:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8002f68:	2307      	movs	r3, #7
 8002f6a:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8002f6c:	f107 0314 	add.w	r3, r7, #20
 8002f70:	4619      	mov	r1, r3
 8002f72:	4804      	ldr	r0, [pc, #16]	; (8002f84 <HAL_UART_MspInit+0xa0>)
 8002f74:	f7fe fe28 	bl	8001bc8 <HAL_GPIO_Init>
}
 8002f78:	bf00      	nop
 8002f7a:	3728      	adds	r7, #40	; 0x28
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	40023800 	.word	0x40023800
 8002f84:	40020c00 	.word	0x40020c00

08002f88 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0

}
 8002f8c:	bf00      	nop
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
	...

08002f98 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	603b      	str	r3, [r7, #0]
 8002fa6:	4b20      	ldr	r3, [pc, #128]	; (8003028 <HAL_PWREx_EnableOverDrive+0x90>)
 8002fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002faa:	4a1f      	ldr	r2, [pc, #124]	; (8003028 <HAL_PWREx_EnableOverDrive+0x90>)
 8002fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fb0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fb2:	4b1d      	ldr	r3, [pc, #116]	; (8003028 <HAL_PWREx_EnableOverDrive+0x90>)
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fba:	603b      	str	r3, [r7, #0]
 8002fbc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002fbe:	4b1b      	ldr	r3, [pc, #108]	; (800302c <HAL_PWREx_EnableOverDrive+0x94>)
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fc4:	f7fe fce2 	bl	800198c <HAL_GetTick>
 8002fc8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002fca:	e009      	b.n	8002fe0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002fcc:	f7fe fcde 	bl	800198c <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fda:	d901      	bls.n	8002fe0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e01f      	b.n	8003020 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002fe0:	4b13      	ldr	r3, [pc, #76]	; (8003030 <HAL_PWREx_EnableOverDrive+0x98>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fec:	d1ee      	bne.n	8002fcc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002fee:	4b11      	ldr	r3, [pc, #68]	; (8003034 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ff4:	f7fe fcca 	bl	800198c <HAL_GetTick>
 8002ff8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ffa:	e009      	b.n	8003010 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ffc:	f7fe fcc6 	bl	800198c <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800300a:	d901      	bls.n	8003010 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e007      	b.n	8003020 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003010:	4b07      	ldr	r3, [pc, #28]	; (8003030 <HAL_PWREx_EnableOverDrive+0x98>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003018:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800301c:	d1ee      	bne.n	8002ffc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800301e:	2300      	movs	r3, #0
}
 8003020:	4618      	mov	r0, r3
 8003022:	3708      	adds	r7, #8
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	40023800 	.word	0x40023800
 800302c:	420e0040 	.word	0x420e0040
 8003030:	40007000 	.word	0x40007000
 8003034:	420e0044 	.word	0x420e0044

08003038 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e267      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0301 	and.w	r3, r3, #1
 8003052:	2b00      	cmp	r3, #0
 8003054:	d075      	beq.n	8003142 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003056:	4b88      	ldr	r3, [pc, #544]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f003 030c 	and.w	r3, r3, #12
 800305e:	2b04      	cmp	r3, #4
 8003060:	d00c      	beq.n	800307c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003062:	4b85      	ldr	r3, [pc, #532]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800306a:	2b08      	cmp	r3, #8
 800306c:	d112      	bne.n	8003094 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800306e:	4b82      	ldr	r3, [pc, #520]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003076:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800307a:	d10b      	bne.n	8003094 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800307c:	4b7e      	ldr	r3, [pc, #504]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d05b      	beq.n	8003140 <HAL_RCC_OscConfig+0x108>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d157      	bne.n	8003140 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e242      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800309c:	d106      	bne.n	80030ac <HAL_RCC_OscConfig+0x74>
 800309e:	4b76      	ldr	r3, [pc, #472]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a75      	ldr	r2, [pc, #468]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80030a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030a8:	6013      	str	r3, [r2, #0]
 80030aa:	e01d      	b.n	80030e8 <HAL_RCC_OscConfig+0xb0>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030b4:	d10c      	bne.n	80030d0 <HAL_RCC_OscConfig+0x98>
 80030b6:	4b70      	ldr	r3, [pc, #448]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a6f      	ldr	r2, [pc, #444]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80030bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030c0:	6013      	str	r3, [r2, #0]
 80030c2:	4b6d      	ldr	r3, [pc, #436]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a6c      	ldr	r2, [pc, #432]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80030c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030cc:	6013      	str	r3, [r2, #0]
 80030ce:	e00b      	b.n	80030e8 <HAL_RCC_OscConfig+0xb0>
 80030d0:	4b69      	ldr	r3, [pc, #420]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a68      	ldr	r2, [pc, #416]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80030d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030da:	6013      	str	r3, [r2, #0]
 80030dc:	4b66      	ldr	r3, [pc, #408]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a65      	ldr	r2, [pc, #404]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80030e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d013      	beq.n	8003118 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f0:	f7fe fc4c 	bl	800198c <HAL_GetTick>
 80030f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f6:	e008      	b.n	800310a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030f8:	f7fe fc48 	bl	800198c <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	2b64      	cmp	r3, #100	; 0x64
 8003104:	d901      	bls.n	800310a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e207      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800310a:	4b5b      	ldr	r3, [pc, #364]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d0f0      	beq.n	80030f8 <HAL_RCC_OscConfig+0xc0>
 8003116:	e014      	b.n	8003142 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003118:	f7fe fc38 	bl	800198c <HAL_GetTick>
 800311c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800311e:	e008      	b.n	8003132 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003120:	f7fe fc34 	bl	800198c <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b64      	cmp	r3, #100	; 0x64
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e1f3      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003132:	4b51      	ldr	r3, [pc, #324]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1f0      	bne.n	8003120 <HAL_RCC_OscConfig+0xe8>
 800313e:	e000      	b.n	8003142 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003140:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d063      	beq.n	8003216 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800314e:	4b4a      	ldr	r3, [pc, #296]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 030c 	and.w	r3, r3, #12
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00b      	beq.n	8003172 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800315a:	4b47      	ldr	r3, [pc, #284]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003162:	2b08      	cmp	r3, #8
 8003164:	d11c      	bne.n	80031a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003166:	4b44      	ldr	r3, [pc, #272]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d116      	bne.n	80031a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003172:	4b41      	ldr	r3, [pc, #260]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d005      	beq.n	800318a <HAL_RCC_OscConfig+0x152>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	2b01      	cmp	r3, #1
 8003184:	d001      	beq.n	800318a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e1c7      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800318a:	4b3b      	ldr	r3, [pc, #236]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	00db      	lsls	r3, r3, #3
 8003198:	4937      	ldr	r1, [pc, #220]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 800319a:	4313      	orrs	r3, r2
 800319c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800319e:	e03a      	b.n	8003216 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d020      	beq.n	80031ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031a8:	4b34      	ldr	r3, [pc, #208]	; (800327c <HAL_RCC_OscConfig+0x244>)
 80031aa:	2201      	movs	r2, #1
 80031ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ae:	f7fe fbed 	bl	800198c <HAL_GetTick>
 80031b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031b4:	e008      	b.n	80031c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031b6:	f7fe fbe9 	bl	800198c <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d901      	bls.n	80031c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e1a8      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031c8:	4b2b      	ldr	r3, [pc, #172]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d0f0      	beq.n	80031b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031d4:	4b28      	ldr	r3, [pc, #160]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	691b      	ldr	r3, [r3, #16]
 80031e0:	00db      	lsls	r3, r3, #3
 80031e2:	4925      	ldr	r1, [pc, #148]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	600b      	str	r3, [r1, #0]
 80031e8:	e015      	b.n	8003216 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031ea:	4b24      	ldr	r3, [pc, #144]	; (800327c <HAL_RCC_OscConfig+0x244>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f0:	f7fe fbcc 	bl	800198c <HAL_GetTick>
 80031f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031f6:	e008      	b.n	800320a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031f8:	f7fe fbc8 	bl	800198c <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e187      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800320a:	4b1b      	ldr	r3, [pc, #108]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1f0      	bne.n	80031f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0308 	and.w	r3, r3, #8
 800321e:	2b00      	cmp	r3, #0
 8003220:	d036      	beq.n	8003290 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d016      	beq.n	8003258 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800322a:	4b15      	ldr	r3, [pc, #84]	; (8003280 <HAL_RCC_OscConfig+0x248>)
 800322c:	2201      	movs	r2, #1
 800322e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003230:	f7fe fbac 	bl	800198c <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003236:	e008      	b.n	800324a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003238:	f7fe fba8 	bl	800198c <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b02      	cmp	r3, #2
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e167      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800324a:	4b0b      	ldr	r3, [pc, #44]	; (8003278 <HAL_RCC_OscConfig+0x240>)
 800324c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b00      	cmp	r3, #0
 8003254:	d0f0      	beq.n	8003238 <HAL_RCC_OscConfig+0x200>
 8003256:	e01b      	b.n	8003290 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003258:	4b09      	ldr	r3, [pc, #36]	; (8003280 <HAL_RCC_OscConfig+0x248>)
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800325e:	f7fe fb95 	bl	800198c <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003264:	e00e      	b.n	8003284 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003266:	f7fe fb91 	bl	800198c <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b02      	cmp	r3, #2
 8003272:	d907      	bls.n	8003284 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e150      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
 8003278:	40023800 	.word	0x40023800
 800327c:	42470000 	.word	0x42470000
 8003280:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003284:	4b88      	ldr	r3, [pc, #544]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003286:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1ea      	bne.n	8003266 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 8097 	beq.w	80033cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800329e:	2300      	movs	r3, #0
 80032a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032a2:	4b81      	ldr	r3, [pc, #516]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 80032a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10f      	bne.n	80032ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032ae:	2300      	movs	r3, #0
 80032b0:	60bb      	str	r3, [r7, #8]
 80032b2:	4b7d      	ldr	r3, [pc, #500]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 80032b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b6:	4a7c      	ldr	r2, [pc, #496]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 80032b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032bc:	6413      	str	r3, [r2, #64]	; 0x40
 80032be:	4b7a      	ldr	r3, [pc, #488]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032c6:	60bb      	str	r3, [r7, #8]
 80032c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ca:	2301      	movs	r3, #1
 80032cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ce:	4b77      	ldr	r3, [pc, #476]	; (80034ac <HAL_RCC_OscConfig+0x474>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d118      	bne.n	800330c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032da:	4b74      	ldr	r3, [pc, #464]	; (80034ac <HAL_RCC_OscConfig+0x474>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a73      	ldr	r2, [pc, #460]	; (80034ac <HAL_RCC_OscConfig+0x474>)
 80032e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032e6:	f7fe fb51 	bl	800198c <HAL_GetTick>
 80032ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ec:	e008      	b.n	8003300 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032ee:	f7fe fb4d 	bl	800198c <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d901      	bls.n	8003300 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e10c      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003300:	4b6a      	ldr	r3, [pc, #424]	; (80034ac <HAL_RCC_OscConfig+0x474>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003308:	2b00      	cmp	r3, #0
 800330a:	d0f0      	beq.n	80032ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d106      	bne.n	8003322 <HAL_RCC_OscConfig+0x2ea>
 8003314:	4b64      	ldr	r3, [pc, #400]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003316:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003318:	4a63      	ldr	r2, [pc, #396]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 800331a:	f043 0301 	orr.w	r3, r3, #1
 800331e:	6713      	str	r3, [r2, #112]	; 0x70
 8003320:	e01c      	b.n	800335c <HAL_RCC_OscConfig+0x324>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	2b05      	cmp	r3, #5
 8003328:	d10c      	bne.n	8003344 <HAL_RCC_OscConfig+0x30c>
 800332a:	4b5f      	ldr	r3, [pc, #380]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 800332c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800332e:	4a5e      	ldr	r2, [pc, #376]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003330:	f043 0304 	orr.w	r3, r3, #4
 8003334:	6713      	str	r3, [r2, #112]	; 0x70
 8003336:	4b5c      	ldr	r3, [pc, #368]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800333a:	4a5b      	ldr	r2, [pc, #364]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	6713      	str	r3, [r2, #112]	; 0x70
 8003342:	e00b      	b.n	800335c <HAL_RCC_OscConfig+0x324>
 8003344:	4b58      	ldr	r3, [pc, #352]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003348:	4a57      	ldr	r2, [pc, #348]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 800334a:	f023 0301 	bic.w	r3, r3, #1
 800334e:	6713      	str	r3, [r2, #112]	; 0x70
 8003350:	4b55      	ldr	r3, [pc, #340]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003354:	4a54      	ldr	r2, [pc, #336]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003356:	f023 0304 	bic.w	r3, r3, #4
 800335a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d015      	beq.n	8003390 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003364:	f7fe fb12 	bl	800198c <HAL_GetTick>
 8003368:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800336a:	e00a      	b.n	8003382 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800336c:	f7fe fb0e 	bl	800198c <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	f241 3288 	movw	r2, #5000	; 0x1388
 800337a:	4293      	cmp	r3, r2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e0cb      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003382:	4b49      	ldr	r3, [pc, #292]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d0ee      	beq.n	800336c <HAL_RCC_OscConfig+0x334>
 800338e:	e014      	b.n	80033ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003390:	f7fe fafc 	bl	800198c <HAL_GetTick>
 8003394:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003396:	e00a      	b.n	80033ae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003398:	f7fe faf8 	bl	800198c <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e0b5      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033ae:	4b3e      	ldr	r3, [pc, #248]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 80033b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b2:	f003 0302 	and.w	r3, r3, #2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1ee      	bne.n	8003398 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033ba:	7dfb      	ldrb	r3, [r7, #23]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d105      	bne.n	80033cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033c0:	4b39      	ldr	r3, [pc, #228]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 80033c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c4:	4a38      	ldr	r2, [pc, #224]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 80033c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033ca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f000 80a1 	beq.w	8003518 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033d6:	4b34      	ldr	r3, [pc, #208]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f003 030c 	and.w	r3, r3, #12
 80033de:	2b08      	cmp	r3, #8
 80033e0:	d05c      	beq.n	800349c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d141      	bne.n	800346e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ea:	4b31      	ldr	r3, [pc, #196]	; (80034b0 <HAL_RCC_OscConfig+0x478>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f0:	f7fe facc 	bl	800198c <HAL_GetTick>
 80033f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033f6:	e008      	b.n	800340a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033f8:	f7fe fac8 	bl	800198c <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	2b02      	cmp	r3, #2
 8003404:	d901      	bls.n	800340a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e087      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800340a:	4b27      	ldr	r3, [pc, #156]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1f0      	bne.n	80033f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	69da      	ldr	r2, [r3, #28]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	431a      	orrs	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003424:	019b      	lsls	r3, r3, #6
 8003426:	431a      	orrs	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342c:	085b      	lsrs	r3, r3, #1
 800342e:	3b01      	subs	r3, #1
 8003430:	041b      	lsls	r3, r3, #16
 8003432:	431a      	orrs	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003438:	061b      	lsls	r3, r3, #24
 800343a:	491b      	ldr	r1, [pc, #108]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 800343c:	4313      	orrs	r3, r2
 800343e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003440:	4b1b      	ldr	r3, [pc, #108]	; (80034b0 <HAL_RCC_OscConfig+0x478>)
 8003442:	2201      	movs	r2, #1
 8003444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003446:	f7fe faa1 	bl	800198c <HAL_GetTick>
 800344a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800344c:	e008      	b.n	8003460 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800344e:	f7fe fa9d 	bl	800198c <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e05c      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003460:	4b11      	ldr	r3, [pc, #68]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d0f0      	beq.n	800344e <HAL_RCC_OscConfig+0x416>
 800346c:	e054      	b.n	8003518 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800346e:	4b10      	ldr	r3, [pc, #64]	; (80034b0 <HAL_RCC_OscConfig+0x478>)
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003474:	f7fe fa8a 	bl	800198c <HAL_GetTick>
 8003478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800347c:	f7fe fa86 	bl	800198c <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b02      	cmp	r3, #2
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e045      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800348e:	4b06      	ldr	r3, [pc, #24]	; (80034a8 <HAL_RCC_OscConfig+0x470>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1f0      	bne.n	800347c <HAL_RCC_OscConfig+0x444>
 800349a:	e03d      	b.n	8003518 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d107      	bne.n	80034b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e038      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
 80034a8:	40023800 	.word	0x40023800
 80034ac:	40007000 	.word	0x40007000
 80034b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034b4:	4b1b      	ldr	r3, [pc, #108]	; (8003524 <HAL_RCC_OscConfig+0x4ec>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d028      	beq.n	8003514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d121      	bne.n	8003514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034da:	429a      	cmp	r2, r3
 80034dc:	d11a      	bne.n	8003514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80034e4:	4013      	ands	r3, r2
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80034ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d111      	bne.n	8003514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fa:	085b      	lsrs	r3, r3, #1
 80034fc:	3b01      	subs	r3, #1
 80034fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003500:	429a      	cmp	r2, r3
 8003502:	d107      	bne.n	8003514 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003510:	429a      	cmp	r2, r3
 8003512:	d001      	beq.n	8003518 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e000      	b.n	800351a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3718      	adds	r7, #24
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	40023800 	.word	0x40023800

08003528 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d101      	bne.n	800353c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e0cc      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800353c:	4b68      	ldr	r3, [pc, #416]	; (80036e0 <HAL_RCC_ClockConfig+0x1b8>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 030f 	and.w	r3, r3, #15
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	429a      	cmp	r2, r3
 8003548:	d90c      	bls.n	8003564 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800354a:	4b65      	ldr	r3, [pc, #404]	; (80036e0 <HAL_RCC_ClockConfig+0x1b8>)
 800354c:	683a      	ldr	r2, [r7, #0]
 800354e:	b2d2      	uxtb	r2, r2
 8003550:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003552:	4b63      	ldr	r3, [pc, #396]	; (80036e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 030f 	and.w	r3, r3, #15
 800355a:	683a      	ldr	r2, [r7, #0]
 800355c:	429a      	cmp	r2, r3
 800355e:	d001      	beq.n	8003564 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e0b8      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0302 	and.w	r3, r3, #2
 800356c:	2b00      	cmp	r3, #0
 800356e:	d020      	beq.n	80035b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0304 	and.w	r3, r3, #4
 8003578:	2b00      	cmp	r3, #0
 800357a:	d005      	beq.n	8003588 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800357c:	4b59      	ldr	r3, [pc, #356]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	4a58      	ldr	r2, [pc, #352]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003582:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003586:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0308 	and.w	r3, r3, #8
 8003590:	2b00      	cmp	r3, #0
 8003592:	d005      	beq.n	80035a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003594:	4b53      	ldr	r3, [pc, #332]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	4a52      	ldr	r2, [pc, #328]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 800359a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800359e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035a0:	4b50      	ldr	r3, [pc, #320]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	494d      	ldr	r1, [pc, #308]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d044      	beq.n	8003648 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d107      	bne.n	80035d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035c6:	4b47      	ldr	r3, [pc, #284]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d119      	bne.n	8003606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e07f      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d003      	beq.n	80035e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035e2:	2b03      	cmp	r3, #3
 80035e4:	d107      	bne.n	80035f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035e6:	4b3f      	ldr	r3, [pc, #252]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d109      	bne.n	8003606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e06f      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035f6:	4b3b      	ldr	r3, [pc, #236]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e067      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003606:	4b37      	ldr	r3, [pc, #220]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f023 0203 	bic.w	r2, r3, #3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	4934      	ldr	r1, [pc, #208]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003614:	4313      	orrs	r3, r2
 8003616:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003618:	f7fe f9b8 	bl	800198c <HAL_GetTick>
 800361c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800361e:	e00a      	b.n	8003636 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003620:	f7fe f9b4 	bl	800198c <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	f241 3288 	movw	r2, #5000	; 0x1388
 800362e:	4293      	cmp	r3, r2
 8003630:	d901      	bls.n	8003636 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e04f      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003636:	4b2b      	ldr	r3, [pc, #172]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 020c 	and.w	r2, r3, #12
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	429a      	cmp	r2, r3
 8003646:	d1eb      	bne.n	8003620 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003648:	4b25      	ldr	r3, [pc, #148]	; (80036e0 <HAL_RCC_ClockConfig+0x1b8>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 030f 	and.w	r3, r3, #15
 8003650:	683a      	ldr	r2, [r7, #0]
 8003652:	429a      	cmp	r2, r3
 8003654:	d20c      	bcs.n	8003670 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003656:	4b22      	ldr	r3, [pc, #136]	; (80036e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003658:	683a      	ldr	r2, [r7, #0]
 800365a:	b2d2      	uxtb	r2, r2
 800365c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800365e:	4b20      	ldr	r3, [pc, #128]	; (80036e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 030f 	and.w	r3, r3, #15
 8003666:	683a      	ldr	r2, [r7, #0]
 8003668:	429a      	cmp	r2, r3
 800366a:	d001      	beq.n	8003670 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e032      	b.n	80036d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	d008      	beq.n	800368e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800367c:	4b19      	ldr	r3, [pc, #100]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	4916      	ldr	r1, [pc, #88]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 800368a:	4313      	orrs	r3, r2
 800368c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0308 	and.w	r3, r3, #8
 8003696:	2b00      	cmp	r3, #0
 8003698:	d009      	beq.n	80036ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800369a:	4b12      	ldr	r3, [pc, #72]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	691b      	ldr	r3, [r3, #16]
 80036a6:	00db      	lsls	r3, r3, #3
 80036a8:	490e      	ldr	r1, [pc, #56]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80036ae:	f000 f821 	bl	80036f4 <HAL_RCC_GetSysClockFreq>
 80036b2:	4602      	mov	r2, r0
 80036b4:	4b0b      	ldr	r3, [pc, #44]	; (80036e4 <HAL_RCC_ClockConfig+0x1bc>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	091b      	lsrs	r3, r3, #4
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	490a      	ldr	r1, [pc, #40]	; (80036e8 <HAL_RCC_ClockConfig+0x1c0>)
 80036c0:	5ccb      	ldrb	r3, [r1, r3]
 80036c2:	fa22 f303 	lsr.w	r3, r2, r3
 80036c6:	4a09      	ldr	r2, [pc, #36]	; (80036ec <HAL_RCC_ClockConfig+0x1c4>)
 80036c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80036ca:	4b09      	ldr	r3, [pc, #36]	; (80036f0 <HAL_RCC_ClockConfig+0x1c8>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7fe f918 	bl	8001904 <HAL_InitTick>

  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3710      	adds	r7, #16
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	40023c00 	.word	0x40023c00
 80036e4:	40023800 	.word	0x40023800
 80036e8:	08004f44 	.word	0x08004f44
 80036ec:	20000034 	.word	0x20000034
 80036f0:	20000038 	.word	0x20000038

080036f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036f8:	b094      	sub	sp, #80	; 0x50
 80036fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80036fc:	2300      	movs	r3, #0
 80036fe:	647b      	str	r3, [r7, #68]	; 0x44
 8003700:	2300      	movs	r3, #0
 8003702:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003704:	2300      	movs	r3, #0
 8003706:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003708:	2300      	movs	r3, #0
 800370a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800370c:	4b79      	ldr	r3, [pc, #484]	; (80038f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 030c 	and.w	r3, r3, #12
 8003714:	2b08      	cmp	r3, #8
 8003716:	d00d      	beq.n	8003734 <HAL_RCC_GetSysClockFreq+0x40>
 8003718:	2b08      	cmp	r3, #8
 800371a:	f200 80e1 	bhi.w	80038e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800371e:	2b00      	cmp	r3, #0
 8003720:	d002      	beq.n	8003728 <HAL_RCC_GetSysClockFreq+0x34>
 8003722:	2b04      	cmp	r3, #4
 8003724:	d003      	beq.n	800372e <HAL_RCC_GetSysClockFreq+0x3a>
 8003726:	e0db      	b.n	80038e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003728:	4b73      	ldr	r3, [pc, #460]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800372a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800372c:	e0db      	b.n	80038e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800372e:	4b73      	ldr	r3, [pc, #460]	; (80038fc <HAL_RCC_GetSysClockFreq+0x208>)
 8003730:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003732:	e0d8      	b.n	80038e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003734:	4b6f      	ldr	r3, [pc, #444]	; (80038f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800373c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800373e:	4b6d      	ldr	r3, [pc, #436]	; (80038f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d063      	beq.n	8003812 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800374a:	4b6a      	ldr	r3, [pc, #424]	; (80038f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	099b      	lsrs	r3, r3, #6
 8003750:	2200      	movs	r2, #0
 8003752:	63bb      	str	r3, [r7, #56]	; 0x38
 8003754:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003758:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800375c:	633b      	str	r3, [r7, #48]	; 0x30
 800375e:	2300      	movs	r3, #0
 8003760:	637b      	str	r3, [r7, #52]	; 0x34
 8003762:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003766:	4622      	mov	r2, r4
 8003768:	462b      	mov	r3, r5
 800376a:	f04f 0000 	mov.w	r0, #0
 800376e:	f04f 0100 	mov.w	r1, #0
 8003772:	0159      	lsls	r1, r3, #5
 8003774:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003778:	0150      	lsls	r0, r2, #5
 800377a:	4602      	mov	r2, r0
 800377c:	460b      	mov	r3, r1
 800377e:	4621      	mov	r1, r4
 8003780:	1a51      	subs	r1, r2, r1
 8003782:	6139      	str	r1, [r7, #16]
 8003784:	4629      	mov	r1, r5
 8003786:	eb63 0301 	sbc.w	r3, r3, r1
 800378a:	617b      	str	r3, [r7, #20]
 800378c:	f04f 0200 	mov.w	r2, #0
 8003790:	f04f 0300 	mov.w	r3, #0
 8003794:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003798:	4659      	mov	r1, fp
 800379a:	018b      	lsls	r3, r1, #6
 800379c:	4651      	mov	r1, sl
 800379e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037a2:	4651      	mov	r1, sl
 80037a4:	018a      	lsls	r2, r1, #6
 80037a6:	4651      	mov	r1, sl
 80037a8:	ebb2 0801 	subs.w	r8, r2, r1
 80037ac:	4659      	mov	r1, fp
 80037ae:	eb63 0901 	sbc.w	r9, r3, r1
 80037b2:	f04f 0200 	mov.w	r2, #0
 80037b6:	f04f 0300 	mov.w	r3, #0
 80037ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037c6:	4690      	mov	r8, r2
 80037c8:	4699      	mov	r9, r3
 80037ca:	4623      	mov	r3, r4
 80037cc:	eb18 0303 	adds.w	r3, r8, r3
 80037d0:	60bb      	str	r3, [r7, #8]
 80037d2:	462b      	mov	r3, r5
 80037d4:	eb49 0303 	adc.w	r3, r9, r3
 80037d8:	60fb      	str	r3, [r7, #12]
 80037da:	f04f 0200 	mov.w	r2, #0
 80037de:	f04f 0300 	mov.w	r3, #0
 80037e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80037e6:	4629      	mov	r1, r5
 80037e8:	024b      	lsls	r3, r1, #9
 80037ea:	4621      	mov	r1, r4
 80037ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80037f0:	4621      	mov	r1, r4
 80037f2:	024a      	lsls	r2, r1, #9
 80037f4:	4610      	mov	r0, r2
 80037f6:	4619      	mov	r1, r3
 80037f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037fa:	2200      	movs	r2, #0
 80037fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80037fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003800:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003804:	f7fd f93a 	bl	8000a7c <__aeabi_uldivmod>
 8003808:	4602      	mov	r2, r0
 800380a:	460b      	mov	r3, r1
 800380c:	4613      	mov	r3, r2
 800380e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003810:	e058      	b.n	80038c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003812:	4b38      	ldr	r3, [pc, #224]	; (80038f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	099b      	lsrs	r3, r3, #6
 8003818:	2200      	movs	r2, #0
 800381a:	4618      	mov	r0, r3
 800381c:	4611      	mov	r1, r2
 800381e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003822:	623b      	str	r3, [r7, #32]
 8003824:	2300      	movs	r3, #0
 8003826:	627b      	str	r3, [r7, #36]	; 0x24
 8003828:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800382c:	4642      	mov	r2, r8
 800382e:	464b      	mov	r3, r9
 8003830:	f04f 0000 	mov.w	r0, #0
 8003834:	f04f 0100 	mov.w	r1, #0
 8003838:	0159      	lsls	r1, r3, #5
 800383a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800383e:	0150      	lsls	r0, r2, #5
 8003840:	4602      	mov	r2, r0
 8003842:	460b      	mov	r3, r1
 8003844:	4641      	mov	r1, r8
 8003846:	ebb2 0a01 	subs.w	sl, r2, r1
 800384a:	4649      	mov	r1, r9
 800384c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003850:	f04f 0200 	mov.w	r2, #0
 8003854:	f04f 0300 	mov.w	r3, #0
 8003858:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800385c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003860:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003864:	ebb2 040a 	subs.w	r4, r2, sl
 8003868:	eb63 050b 	sbc.w	r5, r3, fp
 800386c:	f04f 0200 	mov.w	r2, #0
 8003870:	f04f 0300 	mov.w	r3, #0
 8003874:	00eb      	lsls	r3, r5, #3
 8003876:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800387a:	00e2      	lsls	r2, r4, #3
 800387c:	4614      	mov	r4, r2
 800387e:	461d      	mov	r5, r3
 8003880:	4643      	mov	r3, r8
 8003882:	18e3      	adds	r3, r4, r3
 8003884:	603b      	str	r3, [r7, #0]
 8003886:	464b      	mov	r3, r9
 8003888:	eb45 0303 	adc.w	r3, r5, r3
 800388c:	607b      	str	r3, [r7, #4]
 800388e:	f04f 0200 	mov.w	r2, #0
 8003892:	f04f 0300 	mov.w	r3, #0
 8003896:	e9d7 4500 	ldrd	r4, r5, [r7]
 800389a:	4629      	mov	r1, r5
 800389c:	028b      	lsls	r3, r1, #10
 800389e:	4621      	mov	r1, r4
 80038a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038a4:	4621      	mov	r1, r4
 80038a6:	028a      	lsls	r2, r1, #10
 80038a8:	4610      	mov	r0, r2
 80038aa:	4619      	mov	r1, r3
 80038ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038ae:	2200      	movs	r2, #0
 80038b0:	61bb      	str	r3, [r7, #24]
 80038b2:	61fa      	str	r2, [r7, #28]
 80038b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038b8:	f7fd f8e0 	bl	8000a7c <__aeabi_uldivmod>
 80038bc:	4602      	mov	r2, r0
 80038be:	460b      	mov	r3, r1
 80038c0:	4613      	mov	r3, r2
 80038c2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038c4:	4b0b      	ldr	r3, [pc, #44]	; (80038f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	0c1b      	lsrs	r3, r3, #16
 80038ca:	f003 0303 	and.w	r3, r3, #3
 80038ce:	3301      	adds	r3, #1
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80038d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80038d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038de:	e002      	b.n	80038e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038e0:	4b05      	ldr	r3, [pc, #20]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80038e2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3750      	adds	r7, #80	; 0x50
 80038ec:	46bd      	mov	sp, r7
 80038ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038f2:	bf00      	nop
 80038f4:	40023800 	.word	0x40023800
 80038f8:	00f42400 	.word	0x00f42400
 80038fc:	007a1200 	.word	0x007a1200

08003900 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003904:	4b03      	ldr	r3, [pc, #12]	; (8003914 <HAL_RCC_GetHCLKFreq+0x14>)
 8003906:	681b      	ldr	r3, [r3, #0]
}
 8003908:	4618      	mov	r0, r3
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	20000034 	.word	0x20000034

08003918 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800391c:	f7ff fff0 	bl	8003900 <HAL_RCC_GetHCLKFreq>
 8003920:	4602      	mov	r2, r0
 8003922:	4b05      	ldr	r3, [pc, #20]	; (8003938 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	0a9b      	lsrs	r3, r3, #10
 8003928:	f003 0307 	and.w	r3, r3, #7
 800392c:	4903      	ldr	r1, [pc, #12]	; (800393c <HAL_RCC_GetPCLK1Freq+0x24>)
 800392e:	5ccb      	ldrb	r3, [r1, r3]
 8003930:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003934:	4618      	mov	r0, r3
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40023800 	.word	0x40023800
 800393c:	08004f54 	.word	0x08004f54

08003940 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003944:	f7ff ffdc 	bl	8003900 <HAL_RCC_GetHCLKFreq>
 8003948:	4602      	mov	r2, r0
 800394a:	4b05      	ldr	r3, [pc, #20]	; (8003960 <HAL_RCC_GetPCLK2Freq+0x20>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	0b5b      	lsrs	r3, r3, #13
 8003950:	f003 0307 	and.w	r3, r3, #7
 8003954:	4903      	ldr	r1, [pc, #12]	; (8003964 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003956:	5ccb      	ldrb	r3, [r1, r3]
 8003958:	fa22 f303 	lsr.w	r3, r2, r3
}
 800395c:	4618      	mov	r0, r3
 800395e:	bd80      	pop	{r7, pc}
 8003960:	40023800 	.word	0x40023800
 8003964:	08004f54 	.word	0x08004f54

08003968 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e03f      	b.n	80039fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d106      	bne.n	8003994 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f7ff faa8 	bl	8002ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2224      	movs	r2, #36	; 0x24
 8003998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 f929 	bl	8003c04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	691a      	ldr	r2, [r3, #16]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	695a      	ldr	r2, [r3, #20]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68da      	ldr	r2, [r3, #12]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2220      	movs	r2, #32
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2220      	movs	r2, #32
 80039f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3708      	adds	r7, #8
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b08a      	sub	sp, #40	; 0x28
 8003a06:	af02      	add	r7, sp, #8
 8003a08:	60f8      	str	r0, [r7, #12]
 8003a0a:	60b9      	str	r1, [r7, #8]
 8003a0c:	603b      	str	r3, [r7, #0]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a12:	2300      	movs	r3, #0
 8003a14:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b20      	cmp	r3, #32
 8003a20:	d17c      	bne.n	8003b1c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d002      	beq.n	8003a2e <HAL_UART_Transmit+0x2c>
 8003a28:	88fb      	ldrh	r3, [r7, #6]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e075      	b.n	8003b1e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d101      	bne.n	8003a40 <HAL_UART_Transmit+0x3e>
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	e06e      	b.n	8003b1e <HAL_UART_Transmit+0x11c>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2221      	movs	r2, #33	; 0x21
 8003a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a56:	f7fd ff99 	bl	800198c <HAL_GetTick>
 8003a5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	88fa      	ldrh	r2, [r7, #6]
 8003a60:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	88fa      	ldrh	r2, [r7, #6]
 8003a66:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a70:	d108      	bne.n	8003a84 <HAL_UART_Transmit+0x82>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d104      	bne.n	8003a84 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	61bb      	str	r3, [r7, #24]
 8003a82:	e003      	b.n	8003a8c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003a94:	e02a      	b.n	8003aec <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	9300      	str	r3, [sp, #0]
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	2180      	movs	r1, #128	; 0x80
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f000 f840 	bl	8003b26 <UART_WaitOnFlagUntilTimeout>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d001      	beq.n	8003ab0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e036      	b.n	8003b1e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10b      	bne.n	8003ace <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	881b      	ldrh	r3, [r3, #0]
 8003aba:	461a      	mov	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ac4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	3302      	adds	r3, #2
 8003aca:	61bb      	str	r3, [r7, #24]
 8003acc:	e007      	b.n	8003ade <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	781a      	ldrb	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	3301      	adds	r3, #1
 8003adc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	3b01      	subs	r3, #1
 8003ae6:	b29a      	uxth	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1cf      	bne.n	8003a96 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	9300      	str	r3, [sp, #0]
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	2200      	movs	r2, #0
 8003afe:	2140      	movs	r1, #64	; 0x40
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	f000 f810 	bl	8003b26 <UART_WaitOnFlagUntilTimeout>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d001      	beq.n	8003b10 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e006      	b.n	8003b1e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2220      	movs	r2, #32
 8003b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	e000      	b.n	8003b1e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003b1c:	2302      	movs	r3, #2
  }
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3720      	adds	r7, #32
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b090      	sub	sp, #64	; 0x40
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	60f8      	str	r0, [r7, #12]
 8003b2e:	60b9      	str	r1, [r7, #8]
 8003b30:	603b      	str	r3, [r7, #0]
 8003b32:	4613      	mov	r3, r2
 8003b34:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b36:	e050      	b.n	8003bda <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b3e:	d04c      	beq.n	8003bda <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003b40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d007      	beq.n	8003b56 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b46:	f7fd ff21 	bl	800198c <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d241      	bcs.n	8003bda <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	330c      	adds	r3, #12
 8003b5c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b60:	e853 3f00 	ldrex	r3, [r3]
 8003b64:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003b6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	330c      	adds	r3, #12
 8003b74:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003b76:	637a      	str	r2, [r7, #52]	; 0x34
 8003b78:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b7c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b7e:	e841 2300 	strex	r3, r2, [r1]
 8003b82:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1e5      	bne.n	8003b56 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	3314      	adds	r3, #20
 8003b90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	e853 3f00 	ldrex	r3, [r3]
 8003b98:	613b      	str	r3, [r7, #16]
   return(result);
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	f023 0301 	bic.w	r3, r3, #1
 8003ba0:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	3314      	adds	r3, #20
 8003ba8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003baa:	623a      	str	r2, [r7, #32]
 8003bac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bae:	69f9      	ldr	r1, [r7, #28]
 8003bb0:	6a3a      	ldr	r2, [r7, #32]
 8003bb2:	e841 2300 	strex	r3, r2, [r1]
 8003bb6:	61bb      	str	r3, [r7, #24]
   return(result);
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1e5      	bne.n	8003b8a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2220      	movs	r2, #32
 8003bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2220      	movs	r2, #32
 8003bca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e00f      	b.n	8003bfa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	4013      	ands	r3, r2
 8003be4:	68ba      	ldr	r2, [r7, #8]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	bf0c      	ite	eq
 8003bea:	2301      	moveq	r3, #1
 8003bec:	2300      	movne	r3, #0
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	79fb      	ldrb	r3, [r7, #7]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d09f      	beq.n	8003b38 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3740      	adds	r7, #64	; 0x40
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
	...

08003c04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c08:	b0c0      	sub	sp, #256	; 0x100
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	691b      	ldr	r3, [r3, #16]
 8003c18:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c20:	68d9      	ldr	r1, [r3, #12]
 8003c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	ea40 0301 	orr.w	r3, r0, r1
 8003c2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c32:	689a      	ldr	r2, [r3, #8]
 8003c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	431a      	orrs	r2, r3
 8003c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c48:	69db      	ldr	r3, [r3, #28]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003c5c:	f021 010c 	bic.w	r1, r1, #12
 8003c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003c6a:	430b      	orrs	r3, r1
 8003c6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	695b      	ldr	r3, [r3, #20]
 8003c76:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c7e:	6999      	ldr	r1, [r3, #24]
 8003c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	ea40 0301 	orr.w	r3, r0, r1
 8003c8a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	4b8f      	ldr	r3, [pc, #572]	; (8003ed0 <UART_SetConfig+0x2cc>)
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d005      	beq.n	8003ca4 <UART_SetConfig+0xa0>
 8003c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	4b8d      	ldr	r3, [pc, #564]	; (8003ed4 <UART_SetConfig+0x2d0>)
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d104      	bne.n	8003cae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ca4:	f7ff fe4c 	bl	8003940 <HAL_RCC_GetPCLK2Freq>
 8003ca8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003cac:	e003      	b.n	8003cb6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003cae:	f7ff fe33 	bl	8003918 <HAL_RCC_GetPCLK1Freq>
 8003cb2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cba:	69db      	ldr	r3, [r3, #28]
 8003cbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cc0:	f040 810c 	bne.w	8003edc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003cc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003cce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003cd2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003cd6:	4622      	mov	r2, r4
 8003cd8:	462b      	mov	r3, r5
 8003cda:	1891      	adds	r1, r2, r2
 8003cdc:	65b9      	str	r1, [r7, #88]	; 0x58
 8003cde:	415b      	adcs	r3, r3
 8003ce0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ce2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003ce6:	4621      	mov	r1, r4
 8003ce8:	eb12 0801 	adds.w	r8, r2, r1
 8003cec:	4629      	mov	r1, r5
 8003cee:	eb43 0901 	adc.w	r9, r3, r1
 8003cf2:	f04f 0200 	mov.w	r2, #0
 8003cf6:	f04f 0300 	mov.w	r3, #0
 8003cfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003cfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d06:	4690      	mov	r8, r2
 8003d08:	4699      	mov	r9, r3
 8003d0a:	4623      	mov	r3, r4
 8003d0c:	eb18 0303 	adds.w	r3, r8, r3
 8003d10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003d14:	462b      	mov	r3, r5
 8003d16:	eb49 0303 	adc.w	r3, r9, r3
 8003d1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003d2a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003d2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003d32:	460b      	mov	r3, r1
 8003d34:	18db      	adds	r3, r3, r3
 8003d36:	653b      	str	r3, [r7, #80]	; 0x50
 8003d38:	4613      	mov	r3, r2
 8003d3a:	eb42 0303 	adc.w	r3, r2, r3
 8003d3e:	657b      	str	r3, [r7, #84]	; 0x54
 8003d40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003d44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003d48:	f7fc fe98 	bl	8000a7c <__aeabi_uldivmod>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	460b      	mov	r3, r1
 8003d50:	4b61      	ldr	r3, [pc, #388]	; (8003ed8 <UART_SetConfig+0x2d4>)
 8003d52:	fba3 2302 	umull	r2, r3, r3, r2
 8003d56:	095b      	lsrs	r3, r3, #5
 8003d58:	011c      	lsls	r4, r3, #4
 8003d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003d64:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003d68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003d6c:	4642      	mov	r2, r8
 8003d6e:	464b      	mov	r3, r9
 8003d70:	1891      	adds	r1, r2, r2
 8003d72:	64b9      	str	r1, [r7, #72]	; 0x48
 8003d74:	415b      	adcs	r3, r3
 8003d76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003d7c:	4641      	mov	r1, r8
 8003d7e:	eb12 0a01 	adds.w	sl, r2, r1
 8003d82:	4649      	mov	r1, r9
 8003d84:	eb43 0b01 	adc.w	fp, r3, r1
 8003d88:	f04f 0200 	mov.w	r2, #0
 8003d8c:	f04f 0300 	mov.w	r3, #0
 8003d90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d9c:	4692      	mov	sl, r2
 8003d9e:	469b      	mov	fp, r3
 8003da0:	4643      	mov	r3, r8
 8003da2:	eb1a 0303 	adds.w	r3, sl, r3
 8003da6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003daa:	464b      	mov	r3, r9
 8003dac:	eb4b 0303 	adc.w	r3, fp, r3
 8003db0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003dc0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003dc4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003dc8:	460b      	mov	r3, r1
 8003dca:	18db      	adds	r3, r3, r3
 8003dcc:	643b      	str	r3, [r7, #64]	; 0x40
 8003dce:	4613      	mov	r3, r2
 8003dd0:	eb42 0303 	adc.w	r3, r2, r3
 8003dd4:	647b      	str	r3, [r7, #68]	; 0x44
 8003dd6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003dda:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003dde:	f7fc fe4d 	bl	8000a7c <__aeabi_uldivmod>
 8003de2:	4602      	mov	r2, r0
 8003de4:	460b      	mov	r3, r1
 8003de6:	4611      	mov	r1, r2
 8003de8:	4b3b      	ldr	r3, [pc, #236]	; (8003ed8 <UART_SetConfig+0x2d4>)
 8003dea:	fba3 2301 	umull	r2, r3, r3, r1
 8003dee:	095b      	lsrs	r3, r3, #5
 8003df0:	2264      	movs	r2, #100	; 0x64
 8003df2:	fb02 f303 	mul.w	r3, r2, r3
 8003df6:	1acb      	subs	r3, r1, r3
 8003df8:	00db      	lsls	r3, r3, #3
 8003dfa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003dfe:	4b36      	ldr	r3, [pc, #216]	; (8003ed8 <UART_SetConfig+0x2d4>)
 8003e00:	fba3 2302 	umull	r2, r3, r3, r2
 8003e04:	095b      	lsrs	r3, r3, #5
 8003e06:	005b      	lsls	r3, r3, #1
 8003e08:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003e0c:	441c      	add	r4, r3
 8003e0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e12:	2200      	movs	r2, #0
 8003e14:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e18:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003e1c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003e20:	4642      	mov	r2, r8
 8003e22:	464b      	mov	r3, r9
 8003e24:	1891      	adds	r1, r2, r2
 8003e26:	63b9      	str	r1, [r7, #56]	; 0x38
 8003e28:	415b      	adcs	r3, r3
 8003e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003e30:	4641      	mov	r1, r8
 8003e32:	1851      	adds	r1, r2, r1
 8003e34:	6339      	str	r1, [r7, #48]	; 0x30
 8003e36:	4649      	mov	r1, r9
 8003e38:	414b      	adcs	r3, r1
 8003e3a:	637b      	str	r3, [r7, #52]	; 0x34
 8003e3c:	f04f 0200 	mov.w	r2, #0
 8003e40:	f04f 0300 	mov.w	r3, #0
 8003e44:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003e48:	4659      	mov	r1, fp
 8003e4a:	00cb      	lsls	r3, r1, #3
 8003e4c:	4651      	mov	r1, sl
 8003e4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e52:	4651      	mov	r1, sl
 8003e54:	00ca      	lsls	r2, r1, #3
 8003e56:	4610      	mov	r0, r2
 8003e58:	4619      	mov	r1, r3
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	4642      	mov	r2, r8
 8003e5e:	189b      	adds	r3, r3, r2
 8003e60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003e64:	464b      	mov	r3, r9
 8003e66:	460a      	mov	r2, r1
 8003e68:	eb42 0303 	adc.w	r3, r2, r3
 8003e6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003e7c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003e80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003e84:	460b      	mov	r3, r1
 8003e86:	18db      	adds	r3, r3, r3
 8003e88:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	eb42 0303 	adc.w	r3, r2, r3
 8003e90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003e96:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003e9a:	f7fc fdef 	bl	8000a7c <__aeabi_uldivmod>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	4b0d      	ldr	r3, [pc, #52]	; (8003ed8 <UART_SetConfig+0x2d4>)
 8003ea4:	fba3 1302 	umull	r1, r3, r3, r2
 8003ea8:	095b      	lsrs	r3, r3, #5
 8003eaa:	2164      	movs	r1, #100	; 0x64
 8003eac:	fb01 f303 	mul.w	r3, r1, r3
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	00db      	lsls	r3, r3, #3
 8003eb4:	3332      	adds	r3, #50	; 0x32
 8003eb6:	4a08      	ldr	r2, [pc, #32]	; (8003ed8 <UART_SetConfig+0x2d4>)
 8003eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003ebc:	095b      	lsrs	r3, r3, #5
 8003ebe:	f003 0207 	and.w	r2, r3, #7
 8003ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4422      	add	r2, r4
 8003eca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ecc:	e105      	b.n	80040da <UART_SetConfig+0x4d6>
 8003ece:	bf00      	nop
 8003ed0:	40011000 	.word	0x40011000
 8003ed4:	40011400 	.word	0x40011400
 8003ed8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003edc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003ee6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003eea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003eee:	4642      	mov	r2, r8
 8003ef0:	464b      	mov	r3, r9
 8003ef2:	1891      	adds	r1, r2, r2
 8003ef4:	6239      	str	r1, [r7, #32]
 8003ef6:	415b      	adcs	r3, r3
 8003ef8:	627b      	str	r3, [r7, #36]	; 0x24
 8003efa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003efe:	4641      	mov	r1, r8
 8003f00:	1854      	adds	r4, r2, r1
 8003f02:	4649      	mov	r1, r9
 8003f04:	eb43 0501 	adc.w	r5, r3, r1
 8003f08:	f04f 0200 	mov.w	r2, #0
 8003f0c:	f04f 0300 	mov.w	r3, #0
 8003f10:	00eb      	lsls	r3, r5, #3
 8003f12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f16:	00e2      	lsls	r2, r4, #3
 8003f18:	4614      	mov	r4, r2
 8003f1a:	461d      	mov	r5, r3
 8003f1c:	4643      	mov	r3, r8
 8003f1e:	18e3      	adds	r3, r4, r3
 8003f20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003f24:	464b      	mov	r3, r9
 8003f26:	eb45 0303 	adc.w	r3, r5, r3
 8003f2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003f3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003f3e:	f04f 0200 	mov.w	r2, #0
 8003f42:	f04f 0300 	mov.w	r3, #0
 8003f46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003f4a:	4629      	mov	r1, r5
 8003f4c:	008b      	lsls	r3, r1, #2
 8003f4e:	4621      	mov	r1, r4
 8003f50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f54:	4621      	mov	r1, r4
 8003f56:	008a      	lsls	r2, r1, #2
 8003f58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003f5c:	f7fc fd8e 	bl	8000a7c <__aeabi_uldivmod>
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	4b60      	ldr	r3, [pc, #384]	; (80040e8 <UART_SetConfig+0x4e4>)
 8003f66:	fba3 2302 	umull	r2, r3, r3, r2
 8003f6a:	095b      	lsrs	r3, r3, #5
 8003f6c:	011c      	lsls	r4, r3, #4
 8003f6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f72:	2200      	movs	r2, #0
 8003f74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003f78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003f7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003f80:	4642      	mov	r2, r8
 8003f82:	464b      	mov	r3, r9
 8003f84:	1891      	adds	r1, r2, r2
 8003f86:	61b9      	str	r1, [r7, #24]
 8003f88:	415b      	adcs	r3, r3
 8003f8a:	61fb      	str	r3, [r7, #28]
 8003f8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f90:	4641      	mov	r1, r8
 8003f92:	1851      	adds	r1, r2, r1
 8003f94:	6139      	str	r1, [r7, #16]
 8003f96:	4649      	mov	r1, r9
 8003f98:	414b      	adcs	r3, r1
 8003f9a:	617b      	str	r3, [r7, #20]
 8003f9c:	f04f 0200 	mov.w	r2, #0
 8003fa0:	f04f 0300 	mov.w	r3, #0
 8003fa4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fa8:	4659      	mov	r1, fp
 8003faa:	00cb      	lsls	r3, r1, #3
 8003fac:	4651      	mov	r1, sl
 8003fae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fb2:	4651      	mov	r1, sl
 8003fb4:	00ca      	lsls	r2, r1, #3
 8003fb6:	4610      	mov	r0, r2
 8003fb8:	4619      	mov	r1, r3
 8003fba:	4603      	mov	r3, r0
 8003fbc:	4642      	mov	r2, r8
 8003fbe:	189b      	adds	r3, r3, r2
 8003fc0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003fc4:	464b      	mov	r3, r9
 8003fc6:	460a      	mov	r2, r1
 8003fc8:	eb42 0303 	adc.w	r3, r2, r3
 8003fcc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	67bb      	str	r3, [r7, #120]	; 0x78
 8003fda:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003fdc:	f04f 0200 	mov.w	r2, #0
 8003fe0:	f04f 0300 	mov.w	r3, #0
 8003fe4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003fe8:	4649      	mov	r1, r9
 8003fea:	008b      	lsls	r3, r1, #2
 8003fec:	4641      	mov	r1, r8
 8003fee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ff2:	4641      	mov	r1, r8
 8003ff4:	008a      	lsls	r2, r1, #2
 8003ff6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003ffa:	f7fc fd3f 	bl	8000a7c <__aeabi_uldivmod>
 8003ffe:	4602      	mov	r2, r0
 8004000:	460b      	mov	r3, r1
 8004002:	4b39      	ldr	r3, [pc, #228]	; (80040e8 <UART_SetConfig+0x4e4>)
 8004004:	fba3 1302 	umull	r1, r3, r3, r2
 8004008:	095b      	lsrs	r3, r3, #5
 800400a:	2164      	movs	r1, #100	; 0x64
 800400c:	fb01 f303 	mul.w	r3, r1, r3
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	011b      	lsls	r3, r3, #4
 8004014:	3332      	adds	r3, #50	; 0x32
 8004016:	4a34      	ldr	r2, [pc, #208]	; (80040e8 <UART_SetConfig+0x4e4>)
 8004018:	fba2 2303 	umull	r2, r3, r2, r3
 800401c:	095b      	lsrs	r3, r3, #5
 800401e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004022:	441c      	add	r4, r3
 8004024:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004028:	2200      	movs	r2, #0
 800402a:	673b      	str	r3, [r7, #112]	; 0x70
 800402c:	677a      	str	r2, [r7, #116]	; 0x74
 800402e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004032:	4642      	mov	r2, r8
 8004034:	464b      	mov	r3, r9
 8004036:	1891      	adds	r1, r2, r2
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	415b      	adcs	r3, r3
 800403c:	60fb      	str	r3, [r7, #12]
 800403e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004042:	4641      	mov	r1, r8
 8004044:	1851      	adds	r1, r2, r1
 8004046:	6039      	str	r1, [r7, #0]
 8004048:	4649      	mov	r1, r9
 800404a:	414b      	adcs	r3, r1
 800404c:	607b      	str	r3, [r7, #4]
 800404e:	f04f 0200 	mov.w	r2, #0
 8004052:	f04f 0300 	mov.w	r3, #0
 8004056:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800405a:	4659      	mov	r1, fp
 800405c:	00cb      	lsls	r3, r1, #3
 800405e:	4651      	mov	r1, sl
 8004060:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004064:	4651      	mov	r1, sl
 8004066:	00ca      	lsls	r2, r1, #3
 8004068:	4610      	mov	r0, r2
 800406a:	4619      	mov	r1, r3
 800406c:	4603      	mov	r3, r0
 800406e:	4642      	mov	r2, r8
 8004070:	189b      	adds	r3, r3, r2
 8004072:	66bb      	str	r3, [r7, #104]	; 0x68
 8004074:	464b      	mov	r3, r9
 8004076:	460a      	mov	r2, r1
 8004078:	eb42 0303 	adc.w	r3, r2, r3
 800407c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800407e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	663b      	str	r3, [r7, #96]	; 0x60
 8004088:	667a      	str	r2, [r7, #100]	; 0x64
 800408a:	f04f 0200 	mov.w	r2, #0
 800408e:	f04f 0300 	mov.w	r3, #0
 8004092:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004096:	4649      	mov	r1, r9
 8004098:	008b      	lsls	r3, r1, #2
 800409a:	4641      	mov	r1, r8
 800409c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040a0:	4641      	mov	r1, r8
 80040a2:	008a      	lsls	r2, r1, #2
 80040a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80040a8:	f7fc fce8 	bl	8000a7c <__aeabi_uldivmod>
 80040ac:	4602      	mov	r2, r0
 80040ae:	460b      	mov	r3, r1
 80040b0:	4b0d      	ldr	r3, [pc, #52]	; (80040e8 <UART_SetConfig+0x4e4>)
 80040b2:	fba3 1302 	umull	r1, r3, r3, r2
 80040b6:	095b      	lsrs	r3, r3, #5
 80040b8:	2164      	movs	r1, #100	; 0x64
 80040ba:	fb01 f303 	mul.w	r3, r1, r3
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	3332      	adds	r3, #50	; 0x32
 80040c4:	4a08      	ldr	r2, [pc, #32]	; (80040e8 <UART_SetConfig+0x4e4>)
 80040c6:	fba2 2303 	umull	r2, r3, r2, r3
 80040ca:	095b      	lsrs	r3, r3, #5
 80040cc:	f003 020f 	and.w	r2, r3, #15
 80040d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4422      	add	r2, r4
 80040d8:	609a      	str	r2, [r3, #8]
}
 80040da:	bf00      	nop
 80040dc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80040e0:	46bd      	mov	sp, r7
 80040e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040e6:	bf00      	nop
 80040e8:	51eb851f 	.word	0x51eb851f

080040ec <main>:
 * @brief  Main program
 * @param  None
 * @retval None
 */

int main(void) {
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0
	 handled in milliseconds basis.
	 - Low Level Initialization
	 */

	/* Initialize HAL */
	HAL_Init();
 80040f0:	f7fd fbec 	bl	80018cc <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 80040f4:	f000 f8b6 	bl	8004264 <SystemClock_Config>

	/* Initialize BSP Led for LED1,LED2,LED3 */
	BSP_LED_Init(LED1);
 80040f8:	2000      	movs	r0, #0
 80040fa:	f7fd fa43 	bl	8001584 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 80040fe:	2001      	movs	r0, #1
 8004100:	f7fd fa40 	bl	8001584 <BSP_LED_Init>
	BSP_LED_Init(LED3);
 8004104:	2002      	movs	r0, #2
 8004106:	f7fd fa3d 	bl	8001584 <BSP_LED_Init>

	/* Initialize delay for LED2 */
	delayInit(&delay_LED3, DELAY_LED3_DURATION);
 800410a:	21c8      	movs	r1, #200	; 0xc8
 800410c:	4846      	ldr	r0, [pc, #280]	; (8004228 <main+0x13c>)
 800410e:	f7fc fed9 	bl	8000ec4 <delayInit>

	if(uartinit()){
 8004112:	f7fd f99d 	bl	8001450 <uartinit>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d005      	beq.n	8004128 <main+0x3c>
		uartsendString((uint8_t *)UART_CONFIG_OK);
 800411c:	4b43      	ldr	r3, [pc, #268]	; (800422c <main+0x140>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4618      	mov	r0, r3
 8004122:	f7fd f9ff 	bl	8001524 <uartsendString>
 8004126:	e001      	b.n	800412c <main+0x40>
	}else{
		/* Initialization Error */
		Error_Handler();
 8004128:	f000 f8fe 	bl	8004328 <Error_Handler>
	}

	if(i2c_init()){
 800412c:	f7fd f884 	bl	8001238 <i2c_init>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d005      	beq.n	8004142 <main+0x56>
		uartsendString((uint8_t *)I2C_CONFIG_OK);
 8004136:	4b3e      	ldr	r3, [pc, #248]	; (8004230 <main+0x144>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4618      	mov	r0, r3
 800413c:	f7fd f9f2 	bl	8001524 <uartsendString>
 8004140:	e001      	b.n	8004146 <main+0x5a>
	}else{
		/* Initialization Error */
		Error_Handler();
 8004142:	f000 f8f1 	bl	8004328 <Error_Handler>
	}

	/* Infinite loop */
	while (1) {
		debounceFSM_update();
 8004146:	f7fc fe2f 	bl	8000da8 <debounceFSM_update>
		my_alarm = alarmTH_FSM_update();
 800414a:	f7fd f89f 	bl	800128c <alarmTH_FSM_update>
 800414e:	4603      	mov	r3, r0
 8004150:	461a      	mov	r2, r3
 8004152:	4b38      	ldr	r3, [pc, #224]	; (8004234 <main+0x148>)
 8004154:	701a      	strb	r2, [r3, #0]
		if(TH_updated(&my_temp, &my_hum)){
 8004156:	4938      	ldr	r1, [pc, #224]	; (8004238 <main+0x14c>)
 8004158:	4838      	ldr	r0, [pc, #224]	; (800423c <main+0x150>)
 800415a:	f7fd f8f9 	bl	8001350 <TH_updated>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d01b      	beq.n	800419c <main+0xb0>
			sprintf(str_aux, "%u", (unsigned int)my_temp);
 8004164:	4b35      	ldr	r3, [pc, #212]	; (800423c <main+0x150>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	461a      	mov	r2, r3
 800416a:	4935      	ldr	r1, [pc, #212]	; (8004240 <main+0x154>)
 800416c:	4835      	ldr	r0, [pc, #212]	; (8004244 <main+0x158>)
 800416e:	f000 f93d 	bl	80043ec <siprintf>
			strcat( str_to_send_t, str_aux );
 8004172:	4934      	ldr	r1, [pc, #208]	; (8004244 <main+0x158>)
 8004174:	4834      	ldr	r0, [pc, #208]	; (8004248 <main+0x15c>)
 8004176:	f000 f959 	bl	800442c <strcat>
			uartsendString((uint8_t *)str_to_send_t);
 800417a:	4833      	ldr	r0, [pc, #204]	; (8004248 <main+0x15c>)
 800417c:	f7fd f9d2 	bl	8001524 <uartsendString>

			sprintf(str_aux, "%u", (unsigned int)my_hum);
 8004180:	4b2d      	ldr	r3, [pc, #180]	; (8004238 <main+0x14c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	461a      	mov	r2, r3
 8004186:	492e      	ldr	r1, [pc, #184]	; (8004240 <main+0x154>)
 8004188:	482e      	ldr	r0, [pc, #184]	; (8004244 <main+0x158>)
 800418a:	f000 f92f 	bl	80043ec <siprintf>
			strcat( str_to_send_h, str_aux );
 800418e:	492d      	ldr	r1, [pc, #180]	; (8004244 <main+0x158>)
 8004190:	482e      	ldr	r0, [pc, #184]	; (800424c <main+0x160>)
 8004192:	f000 f94b 	bl	800442c <strcat>
			uartsendString((uint8_t *)str_to_send_h);
 8004196:	482d      	ldr	r0, [pc, #180]	; (800424c <main+0x160>)
 8004198:	f7fd f9c4 	bl	8001524 <uartsendString>
		}

		if(my_alarm == NO_ALARM_){
 800419c:	4b25      	ldr	r3, [pc, #148]	; (8004234 <main+0x148>)
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d103      	bne.n	80041ac <main+0xc0>
			BSP_LED_Off(LED3);
 80041a4:	2002      	movs	r0, #2
 80041a6:	f7fd fa57 	bl	8001658 <BSP_LED_Off>
 80041aa:	e008      	b.n	80041be <main+0xd2>
		}else{
			if (delayRead(&delay_LED3)) {
 80041ac:	481e      	ldr	r0, [pc, #120]	; (8004228 <main+0x13c>)
 80041ae:	f7fc fea5 	bl	8000efc <delayRead>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d002      	beq.n	80041be <main+0xd2>
				BSP_LED_Toggle(LED3);
 80041b8:	2002      	movs	r0, #2
 80041ba:	f7fd fa67 	bl	800168c <BSP_LED_Toggle>
			}
		}

		if(my_alarm != my_old_alarm){
 80041be:	4b1d      	ldr	r3, [pc, #116]	; (8004234 <main+0x148>)
 80041c0:	781a      	ldrb	r2, [r3, #0]
 80041c2:	4b23      	ldr	r3, [pc, #140]	; (8004250 <main+0x164>)
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d02a      	beq.n	8004220 <main+0x134>
			my_old_alarm = my_alarm;
 80041ca:	4b1a      	ldr	r3, [pc, #104]	; (8004234 <main+0x148>)
 80041cc:	781a      	ldrb	r2, [r3, #0]
 80041ce:	4b20      	ldr	r3, [pc, #128]	; (8004250 <main+0x164>)
 80041d0:	701a      	strb	r2, [r3, #0]
			switch (my_alarm) {
 80041d2:	4b18      	ldr	r3, [pc, #96]	; (8004234 <main+0x148>)
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	2b03      	cmp	r3, #3
 80041d8:	d824      	bhi.n	8004224 <main+0x138>
 80041da:	a201      	add	r2, pc, #4	; (adr r2, 80041e0 <main+0xf4>)
 80041dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e0:	080041f1 	.word	0x080041f1
 80041e4:	080041fd 	.word	0x080041fd
 80041e8:	08004209 	.word	0x08004209
 80041ec:	08004215 	.word	0x08004215
				case NO_ALARM_:
					uartsendString((uint8_t *)I2C_RESET_ALARM);
 80041f0:	4b18      	ldr	r3, [pc, #96]	; (8004254 <main+0x168>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f7fd f995 	bl	8001524 <uartsendString>
					break;
 80041fa:	e014      	b.n	8004226 <main+0x13a>
				case MAX_TEMP_ABS_:
					uartsendString((uint8_t *)I2C_MAX_TEMP_ABS_ALARM);
 80041fc:	4b16      	ldr	r3, [pc, #88]	; (8004258 <main+0x16c>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4618      	mov	r0, r3
 8004202:	f7fd f98f 	bl	8001524 <uartsendString>
					break;
 8004206:	e00e      	b.n	8004226 <main+0x13a>
				case MAX_TEMP_DIFF_:
					uartsendString((uint8_t *)I2C_MAX_TEMP_DIFF_ALARM);
 8004208:	4b14      	ldr	r3, [pc, #80]	; (800425c <main+0x170>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4618      	mov	r0, r3
 800420e:	f7fd f989 	bl	8001524 <uartsendString>
					break;
 8004212:	e008      	b.n	8004226 <main+0x13a>
				case MAX_HUM_DIFF_:
					uartsendString((uint8_t *)I2C_MAX_HUM_DIFF_ALARM);
 8004214:	4b12      	ldr	r3, [pc, #72]	; (8004260 <main+0x174>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4618      	mov	r0, r3
 800421a:	f7fd f983 	bl	8001524 <uartsendString>
					break;
 800421e:	e002      	b.n	8004226 <main+0x13a>
				default:
					break;
			}
		}
 8004220:	bf00      	nop
 8004222:	e790      	b.n	8004146 <main+0x5a>
					break;
 8004224:	bf00      	nop
		debounceFSM_update();
 8004226:	e78e      	b.n	8004146 <main+0x5a>
 8004228:	20000268 	.word	0x20000268
 800422c:	20000040 	.word	0x20000040
 8004230:	20000044 	.word	0x20000044
 8004234:	2000027e 	.word	0x2000027e
 8004238:	20000284 	.word	0x20000284
 800423c:	20000280 	.word	0x20000280
 8004240:	08004f38 	.word	0x08004f38
 8004244:	20000274 	.word	0x20000274
 8004248:	20000058 	.word	0x20000058
 800424c:	20000080 	.word	0x20000080
 8004250:	2000027f 	.word	0x2000027f
 8004254:	20000048 	.word	0x20000048
 8004258:	2000004c 	.word	0x2000004c
 800425c:	20000050 	.word	0x20000050
 8004260:	20000054 	.word	0x20000054

08004264 <SystemClock_Config>:
 *            Main regulator output voltage  = Scale1 mode
 *            Flash Latency(WS)              = 5
 * @param  None
 * @retval None
 */
static void SystemClock_Config(void) {
 8004264:	b580      	push	{r7, lr}
 8004266:	b094      	sub	sp, #80	; 0x50
 8004268:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 800426a:	2300      	movs	r3, #0
 800426c:	60bb      	str	r3, [r7, #8]
 800426e:	4b2c      	ldr	r3, [pc, #176]	; (8004320 <SystemClock_Config+0xbc>)
 8004270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004272:	4a2b      	ldr	r2, [pc, #172]	; (8004320 <SystemClock_Config+0xbc>)
 8004274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004278:	6413      	str	r3, [r2, #64]	; 0x40
 800427a:	4b29      	ldr	r3, [pc, #164]	; (8004320 <SystemClock_Config+0xbc>)
 800427c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004282:	60bb      	str	r3, [r7, #8]
 8004284:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is
	 clocked below the maximum system frequency, to update the voltage scaling value
	 regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004286:	2300      	movs	r3, #0
 8004288:	607b      	str	r3, [r7, #4]
 800428a:	4b26      	ldr	r3, [pc, #152]	; (8004324 <SystemClock_Config+0xc0>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a25      	ldr	r2, [pc, #148]	; (8004324 <SystemClock_Config+0xc0>)
 8004290:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004294:	6013      	str	r3, [r2, #0]
 8004296:	4b23      	ldr	r3, [pc, #140]	; (8004324 <SystemClock_Config+0xc0>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800429e:	607b      	str	r3, [r7, #4]
 80042a0:	687b      	ldr	r3, [r7, #4]

	/* Enable HSE Oscillator and activate PLL with HSE as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80042a2:	2301      	movs	r3, #1
 80042a4:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80042a6:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80042aa:	613b      	str	r3, [r7, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80042ac:	2302      	movs	r3, #2
 80042ae:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80042b0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042b4:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 8;
 80042b6:	2308      	movs	r3, #8
 80042b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 360;
 80042ba:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80042be:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80042c0:	2302      	movs	r3, #2
 80042c2:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80042c4:	2307      	movs	r3, #7
 80042c6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80042c8:	f107 030c 	add.w	r3, r7, #12
 80042cc:	4618      	mov	r0, r3
 80042ce:	f7fe feb3 	bl	8003038 <HAL_RCC_OscConfig>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <SystemClock_Config+0x78>
		/* Initialization Error */
		Error_Handler();
 80042d8:	f000 f826 	bl	8004328 <Error_Handler>
	}

	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 80042dc:	f7fe fe5c 	bl	8002f98 <HAL_PWREx_EnableOverDrive>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d001      	beq.n	80042ea <SystemClock_Config+0x86>
		/* Initialization Error */
		Error_Handler();
 80042e6:	f000 f81f 	bl	8004328 <Error_Handler>
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
	 clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
 80042ea:	230f      	movs	r3, #15
 80042ec:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80042ee:	2302      	movs	r3, #2
 80042f0:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80042f2:	2300      	movs	r3, #0
 80042f4:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80042f6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80042fa:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80042fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004300:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8004302:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004306:	2105      	movs	r1, #5
 8004308:	4618      	mov	r0, r3
 800430a:	f7ff f90d 	bl	8003528 <HAL_RCC_ClockConfig>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d001      	beq.n	8004318 <SystemClock_Config+0xb4>
		/* Initialization Error */
		Error_Handler();
 8004314:	f000 f808 	bl	8004328 <Error_Handler>
	}
}
 8004318:	bf00      	nop
 800431a:	3750      	adds	r7, #80	; 0x50
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}
 8004320:	40023800 	.word	0x40023800
 8004324:	40007000 	.word	0x40007000

08004328 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
static void Error_Handler(void) {
 8004328:	b580      	push	{r7, lr}
 800432a:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED2);
 800432c:	2001      	movs	r0, #1
 800432e:	f7fd f979 	bl	8001624 <BSP_LED_On>
	while (1) {
 8004332:	e7fe      	b.n	8004332 <Error_Handler+0xa>

08004334 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8004334:	f8df d034 	ldr.w	sp, [pc, #52]	; 800436c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004338:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800433a:	e003      	b.n	8004344 <LoopCopyDataInit>

0800433c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800433c:	4b0c      	ldr	r3, [pc, #48]	; (8004370 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800433e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004340:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004342:	3104      	adds	r1, #4

08004344 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004344:	480b      	ldr	r0, [pc, #44]	; (8004374 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004346:	4b0c      	ldr	r3, [pc, #48]	; (8004378 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004348:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800434a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800434c:	d3f6      	bcc.n	800433c <CopyDataInit>
  ldr  r2, =_sbss
 800434e:	4a0b      	ldr	r2, [pc, #44]	; (800437c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004350:	e002      	b.n	8004358 <LoopFillZerobss>

08004352 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004352:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004354:	f842 3b04 	str.w	r3, [r2], #4

08004358 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004358:	4b09      	ldr	r3, [pc, #36]	; (8004380 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800435a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800435c:	d3f9      	bcc.n	8004352 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800435e:	f7fd fa1b 	bl	8001798 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004362:	f000 f817 	bl	8004394 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004366:	f7ff fec1 	bl	80040ec <main>
  bx  lr    
 800436a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800436c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8004370:	08004fa0 	.word	0x08004fa0
  ldr  r0, =_sdata
 8004374:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004378:	2000010c 	.word	0x2000010c
  ldr  r2, =_sbss
 800437c:	2000010c 	.word	0x2000010c
  ldr  r3, = _ebss
 8004380:	20000298 	.word	0x20000298

08004384 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004384:	e7fe      	b.n	8004384 <ADC_IRQHandler>
	...

08004388 <__errno>:
 8004388:	4b01      	ldr	r3, [pc, #4]	; (8004390 <__errno+0x8>)
 800438a:	6818      	ldr	r0, [r3, #0]
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	200000a8 	.word	0x200000a8

08004394 <__libc_init_array>:
 8004394:	b570      	push	{r4, r5, r6, lr}
 8004396:	4d0d      	ldr	r5, [pc, #52]	; (80043cc <__libc_init_array+0x38>)
 8004398:	4c0d      	ldr	r4, [pc, #52]	; (80043d0 <__libc_init_array+0x3c>)
 800439a:	1b64      	subs	r4, r4, r5
 800439c:	10a4      	asrs	r4, r4, #2
 800439e:	2600      	movs	r6, #0
 80043a0:	42a6      	cmp	r6, r4
 80043a2:	d109      	bne.n	80043b8 <__libc_init_array+0x24>
 80043a4:	4d0b      	ldr	r5, [pc, #44]	; (80043d4 <__libc_init_array+0x40>)
 80043a6:	4c0c      	ldr	r4, [pc, #48]	; (80043d8 <__libc_init_array+0x44>)
 80043a8:	f000 fc9c 	bl	8004ce4 <_init>
 80043ac:	1b64      	subs	r4, r4, r5
 80043ae:	10a4      	asrs	r4, r4, #2
 80043b0:	2600      	movs	r6, #0
 80043b2:	42a6      	cmp	r6, r4
 80043b4:	d105      	bne.n	80043c2 <__libc_init_array+0x2e>
 80043b6:	bd70      	pop	{r4, r5, r6, pc}
 80043b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80043bc:	4798      	blx	r3
 80043be:	3601      	adds	r6, #1
 80043c0:	e7ee      	b.n	80043a0 <__libc_init_array+0xc>
 80043c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80043c6:	4798      	blx	r3
 80043c8:	3601      	adds	r6, #1
 80043ca:	e7f2      	b.n	80043b2 <__libc_init_array+0x1e>
 80043cc:	08004f98 	.word	0x08004f98
 80043d0:	08004f98 	.word	0x08004f98
 80043d4:	08004f98 	.word	0x08004f98
 80043d8:	08004f9c 	.word	0x08004f9c

080043dc <memset>:
 80043dc:	4402      	add	r2, r0
 80043de:	4603      	mov	r3, r0
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d100      	bne.n	80043e6 <memset+0xa>
 80043e4:	4770      	bx	lr
 80043e6:	f803 1b01 	strb.w	r1, [r3], #1
 80043ea:	e7f9      	b.n	80043e0 <memset+0x4>

080043ec <siprintf>:
 80043ec:	b40e      	push	{r1, r2, r3}
 80043ee:	b500      	push	{lr}
 80043f0:	b09c      	sub	sp, #112	; 0x70
 80043f2:	ab1d      	add	r3, sp, #116	; 0x74
 80043f4:	9002      	str	r0, [sp, #8]
 80043f6:	9006      	str	r0, [sp, #24]
 80043f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80043fc:	4809      	ldr	r0, [pc, #36]	; (8004424 <siprintf+0x38>)
 80043fe:	9107      	str	r1, [sp, #28]
 8004400:	9104      	str	r1, [sp, #16]
 8004402:	4909      	ldr	r1, [pc, #36]	; (8004428 <siprintf+0x3c>)
 8004404:	f853 2b04 	ldr.w	r2, [r3], #4
 8004408:	9105      	str	r1, [sp, #20]
 800440a:	6800      	ldr	r0, [r0, #0]
 800440c:	9301      	str	r3, [sp, #4]
 800440e:	a902      	add	r1, sp, #8
 8004410:	f000 f876 	bl	8004500 <_svfiprintf_r>
 8004414:	9b02      	ldr	r3, [sp, #8]
 8004416:	2200      	movs	r2, #0
 8004418:	701a      	strb	r2, [r3, #0]
 800441a:	b01c      	add	sp, #112	; 0x70
 800441c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004420:	b003      	add	sp, #12
 8004422:	4770      	bx	lr
 8004424:	200000a8 	.word	0x200000a8
 8004428:	ffff0208 	.word	0xffff0208

0800442c <strcat>:
 800442c:	b510      	push	{r4, lr}
 800442e:	4602      	mov	r2, r0
 8004430:	7814      	ldrb	r4, [r2, #0]
 8004432:	4613      	mov	r3, r2
 8004434:	3201      	adds	r2, #1
 8004436:	2c00      	cmp	r4, #0
 8004438:	d1fa      	bne.n	8004430 <strcat+0x4>
 800443a:	3b01      	subs	r3, #1
 800443c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004440:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004444:	2a00      	cmp	r2, #0
 8004446:	d1f9      	bne.n	800443c <strcat+0x10>
 8004448:	bd10      	pop	{r4, pc}

0800444a <__ssputs_r>:
 800444a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800444e:	688e      	ldr	r6, [r1, #8]
 8004450:	429e      	cmp	r6, r3
 8004452:	4682      	mov	sl, r0
 8004454:	460c      	mov	r4, r1
 8004456:	4690      	mov	r8, r2
 8004458:	461f      	mov	r7, r3
 800445a:	d838      	bhi.n	80044ce <__ssputs_r+0x84>
 800445c:	898a      	ldrh	r2, [r1, #12]
 800445e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004462:	d032      	beq.n	80044ca <__ssputs_r+0x80>
 8004464:	6825      	ldr	r5, [r4, #0]
 8004466:	6909      	ldr	r1, [r1, #16]
 8004468:	eba5 0901 	sub.w	r9, r5, r1
 800446c:	6965      	ldr	r5, [r4, #20]
 800446e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004472:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004476:	3301      	adds	r3, #1
 8004478:	444b      	add	r3, r9
 800447a:	106d      	asrs	r5, r5, #1
 800447c:	429d      	cmp	r5, r3
 800447e:	bf38      	it	cc
 8004480:	461d      	movcc	r5, r3
 8004482:	0553      	lsls	r3, r2, #21
 8004484:	d531      	bpl.n	80044ea <__ssputs_r+0xa0>
 8004486:	4629      	mov	r1, r5
 8004488:	f000 fb62 	bl	8004b50 <_malloc_r>
 800448c:	4606      	mov	r6, r0
 800448e:	b950      	cbnz	r0, 80044a6 <__ssputs_r+0x5c>
 8004490:	230c      	movs	r3, #12
 8004492:	f8ca 3000 	str.w	r3, [sl]
 8004496:	89a3      	ldrh	r3, [r4, #12]
 8004498:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800449c:	81a3      	strh	r3, [r4, #12]
 800449e:	f04f 30ff 	mov.w	r0, #4294967295
 80044a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044a6:	6921      	ldr	r1, [r4, #16]
 80044a8:	464a      	mov	r2, r9
 80044aa:	f000 fabd 	bl	8004a28 <memcpy>
 80044ae:	89a3      	ldrh	r3, [r4, #12]
 80044b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80044b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044b8:	81a3      	strh	r3, [r4, #12]
 80044ba:	6126      	str	r6, [r4, #16]
 80044bc:	6165      	str	r5, [r4, #20]
 80044be:	444e      	add	r6, r9
 80044c0:	eba5 0509 	sub.w	r5, r5, r9
 80044c4:	6026      	str	r6, [r4, #0]
 80044c6:	60a5      	str	r5, [r4, #8]
 80044c8:	463e      	mov	r6, r7
 80044ca:	42be      	cmp	r6, r7
 80044cc:	d900      	bls.n	80044d0 <__ssputs_r+0x86>
 80044ce:	463e      	mov	r6, r7
 80044d0:	6820      	ldr	r0, [r4, #0]
 80044d2:	4632      	mov	r2, r6
 80044d4:	4641      	mov	r1, r8
 80044d6:	f000 fab5 	bl	8004a44 <memmove>
 80044da:	68a3      	ldr	r3, [r4, #8]
 80044dc:	1b9b      	subs	r3, r3, r6
 80044de:	60a3      	str	r3, [r4, #8]
 80044e0:	6823      	ldr	r3, [r4, #0]
 80044e2:	4433      	add	r3, r6
 80044e4:	6023      	str	r3, [r4, #0]
 80044e6:	2000      	movs	r0, #0
 80044e8:	e7db      	b.n	80044a2 <__ssputs_r+0x58>
 80044ea:	462a      	mov	r2, r5
 80044ec:	f000 fba4 	bl	8004c38 <_realloc_r>
 80044f0:	4606      	mov	r6, r0
 80044f2:	2800      	cmp	r0, #0
 80044f4:	d1e1      	bne.n	80044ba <__ssputs_r+0x70>
 80044f6:	6921      	ldr	r1, [r4, #16]
 80044f8:	4650      	mov	r0, sl
 80044fa:	f000 fabd 	bl	8004a78 <_free_r>
 80044fe:	e7c7      	b.n	8004490 <__ssputs_r+0x46>

08004500 <_svfiprintf_r>:
 8004500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004504:	4698      	mov	r8, r3
 8004506:	898b      	ldrh	r3, [r1, #12]
 8004508:	061b      	lsls	r3, r3, #24
 800450a:	b09d      	sub	sp, #116	; 0x74
 800450c:	4607      	mov	r7, r0
 800450e:	460d      	mov	r5, r1
 8004510:	4614      	mov	r4, r2
 8004512:	d50e      	bpl.n	8004532 <_svfiprintf_r+0x32>
 8004514:	690b      	ldr	r3, [r1, #16]
 8004516:	b963      	cbnz	r3, 8004532 <_svfiprintf_r+0x32>
 8004518:	2140      	movs	r1, #64	; 0x40
 800451a:	f000 fb19 	bl	8004b50 <_malloc_r>
 800451e:	6028      	str	r0, [r5, #0]
 8004520:	6128      	str	r0, [r5, #16]
 8004522:	b920      	cbnz	r0, 800452e <_svfiprintf_r+0x2e>
 8004524:	230c      	movs	r3, #12
 8004526:	603b      	str	r3, [r7, #0]
 8004528:	f04f 30ff 	mov.w	r0, #4294967295
 800452c:	e0d1      	b.n	80046d2 <_svfiprintf_r+0x1d2>
 800452e:	2340      	movs	r3, #64	; 0x40
 8004530:	616b      	str	r3, [r5, #20]
 8004532:	2300      	movs	r3, #0
 8004534:	9309      	str	r3, [sp, #36]	; 0x24
 8004536:	2320      	movs	r3, #32
 8004538:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800453c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004540:	2330      	movs	r3, #48	; 0x30
 8004542:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80046ec <_svfiprintf_r+0x1ec>
 8004546:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800454a:	f04f 0901 	mov.w	r9, #1
 800454e:	4623      	mov	r3, r4
 8004550:	469a      	mov	sl, r3
 8004552:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004556:	b10a      	cbz	r2, 800455c <_svfiprintf_r+0x5c>
 8004558:	2a25      	cmp	r2, #37	; 0x25
 800455a:	d1f9      	bne.n	8004550 <_svfiprintf_r+0x50>
 800455c:	ebba 0b04 	subs.w	fp, sl, r4
 8004560:	d00b      	beq.n	800457a <_svfiprintf_r+0x7a>
 8004562:	465b      	mov	r3, fp
 8004564:	4622      	mov	r2, r4
 8004566:	4629      	mov	r1, r5
 8004568:	4638      	mov	r0, r7
 800456a:	f7ff ff6e 	bl	800444a <__ssputs_r>
 800456e:	3001      	adds	r0, #1
 8004570:	f000 80aa 	beq.w	80046c8 <_svfiprintf_r+0x1c8>
 8004574:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004576:	445a      	add	r2, fp
 8004578:	9209      	str	r2, [sp, #36]	; 0x24
 800457a:	f89a 3000 	ldrb.w	r3, [sl]
 800457e:	2b00      	cmp	r3, #0
 8004580:	f000 80a2 	beq.w	80046c8 <_svfiprintf_r+0x1c8>
 8004584:	2300      	movs	r3, #0
 8004586:	f04f 32ff 	mov.w	r2, #4294967295
 800458a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800458e:	f10a 0a01 	add.w	sl, sl, #1
 8004592:	9304      	str	r3, [sp, #16]
 8004594:	9307      	str	r3, [sp, #28]
 8004596:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800459a:	931a      	str	r3, [sp, #104]	; 0x68
 800459c:	4654      	mov	r4, sl
 800459e:	2205      	movs	r2, #5
 80045a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045a4:	4851      	ldr	r0, [pc, #324]	; (80046ec <_svfiprintf_r+0x1ec>)
 80045a6:	f7fb fe2b 	bl	8000200 <memchr>
 80045aa:	9a04      	ldr	r2, [sp, #16]
 80045ac:	b9d8      	cbnz	r0, 80045e6 <_svfiprintf_r+0xe6>
 80045ae:	06d0      	lsls	r0, r2, #27
 80045b0:	bf44      	itt	mi
 80045b2:	2320      	movmi	r3, #32
 80045b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045b8:	0711      	lsls	r1, r2, #28
 80045ba:	bf44      	itt	mi
 80045bc:	232b      	movmi	r3, #43	; 0x2b
 80045be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045c2:	f89a 3000 	ldrb.w	r3, [sl]
 80045c6:	2b2a      	cmp	r3, #42	; 0x2a
 80045c8:	d015      	beq.n	80045f6 <_svfiprintf_r+0xf6>
 80045ca:	9a07      	ldr	r2, [sp, #28]
 80045cc:	4654      	mov	r4, sl
 80045ce:	2000      	movs	r0, #0
 80045d0:	f04f 0c0a 	mov.w	ip, #10
 80045d4:	4621      	mov	r1, r4
 80045d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045da:	3b30      	subs	r3, #48	; 0x30
 80045dc:	2b09      	cmp	r3, #9
 80045de:	d94e      	bls.n	800467e <_svfiprintf_r+0x17e>
 80045e0:	b1b0      	cbz	r0, 8004610 <_svfiprintf_r+0x110>
 80045e2:	9207      	str	r2, [sp, #28]
 80045e4:	e014      	b.n	8004610 <_svfiprintf_r+0x110>
 80045e6:	eba0 0308 	sub.w	r3, r0, r8
 80045ea:	fa09 f303 	lsl.w	r3, r9, r3
 80045ee:	4313      	orrs	r3, r2
 80045f0:	9304      	str	r3, [sp, #16]
 80045f2:	46a2      	mov	sl, r4
 80045f4:	e7d2      	b.n	800459c <_svfiprintf_r+0x9c>
 80045f6:	9b03      	ldr	r3, [sp, #12]
 80045f8:	1d19      	adds	r1, r3, #4
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	9103      	str	r1, [sp, #12]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	bfbb      	ittet	lt
 8004602:	425b      	neglt	r3, r3
 8004604:	f042 0202 	orrlt.w	r2, r2, #2
 8004608:	9307      	strge	r3, [sp, #28]
 800460a:	9307      	strlt	r3, [sp, #28]
 800460c:	bfb8      	it	lt
 800460e:	9204      	strlt	r2, [sp, #16]
 8004610:	7823      	ldrb	r3, [r4, #0]
 8004612:	2b2e      	cmp	r3, #46	; 0x2e
 8004614:	d10c      	bne.n	8004630 <_svfiprintf_r+0x130>
 8004616:	7863      	ldrb	r3, [r4, #1]
 8004618:	2b2a      	cmp	r3, #42	; 0x2a
 800461a:	d135      	bne.n	8004688 <_svfiprintf_r+0x188>
 800461c:	9b03      	ldr	r3, [sp, #12]
 800461e:	1d1a      	adds	r2, r3, #4
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	9203      	str	r2, [sp, #12]
 8004624:	2b00      	cmp	r3, #0
 8004626:	bfb8      	it	lt
 8004628:	f04f 33ff 	movlt.w	r3, #4294967295
 800462c:	3402      	adds	r4, #2
 800462e:	9305      	str	r3, [sp, #20]
 8004630:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80046fc <_svfiprintf_r+0x1fc>
 8004634:	7821      	ldrb	r1, [r4, #0]
 8004636:	2203      	movs	r2, #3
 8004638:	4650      	mov	r0, sl
 800463a:	f7fb fde1 	bl	8000200 <memchr>
 800463e:	b140      	cbz	r0, 8004652 <_svfiprintf_r+0x152>
 8004640:	2340      	movs	r3, #64	; 0x40
 8004642:	eba0 000a 	sub.w	r0, r0, sl
 8004646:	fa03 f000 	lsl.w	r0, r3, r0
 800464a:	9b04      	ldr	r3, [sp, #16]
 800464c:	4303      	orrs	r3, r0
 800464e:	3401      	adds	r4, #1
 8004650:	9304      	str	r3, [sp, #16]
 8004652:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004656:	4826      	ldr	r0, [pc, #152]	; (80046f0 <_svfiprintf_r+0x1f0>)
 8004658:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800465c:	2206      	movs	r2, #6
 800465e:	f7fb fdcf 	bl	8000200 <memchr>
 8004662:	2800      	cmp	r0, #0
 8004664:	d038      	beq.n	80046d8 <_svfiprintf_r+0x1d8>
 8004666:	4b23      	ldr	r3, [pc, #140]	; (80046f4 <_svfiprintf_r+0x1f4>)
 8004668:	bb1b      	cbnz	r3, 80046b2 <_svfiprintf_r+0x1b2>
 800466a:	9b03      	ldr	r3, [sp, #12]
 800466c:	3307      	adds	r3, #7
 800466e:	f023 0307 	bic.w	r3, r3, #7
 8004672:	3308      	adds	r3, #8
 8004674:	9303      	str	r3, [sp, #12]
 8004676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004678:	4433      	add	r3, r6
 800467a:	9309      	str	r3, [sp, #36]	; 0x24
 800467c:	e767      	b.n	800454e <_svfiprintf_r+0x4e>
 800467e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004682:	460c      	mov	r4, r1
 8004684:	2001      	movs	r0, #1
 8004686:	e7a5      	b.n	80045d4 <_svfiprintf_r+0xd4>
 8004688:	2300      	movs	r3, #0
 800468a:	3401      	adds	r4, #1
 800468c:	9305      	str	r3, [sp, #20]
 800468e:	4619      	mov	r1, r3
 8004690:	f04f 0c0a 	mov.w	ip, #10
 8004694:	4620      	mov	r0, r4
 8004696:	f810 2b01 	ldrb.w	r2, [r0], #1
 800469a:	3a30      	subs	r2, #48	; 0x30
 800469c:	2a09      	cmp	r2, #9
 800469e:	d903      	bls.n	80046a8 <_svfiprintf_r+0x1a8>
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0c5      	beq.n	8004630 <_svfiprintf_r+0x130>
 80046a4:	9105      	str	r1, [sp, #20]
 80046a6:	e7c3      	b.n	8004630 <_svfiprintf_r+0x130>
 80046a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80046ac:	4604      	mov	r4, r0
 80046ae:	2301      	movs	r3, #1
 80046b0:	e7f0      	b.n	8004694 <_svfiprintf_r+0x194>
 80046b2:	ab03      	add	r3, sp, #12
 80046b4:	9300      	str	r3, [sp, #0]
 80046b6:	462a      	mov	r2, r5
 80046b8:	4b0f      	ldr	r3, [pc, #60]	; (80046f8 <_svfiprintf_r+0x1f8>)
 80046ba:	a904      	add	r1, sp, #16
 80046bc:	4638      	mov	r0, r7
 80046be:	f3af 8000 	nop.w
 80046c2:	1c42      	adds	r2, r0, #1
 80046c4:	4606      	mov	r6, r0
 80046c6:	d1d6      	bne.n	8004676 <_svfiprintf_r+0x176>
 80046c8:	89ab      	ldrh	r3, [r5, #12]
 80046ca:	065b      	lsls	r3, r3, #25
 80046cc:	f53f af2c 	bmi.w	8004528 <_svfiprintf_r+0x28>
 80046d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80046d2:	b01d      	add	sp, #116	; 0x74
 80046d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046d8:	ab03      	add	r3, sp, #12
 80046da:	9300      	str	r3, [sp, #0]
 80046dc:	462a      	mov	r2, r5
 80046de:	4b06      	ldr	r3, [pc, #24]	; (80046f8 <_svfiprintf_r+0x1f8>)
 80046e0:	a904      	add	r1, sp, #16
 80046e2:	4638      	mov	r0, r7
 80046e4:	f000 f87a 	bl	80047dc <_printf_i>
 80046e8:	e7eb      	b.n	80046c2 <_svfiprintf_r+0x1c2>
 80046ea:	bf00      	nop
 80046ec:	08004f5c 	.word	0x08004f5c
 80046f0:	08004f66 	.word	0x08004f66
 80046f4:	00000000 	.word	0x00000000
 80046f8:	0800444b 	.word	0x0800444b
 80046fc:	08004f62 	.word	0x08004f62

08004700 <_printf_common>:
 8004700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004704:	4616      	mov	r6, r2
 8004706:	4699      	mov	r9, r3
 8004708:	688a      	ldr	r2, [r1, #8]
 800470a:	690b      	ldr	r3, [r1, #16]
 800470c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004710:	4293      	cmp	r3, r2
 8004712:	bfb8      	it	lt
 8004714:	4613      	movlt	r3, r2
 8004716:	6033      	str	r3, [r6, #0]
 8004718:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800471c:	4607      	mov	r7, r0
 800471e:	460c      	mov	r4, r1
 8004720:	b10a      	cbz	r2, 8004726 <_printf_common+0x26>
 8004722:	3301      	adds	r3, #1
 8004724:	6033      	str	r3, [r6, #0]
 8004726:	6823      	ldr	r3, [r4, #0]
 8004728:	0699      	lsls	r1, r3, #26
 800472a:	bf42      	ittt	mi
 800472c:	6833      	ldrmi	r3, [r6, #0]
 800472e:	3302      	addmi	r3, #2
 8004730:	6033      	strmi	r3, [r6, #0]
 8004732:	6825      	ldr	r5, [r4, #0]
 8004734:	f015 0506 	ands.w	r5, r5, #6
 8004738:	d106      	bne.n	8004748 <_printf_common+0x48>
 800473a:	f104 0a19 	add.w	sl, r4, #25
 800473e:	68e3      	ldr	r3, [r4, #12]
 8004740:	6832      	ldr	r2, [r6, #0]
 8004742:	1a9b      	subs	r3, r3, r2
 8004744:	42ab      	cmp	r3, r5
 8004746:	dc26      	bgt.n	8004796 <_printf_common+0x96>
 8004748:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800474c:	1e13      	subs	r3, r2, #0
 800474e:	6822      	ldr	r2, [r4, #0]
 8004750:	bf18      	it	ne
 8004752:	2301      	movne	r3, #1
 8004754:	0692      	lsls	r2, r2, #26
 8004756:	d42b      	bmi.n	80047b0 <_printf_common+0xb0>
 8004758:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800475c:	4649      	mov	r1, r9
 800475e:	4638      	mov	r0, r7
 8004760:	47c0      	blx	r8
 8004762:	3001      	adds	r0, #1
 8004764:	d01e      	beq.n	80047a4 <_printf_common+0xa4>
 8004766:	6823      	ldr	r3, [r4, #0]
 8004768:	68e5      	ldr	r5, [r4, #12]
 800476a:	6832      	ldr	r2, [r6, #0]
 800476c:	f003 0306 	and.w	r3, r3, #6
 8004770:	2b04      	cmp	r3, #4
 8004772:	bf08      	it	eq
 8004774:	1aad      	subeq	r5, r5, r2
 8004776:	68a3      	ldr	r3, [r4, #8]
 8004778:	6922      	ldr	r2, [r4, #16]
 800477a:	bf0c      	ite	eq
 800477c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004780:	2500      	movne	r5, #0
 8004782:	4293      	cmp	r3, r2
 8004784:	bfc4      	itt	gt
 8004786:	1a9b      	subgt	r3, r3, r2
 8004788:	18ed      	addgt	r5, r5, r3
 800478a:	2600      	movs	r6, #0
 800478c:	341a      	adds	r4, #26
 800478e:	42b5      	cmp	r5, r6
 8004790:	d11a      	bne.n	80047c8 <_printf_common+0xc8>
 8004792:	2000      	movs	r0, #0
 8004794:	e008      	b.n	80047a8 <_printf_common+0xa8>
 8004796:	2301      	movs	r3, #1
 8004798:	4652      	mov	r2, sl
 800479a:	4649      	mov	r1, r9
 800479c:	4638      	mov	r0, r7
 800479e:	47c0      	blx	r8
 80047a0:	3001      	adds	r0, #1
 80047a2:	d103      	bne.n	80047ac <_printf_common+0xac>
 80047a4:	f04f 30ff 	mov.w	r0, #4294967295
 80047a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ac:	3501      	adds	r5, #1
 80047ae:	e7c6      	b.n	800473e <_printf_common+0x3e>
 80047b0:	18e1      	adds	r1, r4, r3
 80047b2:	1c5a      	adds	r2, r3, #1
 80047b4:	2030      	movs	r0, #48	; 0x30
 80047b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80047ba:	4422      	add	r2, r4
 80047bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80047c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80047c4:	3302      	adds	r3, #2
 80047c6:	e7c7      	b.n	8004758 <_printf_common+0x58>
 80047c8:	2301      	movs	r3, #1
 80047ca:	4622      	mov	r2, r4
 80047cc:	4649      	mov	r1, r9
 80047ce:	4638      	mov	r0, r7
 80047d0:	47c0      	blx	r8
 80047d2:	3001      	adds	r0, #1
 80047d4:	d0e6      	beq.n	80047a4 <_printf_common+0xa4>
 80047d6:	3601      	adds	r6, #1
 80047d8:	e7d9      	b.n	800478e <_printf_common+0x8e>
	...

080047dc <_printf_i>:
 80047dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047e0:	7e0f      	ldrb	r7, [r1, #24]
 80047e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80047e4:	2f78      	cmp	r7, #120	; 0x78
 80047e6:	4691      	mov	r9, r2
 80047e8:	4680      	mov	r8, r0
 80047ea:	460c      	mov	r4, r1
 80047ec:	469a      	mov	sl, r3
 80047ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80047f2:	d807      	bhi.n	8004804 <_printf_i+0x28>
 80047f4:	2f62      	cmp	r7, #98	; 0x62
 80047f6:	d80a      	bhi.n	800480e <_printf_i+0x32>
 80047f8:	2f00      	cmp	r7, #0
 80047fa:	f000 80d8 	beq.w	80049ae <_printf_i+0x1d2>
 80047fe:	2f58      	cmp	r7, #88	; 0x58
 8004800:	f000 80a3 	beq.w	800494a <_printf_i+0x16e>
 8004804:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004808:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800480c:	e03a      	b.n	8004884 <_printf_i+0xa8>
 800480e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004812:	2b15      	cmp	r3, #21
 8004814:	d8f6      	bhi.n	8004804 <_printf_i+0x28>
 8004816:	a101      	add	r1, pc, #4	; (adr r1, 800481c <_printf_i+0x40>)
 8004818:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800481c:	08004875 	.word	0x08004875
 8004820:	08004889 	.word	0x08004889
 8004824:	08004805 	.word	0x08004805
 8004828:	08004805 	.word	0x08004805
 800482c:	08004805 	.word	0x08004805
 8004830:	08004805 	.word	0x08004805
 8004834:	08004889 	.word	0x08004889
 8004838:	08004805 	.word	0x08004805
 800483c:	08004805 	.word	0x08004805
 8004840:	08004805 	.word	0x08004805
 8004844:	08004805 	.word	0x08004805
 8004848:	08004995 	.word	0x08004995
 800484c:	080048b9 	.word	0x080048b9
 8004850:	08004977 	.word	0x08004977
 8004854:	08004805 	.word	0x08004805
 8004858:	08004805 	.word	0x08004805
 800485c:	080049b7 	.word	0x080049b7
 8004860:	08004805 	.word	0x08004805
 8004864:	080048b9 	.word	0x080048b9
 8004868:	08004805 	.word	0x08004805
 800486c:	08004805 	.word	0x08004805
 8004870:	0800497f 	.word	0x0800497f
 8004874:	682b      	ldr	r3, [r5, #0]
 8004876:	1d1a      	adds	r2, r3, #4
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	602a      	str	r2, [r5, #0]
 800487c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004880:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004884:	2301      	movs	r3, #1
 8004886:	e0a3      	b.n	80049d0 <_printf_i+0x1f4>
 8004888:	6820      	ldr	r0, [r4, #0]
 800488a:	6829      	ldr	r1, [r5, #0]
 800488c:	0606      	lsls	r6, r0, #24
 800488e:	f101 0304 	add.w	r3, r1, #4
 8004892:	d50a      	bpl.n	80048aa <_printf_i+0xce>
 8004894:	680e      	ldr	r6, [r1, #0]
 8004896:	602b      	str	r3, [r5, #0]
 8004898:	2e00      	cmp	r6, #0
 800489a:	da03      	bge.n	80048a4 <_printf_i+0xc8>
 800489c:	232d      	movs	r3, #45	; 0x2d
 800489e:	4276      	negs	r6, r6
 80048a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048a4:	485e      	ldr	r0, [pc, #376]	; (8004a20 <_printf_i+0x244>)
 80048a6:	230a      	movs	r3, #10
 80048a8:	e019      	b.n	80048de <_printf_i+0x102>
 80048aa:	680e      	ldr	r6, [r1, #0]
 80048ac:	602b      	str	r3, [r5, #0]
 80048ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 80048b2:	bf18      	it	ne
 80048b4:	b236      	sxthne	r6, r6
 80048b6:	e7ef      	b.n	8004898 <_printf_i+0xbc>
 80048b8:	682b      	ldr	r3, [r5, #0]
 80048ba:	6820      	ldr	r0, [r4, #0]
 80048bc:	1d19      	adds	r1, r3, #4
 80048be:	6029      	str	r1, [r5, #0]
 80048c0:	0601      	lsls	r1, r0, #24
 80048c2:	d501      	bpl.n	80048c8 <_printf_i+0xec>
 80048c4:	681e      	ldr	r6, [r3, #0]
 80048c6:	e002      	b.n	80048ce <_printf_i+0xf2>
 80048c8:	0646      	lsls	r6, r0, #25
 80048ca:	d5fb      	bpl.n	80048c4 <_printf_i+0xe8>
 80048cc:	881e      	ldrh	r6, [r3, #0]
 80048ce:	4854      	ldr	r0, [pc, #336]	; (8004a20 <_printf_i+0x244>)
 80048d0:	2f6f      	cmp	r7, #111	; 0x6f
 80048d2:	bf0c      	ite	eq
 80048d4:	2308      	moveq	r3, #8
 80048d6:	230a      	movne	r3, #10
 80048d8:	2100      	movs	r1, #0
 80048da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80048de:	6865      	ldr	r5, [r4, #4]
 80048e0:	60a5      	str	r5, [r4, #8]
 80048e2:	2d00      	cmp	r5, #0
 80048e4:	bfa2      	ittt	ge
 80048e6:	6821      	ldrge	r1, [r4, #0]
 80048e8:	f021 0104 	bicge.w	r1, r1, #4
 80048ec:	6021      	strge	r1, [r4, #0]
 80048ee:	b90e      	cbnz	r6, 80048f4 <_printf_i+0x118>
 80048f0:	2d00      	cmp	r5, #0
 80048f2:	d04d      	beq.n	8004990 <_printf_i+0x1b4>
 80048f4:	4615      	mov	r5, r2
 80048f6:	fbb6 f1f3 	udiv	r1, r6, r3
 80048fa:	fb03 6711 	mls	r7, r3, r1, r6
 80048fe:	5dc7      	ldrb	r7, [r0, r7]
 8004900:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004904:	4637      	mov	r7, r6
 8004906:	42bb      	cmp	r3, r7
 8004908:	460e      	mov	r6, r1
 800490a:	d9f4      	bls.n	80048f6 <_printf_i+0x11a>
 800490c:	2b08      	cmp	r3, #8
 800490e:	d10b      	bne.n	8004928 <_printf_i+0x14c>
 8004910:	6823      	ldr	r3, [r4, #0]
 8004912:	07de      	lsls	r6, r3, #31
 8004914:	d508      	bpl.n	8004928 <_printf_i+0x14c>
 8004916:	6923      	ldr	r3, [r4, #16]
 8004918:	6861      	ldr	r1, [r4, #4]
 800491a:	4299      	cmp	r1, r3
 800491c:	bfde      	ittt	le
 800491e:	2330      	movle	r3, #48	; 0x30
 8004920:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004924:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004928:	1b52      	subs	r2, r2, r5
 800492a:	6122      	str	r2, [r4, #16]
 800492c:	f8cd a000 	str.w	sl, [sp]
 8004930:	464b      	mov	r3, r9
 8004932:	aa03      	add	r2, sp, #12
 8004934:	4621      	mov	r1, r4
 8004936:	4640      	mov	r0, r8
 8004938:	f7ff fee2 	bl	8004700 <_printf_common>
 800493c:	3001      	adds	r0, #1
 800493e:	d14c      	bne.n	80049da <_printf_i+0x1fe>
 8004940:	f04f 30ff 	mov.w	r0, #4294967295
 8004944:	b004      	add	sp, #16
 8004946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800494a:	4835      	ldr	r0, [pc, #212]	; (8004a20 <_printf_i+0x244>)
 800494c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004950:	6829      	ldr	r1, [r5, #0]
 8004952:	6823      	ldr	r3, [r4, #0]
 8004954:	f851 6b04 	ldr.w	r6, [r1], #4
 8004958:	6029      	str	r1, [r5, #0]
 800495a:	061d      	lsls	r5, r3, #24
 800495c:	d514      	bpl.n	8004988 <_printf_i+0x1ac>
 800495e:	07df      	lsls	r7, r3, #31
 8004960:	bf44      	itt	mi
 8004962:	f043 0320 	orrmi.w	r3, r3, #32
 8004966:	6023      	strmi	r3, [r4, #0]
 8004968:	b91e      	cbnz	r6, 8004972 <_printf_i+0x196>
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	f023 0320 	bic.w	r3, r3, #32
 8004970:	6023      	str	r3, [r4, #0]
 8004972:	2310      	movs	r3, #16
 8004974:	e7b0      	b.n	80048d8 <_printf_i+0xfc>
 8004976:	6823      	ldr	r3, [r4, #0]
 8004978:	f043 0320 	orr.w	r3, r3, #32
 800497c:	6023      	str	r3, [r4, #0]
 800497e:	2378      	movs	r3, #120	; 0x78
 8004980:	4828      	ldr	r0, [pc, #160]	; (8004a24 <_printf_i+0x248>)
 8004982:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004986:	e7e3      	b.n	8004950 <_printf_i+0x174>
 8004988:	0659      	lsls	r1, r3, #25
 800498a:	bf48      	it	mi
 800498c:	b2b6      	uxthmi	r6, r6
 800498e:	e7e6      	b.n	800495e <_printf_i+0x182>
 8004990:	4615      	mov	r5, r2
 8004992:	e7bb      	b.n	800490c <_printf_i+0x130>
 8004994:	682b      	ldr	r3, [r5, #0]
 8004996:	6826      	ldr	r6, [r4, #0]
 8004998:	6961      	ldr	r1, [r4, #20]
 800499a:	1d18      	adds	r0, r3, #4
 800499c:	6028      	str	r0, [r5, #0]
 800499e:	0635      	lsls	r5, r6, #24
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	d501      	bpl.n	80049a8 <_printf_i+0x1cc>
 80049a4:	6019      	str	r1, [r3, #0]
 80049a6:	e002      	b.n	80049ae <_printf_i+0x1d2>
 80049a8:	0670      	lsls	r0, r6, #25
 80049aa:	d5fb      	bpl.n	80049a4 <_printf_i+0x1c8>
 80049ac:	8019      	strh	r1, [r3, #0]
 80049ae:	2300      	movs	r3, #0
 80049b0:	6123      	str	r3, [r4, #16]
 80049b2:	4615      	mov	r5, r2
 80049b4:	e7ba      	b.n	800492c <_printf_i+0x150>
 80049b6:	682b      	ldr	r3, [r5, #0]
 80049b8:	1d1a      	adds	r2, r3, #4
 80049ba:	602a      	str	r2, [r5, #0]
 80049bc:	681d      	ldr	r5, [r3, #0]
 80049be:	6862      	ldr	r2, [r4, #4]
 80049c0:	2100      	movs	r1, #0
 80049c2:	4628      	mov	r0, r5
 80049c4:	f7fb fc1c 	bl	8000200 <memchr>
 80049c8:	b108      	cbz	r0, 80049ce <_printf_i+0x1f2>
 80049ca:	1b40      	subs	r0, r0, r5
 80049cc:	6060      	str	r0, [r4, #4]
 80049ce:	6863      	ldr	r3, [r4, #4]
 80049d0:	6123      	str	r3, [r4, #16]
 80049d2:	2300      	movs	r3, #0
 80049d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049d8:	e7a8      	b.n	800492c <_printf_i+0x150>
 80049da:	6923      	ldr	r3, [r4, #16]
 80049dc:	462a      	mov	r2, r5
 80049de:	4649      	mov	r1, r9
 80049e0:	4640      	mov	r0, r8
 80049e2:	47d0      	blx	sl
 80049e4:	3001      	adds	r0, #1
 80049e6:	d0ab      	beq.n	8004940 <_printf_i+0x164>
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	079b      	lsls	r3, r3, #30
 80049ec:	d413      	bmi.n	8004a16 <_printf_i+0x23a>
 80049ee:	68e0      	ldr	r0, [r4, #12]
 80049f0:	9b03      	ldr	r3, [sp, #12]
 80049f2:	4298      	cmp	r0, r3
 80049f4:	bfb8      	it	lt
 80049f6:	4618      	movlt	r0, r3
 80049f8:	e7a4      	b.n	8004944 <_printf_i+0x168>
 80049fa:	2301      	movs	r3, #1
 80049fc:	4632      	mov	r2, r6
 80049fe:	4649      	mov	r1, r9
 8004a00:	4640      	mov	r0, r8
 8004a02:	47d0      	blx	sl
 8004a04:	3001      	adds	r0, #1
 8004a06:	d09b      	beq.n	8004940 <_printf_i+0x164>
 8004a08:	3501      	adds	r5, #1
 8004a0a:	68e3      	ldr	r3, [r4, #12]
 8004a0c:	9903      	ldr	r1, [sp, #12]
 8004a0e:	1a5b      	subs	r3, r3, r1
 8004a10:	42ab      	cmp	r3, r5
 8004a12:	dcf2      	bgt.n	80049fa <_printf_i+0x21e>
 8004a14:	e7eb      	b.n	80049ee <_printf_i+0x212>
 8004a16:	2500      	movs	r5, #0
 8004a18:	f104 0619 	add.w	r6, r4, #25
 8004a1c:	e7f5      	b.n	8004a0a <_printf_i+0x22e>
 8004a1e:	bf00      	nop
 8004a20:	08004f6d 	.word	0x08004f6d
 8004a24:	08004f7e 	.word	0x08004f7e

08004a28 <memcpy>:
 8004a28:	440a      	add	r2, r1
 8004a2a:	4291      	cmp	r1, r2
 8004a2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a30:	d100      	bne.n	8004a34 <memcpy+0xc>
 8004a32:	4770      	bx	lr
 8004a34:	b510      	push	{r4, lr}
 8004a36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a3e:	4291      	cmp	r1, r2
 8004a40:	d1f9      	bne.n	8004a36 <memcpy+0xe>
 8004a42:	bd10      	pop	{r4, pc}

08004a44 <memmove>:
 8004a44:	4288      	cmp	r0, r1
 8004a46:	b510      	push	{r4, lr}
 8004a48:	eb01 0402 	add.w	r4, r1, r2
 8004a4c:	d902      	bls.n	8004a54 <memmove+0x10>
 8004a4e:	4284      	cmp	r4, r0
 8004a50:	4623      	mov	r3, r4
 8004a52:	d807      	bhi.n	8004a64 <memmove+0x20>
 8004a54:	1e43      	subs	r3, r0, #1
 8004a56:	42a1      	cmp	r1, r4
 8004a58:	d008      	beq.n	8004a6c <memmove+0x28>
 8004a5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004a62:	e7f8      	b.n	8004a56 <memmove+0x12>
 8004a64:	4402      	add	r2, r0
 8004a66:	4601      	mov	r1, r0
 8004a68:	428a      	cmp	r2, r1
 8004a6a:	d100      	bne.n	8004a6e <memmove+0x2a>
 8004a6c:	bd10      	pop	{r4, pc}
 8004a6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004a72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004a76:	e7f7      	b.n	8004a68 <memmove+0x24>

08004a78 <_free_r>:
 8004a78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004a7a:	2900      	cmp	r1, #0
 8004a7c:	d044      	beq.n	8004b08 <_free_r+0x90>
 8004a7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a82:	9001      	str	r0, [sp, #4]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	f1a1 0404 	sub.w	r4, r1, #4
 8004a8a:	bfb8      	it	lt
 8004a8c:	18e4      	addlt	r4, r4, r3
 8004a8e:	f000 f913 	bl	8004cb8 <__malloc_lock>
 8004a92:	4a1e      	ldr	r2, [pc, #120]	; (8004b0c <_free_r+0x94>)
 8004a94:	9801      	ldr	r0, [sp, #4]
 8004a96:	6813      	ldr	r3, [r2, #0]
 8004a98:	b933      	cbnz	r3, 8004aa8 <_free_r+0x30>
 8004a9a:	6063      	str	r3, [r4, #4]
 8004a9c:	6014      	str	r4, [r2, #0]
 8004a9e:	b003      	add	sp, #12
 8004aa0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004aa4:	f000 b90e 	b.w	8004cc4 <__malloc_unlock>
 8004aa8:	42a3      	cmp	r3, r4
 8004aaa:	d908      	bls.n	8004abe <_free_r+0x46>
 8004aac:	6825      	ldr	r5, [r4, #0]
 8004aae:	1961      	adds	r1, r4, r5
 8004ab0:	428b      	cmp	r3, r1
 8004ab2:	bf01      	itttt	eq
 8004ab4:	6819      	ldreq	r1, [r3, #0]
 8004ab6:	685b      	ldreq	r3, [r3, #4]
 8004ab8:	1949      	addeq	r1, r1, r5
 8004aba:	6021      	streq	r1, [r4, #0]
 8004abc:	e7ed      	b.n	8004a9a <_free_r+0x22>
 8004abe:	461a      	mov	r2, r3
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	b10b      	cbz	r3, 8004ac8 <_free_r+0x50>
 8004ac4:	42a3      	cmp	r3, r4
 8004ac6:	d9fa      	bls.n	8004abe <_free_r+0x46>
 8004ac8:	6811      	ldr	r1, [r2, #0]
 8004aca:	1855      	adds	r5, r2, r1
 8004acc:	42a5      	cmp	r5, r4
 8004ace:	d10b      	bne.n	8004ae8 <_free_r+0x70>
 8004ad0:	6824      	ldr	r4, [r4, #0]
 8004ad2:	4421      	add	r1, r4
 8004ad4:	1854      	adds	r4, r2, r1
 8004ad6:	42a3      	cmp	r3, r4
 8004ad8:	6011      	str	r1, [r2, #0]
 8004ada:	d1e0      	bne.n	8004a9e <_free_r+0x26>
 8004adc:	681c      	ldr	r4, [r3, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	6053      	str	r3, [r2, #4]
 8004ae2:	4421      	add	r1, r4
 8004ae4:	6011      	str	r1, [r2, #0]
 8004ae6:	e7da      	b.n	8004a9e <_free_r+0x26>
 8004ae8:	d902      	bls.n	8004af0 <_free_r+0x78>
 8004aea:	230c      	movs	r3, #12
 8004aec:	6003      	str	r3, [r0, #0]
 8004aee:	e7d6      	b.n	8004a9e <_free_r+0x26>
 8004af0:	6825      	ldr	r5, [r4, #0]
 8004af2:	1961      	adds	r1, r4, r5
 8004af4:	428b      	cmp	r3, r1
 8004af6:	bf04      	itt	eq
 8004af8:	6819      	ldreq	r1, [r3, #0]
 8004afa:	685b      	ldreq	r3, [r3, #4]
 8004afc:	6063      	str	r3, [r4, #4]
 8004afe:	bf04      	itt	eq
 8004b00:	1949      	addeq	r1, r1, r5
 8004b02:	6021      	streq	r1, [r4, #0]
 8004b04:	6054      	str	r4, [r2, #4]
 8004b06:	e7ca      	b.n	8004a9e <_free_r+0x26>
 8004b08:	b003      	add	sp, #12
 8004b0a:	bd30      	pop	{r4, r5, pc}
 8004b0c:	20000288 	.word	0x20000288

08004b10 <sbrk_aligned>:
 8004b10:	b570      	push	{r4, r5, r6, lr}
 8004b12:	4e0e      	ldr	r6, [pc, #56]	; (8004b4c <sbrk_aligned+0x3c>)
 8004b14:	460c      	mov	r4, r1
 8004b16:	6831      	ldr	r1, [r6, #0]
 8004b18:	4605      	mov	r5, r0
 8004b1a:	b911      	cbnz	r1, 8004b22 <sbrk_aligned+0x12>
 8004b1c:	f000 f8bc 	bl	8004c98 <_sbrk_r>
 8004b20:	6030      	str	r0, [r6, #0]
 8004b22:	4621      	mov	r1, r4
 8004b24:	4628      	mov	r0, r5
 8004b26:	f000 f8b7 	bl	8004c98 <_sbrk_r>
 8004b2a:	1c43      	adds	r3, r0, #1
 8004b2c:	d00a      	beq.n	8004b44 <sbrk_aligned+0x34>
 8004b2e:	1cc4      	adds	r4, r0, #3
 8004b30:	f024 0403 	bic.w	r4, r4, #3
 8004b34:	42a0      	cmp	r0, r4
 8004b36:	d007      	beq.n	8004b48 <sbrk_aligned+0x38>
 8004b38:	1a21      	subs	r1, r4, r0
 8004b3a:	4628      	mov	r0, r5
 8004b3c:	f000 f8ac 	bl	8004c98 <_sbrk_r>
 8004b40:	3001      	adds	r0, #1
 8004b42:	d101      	bne.n	8004b48 <sbrk_aligned+0x38>
 8004b44:	f04f 34ff 	mov.w	r4, #4294967295
 8004b48:	4620      	mov	r0, r4
 8004b4a:	bd70      	pop	{r4, r5, r6, pc}
 8004b4c:	2000028c 	.word	0x2000028c

08004b50 <_malloc_r>:
 8004b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b54:	1ccd      	adds	r5, r1, #3
 8004b56:	f025 0503 	bic.w	r5, r5, #3
 8004b5a:	3508      	adds	r5, #8
 8004b5c:	2d0c      	cmp	r5, #12
 8004b5e:	bf38      	it	cc
 8004b60:	250c      	movcc	r5, #12
 8004b62:	2d00      	cmp	r5, #0
 8004b64:	4607      	mov	r7, r0
 8004b66:	db01      	blt.n	8004b6c <_malloc_r+0x1c>
 8004b68:	42a9      	cmp	r1, r5
 8004b6a:	d905      	bls.n	8004b78 <_malloc_r+0x28>
 8004b6c:	230c      	movs	r3, #12
 8004b6e:	603b      	str	r3, [r7, #0]
 8004b70:	2600      	movs	r6, #0
 8004b72:	4630      	mov	r0, r6
 8004b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b78:	4e2e      	ldr	r6, [pc, #184]	; (8004c34 <_malloc_r+0xe4>)
 8004b7a:	f000 f89d 	bl	8004cb8 <__malloc_lock>
 8004b7e:	6833      	ldr	r3, [r6, #0]
 8004b80:	461c      	mov	r4, r3
 8004b82:	bb34      	cbnz	r4, 8004bd2 <_malloc_r+0x82>
 8004b84:	4629      	mov	r1, r5
 8004b86:	4638      	mov	r0, r7
 8004b88:	f7ff ffc2 	bl	8004b10 <sbrk_aligned>
 8004b8c:	1c43      	adds	r3, r0, #1
 8004b8e:	4604      	mov	r4, r0
 8004b90:	d14d      	bne.n	8004c2e <_malloc_r+0xde>
 8004b92:	6834      	ldr	r4, [r6, #0]
 8004b94:	4626      	mov	r6, r4
 8004b96:	2e00      	cmp	r6, #0
 8004b98:	d140      	bne.n	8004c1c <_malloc_r+0xcc>
 8004b9a:	6823      	ldr	r3, [r4, #0]
 8004b9c:	4631      	mov	r1, r6
 8004b9e:	4638      	mov	r0, r7
 8004ba0:	eb04 0803 	add.w	r8, r4, r3
 8004ba4:	f000 f878 	bl	8004c98 <_sbrk_r>
 8004ba8:	4580      	cmp	r8, r0
 8004baa:	d13a      	bne.n	8004c22 <_malloc_r+0xd2>
 8004bac:	6821      	ldr	r1, [r4, #0]
 8004bae:	3503      	adds	r5, #3
 8004bb0:	1a6d      	subs	r5, r5, r1
 8004bb2:	f025 0503 	bic.w	r5, r5, #3
 8004bb6:	3508      	adds	r5, #8
 8004bb8:	2d0c      	cmp	r5, #12
 8004bba:	bf38      	it	cc
 8004bbc:	250c      	movcc	r5, #12
 8004bbe:	4629      	mov	r1, r5
 8004bc0:	4638      	mov	r0, r7
 8004bc2:	f7ff ffa5 	bl	8004b10 <sbrk_aligned>
 8004bc6:	3001      	adds	r0, #1
 8004bc8:	d02b      	beq.n	8004c22 <_malloc_r+0xd2>
 8004bca:	6823      	ldr	r3, [r4, #0]
 8004bcc:	442b      	add	r3, r5
 8004bce:	6023      	str	r3, [r4, #0]
 8004bd0:	e00e      	b.n	8004bf0 <_malloc_r+0xa0>
 8004bd2:	6822      	ldr	r2, [r4, #0]
 8004bd4:	1b52      	subs	r2, r2, r5
 8004bd6:	d41e      	bmi.n	8004c16 <_malloc_r+0xc6>
 8004bd8:	2a0b      	cmp	r2, #11
 8004bda:	d916      	bls.n	8004c0a <_malloc_r+0xba>
 8004bdc:	1961      	adds	r1, r4, r5
 8004bde:	42a3      	cmp	r3, r4
 8004be0:	6025      	str	r5, [r4, #0]
 8004be2:	bf18      	it	ne
 8004be4:	6059      	strne	r1, [r3, #4]
 8004be6:	6863      	ldr	r3, [r4, #4]
 8004be8:	bf08      	it	eq
 8004bea:	6031      	streq	r1, [r6, #0]
 8004bec:	5162      	str	r2, [r4, r5]
 8004bee:	604b      	str	r3, [r1, #4]
 8004bf0:	4638      	mov	r0, r7
 8004bf2:	f104 060b 	add.w	r6, r4, #11
 8004bf6:	f000 f865 	bl	8004cc4 <__malloc_unlock>
 8004bfa:	f026 0607 	bic.w	r6, r6, #7
 8004bfe:	1d23      	adds	r3, r4, #4
 8004c00:	1af2      	subs	r2, r6, r3
 8004c02:	d0b6      	beq.n	8004b72 <_malloc_r+0x22>
 8004c04:	1b9b      	subs	r3, r3, r6
 8004c06:	50a3      	str	r3, [r4, r2]
 8004c08:	e7b3      	b.n	8004b72 <_malloc_r+0x22>
 8004c0a:	6862      	ldr	r2, [r4, #4]
 8004c0c:	42a3      	cmp	r3, r4
 8004c0e:	bf0c      	ite	eq
 8004c10:	6032      	streq	r2, [r6, #0]
 8004c12:	605a      	strne	r2, [r3, #4]
 8004c14:	e7ec      	b.n	8004bf0 <_malloc_r+0xa0>
 8004c16:	4623      	mov	r3, r4
 8004c18:	6864      	ldr	r4, [r4, #4]
 8004c1a:	e7b2      	b.n	8004b82 <_malloc_r+0x32>
 8004c1c:	4634      	mov	r4, r6
 8004c1e:	6876      	ldr	r6, [r6, #4]
 8004c20:	e7b9      	b.n	8004b96 <_malloc_r+0x46>
 8004c22:	230c      	movs	r3, #12
 8004c24:	603b      	str	r3, [r7, #0]
 8004c26:	4638      	mov	r0, r7
 8004c28:	f000 f84c 	bl	8004cc4 <__malloc_unlock>
 8004c2c:	e7a1      	b.n	8004b72 <_malloc_r+0x22>
 8004c2e:	6025      	str	r5, [r4, #0]
 8004c30:	e7de      	b.n	8004bf0 <_malloc_r+0xa0>
 8004c32:	bf00      	nop
 8004c34:	20000288 	.word	0x20000288

08004c38 <_realloc_r>:
 8004c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c3c:	4680      	mov	r8, r0
 8004c3e:	4614      	mov	r4, r2
 8004c40:	460e      	mov	r6, r1
 8004c42:	b921      	cbnz	r1, 8004c4e <_realloc_r+0x16>
 8004c44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c48:	4611      	mov	r1, r2
 8004c4a:	f7ff bf81 	b.w	8004b50 <_malloc_r>
 8004c4e:	b92a      	cbnz	r2, 8004c5c <_realloc_r+0x24>
 8004c50:	f7ff ff12 	bl	8004a78 <_free_r>
 8004c54:	4625      	mov	r5, r4
 8004c56:	4628      	mov	r0, r5
 8004c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c5c:	f000 f838 	bl	8004cd0 <_malloc_usable_size_r>
 8004c60:	4284      	cmp	r4, r0
 8004c62:	4607      	mov	r7, r0
 8004c64:	d802      	bhi.n	8004c6c <_realloc_r+0x34>
 8004c66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004c6a:	d812      	bhi.n	8004c92 <_realloc_r+0x5a>
 8004c6c:	4621      	mov	r1, r4
 8004c6e:	4640      	mov	r0, r8
 8004c70:	f7ff ff6e 	bl	8004b50 <_malloc_r>
 8004c74:	4605      	mov	r5, r0
 8004c76:	2800      	cmp	r0, #0
 8004c78:	d0ed      	beq.n	8004c56 <_realloc_r+0x1e>
 8004c7a:	42bc      	cmp	r4, r7
 8004c7c:	4622      	mov	r2, r4
 8004c7e:	4631      	mov	r1, r6
 8004c80:	bf28      	it	cs
 8004c82:	463a      	movcs	r2, r7
 8004c84:	f7ff fed0 	bl	8004a28 <memcpy>
 8004c88:	4631      	mov	r1, r6
 8004c8a:	4640      	mov	r0, r8
 8004c8c:	f7ff fef4 	bl	8004a78 <_free_r>
 8004c90:	e7e1      	b.n	8004c56 <_realloc_r+0x1e>
 8004c92:	4635      	mov	r5, r6
 8004c94:	e7df      	b.n	8004c56 <_realloc_r+0x1e>
	...

08004c98 <_sbrk_r>:
 8004c98:	b538      	push	{r3, r4, r5, lr}
 8004c9a:	4d06      	ldr	r5, [pc, #24]	; (8004cb4 <_sbrk_r+0x1c>)
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	4604      	mov	r4, r0
 8004ca0:	4608      	mov	r0, r1
 8004ca2:	602b      	str	r3, [r5, #0]
 8004ca4:	f7fc fddc 	bl	8001860 <_sbrk>
 8004ca8:	1c43      	adds	r3, r0, #1
 8004caa:	d102      	bne.n	8004cb2 <_sbrk_r+0x1a>
 8004cac:	682b      	ldr	r3, [r5, #0]
 8004cae:	b103      	cbz	r3, 8004cb2 <_sbrk_r+0x1a>
 8004cb0:	6023      	str	r3, [r4, #0]
 8004cb2:	bd38      	pop	{r3, r4, r5, pc}
 8004cb4:	20000290 	.word	0x20000290

08004cb8 <__malloc_lock>:
 8004cb8:	4801      	ldr	r0, [pc, #4]	; (8004cc0 <__malloc_lock+0x8>)
 8004cba:	f000 b811 	b.w	8004ce0 <__retarget_lock_acquire_recursive>
 8004cbe:	bf00      	nop
 8004cc0:	20000294 	.word	0x20000294

08004cc4 <__malloc_unlock>:
 8004cc4:	4801      	ldr	r0, [pc, #4]	; (8004ccc <__malloc_unlock+0x8>)
 8004cc6:	f000 b80c 	b.w	8004ce2 <__retarget_lock_release_recursive>
 8004cca:	bf00      	nop
 8004ccc:	20000294 	.word	0x20000294

08004cd0 <_malloc_usable_size_r>:
 8004cd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cd4:	1f18      	subs	r0, r3, #4
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	bfbc      	itt	lt
 8004cda:	580b      	ldrlt	r3, [r1, r0]
 8004cdc:	18c0      	addlt	r0, r0, r3
 8004cde:	4770      	bx	lr

08004ce0 <__retarget_lock_acquire_recursive>:
 8004ce0:	4770      	bx	lr

08004ce2 <__retarget_lock_release_recursive>:
 8004ce2:	4770      	bx	lr

08004ce4 <_init>:
 8004ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ce6:	bf00      	nop
 8004ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cea:	bc08      	pop	{r3}
 8004cec:	469e      	mov	lr, r3
 8004cee:	4770      	bx	lr

08004cf0 <_fini>:
 8004cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cf2:	bf00      	nop
 8004cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cf6:	bc08      	pop	{r3}
 8004cf8:	469e      	mov	lr, r3
 8004cfa:	4770      	bx	lr
