Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student/VGA/TOP.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <behavioral>).
Entity <TOP> analyzed. Unit <TOP> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TOP>.
    Related source file is "/home/student/VGA/TOP.vhd".
WARNING:Xst:1780 - Signal <ypos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <xpos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <hso>.
    Found 1-bit register for signal <vso>.
    Found 4-bit register for signal <blue>.
    Found 29-bit comparator greater for signal <blue$cmp_gt0000> created at line 131.
    Found 29-bit comparator greater for signal <blue$cmp_gt0001> created at line 126.
    Found 29-bit comparator less for signal <blue$cmp_lt0000> created at line 131.
    Found 29-bit comparator less for signal <blue$cmp_lt0001> created at line 116.
    Found 1-bit register for signal <clkdiv2>.
    Found 1-bit register for signal <enable>.
    Found 4-bit register for signal <green>.
    Found 1-bit register for signal <hscreen>.
    Found 32-bit comparator greater for signal <hscreen$cmp_gt0000> created at line 65.
    Found 32-bit comparator less for signal <hscreen$cmp_lt0000> created at line 65.
    Found 32-bit comparator less for signal <hso$cmp_lt0000> created at line 60.
    Found 4-bit register for signal <red>.
    Found 1-bit register for signal <vscreen>.
    Found 32-bit comparator greater for signal <vscreen$cmp_gt0000> created at line 93.
    Found 32-bit comparator less for signal <vscreen$cmp_lt0000> created at line 93.
    Found 32-bit comparator less for signal <vso$cmp_lt0000> created at line 87.
    Found 32-bit register for signal <x>.
    Found 32-bit adder for signal <x$addsub0000> created at line 56.
    Found 32-bit register for signal <x0>.
    Found 32-bit adder for signal <x0$addsub0000> created at line 83.
    Found 29-bit register for signal <xpos0>.
    Found 29-bit adder for signal <xpos0$addsub0000> created at line 108.
    Found 29-bit register for signal <ypos0>.
    Found 29-bit adder for signal <ypos0$addsub0000> created at line 114.
    Summary:
	inferred 140 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <TOP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 29-bit adder                                          : 2
 32-bit adder                                          : 2
# Registers                                            : 13
 1-bit register                                        : 6
 29-bit register                                       : 2
 32-bit register                                       : 2
 4-bit register                                        : 3
# Comparators                                          : 10
 29-bit comparator greater                             : 2
 29-bit comparator less                                : 2
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 29-bit adder                                          : 2
 32-bit adder                                          : 2
# Registers                                            : 140
 Flip-Flops                                            : 140
# Comparators                                          : 10
 29-bit comparator greater                             : 2
 29-bit comparator less                                : 2
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <green_0> in Unit <TOP> is equivalent to the following 3 FFs/Latches, which will be removed : <green_1> <green_2> <green_3> 
INFO:Xst:2261 - The FF/Latch <blue_0> in Unit <TOP> is equivalent to the following 3 FFs/Latches, which will be removed : <blue_1> <blue_2> <blue_3> 
INFO:Xst:2261 - The FF/Latch <red_0> in Unit <TOP> is equivalent to the following 3 FFs/Latches, which will be removed : <red_1> <red_2> <red_3> 

Optimizing unit <TOP> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 131
 Flip-Flops                                            : 131

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 683
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 116
#      LUT2                        : 24
#      LUT2_D                      : 1
#      LUT3                        : 57
#      LUT4                        : 103
#      MULT_AND                    : 2
#      MUXCY                       : 240
#      VCC                         : 1
#      XORCY                       : 122
# FlipFlops/Latches                : 131
#      FD                          : 61
#      FDE                         : 63
#      FDR                         : 4
#      FDRSE                       : 2
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                      200  out of   5888     3%  
 Number of Slice Flip Flops:            131  out of  11776     1%  
 Number of 4 input LUTs:                317  out of  11776     2%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    372     4%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
clkdiv21                           | BUFG                   | 130   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.532ns (Maximum Frequency: 73.899MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.686ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.907ns (frequency: 524.384MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.907ns (Levels of Logic = 0)
  Source:            clkdiv2 (FF)
  Destination:       clkdiv2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clkdiv2 to clkdiv2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  clkdiv2 (clkdiv21)
     FDR:R                     0.869          clkdiv2
    ----------------------------------------
    Total                      1.907ns (1.460ns logic, 0.447ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv21'
  Clock period: 13.532ns (frequency: 73.899MHz)
  Total number of paths / destination ports: 79794 / 198
-------------------------------------------------------------------------
Delay:               13.532ns (Levels of Logic = 38)
  Source:            xpos0_1 (FF)
  Destination:       red_0 (FF)
  Source Clock:      clkdiv21 rising
  Destination Clock: clkdiv21 rising

  Data Path: xpos0_1 to red_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.563  xpos0_1 (xpos0_1)
     LUT1:I0->O            1   0.648   0.000  Madd_xpos0_addsub0000_cy<1>_rt (Madd_xpos0_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  Madd_xpos0_addsub0000_cy<1> (Madd_xpos0_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<2> (Madd_xpos0_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<3> (Madd_xpos0_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<4> (Madd_xpos0_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<5> (Madd_xpos0_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<6> (Madd_xpos0_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<7> (Madd_xpos0_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<8> (Madd_xpos0_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<9> (Madd_xpos0_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<10> (Madd_xpos0_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<11> (Madd_xpos0_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<12> (Madd_xpos0_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<13> (Madd_xpos0_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<14> (Madd_xpos0_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<15> (Madd_xpos0_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<16> (Madd_xpos0_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xpos0_addsub0000_cy<17> (Madd_xpos0_addsub0000_cy<17>)
     XORCY:CI->O           2   0.844   0.590  Madd_xpos0_addsub0000_xor<18> (xpos0_addsub0000<18>)
     LUT2:I0->O            1   0.648   0.423  ypos0_cmp_eq0000_wg_lut<1>_SW0 (N53)
     LUT4:I3->O            1   0.648   0.000  ypos0_cmp_eq0000_wg_lut<1> (ypos0_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.632   0.000  ypos0_cmp_eq0000_wg_cy<1> (ypos0_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  ypos0_cmp_eq0000_wg_cy<2> (ypos0_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  ypos0_cmp_eq0000_wg_cy<3> (ypos0_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  ypos0_cmp_eq0000_wg_cy<4> (ypos0_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  ypos0_cmp_eq0000_wg_cy<5> (ypos0_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  ypos0_cmp_eq0000_wg_cy<6> (ypos0_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          44   0.141   1.269  ypos0_cmp_eq0000_wg_cy<7> (ypos0_cmp_eq0000)
     LUT4:I3->O            1   0.648   0.000  Mcompar_blue_cmp_gt0001_lut<0> (Mcompar_blue_cmp_gt0001_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_blue_cmp_gt0001_cy<0> (Mcompar_blue_cmp_gt0001_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_blue_cmp_gt0001_cy<1> (Mcompar_blue_cmp_gt0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_blue_cmp_gt0001_cy<2> (Mcompar_blue_cmp_gt0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_blue_cmp_gt0001_cy<3> (Mcompar_blue_cmp_gt0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_blue_cmp_gt0001_cy<4> (Mcompar_blue_cmp_gt0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_blue_cmp_gt0001_cy<5> (Mcompar_blue_cmp_gt0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_blue_cmp_gt0001_cy<6> (Mcompar_blue_cmp_gt0001_cy<6>)
     MUXCY:CI->O           4   0.269   0.667  Mcompar_blue_cmp_gt0001_cy<7> (Mcompar_blue_cmp_gt0001_cy<7>)
     LUT2:I1->O            1   0.643   0.420  red_and00001 (red_and0000)
     FDRSE:S                   0.869          red_0
    ----------------------------------------
    Total                     13.532ns (9.600ns logic, 3.932ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv21'
  Total number of paths / destination ports: 38 / 14
-------------------------------------------------------------------------
Offset:              7.686ns (Levels of Logic = 2)
  Source:            vscreen (FF)
  Destination:       bo<3> (PAD)
  Source Clock:      clkdiv21 rising

  Data Path: vscreen to bo<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             40   0.591   1.345  vscreen (vscreen)
     LUT3:I1->O            4   0.643   0.587  ro<1>1 (ro_1_OBUF)
     OBUF:I->O                 4.520          ro_3_OBUF (ro<3>)
    ----------------------------------------
    Total                      7.686ns (5.754ns logic, 1.932ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.70 secs
 
--> 


Total memory usage is 170012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

