VERILOG_SOURCES += $(SPINALROOT)/AxiLite4SlaveFactoryTester.v
TOPLEVEL=AxiLite4SlaveFactoryTester
MODULE=AxiLite4SlaveFactoryTester

include ../common/Makefile.sim