<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  
  
  <meta name="description" content="1. CPU缓存简介CPU缓存是介于内存与CPU之间的存储介质，速度上低于寄存器而高于RAM。
1234567891011121314151617|---------------------------------------------------------------||                                                               ||                L3 Cache(shared by all cores)                  ||                                                               ||----------------------------------------------------------------|               |               |               |               ||   L2 Cache    |   L2 Cache    |   L2 Cache    |   L2 Cache    ||               |               |               |               ||----------------------------------------------------------------| L1 instruction| L1 instruction| L1 instruction| L1 instruction||----------------------------------------------------------------    | L1 Data       | L1 Data       | L1 Data       | L1 Data       ||----------------------------------------------------------------|               |               |               |               ||     Core1     |     Core2     |     Core3     |     Core4     ||               |               |               |               ||---------------------------------------------------------------|

如上图所示,三级缓存里，L1通常包括指令缓存和数据缓存，L2、L3不分数据与指令缓存，并且L3为所有核心共享。以下是三者速度的参照：



Cache
Lentency
CPU cycles
Size



L1
~1.2ns
4 cycles
32KB~512KB


L2
~3ns
10 cycles
128KB~24MB


L3
~12ns
40 cycles
2MB~32MB


引入缓存一般要考虑两种问题：    - 缓存命中率    - 缓存一致性" />
  

  
  
  
  
  
  
  <title>CPU Cache总结 | williamG</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta name="description" content="1. CPU缓存简介CPU缓存是介于内存与CPU之间的存储介质，速度上低于寄存器而高于RAM。 1234567891011121314151617|---------------------------------------------------------------||">
<meta property="og:type" content="article">
<meta property="og:title" content="CPU Cache总结">
<meta property="og:url" content="http://yoursite.com/2020/05/29/CPU-Cache%E6%80%BB%E7%BB%93/index.html">
<meta property="og:site_name" content="williamG">
<meta property="og:description" content="1. CPU缓存简介CPU缓存是介于内存与CPU之间的存储介质，速度上低于寄存器而高于RAM。 1234567891011121314151617|---------------------------------------------------------------||">
<meta property="og:locale" content="en_US">
<meta property="article:published_time" content="2020-05-28T16:00:08.000Z">
<meta property="article:modified_time" content="2020-06-25T18:42:20.536Z">
<meta property="article:author" content="John Doe">
<meta property="article:tag" content="Computer Science">
<meta name="twitter:card" content="summary">
  
  
    <link rel="icon" href="/css/images/favicon.ico">
  
  
<link rel="stylesheet" href="/css/style.css">

  

  
  <!-- baidu webmaster push -->
  <script src='//zz.bdstatic.com/linksubmit/push.js'></script>
<meta name="generator" content="Hexo 4.2.0"></head>
<body class="home blog custom-background custom-font-enabled single-author">
  <div id="page" class="hfeed site">
      <header id="masthead" class="site-header" role="banner">
    <hgroup>
      <h1 class="site-title">
        <a href="/" title="williamG" rel="home">williamG</a>
      </h1>
      
        <h2 class="site-description hitokoto"></h2>
        <script type="text/javascript" src="https://v1.hitokoto.cn/?encode=js"></script>
      
    </hgroup>

    <nav id="site-navigation" class="main-navigation" role="navigation">
            <button class="menu-toggle">菜单</button>
            <a class="assistive-text" href="/#content" title="跳至内容">跳至内容</a><!--TODO-->
            <div class="menu-main-container">
                <ul id="menu-main" class="nav-menu">
                
                    <li class="menu-item menu-item-type-post_type menu-item-object-page"><a href="/">Home</a></li>
                
                    <li class="menu-item menu-item-type-post_type menu-item-object-page"><a href="/archives">Archives</a></li>
                
                </ul>
            </div>
    </nav>
</header>

      <div id="main" class="wrapper">
        <div id="primary" class="site-content"><div id="content" role="main"><article id="post-CPU-Cache总结" class="post-CPU-Cache总结 post type-post status-publish format-standard hentry">
    <!---->

      <header class="entry-header">
        
        
  
    <h1 class="entry-title article-title">
      CPU Cache总结
    </h1>
  

        
        <div class="comments-link">
            
            <a href="javascript:void(0);" data-url="http://yoursite.com/2020/05/29/CPU-Cache%E6%80%BB%E7%BB%93/" data-id="ckbv4wb6x000algl0bq8p3dam" class="leave-reply bdsharebuttonbox" data-cmd="more"></a>
        </div><!-- .comments-link -->
      </header><!-- .entry-header -->

    <div class="entry-content">
      
        <h1 id="1-CPU缓存简介"><a href="#1-CPU缓存简介" class="headerlink" title="1. CPU缓存简介"></a>1. CPU缓存简介</h1><p>CPU缓存是介于内存与CPU之间的存储介质，速度上低于寄存器而高于RAM。</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line">|---------------------------------------------------------------|</span><br><span class="line">|                                                               |</span><br><span class="line">|                L3 Cache(shared by all cores)                  |</span><br><span class="line">|                                                               |</span><br><span class="line">|----------------------------------------------------------------</span><br><span class="line">|               |               |               |               |</span><br><span class="line">|   L2 Cache    |   L2 Cache    |   L2 Cache    |   L2 Cache    |</span><br><span class="line">|               |               |               |               |</span><br><span class="line">|----------------------------------------------------------------</span><br><span class="line">| L1 instruction| L1 instruction| L1 instruction| L1 instruction|</span><br><span class="line">|----------------------------------------------------------------    </span><br><span class="line">| L1 Data       | L1 Data       | L1 Data       | L1 Data       |</span><br><span class="line">|----------------------------------------------------------------</span><br><span class="line">|               |               |               |               |</span><br><span class="line">|     Core1     |     Core2     |     Core3     |     Core4     |</span><br><span class="line">|               |               |               |               |</span><br><span class="line">|---------------------------------------------------------------|</span><br></pre></td></tr></table></figure>

<p>如上图所示,三级缓存里，L1通常包括指令缓存和数据缓存，L2、L3不分数据与指令缓存，并且L3为所有核心共享。<br>以下是三者速度的参照：</p>
<table>
<thead>
<tr>
<th align="center">Cache</th>
<th align="center">Lentency</th>
<th align="center">CPU cycles</th>
<th align="center">Size</th>
</tr>
</thead>
<tbody><tr>
<td align="center">L1</td>
<td align="center">~1.2ns</td>
<td align="center">4 cycles</td>
<td align="center">32KB~512KB</td>
</tr>
<tr>
<td align="center">L2</td>
<td align="center">~3ns</td>
<td align="center">10 cycles</td>
<td align="center">128KB~24MB</td>
</tr>
<tr>
<td align="center">L3</td>
<td align="center">~12ns</td>
<td align="center">40 cycles</td>
<td align="center">2MB~32MB</td>
</tr>
</tbody></table>
<p>引入缓存一般要考虑两种问题：<br>    - 缓存命中率<br>    - 缓存一致性</p>
<a id="more"></a>

<h1 id="2-缓存命中率"><a href="#2-缓存命中率" class="headerlink" title="2. 缓存命中率"></a>2. 缓存命中率</h1><p>缓存行(Cache Line): CPU Cache并不会一个字节一个字节缓存，而会以一块一块的方式加载，<br>块的单位即为cache line size，目前主流CPU的cache line大小为64字节。把内存数据缓存到<br>cache里(即CPU Associativity)需要一种特定的关联算法，能够由内存地址快速定位到cache的某个位置。</p>
<ul>
<li>不做任何映射规则的话，由于内存数据可能出现在cache的任意位置，所以每次都要有O(cache大小)的遍历，效率很低。</li>
<li>按照一定的哈希规则,比如求模运算，比如L1有512个cache line，则对内存地址取模(addr mod 512)就可以定位到具体的<br>  cache line，但如果内存访问不均匀的话会有冷热cache访问不均匀的问题。</li>
<li>针对上述情况，折中的方案就是扩大取模的模数，也就是把连续多个cache line绑成一组，<br>  即N-Way关联。定位时先找到相关的组，然后在组内找到相关的缓存行，<br>  也就是Set-Associativity。以2-Way组关联为例，<br>  地址0 -&gt; index0,way0/index0,way1，地址1 -&gt; index1,way0/index1,way1。<br>  每个内存地址会在cache里缓存在两个地方。</li>
</ul>
<p>以Intel的32KB的L1来说，8-way组关联，64Byte的cache line，</p>
<ul>
<li>32KB的L1可以划分为32KB/64B = 512个cache line。</li>
<li>因为是8-way，所以每路有512/8 = 64个cache line。</li>
<li>cache line大小是64Byte，则每路大小为64*64Byte = 4096Byte。</li>
</ul>
<p>索引内存地址的时候有以下3个概念，以36位地址为例：</p>
<ul>
<li>Tag: 每条cache line都会有一个独立分配的24bits来存tag，也就是内存的高位24bits。</li>
<li>Index/Set：后续的6bits来表示在某一路里的cache line索引，2^6=64正好可以索引单路里的64条cache line。</li>
<li>Offset：再后面的6bits用来表示在cache line里的偏移量。</li>
</ul>
<p>因此，取内存时先拿中间的6bits获得对应的index/set,然后对这一组cache,<br>一共8way即8个cache line进行遍历，匹配前面的24bits的tag，<br>命中了即为cache hit，未命中则继续向后面的L2、L3索引，淘汰算法采用的是LRU算法。</p>
<h1 id="3-缓存一致性"><a href="#3-缓存一致性" class="headerlink" title="3. 缓存一致性"></a>3. 缓存一致性</h1><p>缓存写一般有两种方式：</p>
<ul>
<li>Write Back： 写在cache上，之后一定条件下flush到内存</li>
<li>Write Through：写的时候同时写到cache+内存</li>
</ul>
<p>通常采用Write Back方式，因为直接写内存效率很低，只在读的时候利用到cache。<br>采用第一种的话就要考虑多核cache的同步问题，这种情况下的一致性与宏观角度下paxos/raft有所不同，因为cpu内部的通信稳定性<br>可以看做为100%，不用考虑宏观下的网络波动等问题，只需要要维护好数据的状态即可。</p>
<p>MESI协议： M(modified，已修改)，E(exclusive,被独占)，S(shared,被共享)，I(invalid,已无效)<br>上面是描述cache里数据的4种状态，MESI协议在某核心的cache更新数据时，其他核心的cache变为invalid，而需要从内存取新的数据，<br>这样会造成一定的性能降低，因此可以寻找一种从隔壁核心的cache同步数据的协议，即MOESI协议，加了个Owner的概念，标记更新数据<br>的源，另外有个对应的MESIF协议，F为Forward，同样可以把更新的数据转发到别的核心，区别在于Owner状态下的数据是dirty的，未被<br>写回内存，而Forward状态下的数据是clean的，被丢弃也不影响一致性。<br>注：AMD用MOESI，Intel用MESIF协议。</p>
<h1 id="示例1：for-loop内对于不同步长下的运行效率"><a href="#示例1：for-loop内对于不同步长下的运行效率" class="headerlink" title="示例1：for-loop内对于不同步长下的运行效率"></a>示例1：for-loop内对于不同步长下的运行效率</h1><hr>
<figure class="highlight go"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">func</span> <span class="title">main</span><span class="params">()</span></span> &#123;</span><br><span class="line">        stride, err := strconv.Atoi(os.Args[<span class="number">1</span>])</span><br><span class="line">        <span class="keyword">if</span> err != <span class="literal">nil</span> &#123;</span><br><span class="line">                fmt.Println(<span class="string">"invalid stride, stride=%v, error=%v\n"</span>, stride, err)</span><br><span class="line">        &#125;</span><br><span class="line"></span><br><span class="line">        <span class="keyword">const</span> LEN = <span class="number">64</span> *<span class="number">1024</span> * <span class="number">1024</span>;</span><br><span class="line">        arr := <span class="built_in">make</span>([]<span class="keyword">int</span>, LEN)</span><br><span class="line"></span><br><span class="line">        t1 := time.Now()</span><br><span class="line">        <span class="keyword">for</span> i := <span class="number">0</span>; i &lt; LEN; i+=stride &#123;</span><br><span class="line">                arr[i] = i</span><br><span class="line">        &#125;</span><br><span class="line">        fmt.Printf(<span class="string">"stride&lt;%v&gt; cost:%v\n"</span>, stride, time.Now().Sub(t1))</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>上面顺序访问一个64M长度的int型数组，在64位windows下运行的效果如下：<br>(在各个平台的表现可能不同，但因为cache的关系一定有次数翻倍而时间近似的现象发生)</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">D:\Projects\leetcode&gt;.\0warn.exe 1</span><br><span class="line">stride&lt;1&gt; cost:213.9315ms</span><br><span class="line">D:\Projects\leetcode&gt;.\0warn.exe 2</span><br><span class="line">stride&lt;2&gt; cost:195.928ms</span><br><span class="line">D:\Projects\leetcode&gt;.\0warn.exe 4</span><br><span class="line">stride&lt;4&gt; cost:194.1292ms</span><br><span class="line">D:\Projects\leetcode&gt;.\0warn.exe 8</span><br><span class="line">stride&lt;8&gt; cost:187.1625ms</span><br></pre></td></tr></table></figure>

<p>可以看出尽管随着step递增循环次数在每次减半，但运行时间却没有明显变化。<br>原因在于，对于每次循环里的循环体的耗时主要在于向arr[i]里存入i(内存IO)，<br>其它临时变量都放在寄存器里，基本无额外耗时。<br>比如按照3Ghz的4 instructions per cycle的CPU，每纳秒可以执行12条指令，<br>而向主存写数据需要100ns，比起循环控制语句多了上百倍的耗时。<br>    - i &lt; LEN:      cmp    $0x4000000,%rdi + jge等跳转语句<br>    - arr[i] = i:   mov    %rdi,(%rsi,%rdi,8) #向rsi+rdi*8的内存处写入rdi的值<br>    - i+=step:      add    %rbx,%rdi<br>也就是说,cache加载时最少也会以一个cacheline也就是64Bytes的单位来加载，这样数组里的<br>成员会被同时加载至少8个成员到cache里，加上顺序访问时cache还有prefetch机制，因此步数<br>较短时不会有明显的时间差异。</p>
<h1 id="示例2：修改相邻内存导致的缓存同步而造成的性能损失"><a href="#示例2：修改相邻内存导致的缓存同步而造成的性能损失" class="headerlink" title="示例2：修改相邻内存导致的缓存同步而造成的性能损失"></a>示例2：修改相邻内存导致的缓存同步而造成的性能损失</h1><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> p[<span class="number">1024</span>];</span><br><span class="line"><span class="function"><span class="keyword">void</span>* <span class="title">fn</span><span class="params">(<span class="keyword">int</span> *data)</span> </span>&#123;</span><br><span class="line">        <span class="keyword">cpu_set_t</span> <span class="built_in">set</span>;</span><br><span class="line">        CPU_ZERO(&amp;<span class="built_in">set</span>);</span><br><span class="line">        <span class="keyword">if</span> (data == &amp;p[<span class="number">0</span>]) &#123;</span><br><span class="line">            CPU_SET(<span class="number">0</span>, &amp;<span class="built_in">set</span>);</span><br><span class="line">        &#125; <span class="keyword">else</span> &#123;</span><br><span class="line">            CPU_SET(<span class="number">2</span>, &amp;<span class="built_in">set</span>);</span><br><span class="line">        &#125;</span><br><span class="line">        pthread_setaffinity_np(pthread_self(), <span class="keyword">sizeof</span>(<span class="built_in">set</span>), &amp;<span class="built_in">set</span>) <span class="comment">//设定线程cpu亲和性，绑定不同的cpu</span></span><br><span class="line">        <span class="keyword">for</span> (<span class="keyword">int</span> i = <span class="number">0</span>; i &lt; <span class="number">64</span> * <span class="number">1024</span> * <span class="number">1024</span>; i++) &#123;</span><br><span class="line">                *data += i % <span class="number">2</span>;</span><br><span class="line">        &#125;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">int</span> <span class="title">main</span><span class="params">()</span> </span>&#123;</span><br><span class="line">    pthread_create(&amp;t1, <span class="literal">NULL</span>, fn, &amp;p[<span class="number">0</span>]);</span><br><span class="line">    pthread_create(&amp;t1, <span class="literal">NULL</span>, fn, &amp;p[<span class="number">1</span>]); <span class="comment">//&amp;p[1023]</span></span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>同样的循环次数，但修改p[0],p[1]和修改p[0],p[1023]却有显著的运行时间差异，在我的E3-1230上运行时间差了一倍，<br>前者大概要0.33s，而后者只需要0.15s左右，原因在于前者每次修改后cpu需要同步cacheline上的数据，而后者肯定不会在一条cacheline上，<br>因此省去频繁同步cache的时间。这也就是常说的伪共享(false sharing)问题。</p>
<h1 id="参考"><a href="#参考" class="headerlink" title="参考"></a>参考</h1><p><a href="https://manybutfinite.com/post/intel-cpu-caches/" target="_blank" rel="noopener">https://manybutfinite.com/post/intel-cpu-caches/</a><br><a href="https://medium.com/@teivah/go-and-cpu-caches-af5d32cc5592" target="_blank" rel="noopener">https://medium.com/@teivah/go-and-cpu-caches-af5d32cc5592</a><br><a href="https://coolshell.cn/articles/20793.html" target="_blank" rel="noopener">https://coolshell.cn/articles/20793.html</a></p>
<h2 id="Latency-Comparion-Numbers"><a href="#Latency-Comparion-Numbers" class="headerlink" title="Latency Comparion Numbers"></a>Latency Comparion Numbers</h2><table>
<thead>
<tr>
<th>Object</th>
<th>Latency</th>
<th>Comment</th>
</tr>
</thead>
<tbody><tr>
<td>L1 cache reference</td>
<td>0.5ns</td>
<td></td>
</tr>
<tr>
<td>Branch mispredict</td>
<td>5ns</td>
<td></td>
</tr>
<tr>
<td>L2 cache reference</td>
<td>7ns</td>
<td></td>
</tr>
<tr>
<td>Mutex lock/unlock</td>
<td>25ns</td>
<td></td>
</tr>
<tr>
<td>Main memory reference</td>
<td>100ns</td>
<td></td>
</tr>
<tr>
<td>Compress 1K bytes with Zippy</td>
<td>3000ns</td>
<td>=3us</td>
</tr>
<tr>
<td>Send 1K bytes over 1Gps network</td>
<td>10000ns</td>
<td>=10us</td>
</tr>
<tr>
<td>Read 4k randomly from SSD</td>
<td>150000ns</td>
<td>=150us</td>
</tr>
<tr>
<td>Read 1MB sequentially from memory</td>
<td>250000ns</td>
<td>=250us</td>
</tr>
<tr>
<td>Round trip within same datacenter</td>
<td>500000ns</td>
<td>=500us</td>
</tr>
<tr>
<td>Read 1MB sequentially from SSD</td>
<td>1000000ns</td>
<td>=1ms</td>
</tr>
<tr>
<td>Disk seek</td>
<td>10000000ns</td>
<td>=10ms</td>
</tr>
<tr>
<td>Read 1MB sequentially from disk</td>
<td>20000000ns</td>
<td>=20ms</td>
</tr>
<tr>
<td>Send packet CA-&gt;Netherlands-&gt;CA</td>
<td>150000000ns</td>
<td>=150ms</td>
</tr>
</tbody></table>
<p>3GHz * 4 instructions per cycle = 12 instructions per nanosecond</p>

      
    </div><!-- .entry-content -->

    <footer class="entry-meta">
    <a href="/2020/05/29/CPU-Cache%E6%80%BB%E7%BB%93/">
    <time datetime="2020-05-28T16:00:08.000Z" class="entry-date">
        2020-05-29
    </time>
</a>
    
    
  <span class="article-delim">&#8226;</span>
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Computer-Science/" rel="tag">Computer Science</a></li></ul>

    </footer>
</article>


    
<nav class="nav-single">
    <h3 class="assistive-text">文章导航</h3>
    
    
        <span class="nav-next"><a href="/2020/05/25/slice-or-slice-pointer/" rel="next">slice_or_slice_pointer <span class="meta-nav">→</span></a></span>
    
</nav><!-- .nav-single -->







</div></div>
        <div id="secondary" class="widget-area" role="complementary">
  
    <aside id="search" class="widget widget_search"><form role="search" method="get" accept-charset="utf-8" id="searchform" class="searchform" action="//google.com/search">
    <div>
        <input type="text" value="" name="s" id="s" />
        <input type="submit" id="searchsubmit" value="搜索" />
    </div>
</form></aside>
  
    
  
    
  
    
  <aside class="widget">
    <h3 class="widget-title">Recents</h3>
    <div class="widget-content">
      <ul>
        
          <li>
            <a href="/2020/05/29/CPU-Cache%E6%80%BB%E7%BB%93/">CPU Cache总结</a>
          </li>
        
          <li>
            <a href="/2020/05/25/slice-or-slice-pointer/">slice_or_slice_pointer</a>
          </li>
        
          <li>
            <a href="/2020/05/08/string-byte-convert/">string_byte_convert</a>
          </li>
        
          <li>
            <a href="/2020/01/18/sync-atomic/">sync/atomic</a>
          </li>
        
          <li>
            <a href="/2020/01/17/removeFromSlice/">Golang移除slice中的某个元素</a>
          </li>
        
      </ul>
    </div>
  </aside>

  
    
  <aside class="widget">
    <h3 class="widget-title">Tags</h3>
    <div class="widget-content">
      <ul class="tag-list" itemprop="keywords"><li class="tag-list-item"><a class="tag-list-link" href="/tags/Computer-Science/" rel="tag">Computer Science</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/assembly/" rel="tag">assembly</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/atomic/" rel="tag">atomic</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/bytes/" rel="tag">bytes</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/golang/" rel="tag">golang</a><span class="tag-list-count">4</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/slice/" rel="tag">slice</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/stack/" rel="tag">stack</a><span class="tag-list-count">1</span></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/string/" rel="tag">string</a><span class="tag-list-count">1</span></li></ul>
    </div>
  </aside>

  
    
  <aside class="widget">
    <h3 class="widget-title">Tag Cloud</h3>
    <div class="widget-content tagcloud">
      <a href="/tags/Computer-Science/" style="font-size: 10px;">Computer Science</a> <a href="/tags/assembly/" style="font-size: 10px;">assembly</a> <a href="/tags/atomic/" style="font-size: 10px;">atomic</a> <a href="/tags/bytes/" style="font-size: 10px;">bytes</a> <a href="/tags/golang/" style="font-size: 20px;">golang</a> <a href="/tags/slice/" style="font-size: 10px;">slice</a> <a href="/tags/stack/" style="font-size: 10px;">stack</a> <a href="/tags/string/" style="font-size: 10px;">string</a>
    </div>
  </aside>

  
</div>
      </div>
      <footer id="colophon" role="contentinfo">
    <p>&copy; 2020 John Doe
    All rights reserved.</p>
    <p>Powered by <a href="http://hexo.io/" target="_blank">Hexo</a></p>
</footer>
    <script>window._bd_share_config={"common":{"bdSnsKey":{},"bdText":"","bdMini":"1","bdMiniList":false,"bdPic":"","bdStyle":"2","bdSize":"16"},"share":{}};with(document)0[(getElementsByTagName('head')[0]||body).appendChild(createElement('script')).src='/js/share.js'];</script>

<script src="/js/jquery-3.3.1.min.js"></script>


  
<link rel="stylesheet" href="/fancybox/jquery.fancybox.css">

  
<script src="/fancybox/jquery.fancybox.pack.js"></script>




<script src="/js/script.js"></script>


<script src="/js/navigation.js"></script>

<div id="bg"></div>

  </div>
</body>
</html>