Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  4 13:13:13 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 120 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.079      -52.557                    118                  781        0.103        0.000                      0                  781        4.500        0.000                       0                   471  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.079      -52.557                    118                  781        0.103        0.000                      0                  781        4.500        0.000                       0                   471  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          118  Failing Endpoints,  Worst Slack       -5.079ns,  Total Violation      -52.557ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.079ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.065ns  (logic 3.914ns (25.980%)  route 11.151ns (74.020%))
  Logic Levels:           20  (CARRY4=3 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.537     5.058    CLK_IBUF_BUFG
    SLICE_X41Y77         FDRE                                         r  ball_x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     5.514 r  ball_x_pos_reg[3]/Q
                         net (fo=12, routed)          0.836     6.349    ball_x_pos_reg[3]
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.871 r  FSM_sequential_current_state_reg[2]_i_189/CO[3]
                         net (fo=1, routed)           0.000     6.871    FSM_sequential_current_state_reg[2]_i_189_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  FSM_sequential_current_state_reg[2]_i_188/CO[3]
                         net (fo=1, routed)           0.000     6.985    FSM_sequential_current_state_reg[2]_i_188_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.319 f  pixel_data_reg[15]_i_163/O[1]
                         net (fo=3, routed)           1.103     8.422    pixel_data5[10]
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.303     8.725 f  FSM_sequential_current_state[2]_i_190/O
                         net (fo=7, routed)           0.564     9.290    FSM_sequential_current_state[2]_i_190_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I1_O)        0.124     9.414 f  brick_state[73][1]_i_10/O
                         net (fo=5, routed)           0.679    10.093    brick_state[73][1]_i_10_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.217 f  brick_state[106][1]_i_8/O
                         net (fo=20, routed)          0.636    10.853    brick_state[106][1]_i_8_n_0
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.117    10.970 f  brick_state[100][1]_i_10/O
                         net (fo=41, routed)          1.036    12.006    brick_state[100][1]_i_10_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.332    12.338 r  brick_state[104][1]_i_8/O
                         net (fo=7, routed)           1.112    13.450    brick_state[104][1]_i_8_n_0
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.124    13.574 r  FSM_sequential_current_state[2]_i_292/O
                         net (fo=4, routed)           0.670    14.245    FSM_sequential_current_state[2]_i_292_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I3_O)        0.124    14.369 r  FSM_sequential_current_state[1]_i_223/O
                         net (fo=3, routed)           0.180    14.549    FSM_sequential_current_state[1]_i_223_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.673 f  FSM_sequential_current_state[1]_i_255/O
                         net (fo=1, routed)           0.433    15.106    FSM_sequential_current_state[1]_i_255_n_0
    SLICE_X44Y90         LUT5 (Prop_lut5_I0_O)        0.124    15.230 f  FSM_sequential_current_state[1]_i_221/O
                         net (fo=1, routed)           0.573    15.803    FSM_sequential_current_state[1]_i_221_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.927 f  FSM_sequential_current_state[1]_i_192/O
                         net (fo=1, routed)           0.495    16.421    FSM_sequential_current_state[1]_i_192_n_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.124    16.545 f  FSM_sequential_current_state[1]_i_158/O
                         net (fo=1, routed)           0.448    16.994    FSM_sequential_current_state[1]_i_158_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I2_O)        0.124    17.118 f  FSM_sequential_current_state[1]_i_119/O
                         net (fo=1, routed)           0.161    17.279    FSM_sequential_current_state[1]_i_119_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.124    17.403 r  FSM_sequential_current_state[1]_i_80/O
                         net (fo=1, routed)           0.415    17.818    FSM_sequential_current_state[1]_i_80_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.942 f  FSM_sequential_current_state[1]_i_34/O
                         net (fo=2, routed)           0.375    18.317    FSM_sequential_current_state[1]_i_34_n_0
    SLICE_X42Y95         LUT2 (Prop_lut2_I1_O)        0.124    18.441 r  FSM_sequential_current_state[1]_i_16/O
                         net (fo=1, routed)           1.028    19.469    FSM_sequential_current_state[1]_i_16_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.593 r  FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.406    19.999    FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124    20.123 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    20.123    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.436    14.777    CLK_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.031    15.045    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -20.123    
  -------------------------------------------------------------------
                         slack                                 -5.079    

Slack (VIOLATED) :        -4.717ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.732ns  (logic 3.545ns (24.063%)  route 11.187ns (75.937%))
  Logic Levels:           19  (CARRY4=2 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.542     5.063    CLK_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  ball_y_pos_reg[3]/Q
                         net (fo=10, routed)          1.013     6.594    ball_y_pos_reg[3]
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.116 r  brick_state_reg[58][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.116    brick_state_reg[58][1]_i_7_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.338 r  brick_state_reg[58][1]_i_11/O[0]
                         net (fo=12, routed)          0.921     8.260    brick_state_reg[58][1]_i_11_n_7
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.299     8.559 r  brick_state[16][1]_i_13/O
                         net (fo=1, routed)           0.645     9.204    brick_state[16][1]_i_13_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.328 r  brick_state[16][1]_i_9/O
                         net (fo=24, routed)          1.089    10.416    brick_state[16][1]_i_9_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.124    10.540 f  brick_state[6][1]_i_7/O
                         net (fo=10, routed)          1.082    11.622    brick_state[6][1]_i_7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.746 r  FSM_sequential_current_state[2]_i_878/O
                         net (fo=1, routed)           0.658    12.405    FSM_sequential_current_state[2]_i_878_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I0_O)        0.124    12.529 r  FSM_sequential_current_state[2]_i_851/O
                         net (fo=1, routed)           1.135    13.664    FSM_sequential_current_state[2]_i_851_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.788 r  FSM_sequential_current_state[2]_i_819/O
                         net (fo=1, routed)           0.919    14.707    FSM_sequential_current_state[2]_i_819_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124    14.831 r  FSM_sequential_current_state[2]_i_782/O
                         net (fo=2, routed)           0.670    15.501    FSM_sequential_current_state[2]_i_782_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.625 r  FSM_sequential_current_state[2]_i_741/O
                         net (fo=1, routed)           0.641    16.266    FSM_sequential_current_state[2]_i_741_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.124    16.390 r  FSM_sequential_current_state[2]_i_673/O
                         net (fo=1, routed)           0.161    16.551    FSM_sequential_current_state[2]_i_673_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  FSM_sequential_current_state[2]_i_606/O
                         net (fo=1, routed)           0.305    16.980    FSM_sequential_current_state[2]_i_606_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I3_O)        0.124    17.104 r  FSM_sequential_current_state[2]_i_484/O
                         net (fo=1, routed)           0.476    17.580    FSM_sequential_current_state[2]_i_484_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124    17.704 r  FSM_sequential_current_state[2]_i_309/O
                         net (fo=1, routed)           0.441    18.145    FSM_sequential_current_state[2]_i_309_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I2_O)        0.124    18.269 r  FSM_sequential_current_state[2]_i_146/O
                         net (fo=1, routed)           0.161    18.430    FSM_sequential_current_state[2]_i_146_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124    18.554 r  FSM_sequential_current_state[2]_i_45/O
                         net (fo=1, routed)           0.165    18.719    FSM_sequential_current_state[2]_i_45_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I4_O)        0.124    18.843 r  FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.417    19.261    FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124    19.385 r  FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.286    19.671    FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I2_O)        0.124    19.795 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    19.795    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X38Y92         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.434    14.775    CLK_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.081    15.079    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -19.795    
  -------------------------------------------------------------------
                         slack                                 -4.717    

Slack (VIOLATED) :        -4.107ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.090ns  (logic 3.620ns (25.692%)  route 10.470ns (74.308%))
  Logic Levels:           19  (CARRY4=3 LUT4=2 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.537     5.058    CLK_IBUF_BUFG
    SLICE_X41Y77         FDRE                                         r  ball_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     5.514 r  ball_x_pos_reg[2]/Q
                         net (fo=12, routed)          0.740     6.254    ball_x_pos_reg[2]
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.774 r  brick_state_reg[20][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.774    brick_state_reg[20][1]_i_13_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  brick_state_reg[13][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.891    brick_state_reg[13][1]_i_20_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  FSM_sequential_current_state_reg[1]_i_102/CO[3]
                         net (fo=2, routed)           1.065     8.073    FSM_sequential_current_state_reg[1]_i_102_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I2_O)        0.124     8.197 f  brick_state[13][1]_i_18/O
                         net (fo=5, routed)           0.533     8.730    brick_state[13][1]_i_18_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.854 f  brick_state[12][1]_i_18/O
                         net (fo=4, routed)           0.559     9.413    brick_state[12][1]_i_18_n_0
    SLICE_X41Y75         LUT5 (Prop_lut5_I4_O)        0.118     9.531 f  brick_state[20][1]_i_12/O
                         net (fo=18, routed)          0.574    10.104    brick_state[20][1]_i_12_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.326    10.430 f  brick_state[21][1]_i_9/O
                         net (fo=27, routed)          1.091    11.521    brick_state[21][1]_i_9_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.150    11.671 f  brick_state[25][1]_i_7/O
                         net (fo=4, routed)           0.921    12.592    brick_state[25][1]_i_7_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I5_O)        0.328    12.920 r  FSM_sequential_current_state[2]_i_776/O
                         net (fo=1, routed)           0.454    13.375    FSM_sequential_current_state[2]_i_776_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    13.499 r  FSM_sequential_current_state[2]_i_720/O
                         net (fo=1, routed)           0.618    14.117    FSM_sequential_current_state[2]_i_720_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124    14.241 r  FSM_sequential_current_state[2]_i_644/O
                         net (fo=1, routed)           0.561    14.802    FSM_sequential_current_state[2]_i_644_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I4_O)        0.124    14.926 r  FSM_sequential_current_state[2]_i_529/O
                         net (fo=1, routed)           0.642    15.568    FSM_sequential_current_state[2]_i_529_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.692 r  FSM_sequential_current_state[2]_i_363/O
                         net (fo=1, routed)           0.497    16.188    FSM_sequential_current_state[2]_i_363_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.312 r  FSM_sequential_current_state[2]_i_197/O
                         net (fo=1, routed)           0.596    16.909    FSM_sequential_current_state[2]_i_197_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124    17.033 r  FSM_sequential_current_state[2]_i_79/O
                         net (fo=1, routed)           0.565    17.598    FSM_sequential_current_state[2]_i_79_n_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I2_O)        0.124    17.722 r  FSM_sequential_current_state[2]_i_25/O
                         net (fo=1, routed)           0.568    18.290    FSM_sequential_current_state[2]_i_25_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I3_O)        0.124    18.414 r  FSM_sequential_current_state[2]_i_6/O
                         net (fo=1, routed)           0.158    18.572    FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.696 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.328    19.024    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.124    19.148 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    19.148    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X40Y88         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.434    14.775    CLK_IBUF_BUFG
    SLICE_X40Y88         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)        0.029    15.041    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -19.148    
  -------------------------------------------------------------------
                         slack                                 -4.107    

Slack (VIOLATED) :        -1.473ns  (required time - arrival time)
  Source:                 brick_state_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.369ns  (logic 2.188ns (19.245%)  route 9.181ns (80.755%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.538     5.059    CLK_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  brick_state_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.419     5.478 r  brick_state_reg[15][1]/Q
                         net (fo=10, routed)          1.198     6.676    brick_state_reg_n_0_[15][1]
    SLICE_X44Y75         LUT2 (Prop_lut2_I0_O)        0.327     7.003 r  pixel_data[15]_i_991/O
                         net (fo=1, routed)           1.628     8.631    oled/brick_state_reg[15][1]_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I4_O)        0.326     8.957 r  oled/pixel_data[15]_i_934/O
                         net (fo=1, routed)           0.587     9.544    oled/pixel_data[15]_i_934_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  oled/pixel_data[15]_i_822/O
                         net (fo=1, routed)           0.360    10.027    oled/pixel_data[15]_i_822_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.151 r  oled/pixel_data[15]_i_632/O
                         net (fo=1, routed)           0.691    10.843    oled/pixel_data[15]_i_632_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.967 r  oled/pixel_data[15]_i_322/O
                         net (fo=1, routed)           0.614    11.580    oled/pixel_data[15]_i_322_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.704 r  oled/pixel_data[15]_i_145/O
                         net (fo=1, routed)           0.950    12.654    oled/pixel_data[15]_i_145_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.778 r  oled/pixel_data[15]_i_58/O
                         net (fo=1, routed)           0.154    12.932    oled/pixel_data[15]_i_58_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124    13.056 f  oled/pixel_data[15]_i_20/O
                         net (fo=2, routed)           0.725    13.781    oled/pixel_data[15]_i_20_n_0
    SLICE_X49Y65         LUT4 (Prop_lut4_I3_O)        0.124    13.905 r  oled/pixel_data[9]_i_10/O
                         net (fo=6, routed)           2.120    16.025    oled/pixel_data[9]_i_10_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.149 r  oled/pixel_data[9]_i_3/O
                         net (fo=1, routed)           0.154    16.304    oled/pixel_data[9]_i_3_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.428 r  oled/pixel_data[9]_i_1/O
                         net (fo=1, routed)           0.000    16.428    pixel_data[9]
    SLICE_X49Y19         FDRE                                         r  pixel_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.440    14.781    CLK_IBUF_BUFG
    SLICE_X49Y19         FDRE                                         r  pixel_data_reg[9]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.029    14.955    pixel_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -16.428    
  -------------------------------------------------------------------
                         slack                                 -1.473    

Slack (VIOLATED) :        -1.439ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.398ns  (logic 2.004ns (17.582%)  route 9.394ns (82.418%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.537     5.058    CLK_IBUF_BUFG
    SLICE_X41Y77         FDRE                                         r  ball_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     5.514 r  ball_x_pos_reg[2]/Q
                         net (fo=12, routed)          1.741     7.255    ball_x_pos_reg[2]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.118     7.373 f  FSM_sequential_current_state[0]_i_19/O
                         net (fo=1, routed)           0.308     7.681    FSM_sequential_current_state[0]_i_19_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.326     8.007 f  FSM_sequential_current_state[0]_i_9/O
                         net (fo=1, routed)           0.552     8.559    FSM_sequential_current_state[0]_i_9_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.124     8.683 f  FSM_sequential_current_state[0]_i_5/O
                         net (fo=9, routed)           1.088     9.771    FSM_sequential_current_state[0]_i_5_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I1_O)        0.124     9.895 r  brick_state[20][1]_i_5/O
                         net (fo=128, routed)         1.990    11.885    brick_state[20][1]_i_5_n_0
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124    12.009 r  brick_state[13][1]_i_4/O
                         net (fo=30, routed)          2.254    14.263    brick_state[13][1]_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.152    14.415 r  brick_state[28][1]_i_7/O
                         net (fo=1, routed)           0.503    14.918    brick_state[28][1]_i_7_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I2_O)        0.332    15.250 r  brick_state[28][1]_i_3/O
                         net (fo=1, routed)           0.551    15.801    brick_state[28][1]_i_3_n_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.124    15.925 r  brick_state[28][1]_i_2/O
                         net (fo=2, routed)           0.407    16.332    brick_state[28][1]_i_2_n_0
    SLICE_X47Y73         LUT3 (Prop_lut3_I1_O)        0.124    16.456 r  brick_state[28][0]_i_1/O
                         net (fo=1, routed)           0.000    16.456    brick_state[28][0]_i_1_n_0
    SLICE_X47Y73         FDRE                                         r  brick_state_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.423    14.764    CLK_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  brick_state_reg[28][0]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)        0.031    15.018    brick_state_reg[28][0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -16.456    
  -------------------------------------------------------------------
                         slack                                 -1.439    

Slack (VIOLATED) :        -1.430ns  (required time - arrival time)
  Source:                 brick_state_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.355ns  (logic 2.400ns (21.135%)  route 8.955ns (78.865%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.538     5.059    CLK_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  brick_state_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.419     5.478 r  brick_state_reg[15][1]/Q
                         net (fo=10, routed)          1.198     6.676    brick_state_reg_n_0_[15][1]
    SLICE_X44Y75         LUT2 (Prop_lut2_I0_O)        0.327     7.003 r  pixel_data[15]_i_991/O
                         net (fo=1, routed)           1.628     8.631    oled/brick_state_reg[15][1]_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I4_O)        0.326     8.957 r  oled/pixel_data[15]_i_934/O
                         net (fo=1, routed)           0.587     9.544    oled/pixel_data[15]_i_934_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  oled/pixel_data[15]_i_822/O
                         net (fo=1, routed)           0.360    10.027    oled/pixel_data[15]_i_822_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.151 r  oled/pixel_data[15]_i_632/O
                         net (fo=1, routed)           0.691    10.843    oled/pixel_data[15]_i_632_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.967 r  oled/pixel_data[15]_i_322/O
                         net (fo=1, routed)           0.614    11.580    oled/pixel_data[15]_i_322_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.704 r  oled/pixel_data[15]_i_145/O
                         net (fo=1, routed)           0.950    12.654    oled/pixel_data[15]_i_145_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.778 r  oled/pixel_data[15]_i_58/O
                         net (fo=1, routed)           0.154    12.932    oled/pixel_data[15]_i_58_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124    13.056 f  oled/pixel_data[15]_i_20/O
                         net (fo=2, routed)           0.725    13.781    oled/pixel_data[15]_i_20_n_0
    SLICE_X49Y65         LUT4 (Prop_lut4_I3_O)        0.124    13.905 r  oled/pixel_data[9]_i_10/O
                         net (fo=6, routed)           1.052    14.957    oled/pixel_data[9]_i_10_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.081 r  oled/pixel_data[10]_i_4/O
                         net (fo=1, routed)           0.997    16.078    oled/pixel_data[10]_i_4_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124    16.202 r  oled/pixel_data[10]_i_2/O
                         net (fo=1, routed)           0.000    16.202    oled/pixel_data[10]_i_2_n_0
    SLICE_X48Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    16.414 r  oled/pixel_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    16.414    pixel_data[10]
    SLICE_X48Y25         FDRE                                         r  pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.434    14.775    CLK_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  pixel_data_reg[10]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.920    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.064    14.984    pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -16.414    
  -------------------------------------------------------------------
                         slack                                 -1.430    

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[28][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.393ns  (logic 1.999ns (17.546%)  route 9.394ns (82.454%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.537     5.058    CLK_IBUF_BUFG
    SLICE_X41Y77         FDRE                                         r  ball_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     5.514 r  ball_x_pos_reg[2]/Q
                         net (fo=12, routed)          1.741     7.255    ball_x_pos_reg[2]
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.118     7.373 f  FSM_sequential_current_state[0]_i_19/O
                         net (fo=1, routed)           0.308     7.681    FSM_sequential_current_state[0]_i_19_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.326     8.007 f  FSM_sequential_current_state[0]_i_9/O
                         net (fo=1, routed)           0.552     8.559    FSM_sequential_current_state[0]_i_9_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.124     8.683 f  FSM_sequential_current_state[0]_i_5/O
                         net (fo=9, routed)           1.088     9.771    FSM_sequential_current_state[0]_i_5_n_0
    SLICE_X54Y76         LUT5 (Prop_lut5_I1_O)        0.124     9.895 r  brick_state[20][1]_i_5/O
                         net (fo=128, routed)         1.990    11.885    brick_state[20][1]_i_5_n_0
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124    12.009 r  brick_state[13][1]_i_4/O
                         net (fo=30, routed)          2.254    14.263    brick_state[13][1]_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.152    14.415 r  brick_state[28][1]_i_7/O
                         net (fo=1, routed)           0.503    14.918    brick_state[28][1]_i_7_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I2_O)        0.332    15.250 r  brick_state[28][1]_i_3/O
                         net (fo=1, routed)           0.551    15.801    brick_state[28][1]_i_3_n_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.124    15.925 r  brick_state[28][1]_i_2/O
                         net (fo=2, routed)           0.407    16.332    brick_state[28][1]_i_2_n_0
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.119    16.451 r  brick_state[28][1]_i_1/O
                         net (fo=1, routed)           0.000    16.451    brick_state[28][1]_i_1_n_0
    SLICE_X47Y73         FDRE                                         r  brick_state_reg[28][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.423    14.764    CLK_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  brick_state_reg[28][1]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)        0.075    15.062    brick_state_reg[28][1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -16.451    
  -------------------------------------------------------------------
                         slack                                 -1.390    

Slack (VIOLATED) :        -1.366ns  (required time - arrival time)
  Source:                 brick_state_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 2.276ns (20.153%)  route 9.018ns (79.847%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.538     5.059    CLK_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  brick_state_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.419     5.478 r  brick_state_reg[15][1]/Q
                         net (fo=10, routed)          1.198     6.676    brick_state_reg_n_0_[15][1]
    SLICE_X44Y75         LUT2 (Prop_lut2_I0_O)        0.327     7.003 r  pixel_data[15]_i_991/O
                         net (fo=1, routed)           1.628     8.631    oled/brick_state_reg[15][1]_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I4_O)        0.326     8.957 r  oled/pixel_data[15]_i_934/O
                         net (fo=1, routed)           0.587     9.544    oled/pixel_data[15]_i_934_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  oled/pixel_data[15]_i_822/O
                         net (fo=1, routed)           0.360    10.027    oled/pixel_data[15]_i_822_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.151 r  oled/pixel_data[15]_i_632/O
                         net (fo=1, routed)           0.691    10.843    oled/pixel_data[15]_i_632_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.967 r  oled/pixel_data[15]_i_322/O
                         net (fo=1, routed)           0.614    11.580    oled/pixel_data[15]_i_322_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.704 r  oled/pixel_data[15]_i_145/O
                         net (fo=1, routed)           0.950    12.654    oled/pixel_data[15]_i_145_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.778 r  oled/pixel_data[15]_i_58/O
                         net (fo=1, routed)           0.154    12.932    oled/pixel_data[15]_i_58_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124    13.056 f  oled/pixel_data[15]_i_20/O
                         net (fo=2, routed)           0.725    13.781    oled/pixel_data[15]_i_20_n_0
    SLICE_X49Y65         LUT4 (Prop_lut4_I3_O)        0.124    13.905 r  oled/pixel_data[9]_i_10/O
                         net (fo=6, routed)           2.111    16.017    oled/pixel_data[9]_i_10_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124    16.141 r  oled/pixel_data[5]_i_2/O
                         net (fo=1, routed)           0.000    16.141    oled/pixel_data[5]_i_2_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    16.353 r  oled/pixel_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    16.353    pixel_data[5]
    SLICE_X47Y19         FDRE                                         r  pixel_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.437    14.778    CLK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  pixel_data_reg[5]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y19         FDRE (Setup_fdre_C_D)        0.064    14.987    pixel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -16.353    
  -------------------------------------------------------------------
                         slack                                 -1.366    

Slack (VIOLATED) :        -0.993ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[67][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.924ns  (logic 3.534ns (32.350%)  route 7.390ns (67.650%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.547     5.068    CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.743     6.267    board_x_curr[3]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.774 r  pixel_data_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.774    pixel_data_reg[3]_i_222_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.108 r  pixel_data_reg[3]_i_203/O[1]
                         net (fo=4, routed)           0.798     7.905    pixel_data_reg[3]_i_203_n_6
    SLICE_X44Y68         LUT4 (Prop_lut4_I0_O)        0.303     8.208 r  FSM_sequential_current_state[2]_i_520/O
                         net (fo=1, routed)           0.000     8.208    FSM_sequential_current_state[2]_i_520_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.609 r  FSM_sequential_current_state_reg[2]_i_352/CO[3]
                         net (fo=1, routed)           0.000     8.609    FSM_sequential_current_state_reg[2]_i_352_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.837 f  FSM_sequential_current_state_reg[2]_i_194/CO[2]
                         net (fo=1, routed)           0.598     9.435    paddle_collision2
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.313     9.748 r  FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.151     9.900    FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.024 f  FSM_sequential_current_state[2]_i_22/O
                         net (fo=7, routed)           0.322    10.346    FSM_sequential_current_state[2]_i_22_n_0
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.470 f  brick_state[12][1]_i_13/O
                         net (fo=7, routed)           0.650    11.120    brick_state[12][1]_i_13_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.244 r  brick_state[19][1]_i_4/O
                         net (fo=143, routed)         1.297    12.541    brick_state[19][1]_i_4_n_0
    SLICE_X49Y74         LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  brick_state[14][1]_i_5/O
                         net (fo=22, routed)          1.762    14.427    brick_state[14][1]_i_5_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.124    14.551 r  brick_state[67][1]_i_7/O
                         net (fo=1, routed)           0.444    14.995    brick_state[67][1]_i_7_n_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.119 r  brick_state[67][1]_i_3/O
                         net (fo=1, routed)           0.161    15.280    brick_state[67][1]_i_3_n_0
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.124    15.404 r  brick_state[67][1]_i_2/O
                         net (fo=2, routed)           0.464    15.868    brick_state[67][1]_i_2_n_0
    SLICE_X30Y85         LUT3 (Prop_lut3_I1_O)        0.124    15.992 r  brick_state[67][0]_i_1/O
                         net (fo=1, routed)           0.000    15.992    brick_state[67][0]_i_1_n_0
    SLICE_X30Y85         FDRE                                         r  brick_state_reg[67][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.430    14.771    CLK_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  brick_state_reg[67][0]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.077    14.999    brick_state_reg[67][0]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -15.992    
  -------------------------------------------------------------------
                         slack                                 -0.993    

Slack (VIOLATED) :        -0.944ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[67][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.916ns  (logic 3.526ns (32.301%)  route 7.390ns (67.699%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.547     5.068    CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.743     6.267    board_x_curr[3]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.774 r  pixel_data_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.774    pixel_data_reg[3]_i_222_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.108 r  pixel_data_reg[3]_i_203/O[1]
                         net (fo=4, routed)           0.798     7.905    pixel_data_reg[3]_i_203_n_6
    SLICE_X44Y68         LUT4 (Prop_lut4_I0_O)        0.303     8.208 r  FSM_sequential_current_state[2]_i_520/O
                         net (fo=1, routed)           0.000     8.208    FSM_sequential_current_state[2]_i_520_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.609 r  FSM_sequential_current_state_reg[2]_i_352/CO[3]
                         net (fo=1, routed)           0.000     8.609    FSM_sequential_current_state_reg[2]_i_352_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.837 f  FSM_sequential_current_state_reg[2]_i_194/CO[2]
                         net (fo=1, routed)           0.598     9.435    paddle_collision2
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.313     9.748 r  FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.151     9.900    FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.024 f  FSM_sequential_current_state[2]_i_22/O
                         net (fo=7, routed)           0.322    10.346    FSM_sequential_current_state[2]_i_22_n_0
    SLICE_X45Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.470 f  brick_state[12][1]_i_13/O
                         net (fo=7, routed)           0.650    11.120    brick_state[12][1]_i_13_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.244 r  brick_state[19][1]_i_4/O
                         net (fo=143, routed)         1.297    12.541    brick_state[19][1]_i_4_n_0
    SLICE_X49Y74         LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  brick_state[14][1]_i_5/O
                         net (fo=22, routed)          1.762    14.427    brick_state[14][1]_i_5_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.124    14.551 r  brick_state[67][1]_i_7/O
                         net (fo=1, routed)           0.444    14.995    brick_state[67][1]_i_7_n_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.119 r  brick_state[67][1]_i_3/O
                         net (fo=1, routed)           0.161    15.280    brick_state[67][1]_i_3_n_0
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.124    15.404 r  brick_state[67][1]_i_2/O
                         net (fo=2, routed)           0.464    15.868    brick_state[67][1]_i_2_n_0
    SLICE_X30Y85         LUT4 (Prop_lut4_I2_O)        0.116    15.984 r  brick_state[67][1]_i_1/O
                         net (fo=1, routed)           0.000    15.984    brick_state[67][1]_i_1_n_0
    SLICE_X30Y85         FDRE                                         r  brick_state_reg[67][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         1.430    14.771    CLK_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  brick_state_reg[67][1]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.118    15.040    brick_state_reg[67][1]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -15.984    
  -------------------------------------------------------------------
                         slack                                 -0.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ball_move_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_move_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  ball_move_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ball_move_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.709    ball_move_counter_reg_n_0_[4]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ball_move_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    ball_move_counter_reg[4]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  ball_move_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    ball_move_counter_reg[8]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  ball_move_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.833     1.960    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  ball_move_counter_reg[5]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    ball_move_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ball_move_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_move_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  ball_move_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ball_move_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.709    ball_move_counter_reg_n_0_[4]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ball_move_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    ball_move_counter_reg[4]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  ball_move_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.935    ball_move_counter_reg[8]_i_1_n_5
    SLICE_X47Y50         FDRE                                         r  ball_move_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.833     1.960    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  ball_move_counter_reg[7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    ball_move_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 reset_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  reset_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  reset_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.721    reset_counter_reg_n_0_[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    reset_counter_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  reset_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    reset_counter_reg[16]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  reset_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  reset_counter_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    reset_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 reset_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  reset_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  reset_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.721    reset_counter_reg_n_0_[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    reset_counter_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  reset_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    reset_counter_reg[16]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  reset_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  reset_counter_reg[15]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    reset_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ball_move_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_move_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  ball_move_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ball_move_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.709    ball_move_counter_reg_n_0_[4]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ball_move_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    ball_move_counter_reg[4]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  ball_move_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.960    ball_move_counter_reg[8]_i_1_n_6
    SLICE_X47Y50         FDRE                                         r  ball_move_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.833     1.960    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  ball_move_counter_reg[6]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    ball_move_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ball_move_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_move_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  ball_move_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ball_move_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.709    ball_move_counter_reg_n_0_[4]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ball_move_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    ball_move_counter_reg[4]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.960 r  ball_move_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    ball_move_counter_reg[8]_i_1_n_4
    SLICE_X47Y50         FDRE                                         r  ball_move_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.833     1.960    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  ball_move_counter_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    ball_move_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ball_move_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_move_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  ball_move_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ball_move_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.709    ball_move_counter_reg_n_0_[4]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ball_move_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    ball_move_counter_reg[4]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  ball_move_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    ball_move_counter_reg[8]_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  ball_move_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    ball_move_counter_reg[12]_i_1_n_7
    SLICE_X47Y51         FDRE                                         r  ball_move_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.833     1.960    CLK_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  ball_move_counter_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    ball_move_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 reset_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  reset_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  reset_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.721    reset_counter_reg_n_0_[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    reset_counter_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  reset_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    reset_counter_reg[16]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  reset_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  reset_counter_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    reset_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 reset_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  reset_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  reset_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.721    reset_counter_reg_n_0_[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    reset_counter_reg[12]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  reset_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    reset_counter_reg[16]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  reset_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  reset_counter_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ball_move_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_move_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  ball_move_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ball_move_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.709    ball_move_counter_reg_n_0_[4]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ball_move_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    ball_move_counter_reg[4]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  ball_move_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    ball_move_counter_reg[8]_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  ball_move_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.974    ball_move_counter_reg[12]_i_1_n_5
    SLICE_X47Y51         FDRE                                         r  ball_move_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=470, routed)         0.833     1.960    CLK_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  ball_move_counter_reg[11]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    ball_move_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y50   ball_move_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y50   ball_move_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y50   ball_move_counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y51   ball_move_counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y34   ball_start_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   ball_start_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   ball_start_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   ball_start_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y34   ball_start_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y79   ball_x_pos_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y79   ball_x_pos_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y79   ball_x_pos_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y79   ball_x_pos_reg[9]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y80   ball_y_pos_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y80   ball_y_pos_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y80   ball_y_pos_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y80   ball_y_pos_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y78   brick_state_reg[11][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y78   brick_state_reg[11][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y34   ball_start_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   ball_start_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   ball_start_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   ball_start_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   ball_start_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   ball_start_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   ball_start_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   ball_start_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   ball_start_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   ball_start_counter_reg[15]/C



