[
  {
    "chapter": "Digital Logic Fundamentals",
    "topics": [
      {
        "topic": "Logic Gates",
        "concepts": ["AND", "OR", "NOT", "NAND", "NOR", "XOR", "XNOR"]
      },
      {
        "topic": "Gate-Level Minimization",
        "concepts": [
          "3-variable Karnaugh Map",
          "4-variable Karnaugh Map",
          "NAND Implementation",
          "NOR Implementation"
        ]
      }
    ]
  },
  {
    "chapter": "Digital Logic Circuits",
    "topics": [
      {
        "topic": "Combinational Logic",
        "concepts": [
          "Adder",
          "Subtractor",
          "Multiplier",
          "Comparator",
          "Encoder",
          "Decoder",
          "Multiplexer",
          "Demultiplexer"
        ]
      },
      {
        "topic": "Sequential Logic",
        "concepts": [
          "SR Latch",
          "D Latch",
          "JK Latch",
          "T Latch",
          "SR Flip-Flop",
          "D Flip-Flop",
          "JK Flip-Flop",
          "T Flip-Flop",
          "Universal Register",
          "Shift Register",
          "Ripple Counter",
          "Synchronous Counter"
        ]
      },
      {
        "topic": "Programmable Logic",
        "concepts": ["PLA", "PAL"]
      },
      {
        "topic": "Memory",
        "concepts": ["SRAM", "DRAM", "MROM", "PROM", "EPROM", "EEPROM", "Flash"]
      }
    ]
  }
]
