// Seed: 1372524743
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input  uwire   id_2
);
  assign id_0 = -1'b0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output supply1 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2;
  localparam id_1 = 1;
  assign module_3.id_11 = 0;
  initial assert (id_1);
endmodule
module module_3 #(
    parameter id_6 = 32'd46,
    parameter id_8 = 32'd83
) (
    output supply0 id_0
    , id_13,
    input wor id_1,
    output tri id_2,
    input tri id_3,
    input uwire id_4
    , id_14,
    input tri0 id_5,
    input wire _id_6,
    input tri id_7,
    input supply1 _id_8,
    input uwire id_9,
    output wire id_10,
    input tri id_11
);
  wire [id_8 : id_6] id_15;
  module_2 modCall_1 ();
endmodule
