library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.all;

entity multi_counter_tester is
  port (
    KEY: in std_logic_vector (3 downto 0);
    SW : in std_logic_vector (17 downto 16);
    
    HEX0: out std_logic_vector(6 downto 0);
    LEDR(0): out std_logic

  ) ;
end multi_counter_tester;

architecture multi_counter_tester_impl of multi_counter_tester is

    signal count_temp;
begin

    mct: entity work.multi_counter(multi_counter_impl) port map(
        clk => KEY(0),
        mode => SW(17 downto 16),
        reset => KEY(3),

        count => count_temp,
        cout => LEDR(0)
    );

    ssd: entity work.bin_to_7_segment(bin_to_7_segment_impl) port map(

        count_temp => bcd_input(3 downto 0),
        s_seg => HEX0
    );

end multi_counter_tester_impl;