<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="encodingindex.xsl" name="generator"/><title>Tabulated Instruction field options</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2>Advanced SIMD load single structure to all lanes&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size, encoded in "size", where 00->8, 01->16, 1x->32, otherwise UNDEFINED.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">1x</td><td class="symbol">32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD load single structure to all lanes&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size, encoded in "size", where 00->8, 01->16, 10->32, otherwise UNDEFINED.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD load/store multiple structures&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size, encoded in "size", where 00->8, 01->16, 10->32, otherwise UNDEFINED.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD load/store multiple structures&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size, encoded in "size", where 00->8, 01->16, 10->32, 11->64.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr><tr><td class="bitfield">11</td><td class="symbol">64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD load/store single structure to one lane&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size, encoded in "size", where 00->8, 01->16, 10->32.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr></tbody></table></td></tr></table></div><h2>System register Load/Store+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>System register 32-bit move&lt;coproc></h2><p class="accounts-orig"><strong>Original text</strong>: Is the System register encoding space, encoded in "coproc&lt;0>", where 0->p14, 1->p15.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;coproc></td><td>
      Is the System register encoding space, 
    encoded in 
    <q>coproc&lt;0></q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">coproc&lt;0></th><th class="symbol">&lt;coproc></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">p14</td></tr><tr><td class="bitfield">1</td><td class="symbol">p15</td></tr></tbody></table></td></tr></table></div><h2>System register 64-bit move&lt;coproc></h2><p class="accounts-orig"><strong>Original text</strong>: Is the System register encoding space, encoded in "coproc&lt;0>", where 0->p14, 1->p15.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;coproc></td><td>
      Is the System register encoding space, 
    encoded in 
    <q>coproc&lt;0></q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">coproc&lt;0></th><th class="symbol">&lt;coproc></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">p14</td></tr><tr><td class="bitfield">1</td><td class="symbol">p15</td></tr></tbody></table></td></tr></table></div><h2>Change Process State&lt;endian_specifier></h2><p class="accounts-orig"><strong>Original text</strong>: Is the endianness to be selected, and the value to be set in PSTATE.E, encoded in "E", where 0->LE, 1->BE</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;endian_specifier></td><td>
      Is the endianness to be selected, and the value to be set in PSTATE.E, 
    encoded in 
    <q>E</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">E</th><th class="symbol">&lt;endian_specifier></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">LE</td></tr><tr><td class="bitfield">1</td><td class="symbol">BE</td></tr></tbody></table></td></tr></table></div><h2>Change Processor State&lt;endian_specifier></h2><p class="accounts-orig"><strong>Original text</strong>: Is the endianness to be selected, and the value to be set in PSTATE.E, encoded in "E", where 0->LE, 1->BE</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;endian_specifier></td><td>
      Is the endianness to be selected, and the value to be set in PSTATE.E, 
    encoded in 
    <q>E</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">E</th><th class="symbol">&lt;endian_specifier></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">LE</td></tr><tr><td class="bitfield">1</td><td class="symbol">BE</td></tr></tbody></table></td></tr></table></div><h2>Data-processing (shifted register)&lt;shift></h2><p class="accounts-orig"><strong>Original text</strong>: Is the type of shift to be applied to the second source register, encoded in "stype", where 00->LSL, 01->LSR, 10->ASR, 11->ROR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift></td><td>
      Is the type of shift to be applied to the second source register, 
    encoded in 
    <q>stype</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">stype</th><th class="symbol">&lt;shift></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr><tr><td class="bitfield">11</td><td class="symbol">ROR</td></tr></tbody></table></td></tr></table></div><h2>Data-processing (shifted register)&lt;shift></h2><p class="accounts-orig"><strong>Original text</strong>: Is the type of shift to be applied to the source register, encoded in "stype", where 00->LSL, 01->LSR, 10->ASR, 11->ROR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift></td><td>
      Is the type of shift to be applied to the source register, 
    encoded in 
    <q>stype</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">stype</th><th class="symbol">&lt;shift></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr><tr><td class="bitfield">11</td><td class="symbol">ROR</td></tr></tbody></table></td></tr></table></div><h2>Extend and Add&lt;amount></h2><p class="accounts-orig"><strong>Original text</strong>: Is the rotate amount, encoded in "rotate", where 00->(omitted), 01->8, 10->16, 11->24</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;amount></td><td>
      Is the rotate amount, 
    encoded in 
    <q>rotate</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">rotate</th><th class="symbol">&lt;amount></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">(omitted)</td></tr><tr><td class="bitfield">01</td><td class="symbol">8</td></tr><tr><td class="bitfield">10</td><td class="symbol">16</td></tr><tr><td class="bitfield">11</td><td class="symbol">24</td></tr></tbody></table></td></tr></table></div><h2>Register extends&lt;amount></h2><p class="accounts-orig"><strong>Original text</strong>: Is the rotate amount, encoded in "rotate", where 00->(omitted), 01->8, 10->16, 11->24</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;amount></td><td>
      Is the rotate amount, 
    encoded in 
    <q>rotate</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">rotate</th><th class="symbol">&lt;amount></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">(omitted)</td></tr><tr><td class="bitfield">01</td><td class="symbol">8</td></tr><tr><td class="bitfield">10</td><td class="symbol">16</td></tr><tr><td class="bitfield">11</td><td class="symbol">24</td></tr></tbody></table></td></tr></table></div><h2>Floating-point data-processing (two registers)&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the operand, encoded in "op", where 0->U32, 1->S32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the operand, 
    encoded in 
    <q>op</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="symbol">S32</td></tr></tbody></table></td></tr></table></div><h2>Floating-point data-processing (two registers)&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the fixed-point number, encoded in "U:sx", where 00->S16, 10->U16, 01->S32, 11->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the fixed-point number, 
    encoded in 
    <q>U:sx</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">sx</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Floating-point move special register&lt;spec_reg></h2><p class="accounts-orig"><strong>Original text</strong>: Is the destination Advanced SIMD and floating-point System register, encoded in "reg", where 0000->FPSID, 0001->FPSCR, 1000->FPEXC, otherwise UNPREDICTABLE</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;spec_reg></td><td>
      Is the destination Advanced SIMD and floating-point System register, 
    encoded in 
    <q>reg</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">reg</th><th class="symbol">&lt;spec_reg></th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="symbol">FPSID</td></tr><tr><td class="bitfield">0001</td><td class="symbol">FPSCR</td></tr><tr><td class="bitfield">001x</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">01xx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1000</td><td class="symbol">FPEXC</td></tr><tr><td class="bitfield">1001</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">101x</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">11xx</td><td class="symbol">UNPREDICTABLE</td></tr></tbody></table></td></tr></table></div><h2>Floating-point move special register&lt;spec_reg></h2><p class="accounts-orig"><strong>Original text</strong>: Is the source Advanced SIMD and floating-point System register, encoded in "reg", where 0000->FPSID, 0001->FPSCR, 0101->MVFR2, 0110->MVFR1, 0111->MVFR0, 1000->FPEXC, otherwise UNPREDICTABLE</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;spec_reg></td><td>
      Is the source Advanced SIMD and floating-point System register, 
    encoded in 
    <q>reg</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">reg</th><th class="symbol">&lt;spec_reg></th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="symbol">FPSID</td></tr><tr><td class="bitfield">0001</td><td class="symbol">FPSCR</td></tr><tr><td class="bitfield">001x</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0100</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0101</td><td class="symbol">MVFR2</td></tr><tr><td class="bitfield">0110</td><td class="symbol">MVFR1</td></tr><tr><td class="bitfield">0111</td><td class="symbol">MVFR0</td></tr><tr><td class="bitfield">1000</td><td class="symbol">FPEXC</td></tr><tr><td class="bitfield">1001</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">101x</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">11xx</td><td class="symbol">UNPREDICTABLE</td></tr></tbody></table></td></tr></table></div><h2>Floating-point directed convert to integer&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the destination, encoded in "op" where 0->U32, 1->S32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the destination, 
    encoded in 
    <q>op</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="symbol">S32</td></tr></tbody></table></td></tr></table></div><h2>Floating-point directed convert to integer&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the destination, encoded in "op" where 0->U32, 1->S32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the destination, 
    encoded in 
    <q>op</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="symbol">S32</td></tr></tbody></table></td></tr></table></div><h2>Floating-point data-processing (two registers)&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the fixed-point number, encoded in "U:sx", where 00->S16, 10->U16, 01->S32, 11->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the fixed-point number, 
    encoded in 
    <q>U:sx</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">sx</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Floating-point data-processing (two registers)&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the operand, encoded in "op", where 0->U32, 1->S32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the operand, 
    encoded in 
    <q>op</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="symbol">S32</td></tr></tbody></table></td></tr></table></div><h2>Integer Test and Compare (two register, immediate shift)&lt;shift></h2><p class="accounts-orig"><strong>Original text</strong>: Is the type of shift to be applied to the second source register, encoded in "stype", where 00->LSL, 01->LSR, 10->ASR, 11->ROR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift></td><td>
      Is the type of shift to be applied to the second source register, 
    encoded in 
    <q>stype</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">stype</th><th class="symbol">&lt;shift></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr><tr><td class="bitfield">11</td><td class="symbol">ROR</td></tr></tbody></table></td></tr></table></div><h2>Integer Test and Compare (two register, register shift)&lt;type></h2><p class="accounts-orig"><strong>Original text</strong>: Is the type of shift to be applied to the second source register, encoded in "stype", where 00->LSL, 01->LSR, 10->ASR, 11->ROR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;type></td><td>
      Is the type of shift to be applied to the second source register, 
    encoded in 
    <q>stype</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">stype</th><th class="symbol">&lt;type></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr><tr><td class="bitfield">11</td><td class="symbol">ROR</td></tr></tbody></table></td></tr></table></div><h2>Integer Data Processing (three register, immediate shift)&lt;shift></h2><p class="accounts-orig"><strong>Original text</strong>: Is the type of shift to be applied to the second source register, encoded in "stype", where 00->LSL, 01->LSR, 10->ASR, 11->ROR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift></td><td>
      Is the type of shift to be applied to the second source register, 
    encoded in 
    <q>stype</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">stype</th><th class="symbol">&lt;shift></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr><tr><td class="bitfield">11</td><td class="symbol">ROR</td></tr></tbody></table></td></tr></table></div><h2>Integer Data Processing (three register, register shift)&lt;shift></h2><p class="accounts-orig"><strong>Original text</strong>: Is the type of shift to be applied to the second source register, encoded in "stype", where 00->LSL, 01->LSR, 10->ASR, 11->ROR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift></td><td>
      Is the type of shift to be applied to the second source register, 
    encoded in 
    <q>stype</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">stype</th><th class="symbol">&lt;shift></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr><tr><td class="bitfield">11</td><td class="symbol">ROR</td></tr></tbody></table></td></tr></table></div><h2>Load dual (literal)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Load, signed (literal)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Load, unsigned (literal)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Load/store, signed (immediate, post-indexed)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Load/store, signed (immediate, pre-indexed)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Load/store, unsigned (immediate, post-indexed)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Load/store, unsigned (immediate, pre-indexed)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>System register load/store+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Load/store dual (immediate)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Load/store dual (immediate, post-indexed)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Load/store dual (immediate, pre-indexed)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Load/Store Word, Unsigned Byte (immediate, literal)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Load/Store Word, Unsigned Byte (register)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD and floating-point load/store+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD load/store multiple structures&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size, encoded in "size", where 00->8, 01->16, 10->32, 11->64.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr><tr><td class="bitfield">11</td><td class="symbol">64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD load/store multiple structures&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size, encoded in "size", where 00->8, 01->16, 10->32, otherwise UNDEFINED.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD load/store single structure to one lane&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size, encoded in "size", where 00->8, 01->16, 10->32.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr></tbody></table></td></tr></table></div><h2>Load/Store Dual, Half, Signed Byte (immediate, literal)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Load/Store Dual, Half, Signed Byte (register)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD load single structure to all lanes&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size, encoded in "size", where 00->8, 01->16, 1x->32, otherwise UNDEFINED.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">1x</td><td class="symbol">32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD load single structure to all lanes&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size, encoded in "size", where 00->8, 01->16, 10->32, otherwise UNDEFINED.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Logical Arithmetic (three register, immediate shift)&lt;shift></h2><p class="accounts-orig"><strong>Original text</strong>: Is the type of shift to be applied to the source register, encoded in "stype", where 00->LSL, 01->LSR, 10->ASR, 11->ROR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift></td><td>
      Is the type of shift to be applied to the source register, 
    encoded in 
    <q>stype</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">stype</th><th class="symbol">&lt;shift></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr><tr><td class="bitfield">11</td><td class="symbol">ROR</td></tr></tbody></table></td></tr></table></div><h2>Logical Arithmetic (three register, immediate shift)&lt;shift></h2><p class="accounts-orig"><strong>Original text</strong>: Is the type of shift to be applied to the second source register, encoded in "stype", where 00->LSL, 01->LSR, 10->ASR, 11->ROR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift></td><td>
      Is the type of shift to be applied to the second source register, 
    encoded in 
    <q>stype</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">stype</th><th class="symbol">&lt;shift></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr><tr><td class="bitfield">11</td><td class="symbol">ROR</td></tr></tbody></table></td></tr></table></div><h2>Logical Arithmetic (three register, register shift)&lt;shift></h2><p class="accounts-orig"><strong>Original text</strong>: Is the type of shift to be applied to the second source register, encoded in "stype", where 00->LSL, 01->LSR, 10->ASR, 11->ROR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift></td><td>
      Is the type of shift to be applied to the second source register, 
    encoded in 
    <q>stype</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">stype</th><th class="symbol">&lt;shift></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr><tr><td class="bitfield">11</td><td class="symbol">ROR</td></tr></tbody></table></td></tr></table></div><h2>System register 32-bit move&lt;coproc></h2><p class="accounts-orig"><strong>Original text</strong>: Is the System register encoding space, encoded in "coproc&lt;0>", where 0->p14, 1->p15.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;coproc></td><td>
      Is the System register encoding space, 
    encoded in 
    <q>coproc&lt;0></q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">coproc&lt;0></th><th class="symbol">&lt;coproc></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">p14</td></tr><tr><td class="bitfield">1</td><td class="symbol">p15</td></tr></tbody></table></td></tr></table></div><h2>System register 64-bit move&lt;coproc></h2><p class="accounts-orig"><strong>Original text</strong>: Is the System register encoding space, encoded in "coproc&lt;0>", where 0->p14, 1->p15.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;coproc></td><td>
      Is the System register encoding space, 
    encoded in 
    <q>coproc&lt;0></q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">coproc&lt;0></th><th class="symbol">&lt;coproc></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">p14</td></tr><tr><td class="bitfield">1</td><td class="symbol">p15</td></tr></tbody></table></td></tr></table></div><h2>Floating-point move special register&lt;spec_reg></h2><p class="accounts-orig"><strong>Original text</strong>: Is the destination Advanced SIMD and floating-point System register, encoded in "reg", where 0000->FPSID, 0001->FPSCR, 1000->FPEXC, otherwise UNPREDICTABLE</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;spec_reg></td><td>
      Is the destination Advanced SIMD and floating-point System register, 
    encoded in 
    <q>reg</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">reg</th><th class="symbol">&lt;spec_reg></th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="symbol">FPSID</td></tr><tr><td class="bitfield">0001</td><td class="symbol">FPSCR</td></tr><tr><td class="bitfield">001x</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">01xx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1000</td><td class="symbol">FPEXC</td></tr><tr><td class="bitfield">1001</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">101x</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">11xx</td><td class="symbol">UNPREDICTABLE</td></tr></tbody></table></td></tr></table></div><h2>Floating-point move special register&lt;spec_reg></h2><p class="accounts-orig"><strong>Original text</strong>: Is the source Advanced SIMD and floating-point System register, encoded in "reg", where 0000->FPSID, 0001->FPSCR, 0101->MVFR2, 0110->MVFR1, 0111->MVFR0, 1000->FPEXC, otherwise UNPREDICTABLE</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;spec_reg></td><td>
      Is the source Advanced SIMD and floating-point System register, 
    encoded in 
    <q>reg</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">reg</th><th class="symbol">&lt;spec_reg></th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="symbol">FPSID</td></tr><tr><td class="bitfield">0001</td><td class="symbol">FPSCR</td></tr><tr><td class="bitfield">001x</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0100</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0101</td><td class="symbol">MVFR2</td></tr><tr><td class="bitfield">0110</td><td class="symbol">MVFR1</td></tr><tr><td class="bitfield">0111</td><td class="symbol">MVFR0</td></tr><tr><td class="bitfield">1000</td><td class="symbol">FPEXC</td></tr><tr><td class="bitfield">1001</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">101x</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">11xx</td><td class="symbol">UNPREDICTABLE</td></tr></tbody></table></td></tr></table></div><h2>Move special register (register)&lt;spec_reg></h2><p class="accounts-orig"><strong>Original text</strong>: Is the special register to be accessed, encoded in "R", where 0->CPSR|APSR, 1->SPSR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;spec_reg></td><td>
      Is the special register to be accessed, 
    encoded in 
    <q>R</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">R</th><th class="symbol">&lt;spec_reg></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">CPSR|APSR</td></tr><tr><td class="bitfield">1</td><td class="symbol">SPSR</td></tr></tbody></table></td></tr></table></div><h2>Move special register (register)&lt;banked_reg></h2><p class="accounts-orig"><strong>Original text</strong>: Is the name of the banked register to be transferred to or from, encoded in the "R:M:M1" field, where 000000->R8_usr, 000001->R9_usr, 000010->R10_usr, 000011->R11_usr, 000100->R12_usr, 000101->SP_usr, 000110->LR_usr, 001000->R8_fiq, 001001->R9_fiq, 001010->R10_fiq, 001011->R11_fiq, 001100->R12_fiq, 001101->SP_fiq, 001110->LR_fiq, 010000->LR_irq, 010001->SP_irq, 010010->LR_svc, 010011->SP_svc, 010100->LR_abt, 010101->SP_abt, 010110->LR_und, 010111->SP_und, 011100->LR_mon, 011101->SP_mon, 011110->ELR_hyp, 011111->SP_hyp, 101110->SPSR_fiq, 110000->SPSR_irq, 110010->SPSR_svc, 110100->SPSR_abt, 110110->SPSR_und, 111100->SPSR_mon, 111110->SPSR_hyp, otherwise UNPREDICTABLE</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;banked_reg></td><td>
      Is the name of the banked register to be transferred to or from, 
    encoded in 
    <q>R:M:M1</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">R</th><th class="bitfield">M</th><th class="bitfield">M1</th><th class="symbol">&lt;banked_reg></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="symbol">R8_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="symbol">R9_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0010</td><td class="symbol">R10_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0011</td><td class="symbol">R11_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0100</td><td class="symbol">R12_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0101</td><td class="symbol">SP_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0110</td><td class="symbol">LR_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0111</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1000</td><td class="symbol">R8_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1001</td><td class="symbol">R9_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1010</td><td class="symbol">R10_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1011</td><td class="symbol">R11_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1100</td><td class="symbol">R12_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="symbol">SP_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1110</td><td class="symbol">LR_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="symbol">LR_irq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="symbol">SP_irq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0010</td><td class="symbol">LR_svc</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0011</td><td class="symbol">SP_svc</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0100</td><td class="symbol">LR_abt</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0101</td><td class="symbol">SP_abt</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0110</td><td class="symbol">LR_und</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0111</td><td class="symbol">SP_und</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">10xx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1100</td><td class="symbol">LR_mon</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="symbol">SP_mon</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="symbol">ELR_hyp</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="symbol">SP_hyp</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0xxx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10xx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110x</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1110</td><td class="symbol">SPSR_fiq</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="symbol">SPSR_irq</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0010</td><td class="symbol">SPSR_svc</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0011</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0100</td><td class="symbol">SPSR_abt</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0101</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0110</td><td class="symbol">SPSR_und</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0111</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10xx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1100</td><td class="symbol">SPSR_mon</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="symbol">SPSR_hyp</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="symbol">UNPREDICTABLE</td></tr></tbody></table></td></tr></table></div><h2>MRS (banked)&lt;banked_reg></h2><p class="accounts-orig"><strong>Original text</strong>: Is the name of the banked register to be transferred to or from, encoded in the "R:M:M1" field, where 000000->R8_usr, 000001->R9_usr, 000010->R10_usr, 000011->R11_usr, 000100->R12_usr, 000101->SP_usr, 000110->LR_usr, 001000->R8_fiq, 001001->R9_fiq, 001010->R10_fiq, 001011->R11_fiq, 001100->R12_fiq, 001101->SP_fiq, 001110->LR_fiq, 010000->LR_irq, 010001->SP_irq, 010010->LR_svc, 010011->SP_svc, 010100->LR_abt, 010101->SP_abt, 010110->LR_und, 010111->SP_und, 011100->LR_mon, 011101->SP_mon, 011110->ELR_hyp, 011111->SP_hyp, 101110->SPSR_fiq, 110000->SPSR_irq, 110010->SPSR_svc, 110100->SPSR_abt, 110110->SPSR_und, 111100->SPSR_mon, 111110->SPSR_hyp, otherwise UNPREDICTABLE</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;banked_reg></td><td>
      Is the name of the banked register to be transferred to or from, 
    encoded in 
    <q>R:M:M1</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">R</th><th class="bitfield">M</th><th class="bitfield">M1</th><th class="symbol">&lt;banked_reg></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="symbol">R8_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="symbol">R9_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0010</td><td class="symbol">R10_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0011</td><td class="symbol">R11_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0100</td><td class="symbol">R12_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0101</td><td class="symbol">SP_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0110</td><td class="symbol">LR_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0111</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1000</td><td class="symbol">R8_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1001</td><td class="symbol">R9_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1010</td><td class="symbol">R10_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1011</td><td class="symbol">R11_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1100</td><td class="symbol">R12_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="symbol">SP_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1110</td><td class="symbol">LR_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="symbol">LR_irq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="symbol">SP_irq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0010</td><td class="symbol">LR_svc</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0011</td><td class="symbol">SP_svc</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0100</td><td class="symbol">LR_abt</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0101</td><td class="symbol">SP_abt</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0110</td><td class="symbol">LR_und</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0111</td><td class="symbol">SP_und</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">10xx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1100</td><td class="symbol">LR_mon</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="symbol">SP_mon</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="symbol">ELR_hyp</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="symbol">SP_hyp</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0xxx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10xx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110x</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1110</td><td class="symbol">SPSR_fiq</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="symbol">SPSR_irq</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0010</td><td class="symbol">SPSR_svc</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0011</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0100</td><td class="symbol">SPSR_abt</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0101</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0110</td><td class="symbol">SPSR_und</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0111</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10xx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1100</td><td class="symbol">SPSR_mon</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="symbol">SPSR_hyp</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="symbol">UNPREDICTABLE</td></tr></tbody></table></td></tr></table></div><h2>MRS (special)&lt;spec_reg></h2><p class="accounts-orig"><strong>Original text</strong>: Is the special register to be accessed, encoded in "R", where 0->CPSR|APSR, 1->SPSR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;spec_reg></td><td>
      Is the special register to be accessed, 
    encoded in 
    <q>R</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">R</th><th class="symbol">&lt;spec_reg></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">CPSR|APSR</td></tr><tr><td class="bitfield">1</td><td class="symbol">SPSR</td></tr></tbody></table></td></tr></table></div><h2>MSR (banked)&lt;banked_reg></h2><p class="accounts-orig"><strong>Original text</strong>: Is the name of the banked register to be transferred to or from, encoded in the "R:M:M1" field, where 000000->R8_usr, 000001->R9_usr, 000010->R10_usr, 000011->R11_usr, 000100->R12_usr, 000101->SP_usr, 000110->LR_usr, 001000->R8_fiq, 001001->R9_fiq, 001010->R10_fiq, 001011->R11_fiq, 001100->R12_fiq, 001101->SP_fiq, 001110->LR_fiq, 010000->LR_irq, 010001->SP_irq, 010010->LR_svc, 010011->SP_svc, 010100->LR_abt, 010101->SP_abt, 010110->LR_und, 010111->SP_und, 011100->LR_mon, 011101->SP_mon, 011110->ELR_hyp, 011111->SP_hyp, 101110->SPSR_fiq, 110000->SPSR_irq, 110010->SPSR_svc, 110100->SPSR_abt, 110110->SPSR_und, 111100->SPSR_mon, 111110->SPSR_hyp, otherwise UNPREDICTABLE</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;banked_reg></td><td>
      Is the name of the banked register to be transferred to or from, 
    encoded in 
    <q>R:M:M1</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">R</th><th class="bitfield">M</th><th class="bitfield">M1</th><th class="symbol">&lt;banked_reg></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="symbol">R8_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="symbol">R9_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0010</td><td class="symbol">R10_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0011</td><td class="symbol">R11_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0100</td><td class="symbol">R12_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0101</td><td class="symbol">SP_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0110</td><td class="symbol">LR_usr</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0111</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1000</td><td class="symbol">R8_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1001</td><td class="symbol">R9_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1010</td><td class="symbol">R10_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1011</td><td class="symbol">R11_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1100</td><td class="symbol">R12_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="symbol">SP_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1110</td><td class="symbol">LR_fiq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="symbol">LR_irq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="symbol">SP_irq</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0010</td><td class="symbol">LR_svc</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0011</td><td class="symbol">SP_svc</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0100</td><td class="symbol">LR_abt</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0101</td><td class="symbol">SP_abt</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0110</td><td class="symbol">LR_und</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0111</td><td class="symbol">SP_und</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">10xx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1100</td><td class="symbol">LR_mon</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="symbol">SP_mon</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="symbol">ELR_hyp</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="symbol">SP_hyp</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0xxx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10xx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110x</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1110</td><td class="symbol">SPSR_fiq</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="symbol">SPSR_irq</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0010</td><td class="symbol">SPSR_svc</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0011</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0100</td><td class="symbol">SPSR_abt</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0101</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0110</td><td class="symbol">SPSR_und</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0111</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10xx</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1100</td><td class="symbol">SPSR_mon</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="symbol">UNPREDICTABLE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="symbol">SPSR_hyp</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="symbol">UNPREDICTABLE</td></tr></tbody></table></td></tr></table></div><h2>Preload (immediate)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Preload (register)&lt;shift></h2><p class="accounts-orig"><strong>Original text</strong>: Is the type of shift to be applied to the index register, encoded in "stype", where 00->LSL, 01->LSR, 10->ASR, 11->ROR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift></td><td>
      Is the type of shift to be applied to the index register, 
    encoded in 
    <q>stype</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">stype</th><th class="symbol">&lt;shift></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr><tr><td class="bitfield">11</td><td class="symbol">ROR</td></tr></tbody></table></td></tr></table></div><h2>Preload (register)+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><h2>Shift (immediate)&lt;shift></h2><p class="accounts-orig"><strong>Original text</strong>: Is the type of shift to be applied to the source register, encoded in "op", where 00->LSL, 01->LSR, 10->ASR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift></td><td>
      Is the type of shift to be applied to the source register, 
    encoded in 
    <q>op</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="symbol">&lt;shift></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr></tbody></table></td></tr></table></div><h2>Register shifts&lt;shift></h2><p class="accounts-orig"><strong>Original text</strong>: Is the type of shift to be applied to the second source register, encoded in "stype", where 00->LSL, 01->LSR, 10->ASR, 11->ROR.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift></td><td>
      Is the type of shift to be applied to the second source register, 
    encoded in 
    <q>stype</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">stype</th><th class="symbol">&lt;shift></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">01</td><td class="symbol">LSR</td></tr><tr><td class="bitfield">10</td><td class="symbol">ASR</td></tr><tr><td class="bitfield">11</td><td class="symbol">ROR</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD one register and modified immediate&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: The data type, encoded in "cmode", where 110x->I32, 1110->I8, 1111->F32.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      The data type, 
    encoded in 
    <q>cmode</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">cmode</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">110x</td><td class="symbol">I32</td></tr><tr><td class="bitfield">1110</td><td class="symbol">I8</td></tr><tr><td class="bitfield">1111</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 00->I8, 01->I16, 10->I32, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">I8</td></tr><tr><td class="bitfield">01</td><td class="symbol">I16</td></tr><tr><td class="bitfield">10</td><td class="symbol">I32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "op&lt;0>:size", where 000->S16, 001->S32, 010->S64, 100->U16, 101->U32, 110->U64, otherwise UNDEFINED.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>op&lt;0>:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op&lt;0></th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "F:size", where 010->U32, 101->F16, 110->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>F:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">F</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "F:size", where 000->I8, 001->I16, 010->I32, 101->F16, 110->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>F:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">F</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">I8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">I16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">I32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "size", where 00->I16, 01->I32, 10->I64, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">I16</td></tr><tr><td class="bitfield">01</td><td class="symbol">I32</td></tr><tr><td class="bitfield">10</td><td class="symbol">I64</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "size", where 00->S16, 01->S32, 10->S64, otherwise UNDEFINED.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">S16</td></tr><tr><td class="bitfield">01</td><td class="symbol">S32</td></tr><tr><td class="bitfield">10</td><td class="symbol">S64</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "F:size", where 000->S8, 001->S16, 010->S32, 101->F16, 110->F32.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>F:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">F</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "size", where 00->8, 01->16, 10->32, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "size", where 00->S8, 01->S16, 10->S32, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "size", where 00->8, 01->16, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">1x</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "size", where 01->F16, 10->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "size" where 00->8, 01->16, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">1x</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type, encoded in "size", where 00->8, otherwise UNDEFINED.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">1x</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong><ins>Original text</ins></strong><ins>: Is the data type for the elements of the destination, encoded in "op:size", where 001->S16, 010->S32, 101->U16, 110->U32</ins></p><div id="explanations"><h4 class="encoding"><ins>Where:</ins></h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td><ins>&lt;dt></ins></td><td><ins>
      Is the data type for the elements of the destination, 
    encoded in 
    </ins><q><ins>op:size</ins></q><ins>:
      
      </ins><table class="valuetable"><thead><tr><th class="bitfield"><ins>op</ins></th><th class="bitfield"><ins>size</ins></th><th class="symbol"><ins>&lt;dt></ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="symbol"><ins>S16</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="symbol"><ins>S32</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="symbol"><ins>U16</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="symbol"><ins>U32</ins></td></tr></tbody></table></td></tr></table></div><h2><ins>Advanced SIMD two registers misc&lt;dt></ins></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "size" where 00->8, 01->16, 10->32, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt2></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the source vector, encoded in "size" where 01->F16, 10->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt2></td><td>
      Is the data type for the elements of the source vector, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt2></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "F:size", where 000->S8, 001->S16, 010->S32, 101->F16, 110->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>F:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">F</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt2></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the source vector, encoded in "size:op" where 0100->S16, 0101->U16, 011x->F16, 1000->S32, 1001->U32, 101x->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt2></td><td>
      Is the data type for the elements of the source vector, 
    encoded in 
    <q>size:op</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="bitfield">op</th><th class="symbol">&lt;dt2></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="symbol">S16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1x</td><td class="symbol">F16</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="symbol">S32</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="symbol">U32</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1x</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "size" where 00->8, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">1x</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong><del>Original text</del></strong><del>: Is the data type for the elements of the destination, encoded in "op", where 0->S32, 1->U32</del></p><div id="explanations"><h4 class="encoding"><del>Where:</del></h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td><del>&lt;dt></del></td><td><del>
      Is the data type for the elements of the destination, 
    encoded in 
    </del><q><del>op</del></q><del>:
      
      </del><table class="valuetable"><thead><tr><th class="bitfield"><del>op</del></th><th class="symbol"><del>&lt;dt></del></th></tr></thead><tbody><tr><td class="bitfield"><del>0</del></td><td class="symbol"><del>S32</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="symbol"><del>U32</del></td></tr></tbody></table></td></tr></table></div><h2><del>Advanced SIMD two registers misc&lt;dt></del></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "op:size", where 000->S8, 001->S16, 010->S32, 100->U8, 101->U16, 110->U32, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>op:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt1></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the destination vector, encoded in "size:op" where 010x->F16, 0110->S16, 0111->U16, 100x->F32, 1010->S32, 1011->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt1></td><td>
      Is the data type for the elements of the destination vector, 
    encoded in 
    <q>size:op</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="bitfield">op</th><th class="symbol">&lt;dt1></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield">0x</td><td class="symbol">F16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="symbol">S16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="symbol">U16</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0x</td><td class="symbol">F32</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 00->S8, 01->S16, 10->S32, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and a scalar&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the scalar and the elements of the operand vector, encoded in "U:size", where 001->S16, 010->S32, 101->U16, 110->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the scalar and the elements of the operand vector, 
    encoded in 
    <q>U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and a scalar&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 01->S16, 10->S32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">10</td><td class="symbol">S32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and a scalar&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the scalar and the elements of the operand vector, encoded in "F:size", where 001->I16, 010->I32, 101->F16, 110->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the scalar and the elements of the operand vector, 
    encoded in 
    <q>F:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">F</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">I16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">I32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and a scalar extension&lt;bt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the bottom or top element specifier, encoded in "T" where 0->B, 1->T.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;bt></td><td>
      Is the bottom or top element specifier, 
    encoded in 
    <q>T</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">T</th><th class="symbol">&lt;bt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">B</td></tr><tr><td class="bitfield">1</td><td class="symbol">T</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and a scalar extension&lt;rotate></h2><p class="accounts-orig"><strong>Original text</strong>: Is the rotation to be applied to elements in the second SIMD&amp;FP source register, encoded in "rot", where 00->0, 01->90, 10->180, 11->270.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;rotate></td><td>
      Is the rotation to be applied to elements in the second SIMD&amp;FP source register, 
    encoded in 
    <q>rot</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">rot</th><th class="symbol">&lt;rotate></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">0</td></tr><tr><td class="bitfield">01</td><td class="symbol">90</td></tr><tr><td class="bitfield">10</td><td class="symbol">180</td></tr><tr><td class="bitfield">11</td><td class="symbol">270</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;type></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in the "U" field, where 1->S.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;type></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">&lt;type></th></tr></thead><tbody><tr><td class="bitfield">1</td><td class="symbol">S</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size for the elements of the vectors, encoded in the "imm6&lt;5:3>" field, where 001->16, 01x->32, 1xx->64.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size for the elements of the vectors, 
    encoded in 
    <q>imm6&lt;5:3></q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">imm6&lt;5:3></th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">001</td><td class="symbol">16</td></tr><tr><td class="bitfield">01x</td><td class="symbol">32</td></tr><tr><td class="bitfield">1xx</td><td class="symbol">64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;dt1></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the destination vector, encoded in "op:U" where 00x->F16, 010->S16, 011->U16, 10x->F32, 110->S32, 111->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt1></td><td>
      Is the data type for the elements of the destination vector, 
    encoded in 
    <q>op:U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="bitfield">U</th><th class="symbol">&lt;dt1></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">x</td><td class="symbol">F16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="symbol">S16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="symbol">U16</td></tr><tr><td class="bitfield">10</td><td class="bitfield">x</td><td class="symbol">F32</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="symbol">S32</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size for the elements of the vectors, encoded in the "L:imm6&lt;5:3>" field, where 0001->8, 001x->16, 01xx->32, 1xxx->64.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size for the elements of the vectors, 
    encoded in 
    <q>L:imm6&lt;5:3></q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">L</th><th class="bitfield">imm6&lt;5:3></th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="symbol">8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01x</td><td class="symbol">16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1xx</td><td class="symbol">32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">xxx</td><td class="symbol">64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;type></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in the "U" field, where 0->S, 1->U.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;type></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">&lt;type></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">S</td></tr><tr><td class="bitfield">1</td><td class="symbol">U</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;dt2></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the source vector, encoded in "op:U" where 000->S16, 001->U16, 01x->F16, 100->S32, 101->U32, 11x->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt2></td><td>
      Is the data type for the elements of the source vector, 
    encoded in 
    <q>op:U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="bitfield">U</th><th class="symbol">&lt;dt2></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="symbol">S16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="symbol">U16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">x</td><td class="symbol">F16</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="symbol">S32</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="symbol">U32</td></tr><tr><td class="bitfield">11</td><td class="bitfield">x</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "U:imm3H" where 0001->S8, 0010->S16, 0100->S32, 1001->U8, 1010->U16, 1100->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>U:imm3H</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">imm3H</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">010</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of different lengths&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "U:size", where 000->S8, 001->S16, 010->S32, 100->U8, 101->U16, 110->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of different lengths&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the second operand vector, encoded in "U:size", where 000->S8, 001->S16, 010->S32, 100->U8, 101->U16, 110->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the second operand vector, 
    encoded in 
    <q>U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of different lengths&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 00->I16, 01->I32, 10->I64</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">I16</td></tr><tr><td class="bitfield">01</td><td class="symbol">I32</td></tr><tr><td class="bitfield">10</td><td class="symbol">I64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of different lengths&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 01->S16, 10->S32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">10</td><td class="symbol">S32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of different lengths&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the second operand vector, encoded in "U:size", where 000->S8, 001->S16, 010->S32, 100->U8, 101->U16, 110->U32.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the second operand vector, 
    encoded in 
    <q>U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of different lengths&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "op:U:size", where 0000->S8, 0001->S16, 0010->S32, 0100->U8, 0101->U16, 0110->U32, 1000->P8, 1010->P64</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>op:U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">P8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">P64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "size", where 00->I8, 01->I16, 10->I32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">I8</td></tr><tr><td class="bitfield">01</td><td class="symbol">I16</td></tr><tr><td class="bitfield">10</td><td class="symbol">I32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "U:size", where 000->S8, 001->S16, 010->S32, 100->U8, 101->U16, 110->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "U:size", where 000->S8, 001->S16, 010->S32, 011->S64, 100->U8, 101->U16, 110->U32, 111->U64.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="symbol">S64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="symbol">U64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "size", where 00->I8, 01->I16, 10->I32, 11->I64.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">I8</td></tr><tr><td class="bitfield">01</td><td class="symbol">I16</td></tr><tr><td class="bitfield">10</td><td class="symbol">I32</td></tr><tr><td class="bitfield">11</td><td class="symbol">I64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 01->S16, 10->S32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">10</td><td class="symbol">S32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 00->8, 01->16, 10->32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "op:size", where 000->I8, 001->I16, 010->I32, 100->P8</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>op:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">I8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">I16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">I32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">P8</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "sz", where 0->F32, 1->F16.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>sz</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">sz</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">F32</td></tr><tr><td class="bitfield">1</td><td class="symbol">F16</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length extension&lt;bt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the bottom or top element specifier, encoded in "T" where 0->B, 1->T.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;bt></td><td>
      Is the bottom or top element specifier, 
    encoded in 
    <q>T</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">T</th><th class="symbol">&lt;bt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">B</td></tr><tr><td class="bitfield">1</td><td class="symbol">T</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length extension&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "S", where 0->F16, 1->F32.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>S</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">S</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">F16</td></tr><tr><td class="bitfield">1</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length extension&lt;rotate></h2><p class="accounts-orig"><strong>Original text</strong>: Is the rotation to be applied to elements in the second SIMD&amp;FP source register, encoded in "rot", where 00->0, 01->90, 10->180, 11->270.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;rotate></td><td>
      Is the rotation to be applied to elements in the second SIMD&amp;FP source register, 
    encoded in 
    <q>rot</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">rot</th><th class="symbol">&lt;rotate></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">0</td></tr><tr><td class="bitfield">01</td><td class="symbol">90</td></tr><tr><td class="bitfield">10</td><td class="symbol">180</td></tr><tr><td class="bitfield">11</td><td class="symbol">270</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length extension&lt;rotate></h2><p class="accounts-orig"><strong>Original text</strong>: Is the rotation to be applied to elements in the second SIMD&amp;FP source register, encoded in "rot", where 0->90, 1->270.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;rotate></td><td>
      Is the rotation to be applied to elements in the second SIMD&amp;FP source register, 
    encoded in 
    <q>rot</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">rot</th><th class="symbol">&lt;rotate></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">90</td></tr><tr><td class="bitfield">1</td><td class="symbol">270</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD one register and modified immediate&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: The data type, encoded in "cmode", where 110x->I32, 1110->I8, 1111->F32.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      The data type, 
    encoded in 
    <q>cmode</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">cmode</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">110x</td><td class="symbol">I32</td></tr><tr><td class="bitfield">1110</td><td class="symbol">I8</td></tr><tr><td class="bitfield">1111</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 00->I8, 01->I16, 10->I32, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">I8</td></tr><tr><td class="bitfield">01</td><td class="symbol">I16</td></tr><tr><td class="bitfield">10</td><td class="symbol">I32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2><del>Advanced SIMD two registers misc&lt;dt></del></h2><p class="accounts-orig"><strong><del>Original text</del></strong><del>: Is the data type for the elements of the destination, encoded in "op", where 0->S32, 1->U32</del></p><div id="explanations"><h4 class="encoding"><del>Where:</del></h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td><del>&lt;dt></del></td><td><del>
      Is the data type for the elements of the destination, 
    encoded in 
    </del><q><del>op</del></q><del>:
      
      </del><table class="valuetable"><thead><tr><th class="bitfield"><del>op</del></th><th class="symbol"><del>&lt;dt></del></th></tr></thead><tbody><tr><td class="bitfield"><del>0</del></td><td class="symbol"><del>S32</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="symbol"><del>U32</del></td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt2></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the source vector, encoded in "size:op" where 0100->S16, 0101->U16, 011x->F16, 1000->S32, 1001->U32, 101x->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt2></td><td>
      Is the data type for the elements of the source vector, 
    encoded in 
    <q>size:op</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="bitfield">op</th><th class="symbol">&lt;dt2></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="symbol">S16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1x</td><td class="symbol">F16</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="symbol">S32</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="symbol">U32</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1x</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong><ins>Original text</ins></strong><ins>: Is the data type for the elements of the destination, encoded in "op:size", where 001->S16, 010->S32, 101->U16, 110->U32</ins></p><div id="explanations"><h4 class="encoding"><ins>Where:</ins></h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td><ins>&lt;dt></ins></td><td><ins>
      Is the data type for the elements of the destination, 
    encoded in 
    </ins><q><ins>op:size</ins></q><ins>:
      
      </ins><table class="valuetable"><thead><tr><th class="bitfield"><ins>op</ins></th><th class="bitfield"><ins>size</ins></th><th class="symbol"><ins>&lt;dt></ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="symbol"><ins>S16</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="symbol"><ins>S32</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="symbol"><ins>U16</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="symbol"><ins>U32</ins></td></tr></tbody></table></td></tr></table></div><h2><ins>Advanced SIMD two registers misc&lt;dt></ins></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "size", where 00->8, 01->16, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">1x</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "size" where 00->8, 01->16, 10->32, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "F:size", where 000->S8, 001->S16, 010->S32, 101->F16, 110->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>F:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">F</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "size", where 00->S8, 01->S16, 10->S32, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "size", where 00->S16, 01->S32, 10->S64, otherwise UNDEFINED.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">S16</td></tr><tr><td class="bitfield">01</td><td class="symbol">S32</td></tr><tr><td class="bitfield">10</td><td class="symbol">S64</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "size", where 01->F16, 10->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "F:size", where 000->I8, 001->I16, 010->I32, 101->F16, 110->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>F:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">F</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">I8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">I16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">I32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type, encoded in "size", where 00->8, otherwise UNDEFINED.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">1x</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "op&lt;0>:size", where 000->S16, 001->S32, 010->S64, 100->U16, 101->U32, 110->U64, otherwise UNDEFINED.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>op&lt;0>:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op&lt;0></th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "size", where 00->8, 01->16, 10->32, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "size" where 00->8, 01->16, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">1x</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "op:size", where 000->S8, 001->S16, 010->S32, 100->U8, 101->U16, 110->U32, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>op:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "F:size", where 010->U32, 101->F16, 110->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>F:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">F</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt2></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the source vector, encoded in "size" where 01->F16, 10->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt2></td><td>
      Is the data type for the elements of the source vector, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt2></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "size" where 00->8, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">1x</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 00->S8, 01->S16, 10->S32, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "F:size", where 000->S8, 001->S16, 010->S32, 101->F16, 110->F32.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>F:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">F</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt1></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the destination vector, encoded in "size:op" where 010x->F16, 0110->S16, 0111->U16, 100x->F32, 1010->S32, 1011->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt1></td><td>
      Is the data type for the elements of the destination vector, 
    encoded in 
    <q>size:op</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="bitfield">op</th><th class="symbol">&lt;dt1></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield">0x</td><td class="symbol">F16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="symbol">S16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="symbol">U16</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0x</td><td class="symbol">F32</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers misc&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "size", where 00->I16, 01->I32, 10->I64, otherwise UNDEFINED</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">I16</td></tr><tr><td class="bitfield">01</td><td class="symbol">I32</td></tr><tr><td class="bitfield">10</td><td class="symbol">I64</td></tr><tr><td class="bitfield">11</td><td class="symbol">RESERVED</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and a scalar&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the scalar and the elements of the operand vector, encoded in "F:size", where 001->I16, 010->I32, 101->F16, 110->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the scalar and the elements of the operand vector, 
    encoded in 
    <q>F:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">F</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">I16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">I32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and a scalar&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 01->S16, 10->S32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">10</td><td class="symbol">S32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and a scalar&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the scalar and the elements of the operand vector, encoded in "U:size", where 001->S16, 010->S32, 101->U16, 110->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the scalar and the elements of the operand vector, 
    encoded in 
    <q>U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and a scalar extension&lt;rotate></h2><p class="accounts-orig"><strong>Original text</strong>: Is the rotation to be applied to elements in the second SIMD&amp;FP source register, encoded in "rot", where 00->0, 01->90, 10->180, 11->270.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;rotate></td><td>
      Is the rotation to be applied to elements in the second SIMD&amp;FP source register, 
    encoded in 
    <q>rot</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">rot</th><th class="symbol">&lt;rotate></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">0</td></tr><tr><td class="bitfield">01</td><td class="symbol">90</td></tr><tr><td class="bitfield">10</td><td class="symbol">180</td></tr><tr><td class="bitfield">11</td><td class="symbol">270</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and a scalar extension&lt;bt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the bottom or top element specifier, encoded in "T" where 0->B, 1->T.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;bt></td><td>
      Is the bottom or top element specifier, 
    encoded in 
    <q>T</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">T</th><th class="symbol">&lt;bt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">B</td></tr><tr><td class="bitfield">1</td><td class="symbol">T</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;dt2></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the source vector, encoded in "op:U" where 000->S16, 001->U16, 01x->F16, 100->S32, 101->U32, 11x->F32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt2></td><td>
      Is the data type for the elements of the source vector, 
    encoded in 
    <q>op:U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="bitfield">U</th><th class="symbol">&lt;dt2></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="symbol">S16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="symbol">U16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">x</td><td class="symbol">F16</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="symbol">S32</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="symbol">U32</td></tr><tr><td class="bitfield">11</td><td class="bitfield">x</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operand, encoded in "U:imm3H" where 0001->S8, 0010->S16, 0100->S32, 1001->U8, 1010->U16, 1100->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operand, 
    encoded in 
    <q>U:imm3H</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">imm3H</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">010</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size for the elements of the vectors, encoded in the "L:imm6&lt;5:3>" field, where 0001->8, 001x->16, 01xx->32, 1xxx->64.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size for the elements of the vectors, 
    encoded in 
    <q>L:imm6&lt;5:3></q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">L</th><th class="bitfield">imm6&lt;5:3></th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="symbol">8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01x</td><td class="symbol">16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1xx</td><td class="symbol">32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">xxx</td><td class="symbol">64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;type></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in the "U" field, where 0->S, 1->U.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;type></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">&lt;type></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">S</td></tr><tr><td class="bitfield">1</td><td class="symbol">U</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;type></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in the "U" field, where 1->S.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;type></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">&lt;type></th></tr></thead><tbody><tr><td class="bitfield">1</td><td class="symbol">S</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;size></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data size for the elements of the vectors, encoded in the "imm6&lt;5:3>" field, where 001->16, 01x->32, 1xx->64.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size></td><td>
      Is the data size for the elements of the vectors, 
    encoded in 
    <q>imm6&lt;5:3></q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">imm6&lt;5:3></th><th class="symbol">&lt;size></th></tr></thead><tbody><tr><td class="bitfield">001</td><td class="symbol">16</td></tr><tr><td class="bitfield">01x</td><td class="symbol">32</td></tr><tr><td class="bitfield">1xx</td><td class="symbol">64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD two registers and shift amount&lt;dt1></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the destination vector, encoded in "op:U" where 00x->F16, 010->S16, 011->U16, 10x->F32, 110->S32, 111->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt1></td><td>
      Is the data type for the elements of the destination vector, 
    encoded in 
    <q>op:U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="bitfield">U</th><th class="symbol">&lt;dt1></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">x</td><td class="symbol">F16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="symbol">S16</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="symbol">U16</td></tr><tr><td class="bitfield">10</td><td class="bitfield">x</td><td class="symbol">F32</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="symbol">S32</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of different lengths&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the second operand vector, encoded in "U:size", where 000->S8, 001->S16, 010->S32, 100->U8, 101->U16, 110->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the second operand vector, 
    encoded in 
    <q>U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of different lengths&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 01->S16, 10->S32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">10</td><td class="symbol">S32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of different lengths&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "U:size", where 000->S8, 001->S16, 010->S32, 100->U8, 101->U16, 110->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of different lengths&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 00->I16, 01->I32, 10->I64</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">I16</td></tr><tr><td class="bitfield">01</td><td class="symbol">I32</td></tr><tr><td class="bitfield">10</td><td class="symbol">I64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of different lengths&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the second operand vector, encoded in "U:size", where 000->S8, 001->S16, 010->S32, 100->U8, 101->U16, 110->U32.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the second operand vector, 
    encoded in 
    <q>U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of different lengths&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "op:U:size", where 0000->S8, 0001->S16, 0010->S32, 0100->U8, 0101->U16, 0110->U32, 1000->P8, 1010->P64</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>op:U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">P8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">P64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "sz", where 0->F32, 1->F16.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>sz</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">sz</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">F32</td></tr><tr><td class="bitfield">1</td><td class="symbol">F16</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "op:size", where 000->I8, 001->I16, 010->I32, 100->P8</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>op:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">op</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">I8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">I16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">I32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">P8</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 00->8, 01->16, 10->32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">8</td></tr><tr><td class="bitfield">01</td><td class="symbol">16</td></tr><tr><td class="bitfield">10</td><td class="symbol">32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "size", where 01->S16, 10->S32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">10</td><td class="symbol">S32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "U:size", where 000->S8, 001->S16, 010->S32, 011->S64, 100->U8, 101->U16, 110->U32, 111->U64.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="symbol">S64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="symbol">U64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the operands, encoded in "U:size", where 000->S8, 001->S16, 010->S32, 100->U8, 101->U16, 110->U32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the operands, 
    encoded in 
    <q>U:size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="symbol">S8</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="symbol">S16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="symbol">S32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="symbol">U8</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="symbol">U16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="symbol">U32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "size", where 00->I8, 01->I16, 10->I32</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">I8</td></tr><tr><td class="bitfield">01</td><td class="symbol">I16</td></tr><tr><td class="bitfield">10</td><td class="symbol">I32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "size", where 00->I8, 01->I16, 10->I32, 11->I64.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>size</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">I8</td></tr><tr><td class="bitfield">01</td><td class="symbol">I16</td></tr><tr><td class="bitfield">10</td><td class="symbol">I32</td></tr><tr><td class="bitfield">11</td><td class="symbol">I64</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length extension&lt;rotate></h2><p class="accounts-orig"><strong>Original text</strong>: Is the rotation to be applied to elements in the second SIMD&amp;FP source register, encoded in "rot", where 00->0, 01->90, 10->180, 11->270.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;rotate></td><td>
      Is the rotation to be applied to elements in the second SIMD&amp;FP source register, 
    encoded in 
    <q>rot</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">rot</th><th class="symbol">&lt;rotate></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="symbol">0</td></tr><tr><td class="bitfield">01</td><td class="symbol">90</td></tr><tr><td class="bitfield">10</td><td class="symbol">180</td></tr><tr><td class="bitfield">11</td><td class="symbol">270</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length extension&lt;dt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the data type for the elements of the vectors, encoded in "S", where 0->F16, 1->F32.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt></td><td>
      Is the data type for the elements of the vectors, 
    encoded in 
    <q>S</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">S</th><th class="symbol">&lt;dt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">F16</td></tr><tr><td class="bitfield">1</td><td class="symbol">F32</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length extension&lt;bt></h2><p class="accounts-orig"><strong>Original text</strong>: Is the bottom or top element specifier, encoded in "T" where 0->B, 1->T.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;bt></td><td>
      Is the bottom or top element specifier, 
    encoded in 
    <q>T</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">T</th><th class="symbol">&lt;bt></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">B</td></tr><tr><td class="bitfield">1</td><td class="symbol">T</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD three registers of the same length extension&lt;rotate></h2><p class="accounts-orig"><strong>Original text</strong>: Is the rotation to be applied to elements in the second SIMD&amp;FP source register, encoded in "rot", where 0->90, 1->270.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;rotate></td><td>
      Is the rotation to be applied to elements in the second SIMD&amp;FP source register, 
    encoded in 
    <q>rot</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">rot</th><th class="symbol">&lt;rotate></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">90</td></tr><tr><td class="bitfield">1</td><td class="symbol">270</td></tr></tbody></table></td></tr></table></div><h2>Advanced SIMD and floating-point load/store+/-</h2><p class="accounts-orig"><strong>Original text</strong>: Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in the "U" field, where 0->-, 1->+.</p><div id="explanations"><h4 class="encoding">Where:</h4><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td>
      Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
      <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
        Internal version only: isa <ins>v01_06</ins><del>v01_03</del>, pseudocode <ins>v2019-12_rc3_1</ins><del>v2019-09_rc2_1</del>, sve <ins>v2019-12_rc3</ins><del>v2019-09_rc3</del>      
        ; Build timestamp: <ins>2019-12-12T17</ins><del>2019-09-30T07</del>:<ins>34</ins><del>40</del>
    </p><p class="copyconf">
      Copyright © 2010-2015 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>