<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Dem_0_9_AND_9_0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Dem_0_9_AND_9_0_Single.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Dem_0_9_AND_9_0_Single.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Dem_0_9_AND_9_0_Single.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Dem_0_9_AND_9_0_Single.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Dem_0_9_AND_9_0_Single.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Dem_0_9_AND_9_0_Single.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Dem_0_9_AND_9_0_Single.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Dem_0_9_AND_9_0_Single.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Dem_0_9_AND_9_0_Single.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Dem_0_9_AND_9_0_Single.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Dem_0_9_AND_9_0_Single.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Dem_0_9_AND_9_0_Single.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Dem_0_9_AND_9_0_Single.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dem_0_9_AND_9_0_Single.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Dem_0_9_AND_9_0_Single.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dem_0_9_AND_9_0_Single.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Dem_0_9_AND_9_0_Single.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Dem_0_9_AND_9_0_Single.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Dem_0_9_AND_9_0_Single.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Dem_0_9_AND_9_0_Single.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Dem_0_9_AND_9_0_Single.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Dem_0_9_AND_9_0_Single.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Dem_0_9_AND_9_0_Single.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dem_0_9_AND_9_0_Single_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Dem_0_9_AND_9_0_Single_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Dem_0_9_AND_9_0_Single_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Dem_0_9_AND_9_0_Single_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Dem_0_9_AND_9_0_Single_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Dem_0_9_AND_9_0_Single_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dem_0_9_AND_9_0_Single_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dem_0_9_AND_9_0_Single_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Dem_0_9_AND_9_0_Single_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Dem_0_9_AND_9_0_Single_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dem_0_9_AND_9_0_Single_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dem_0_9_AND_9_0_Single_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Dem_0_9_AND_9_0_Single_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Dem_0_9_AND_9_0_Single_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dem_0_9_AND_9_0_Single_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SynCounter4bit_Bidirectional.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SynCounter4bit_Bidirectional.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SynCounter4bit_Bidirectional.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Testbench_Dem_0_9_AND_9_0_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbench_Dem_0_9_AND_9_0_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbench_SynCounter4bit_Bidirectional_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Testbench_SynCounter4bit_Bidirectional_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Testbench_SynCounter4bit_Bidirectional_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbench_SynCounter4bit_Bidirectional_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clockDiv_Enable.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clockDiv_Enable.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clockDiv_Enable.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1758858243" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1758858243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758858525" xil_pn:in_ck="-1821496187151367234" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1758858525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dem_0_9_AND_9_0_Single.v"/>
      <outfile xil_pn:name="SynCounter4bit_Bidirectional.v"/>
      <outfile xil_pn:name="Testbench_Dem_0_9_AND_9_0.v"/>
      <outfile xil_pn:name="Testbench_SynCounter4bit_Bidirectional.v"/>
      <outfile xil_pn:name="clockDiv_Enable.v"/>
    </transform>
    <transform xil_pn:end_ts="1758858532" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1766393680794649445" xil_pn:start_ts="1758858532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758858532" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3835808666505596317" xil_pn:start_ts="1758858532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758858246" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6826431524027230474" xil_pn:start_ts="1758858246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758858532" xil_pn:in_ck="-1821496187151367234" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1758858532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dem_0_9_AND_9_0_Single.v"/>
      <outfile xil_pn:name="SynCounter4bit_Bidirectional.v"/>
      <outfile xil_pn:name="Testbench_Dem_0_9_AND_9_0.v"/>
      <outfile xil_pn:name="Testbench_SynCounter4bit_Bidirectional.v"/>
      <outfile xil_pn:name="clockDiv_Enable.v"/>
    </transform>
    <transform xil_pn:end_ts="1758858535" xil_pn:in_ck="-1821496187151367234" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8767047449079415831" xil_pn:start_ts="1758858532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Testbench_SynCounter4bit_Bidirectional_beh.prj"/>
      <outfile xil_pn:name="Testbench_SynCounter4bit_Bidirectional_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1758858535" xil_pn:in_ck="292721087663320599" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5000150985688973530" xil_pn:start_ts="1758858535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Testbench_SynCounter4bit_Bidirectional_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1758852661" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1758852661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758852661" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2499315812317537200" xil_pn:start_ts="1758852661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758852661" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6826431524027230474" xil_pn:start_ts="1758852661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758852661" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1758852661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758852661" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8845021853637179790" xil_pn:start_ts="1758852661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758852661" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1758852661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758852661" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1670201761489436032" xil_pn:start_ts="1758852661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758855103" xil_pn:in_ck="-5600968270161637315" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2482175571468572169" xil_pn:start_ts="1758855097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Dem_0_9_AND_9_0_Single.lso"/>
      <outfile xil_pn:name="Dem_0_9_AND_9_0_Single.ngc"/>
      <outfile xil_pn:name="Dem_0_9_AND_9_0_Single.ngr"/>
      <outfile xil_pn:name="Dem_0_9_AND_9_0_Single.prj"/>
      <outfile xil_pn:name="Dem_0_9_AND_9_0_Single.stx"/>
      <outfile xil_pn:name="Dem_0_9_AND_9_0_Single.syr"/>
      <outfile xil_pn:name="Dem_0_9_AND_9_0_Single.xst"/>
      <outfile xil_pn:name="Dem_0_9_AND_9_0_Single_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1758852667" xil_pn:in_ck="1183905086906621955" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-668485643599169223" xil_pn:start_ts="1758852667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758852672" xil_pn:in_ck="4805415481478892800" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8368016023862204025" xil_pn:start_ts="1758852667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1758852676" xil_pn:in_ck="-1415020858838129599" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1758852672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1758852687" xil_pn:in_ck="-4366405521287409638" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1758852676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1758852690" xil_pn:in_ck="1183905086906614330" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1758852687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1758852695" xil_pn:in_ck="1183905086906601476" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1758852695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1758852693" xil_pn:in_ck="1183905086906601476" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1758852692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1758852687" xil_pn:in_ck="8025836819788555965" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1758852684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
