<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="CLK_READ_IN_BITS" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2017 02 24 19:45:01.714" version="5.8" type="Module" synthesis="lse" source_format="VHDL">
  <Package>
		<File name="CLK_READ_IN_BITS.lpc" type="lpc" modified="2017 02 24 19:44:59.704"/>
		<File name="CLK_READ_IN_BITS.vhd" type="top_level_vhdl" modified="2017 02 24 19:44:59.789"/>
		<File name="CLK_READ_IN_BITS_tmpl.vhd" type="template_vhdl" modified="2017 02 24 19:44:59.791"/>
  </Package>
</DiamondModule>
