library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity alu is
	port(	x		:	in std_logic_vector(31 downto 0);
			y		:	in std_logic_vector(31 downto 0);
			z		:	out std_logic_vector(31 downto 0);
			zero	:	out std_logic;
			AluOp	:	in	std_logic);
end alu;

architecture Structure of alu is
begin

	z <= ...
end Structure;