================================================================
== Design Size Report
================================================================

* Instructions per Function for each Compilation Phase
+------------------------------+-------------------+-----------------+---------------+----------------------+---------------+
| Function                     | Location          | Compile/Link    | Unroll/Inline | Performance/Pipeline | Optimizations |
+------------------------------+-------------------+-----------------+---------------+----------------------+---------------+
| + RK4_LBE                    | topfunc.cpp:10    | 1,652           | 477           | 353                  | 364           |
|  + fabsf                     | fabsfloat.cpp:7   | 1,036           |  70           |                      |               |
|   + generic_fabs<float>      | hls_fabs.h:12     | 1,034           |  68           |                      |               |
|    + generic_copysign<float> | hls_copysign.h:10 | 1,032           |  66           |                      |               |
|       fp_struct              | x_hls_utils.h:312 |   698 (2 calls) |  30 (2 calls) |                      |               |
|     + to_ieee                | x_hls_utils.h:375 |   316           |  24           |                      |               |
|      + to_float              | x_hls_utils.h:351 |   314           |  22           |                      |               |
|         data                 | x_hls_utils.h:338 |   296           |  17           |                      |               |
+------------------------------+-------------------+-----------------+---------------+----------------------+---------------+

* Description of Compilation Phases
+----------------------+------------------------------------------------------------+
| Compilation Phase    | Description                                                |
+----------------------+------------------------------------------------------------+
| Compile/Link         | All functions are compiled and linked into a single design |
| Unroll/Inline        | After user unroll and inline pragmas are applied           |
| Performance/Pipeline | After performance and pipeline pragmas are applied         |
| Optimizations        | After high level synthesis optimizations                   |
+----------------------+------------------------------------------------------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


