#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9793d29fd0 .scope module, "clk_and_rst_n" "clk_and_rst_n" 2 3;
 .timescale 0 0;
P_0x7f9793d0a848 .param/l "CLK_INIT_VALUE" 2 4, +C4<01>;
P_0x7f9793d0a870 .param/l "CYCLES_LIMIT" 2 6, +C4<011000011010100000>;
P_0x7f9793d0a898 .param/l "HALF_CLOCK_PERIOD" 2 5, +C4<0101>;
v0x7f9793c9f8b0_0 .net "PC_plus_1", 15 0, L_0x7f9793cadfc0; 1 drivers
v0x7f9793c9f930_0 .var "clk", 0 0;
v0x7f9793c9f9b0_0 .net "halt", 0 0, L_0x7f9793cae020; 1 drivers
v0x7f9793c9fdb0_0 .var "rst_n", 0 0;
v0x7f9793c9fe30_0 .var/i "total_cycles", 31 0;
E_0x7f9793d0a670 .event posedge, v0x7f9793c9e600_0;
S_0x7f9793d0c300 .scope module, "WISC_F14" "cpu" 2 12, 3 1, S_0x7f9793d29fd0;
 .timescale 0 0;
L_0x7f9793cadfc0 .functor BUFZ 16, v0x7f9793c98470_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f9793cae020 .functor AND 1, v0x7f9793c96a30_0, v0x7f9793c99640_0, C4<1>, C4<1>;
v0x7f9793c9d9e0_0 .net "allow_hlt", 0 0, v0x7f9793c99640_0; 1 drivers
v0x7f9793c9da60_0 .net "alu_func_ID_EX", 2 0, v0x7f9793c95c70_0; 1 drivers
v0x7f9793c9dcf0_0 .net "br_instr_ID_EX", 0 0, v0x7f9793c95df0_0; 1 drivers
v0x7f9793c9dd70_0 .net "byp0_DM", 0 0, v0x7f9793c95cf0_0; 1 drivers
v0x7f9793c9ddf0_0 .net "byp0_EX", 0 0, v0x7f9793c95f00_0; 1 drivers
v0x7f9793c9de70_0 .net "byp1_DM", 0 0, v0x7f9793c95e70_0; 1 drivers
v0x7f9793c9def0_0 .net "byp1_EX", 0 0, v0x7f9793c96020_0; 1 drivers
v0x7f9793c9df70_0 .net "cc_ID_EX", 2 0, L_0x7f9793ca1dd0; 1 drivers
v0x7f9793c9dff0_0 .net "clk", 0 0, v0x7f9793c9f930_0; 1 drivers
v0x7f9793c9e070_0 .net "clk_nv_ID_EX", 0 0, v0x7f9793c96310_0; 1 drivers
v0x7f9793c9e0f0_0 .net "clk_z_ID_EX", 0 0, v0x7f9793c96460_0; 1 drivers
v0x7f9793c9e170_0 .net "d_rdy", 0 0, v0x7f9793c99a40_0; 1 drivers
v0x7f9793c9e1f0_0 .net "dm_rd_data_EX_DM", 15 0, v0x7f9793c9d710_0; 1 drivers
v0x7f9793c9e270_0 .net "dm_re_EX_DM", 0 0, v0x7f9793c965c0_0; 1 drivers
v0x7f9793c9e370_0 .net "dm_we_EX_DM", 0 0, v0x7f9793c964e0_0; 1 drivers
v0x7f9793c9e470_0 .net "dst_EX_DM", 15 0, v0x7f9793c91900_0; 1 drivers
v0x7f9793c9e4f0_0 .net "dst_ID_EX", 15 0, L_0x7f9793cad350; 1 drivers
v0x7f9793c9e3f0_0 .net "flow_change_ID_EX", 0 0, v0x7f9793d55d20_0; 1 drivers
v0x7f9793c9e600_0 .alias "hlt", 0 0, v0x7f9793c9f9b0_0;
v0x7f9793c9e720_0 .net "hlt_DM_WB", 0 0, v0x7f9793c96a30_0; 1 drivers
v0x7f9793c9e570_0 .net "i_rdy", 0 0, v0x7f9793c99ec0_0; 1 drivers
v0x7f9793c9e680_0 .net "iaddr", 15 0, v0x7f9793c98470_0; 1 drivers
v0x7f9793c9e8d0_0 .net "instr", 15 0, v0x7f9793c9d400_0; 1 drivers
v0x7f9793c9e7a0_0 .net "instr_ID_EX", 11 0, v0x7f9793c96c30_0; 1 drivers
v0x7f9793c9ea10_0 .net "jmp_imm_EX_DM", 0 0, v0x7f9793c96f20_0; 1 drivers
v0x7f9793c9e950_0 .net "jmp_imm_ID_EX", 0 0, v0x7f9793c96fa0_0; 1 drivers
v0x7f9793c9eb60_0 .net "jmp_reg_ID_EX", 0 0, v0x7f9793c96e30_0; 1 drivers
v0x7f9793c9ea90_0 .net "neg", 0 0, L_0x7f9793cadea0; 1 drivers
v0x7f9793c9ecc0_0 .net "ov", 0 0, L_0x7f9793ca96b0; 1 drivers
v0x7f9793c9ebe0_0 .net "p0", 15 0, v0x7f9793c95110_0; 1 drivers
v0x7f9793c9ee30_0 .net "p0_EX_DM", 15 0, v0x7f9793c94660_0; 1 drivers
v0x7f9793c9efb0_0 .net "p1", 15 0, v0x7f9793c95210_0; 1 drivers
v0x7f9793c9ed40_0 .net "padd_ID_EX", 0 0, v0x7f9793c97120_0; 1 drivers
v0x7f9793c9eeb0_0 .alias "pc", 15 0, v0x7f9793c9f8b0_0;
v0x7f9793c9ef30_0 .net "pc_EX_DM", 15 0, v0x7f9793c984f0_0; 1 drivers
v0x7f9793c9f030_0 .net "pc_ID_EX", 15 0, v0x7f9793c98570_0; 1 drivers
v0x7f9793c9f0b0_0 .net "rf_dst_addr_DM_WB", 3 0, v0x7f9793c97220_0; 1 drivers
v0x7f9793c9f130_0 .net "rf_p0_addr", 3 0, v0x7f9793c97560_0; 1 drivers
v0x7f9793c9f1b0_0 .net "rf_p1_addr", 3 0, v0x7f9793c975e0_0; 1 drivers
v0x7f9793c9f230_0 .net "rf_re0", 0 0, v0x7f9793c97660_0; 1 drivers
v0x7f9793c9f2b0_0 .net "rf_re1", 0 0, v0x7f9793c97320_0; 1 drivers
v0x7f9793c9f330_0 .net "rf_w_data_DM_WB", 15 0, v0x7f9793d56900_0; 1 drivers
v0x7f9793c9f3b0_0 .net "rf_we_DM_WB", 0 0, v0x7f9793c97420_0; 1 drivers
v0x7f9793c9f430_0 .net "rst_n", 0 0, v0x7f9793c9fdb0_0; 1 drivers
v0x7f9793c9a800_0 .net "src0", 15 0, L_0x7f9793ca38b0; 1 drivers
v0x7f9793c9f5b0_0 .net "src0sel_ID_EX", 1 0, v0x7f9793c977e0_0; 1 drivers
v0x7f9793c9f630_0 .net "src1", 15 0, L_0x7f9793ca4570; 1 drivers
v0x7f9793c9f6b0_0 .net "src1sel_ID_EX", 1 0, v0x7f9793c978e0_0; 1 drivers
v0x7f9793c9f730_0 .net "stall_DM_WB", 0 0, L_0x7f9793ca1c40; 1 drivers
v0x7f9793c9f7b0_0 .net "stall_EX_DM", 0 0, L_0x7f9793ca1b70; 1 drivers
v0x7f9793c9f830_0 .net "stall_ID_EX", 0 0, L_0x7f9793ca1ae0; 1 drivers
v0x7f9793c9fad0_0 .net "stall_IM_ID", 0 0, L_0x7f9793ca1a40; 1 drivers
v0x7f9793c9fb50_0 .net "zr", 0 0, L_0x7f9793cad4a0; 1 drivers
L_0x7f9793cadf30 .part v0x7f9793c96c30_0, 0, 4;
S_0x7f9793c98a00 .scope module, "mem_h" "mem_hierarchy" 3 51, 4 1, S_0x7f9793d0c300;
 .timescale 0 0;
v0x7f9793c9c820_0 .alias "allow_hlt", 0 0, v0x7f9793c9d9e0_0;
v0x7f9793c9c610_0 .alias "clk", 0 0, v0x7f9793c9dff0_0;
v0x7f9793c9c8a0_0 .alias "d_addr", 15 0, v0x7f9793c9e470_0;
v0x7f9793c9c9a0_0 .net "d_dirty", 0 0, L_0x7f9793c07310; 1 drivers
v0x7f9793c9ca20_0 .net "d_dirty_in", 0 0, v0x7f9793c998c0_0; 1 drivers
v0x7f9793c9caa0_0 .net "d_hit", 0 0, L_0x7f9793ca0890; 1 drivers
v0x7f9793c9cb20_0 .net "d_rd_data", 63 0, L_0x7f9793ca0ac0; 1 drivers
v0x7f9793c9cba0_0 .alias "d_rdy", 0 0, v0x7f9793c9e170_0;
v0x7f9793c9cc20_0 .net "d_re", 0 0, v0x7f9793c99ac0_0; 1 drivers
v0x7f9793c9cca0_0 .net "d_sel", 1 0, v0x7f9793c99b40_0; 1 drivers
v0x7f9793c9cd20_0 .net "d_tag", 7 0, L_0x7f9793ca0b50; 1 drivers
v0x7f9793c9cda0_0 .net "d_we", 0 0, v0x7f9793c99c40_0; 1 drivers
v0x7f9793c9ce20_0 .net "d_wr_data", 63 0, v0x7f9793c99cc0_0; 1 drivers
v0x7f9793c9cea0_0 .alias "i_addr", 15 0, v0x7f9793c9e680_0;
v0x7f9793c9cf20_0 .net "i_dirty", 0 0, L_0x7f9793c06b90; 1 drivers
v0x7f9793c9d020_0 .net "i_hit", 0 0, L_0x7f9793ca0170; 1 drivers
v0x7f9793c9d0a0_0 .net "i_rd_data", 63 0, L_0x7f9793ca03a0; 1 drivers
v0x7f9793c9cfa0_0 .alias "i_rdy", 0 0, v0x7f9793c9e570_0;
v0x7f9793c9d1b0_0 .net "i_sel", 1 0, v0x7f9793c99f40_0; 1 drivers
v0x7f9793c9d120_0 .net "i_tag", 7 0, L_0x7f9793ca0430; 1 drivers
v0x7f9793c9d2d0_0 .net "i_we", 0 0, v0x7f9793c9a050_0; 1 drivers
v0x7f9793c9d230_0 .net "i_wr_data", 63 0, v0x7f9793c9a170_0; 1 drivers
v0x7f9793c9d400_0 .var "instr", 15 0;
v0x7f9793c9d350_0 .net "m_addr", 13 0, v0x7f9793c9a1f0_0; 1 drivers
v0x7f9793c9d540_0 .net "m_rd_data", 63 0, v0x7f9793c98fc0_0; 1 drivers
v0x7f9793c9d480_0 .net "m_rdy", 0 0, v0x7f9793c99040_0; 1 drivers
v0x7f9793c9d690_0 .net "m_re", 0 0, v0x7f9793c9a270_0; 1 drivers
v0x7f9793c9d5c0_0 .net "m_we", 0 0, v0x7f9793c9a3e0_0; 1 drivers
v0x7f9793c9d7f0_0 .net "m_wr_data", 63 0, v0x7f9793c9a310_0; 1 drivers
v0x7f9793c9d710_0 .var "rd_data", 15 0;
v0x7f9793c9d960_0 .alias "re", 0 0, v0x7f9793c9e270_0;
v0x7f9793c9dae0_0 .alias "rst_n", 0 0, v0x7f9793c9f430_0;
v0x7f9793c9db60_0 .alias "we", 0 0, v0x7f9793c9e370_0;
v0x7f9793c9d870_0 .alias "wrt_data", 15 0, v0x7f9793c9ee30_0;
E_0x7f9793c8c9a0 .event negedge, v0x7f9793d55b50_0;
L_0x7f9793ca04c0 .part v0x7f9793c98470_0, 2, 14;
L_0x7f9793ca0be0 .part v0x7f9793c91900_0, 2, 14;
S_0x7f9793c9b950 .scope module, "iCache" "cache" 4 24, 5 1, S_0x7f9793c98a00;
 .timescale 0 0;
L_0x7f9793c1ece0 .functor AND 1, v0x7f9793c9a050_0, v0x7f9793c9c3c0_0, C4<1>, C4<1>;
L_0x7f9793c1ef20 .functor OR 1, C4<1>, v0x7f9793c9a050_0, C4<0>, C4<0>;
L_0x7f9793c1f160 .functor AND 1, L_0x7f9793c9ffd0, L_0x7f9793c1ef20, C4<1>, C4<1>;
L_0x7f9793c06b90 .functor AND 1, L_0x7f9793ca0200, L_0x7f9793ca0290, C4<1>, C4<1>;
v0x7f9793c9b740_0 .net *"_s10", 0 0, L_0x7f9793c1f160; 1 drivers
v0x7f9793c9ba30_0 .net *"_s13", 0 0, L_0x7f9793ca00e0; 1 drivers
v0x7f9793c9bab0_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x7f9793c9bb30_0 .net *"_s19", 0 0, L_0x7f9793ca0200; 1 drivers
v0x7f9793c9bbb0_0 .net *"_s21", 0 0, L_0x7f9793ca0290; 1 drivers
v0x7f9793c9bc30_0 .net *"_s3", 7 0, L_0x7f9793c9feb0; 1 drivers
v0x7f9793c9bcb0_0 .net *"_s5", 7 0, L_0x7f9793c9ff40; 1 drivers
v0x7f9793c9bd30_0 .net *"_s6", 0 0, L_0x7f9793c9ffd0; 1 drivers
v0x7f9793c9bdb0_0 .net *"_s8", 0 0, L_0x7f9793c1ef20; 1 drivers
v0x7f9793c9be30_0 .net "addr", 13 0, L_0x7f9793ca04c0; 1 drivers
v0x7f9793c9beb0_0 .alias "clk", 0 0, v0x7f9793c9dff0_0;
v0x7f9793c9bf30_0 .alias "dirty", 0 0, v0x7f9793c9cf20_0;
v0x7f9793c9bfb0_0 .alias "hit", 0 0, v0x7f9793c9d020_0;
v0x7f9793c9c030_0 .var "line", 73 0;
v0x7f9793c9c0b0 .array "mem", 63 0, 73 0;
v0x7f9793c9c1b0_0 .alias "rd_data", 63 0, v0x7f9793c9d0a0_0;
v0x7f9793c9c230_0 .net "re", 0 0, C4<1>; 1 drivers
v0x7f9793c9c130_0 .alias "rst_n", 0 0, v0x7f9793c9f430_0;
v0x7f9793c9c340_0 .alias "tag_out", 7 0, v0x7f9793c9d120_0;
v0x7f9793c9c2b0_0 .net "wdirty", 0 0, C4<0>; 1 drivers
v0x7f9793c9c460_0 .alias "we", 0 0, v0x7f9793c9d2d0_0;
v0x7f9793c9c3c0_0 .var "we_del", 0 0;
v0x7f9793c9c590_0 .net "we_filt", 0 0, L_0x7f9793c1ece0; 1 drivers
v0x7f9793c9c6d0_0 .alias "wr_data", 63 0, v0x7f9793c9d230_0;
v0x7f9793c9c4e0_0 .var "x", 6 0;
E_0x7f9793c9b690 .event edge, v0x7f9793c9be30_0, v0x7f9793c9c230_0, v0x7f9793d55b50_0;
E_0x7f9793c5bda0/0 .event edge, v0x7f9793c9c590_0, v0x7f9793d55b50_0;
E_0x7f9793c5bda0/1 .event negedge, v0x7f9793d561a0_0;
E_0x7f9793c5bda0 .event/or E_0x7f9793c5bda0/0, E_0x7f9793c5bda0/1;
E_0x7f9793c5bc50 .event edge, v0x7f9793c9a050_0;
L_0x7f9793c9feb0 .part v0x7f9793c9c030_0, 64, 8;
L_0x7f9793c9ff40 .part L_0x7f9793ca04c0, 6, 8;
L_0x7f9793c9ffd0 .cmp/eq 8, L_0x7f9793c9feb0, L_0x7f9793c9ff40;
L_0x7f9793ca00e0 .part v0x7f9793c9c030_0, 73, 1;
L_0x7f9793ca0170 .functor MUXZ 1, C4<0>, L_0x7f9793ca00e0, L_0x7f9793c1f160, C4<>;
L_0x7f9793ca0200 .part v0x7f9793c9c030_0, 73, 1;
L_0x7f9793ca0290 .part v0x7f9793c9c030_0, 72, 1;
L_0x7f9793ca03a0 .part v0x7f9793c9c030_0, 0, 64;
L_0x7f9793ca0430 .part v0x7f9793c9c030_0, 64, 8;
S_0x7f9793c9aa00 .scope module, "dCache" "cache" 4 36, 5 1, S_0x7f9793c98a00;
 .timescale 0 0;
L_0x7f9793c073d0 .functor AND 1, v0x7f9793c99c40_0, v0x7f9793c9b4f0_0, C4<1>, C4<1>;
L_0x7f9793c06d10 .functor OR 1, v0x7f9793c99ac0_0, v0x7f9793c99c40_0, C4<0>, C4<0>;
L_0x7f9793c06ad0 .functor AND 1, L_0x7f9793ca06f0, L_0x7f9793c06d10, C4<1>, C4<1>;
L_0x7f9793c07310 .functor AND 1, L_0x7f9793ca0920, L_0x7f9793ca09b0, C4<1>, C4<1>;
v0x7f9793c9aae0_0 .net *"_s10", 0 0, L_0x7f9793c06ad0; 1 drivers
v0x7f9793c9ab60_0 .net *"_s13", 0 0, L_0x7f9793ca0800; 1 drivers
v0x7f9793c9abe0_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x7f9793c9ac60_0 .net *"_s19", 0 0, L_0x7f9793ca0920; 1 drivers
v0x7f9793c9ace0_0 .net *"_s21", 0 0, L_0x7f9793ca09b0; 1 drivers
v0x7f9793c9ad60_0 .net *"_s3", 7 0, L_0x7f9793ca05d0; 1 drivers
v0x7f9793c9ade0_0 .net *"_s5", 7 0, L_0x7f9793ca0660; 1 drivers
v0x7f9793c9ae60_0 .net *"_s6", 0 0, L_0x7f9793ca06f0; 1 drivers
v0x7f9793c9aee0_0 .net *"_s8", 0 0, L_0x7f9793c06d10; 1 drivers
v0x7f9793c9af60_0 .net "addr", 13 0, L_0x7f9793ca0be0; 1 drivers
v0x7f9793c9afe0_0 .alias "clk", 0 0, v0x7f9793c9dff0_0;
v0x7f9793c9b060_0 .alias "dirty", 0 0, v0x7f9793c9c9a0_0;
v0x7f9793c9b0e0_0 .alias "hit", 0 0, v0x7f9793c9caa0_0;
v0x7f9793c9b160_0 .var "line", 73 0;
v0x7f9793c9b1e0 .array "mem", 63 0, 73 0;
v0x7f9793c9b2e0_0 .alias "rd_data", 63 0, v0x7f9793c9cb20_0;
v0x7f9793c9b360_0 .alias "re", 0 0, v0x7f9793c9cc20_0;
v0x7f9793c9b260_0 .alias "rst_n", 0 0, v0x7f9793c9f430_0;
v0x7f9793c9b470_0 .alias "tag_out", 7 0, v0x7f9793c9cd20_0;
v0x7f9793c9b3e0_0 .alias "wdirty", 0 0, v0x7f9793c9ca20_0;
v0x7f9793c9b590_0 .alias "we", 0 0, v0x7f9793c9cda0_0;
v0x7f9793c9b4f0_0 .var "we_del", 0 0;
v0x7f9793c9b6c0_0 .net "we_filt", 0 0, L_0x7f9793c073d0; 1 drivers
v0x7f9793c9b800_0 .alias "wr_data", 63 0, v0x7f9793c9ce20_0;
v0x7f9793c9b610_0 .var "x", 6 0;
E_0x7f9793c641d0 .event edge, v0x7f9793c9af60_0, v0x7f9793c99ac0_0, v0x7f9793d55b50_0;
E_0x7f9793c63d70/0 .event edge, v0x7f9793c9b6c0_0, v0x7f9793d55b50_0;
E_0x7f9793c63d70/1 .event negedge, v0x7f9793d561a0_0;
E_0x7f9793c63d70 .event/or E_0x7f9793c63d70/0, E_0x7f9793c63d70/1;
E_0x7f9793c60750 .event edge, v0x7f9793c99c40_0;
L_0x7f9793ca05d0 .part v0x7f9793c9b160_0, 64, 8;
L_0x7f9793ca0660 .part L_0x7f9793ca0be0, 6, 8;
L_0x7f9793ca06f0 .cmp/eq 8, L_0x7f9793ca05d0, L_0x7f9793ca0660;
L_0x7f9793ca0800 .part v0x7f9793c9b160_0, 73, 1;
L_0x7f9793ca0890 .functor MUXZ 1, C4<0>, L_0x7f9793ca0800, L_0x7f9793c06ad0, C4<>;
L_0x7f9793ca0920 .part v0x7f9793c9b160_0, 73, 1;
L_0x7f9793ca09b0 .part v0x7f9793c9b160_0, 72, 1;
L_0x7f9793ca0ac0 .part v0x7f9793c9b160_0, 0, 64;
L_0x7f9793ca0b50 .part v0x7f9793c9b160_0, 64, 8;
S_0x7f9793c99440 .scope module, "controller" "cache_controller" 4 48, 6 1, S_0x7f9793c98a00;
 .timescale 0 0;
P_0x7f9793c99528 .param/l "DCACHE_TO_MEM" 6 24, C4<010>;
P_0x7f9793c99550 .param/l "IDLE" 6 22, C4<000>;
P_0x7f9793c99578 .param/l "MEM_TO_DCACHE" 6 25, C4<011>;
P_0x7f9793c995a0 .param/l "MEM_TO_ICACHE" 6 28, C4<110>;
P_0x7f9793c995c8 .param/l "READ_DCACHE" 6 26, C4<100>;
P_0x7f9793c995f0 .param/l "READ_ICACHE" 6 27, C4<101>;
P_0x7f9793c99618 .param/l "WRITE_DCACHE" 6 23, C4<001>;
v0x7f9793c99640_0 .var "allow_hlt", 0 0;
v0x7f9793c996c0_0 .alias "clk", 0 0, v0x7f9793c9dff0_0;
v0x7f9793c94df0_0 .alias "d_addr", 15 0, v0x7f9793c9e470_0;
v0x7f9793c99840_0 .alias "d_dirty_read", 0 0, v0x7f9793c9c9a0_0;
v0x7f9793c998c0_0 .var "d_dirty_write", 0 0;
v0x7f9793c99940_0 .alias "d_hit", 0 0, v0x7f9793c9caa0_0;
v0x7f9793c999c0_0 .alias "d_rd_data", 63 0, v0x7f9793c9cb20_0;
v0x7f9793c99a40_0 .var "d_rdy", 0 0;
v0x7f9793c99ac0_0 .var "d_re", 0 0;
v0x7f9793c99b40_0 .var "d_sel", 1 0;
v0x7f9793c99bc0_0 .alias "d_tag", 7 0, v0x7f9793c9cd20_0;
v0x7f9793c99c40_0 .var "d_we", 0 0;
v0x7f9793c99cc0_0 .var "d_wr_data", 63 0;
v0x7f9793c99d40_0 .alias "i_addr", 15 0, v0x7f9793c9e680_0;
v0x7f9793c99dc0_0 .alias "i_hit", 0 0, v0x7f9793c9d020_0;
v0x7f9793c99ec0_0 .var "i_rdy", 0 0;
v0x7f9793c99f40_0 .var "i_sel", 1 0;
v0x7f9793c99e40_0 .alias "i_tag", 7 0, v0x7f9793c9d120_0;
v0x7f9793c9a050_0 .var "i_we", 0 0;
v0x7f9793c9a170_0 .var "i_wr_data", 63 0;
v0x7f9793c9a1f0_0 .var "m_addr", 13 0;
v0x7f9793c99fc0_0 .alias "m_rd_data", 63 0, v0x7f9793c9d540_0;
v0x7f9793c9a0d0_0 .alias "m_rdy", 0 0, v0x7f9793c9d480_0;
v0x7f9793c9a270_0 .var "m_re", 0 0;
v0x7f9793c9a3e0_0 .var "m_we", 0 0;
v0x7f9793c9a310_0 .var "m_wr_data", 63 0;
v0x7f9793c9a530_0 .var "nextState", 2 0;
v0x7f9793c9a690_0 .alias "re", 0 0, v0x7f9793c9e270_0;
v0x7f9793c9a460_0 .alias "rst_n", 0 0, v0x7f9793c9f430_0;
v0x7f9793c9a5b0_0 .var "state", 2 0;
v0x7f9793c9a880_0 .alias "we", 0 0, v0x7f9793c9e370_0;
v0x7f9793c9a710_0 .alias "wrt_data", 15 0, v0x7f9793c9ee30_0;
E_0x7f9793c5d190/0 .event edge, v0x7f9793c98470_0, v0x7f9793c98fc0_0, v0x7f9793c999c0_0, v0x7f9793d56780_0;
E_0x7f9793c5d190/1 .event edge, v0x7f9793c9a5b0_0, v0x7f9793c964e0_0, v0x7f9793c99940_0, v0x7f9793c99840_0;
E_0x7f9793c5d190/2 .event edge, v0x7f9793d56700_0, v0x7f9793c99dc0_0, v0x7f9793c94660_0, v0x7f9793c99bc0_0;
E_0x7f9793c5d190/3 .event edge, v0x7f9793c99040_0;
E_0x7f9793c5d190 .event/or E_0x7f9793c5d190/0, E_0x7f9793c5d190/1, E_0x7f9793c5d190/2, E_0x7f9793c5d190/3;
S_0x7f9793c98ae0 .scope module, "memory" "unified_mem" 4 79, 7 2, S_0x7f9793c98a00;
 .timescale 0 0;
P_0x7f9793c98778 .param/l "IDLE" 7 21, C4<00>;
P_0x7f9793c987a0 .param/l "READ" 7 23, C4<10>;
P_0x7f9793c987c8 .param/l "WRITE" 7 22, C4<01>;
v0x7f9793c98bc0_0 .alias "addr", 13 0, v0x7f9793c9d350_0;
v0x7f9793c98c40_0 .var "addr_capture", 13 0;
v0x7f9793c98cc0_0 .alias "clk", 0 0, v0x7f9793c9dff0_0;
v0x7f9793c98d40_0 .var "clr_cnt", 0 0;
v0x7f9793c98dc0_0 .var "int_re", 0 0;
v0x7f9793c98e40_0 .var "int_we", 0 0;
v0x7f9793c98ec0 .array "mem", 65535 0, 15 0;
v0x7f9793c98f40_0 .var "nxt_state", 1 0;
v0x7f9793c98fc0_0 .var "rd_data", 63 0;
v0x7f9793c99040_0 .var "rdy", 0 0;
v0x7f9793c990c0_0 .alias "re", 0 0, v0x7f9793c9d690_0;
v0x7f9793c99140_0 .alias "rst_n", 0 0, v0x7f9793c9f430_0;
v0x7f9793c991c0_0 .var "state", 1 0;
v0x7f9793c99240_0 .var "wait_state_cnt", 1 0;
v0x7f9793c992c0_0 .alias "wdata", 63 0, v0x7f9793c9d7f0_0;
v0x7f9793c993c0_0 .alias "we", 0 0, v0x7f9793c9d5c0_0;
E_0x7f9793c91140 .event edge, v0x7f9793c99240_0, v0x7f9793c993c0_0, v0x7f9793c990c0_0, v0x7f9793c991c0_0;
E_0x7f9793c90e10 .event edge, v0x7f9793c98dc0_0, v0x7f9793d55b50_0;
E_0x7f9793c631c0 .event edge, v0x7f9793c98e40_0, v0x7f9793d55b50_0;
S_0x7f9793c97eb0 .scope module, "iPC" "pc" 3 58, 8 1, S_0x7f9793d0c300;
 .timescale 0 0;
v0x7f9793c97f90_0 .net *"_s0", 31 0, L_0x7f9793ca0c70; 1 drivers
v0x7f9793c98010_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x7f9793c980f0_0 .net *"_s4", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x7f9793c98170_0 .net *"_s6", 31 0, L_0x7f9793ca0d00; 1 drivers
v0x7f9793c981f0_0 .alias "clk", 0 0, v0x7f9793c9dff0_0;
v0x7f9793c98270_0 .alias "dst_ID_EX", 15 0, v0x7f9793c9e4f0_0;
v0x7f9793c982f0_0 .alias "flow_change_ID_EX", 0 0, v0x7f9793c9e3f0_0;
v0x7f9793c98370_0 .alias "i_rdy", 0 0, v0x7f9793c9e570_0;
v0x7f9793c983f0_0 .net "nxt_pc", 15 0, L_0x7f9793ca0e30; 1 drivers
v0x7f9793c98470_0 .var "pc", 15 0;
v0x7f9793c984f0_0 .var "pc_EX_DM", 15 0;
v0x7f9793c98570_0 .var "pc_ID_EX", 15 0;
v0x7f9793c985f0_0 .var "pc_IM_ID", 15 0;
v0x7f9793c98670_0 .alias "rst_n", 0 0, v0x7f9793c9f430_0;
v0x7f9793c986f0_0 .alias "stall_EX_DM", 0 0, v0x7f9793c9f7b0_0;
v0x7f9793c98870_0 .alias "stall_ID_EX", 0 0, v0x7f9793c9f830_0;
v0x7f9793c988f0_0 .alias "stall_IM_ID", 0 0, v0x7f9793c9fad0_0;
L_0x7f9793ca0c70 .concat [ 16 16 0 0], v0x7f9793c98470_0, C4<0000000000000000>;
L_0x7f9793ca0d00 .arith/sum 32, L_0x7f9793ca0c70, C4<00000000000000000000000000000001>;
L_0x7f9793ca0e30 .part L_0x7f9793ca0d00, 0, 16;
S_0x7f9793c95490 .scope module, "iID" "id" 3 79, 9 1, S_0x7f9793d0c300;
 .timescale 0 0;
P_0x7f9794003008 .param/l "ADD" 10 5, C4<000>;
P_0x7f9794003030 .param/l "ADDi" 10 17, C4<0000>;
P_0x7f9794003058 .param/l "AND" 10 7, C4<010>;
P_0x7f9794003080 .param/l "ANDi" 10 20, C4<0011>;
P_0x7f97940030a8 .param/l "BRi" 10 29, C4<1100>;
P_0x7f97940030d0 .param/l "HLTi" 10 32, C4<1111>;
P_0x7f97940030f8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x7f9794003120 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x7f9794003148 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x7f9794003170 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x7f9794003198 .param/l "JALi" 10 30, C4<1101>;
P_0x7f97940031c0 .param/l "JRi" 10 31, C4<1110>;
P_0x7f97940031e8 .param/l "LHB" 10 12, C4<111>;
P_0x7f9794003210 .param/l "LHBi" 10 27, C4<1010>;
P_0x7f9794003238 .param/l "LLBi" 10 28, C4<1011>;
P_0x7f9794003260 .param/l "LWi" 10 25, C4<1000>;
P_0x7f9794003288 .param/l "NOR" 10 8, C4<011>;
P_0x7f97940032b0 .param/l "NORi" 10 21, C4<0100>;
P_0x7f97940032d8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x7f9794003300 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x7f9794003328 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x7f9794003350 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x7f9794003378 .param/l "SLL" 10 9, C4<100>;
P_0x7f97940033a0 .param/l "SLLi" 10 22, C4<0101>;
P_0x7f97940033c8 .param/l "SRA" 10 11, C4<110>;
P_0x7f97940033f0 .param/l "SRAi" 10 24, C4<0111>;
P_0x7f9794003418 .param/l "SRL" 10 10, C4<101>;
P_0x7f9794003440 .param/l "SRLi" 10 23, C4<0110>;
P_0x7f9794003468 .param/l "SUB" 10 6, C4<001>;
P_0x7f9794003490 .param/l "SUBi" 10 19, C4<0010>;
P_0x7f97940034b8 .param/l "SWi" 10 26, C4<1001>;
L_0x7f9793ca0f00 .functor OR 1, v0x7f9793d55d20_0, v0x7f9793c967b0_0, C4<0>, C4<0>;
L_0x7f9793ca0fe0 .functor OR 1, L_0x7f9793ca0f00, v0x7f9793c96640_0, C4<0>, C4<0>;
L_0x7f9793ca1040 .functor OR 1, L_0x7f9793ca0fe0, v0x7f9793c96ab0_0, C4<0>, C4<0>;
L_0x7f9793ca1170 .functor AND 1, L_0x7f9793ca10e0, v0x7f9793c97660_0, C4<1>, C4<1>;
L_0x7f9793ca12e0 .functor AND 1, L_0x7f9793ca1210, v0x7f9793c97320_0, C4<1>, C4<1>;
L_0x7f9793ca1380 .functor OR 1, L_0x7f9793ca1170, L_0x7f9793ca12e0, C4<0>, C4<0>;
L_0x7f9793ca16c0 .functor AND 1, v0x7f9793c969b0_0, L_0x7f9793ca15f0, C4<1>, C4<1>;
L_0x7f9793ca17a0 .functor OR 1, L_0x7f9793ca16c0, v0x7f9793c96640_0, C4<0>, C4<0>;
L_0x7f9793ca1880 .functor OR 1, L_0x7f9793ca17a0, L_0x7f9793ca14e0, C4<0>, C4<0>;
L_0x7f9793ca1a40 .functor OR 1, L_0x7f9793ca1880, L_0x7f9793ca19b0, C4<0>, C4<0>;
v0x7f9793c95570_0 .net *"_s0", 0 0, L_0x7f9793ca0f00; 1 drivers
v0x7f9793c955f0_0 .net *"_s10", 0 0, L_0x7f9793ca1210; 1 drivers
v0x7f9793c95670_0 .net *"_s12", 0 0, L_0x7f9793ca12e0; 1 drivers
v0x7f9793c956f0_0 .net *"_s14", 0 0, L_0x7f9793ca1380; 1 drivers
v0x7f9793c95770_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x7f9793c957f0_0 .net *"_s2", 0 0, L_0x7f9793ca0fe0; 1 drivers
v0x7f9793c95870_0 .net *"_s21", 0 0, L_0x7f9793ca15f0; 1 drivers
v0x7f9793c958f0_0 .net *"_s22", 0 0, L_0x7f9793ca16c0; 1 drivers
v0x7f9793c95970_0 .net *"_s24", 0 0, L_0x7f9793ca17a0; 1 drivers
v0x7f9793c959f0_0 .net *"_s26", 0 0, L_0x7f9793ca1880; 1 drivers
v0x7f9793c95a70_0 .net *"_s29", 0 0, L_0x7f9793ca19b0; 1 drivers
v0x7f9793c95af0_0 .net *"_s6", 0 0, L_0x7f9793ca10e0; 1 drivers
v0x7f9793c95b70_0 .net *"_s8", 0 0, L_0x7f9793ca1170; 1 drivers
v0x7f9793c95bf0_0 .var "alu_func", 2 0;
v0x7f9793c95c70_0 .var "alu_func_ID_EX", 2 0;
v0x7f9793c95d70_0 .var "br_instr", 0 0;
v0x7f9793c95df0_0 .var "br_instr_ID_EX", 0 0;
v0x7f9793c95cf0_0 .var "byp0_DM", 0 0;
v0x7f9793c95f00_0 .var "byp0_EX", 0 0;
v0x7f9793c95e70_0 .var "byp1_DM", 0 0;
v0x7f9793c96020_0 .var "byp1_EX", 0 0;
v0x7f9793c95f80_0 .alias "cc_ID_EX", 2 0, v0x7f9793c9df70_0;
v0x7f9793c96150_0 .alias "clk", 0 0, v0x7f9793c9dff0_0;
v0x7f9793c96290_0 .var "clk_nv", 0 0;
v0x7f9793c96310_0 .var "clk_nv_ID_EX", 0 0;
v0x7f9793c960a0_0 .var "clk_z", 0 0;
v0x7f9793c96460_0 .var "clk_z_ID_EX", 0 0;
v0x7f9793c961d0_0 .var "dm_re", 0 0;
v0x7f9793c965c0_0 .var "dm_re_EX_DM", 0 0;
v0x7f9793c96390_0 .var "dm_re_ID_EX", 0 0;
v0x7f9793c96730_0 .var "dm_we", 0 0;
v0x7f9793c964e0_0 .var "dm_we_EX_DM", 0 0;
v0x7f9793c968b0_0 .var "dm_we_ID_EX", 0 0;
v0x7f9793c967b0_0 .var "flow_change_EX_DM", 0 0;
v0x7f9793c96830_0 .alias "flow_change_ID_EX", 0 0, v0x7f9793c9e3f0_0;
v0x7f9793c96930_0 .net "flush", 0 0, L_0x7f9793ca1040; 1 drivers
v0x7f9793c969b0_0 .var "hlt", 0 0;
v0x7f9793c96a30_0 .var "hlt_DM_WB", 0 0;
v0x7f9793c96ab0_0 .var "hlt_EX_DM", 0 0;
v0x7f9793c96640_0 .var "hlt_ID_EX", 0 0;
v0x7f9793c96b30_0 .alias "i_rdy", 0 0, v0x7f9793c9e570_0;
v0x7f9793c96bb0_0 .alias "instr", 15 0, v0x7f9793c9e8d0_0;
v0x7f9793c96c30_0 .var "instr_ID_EX", 11 0;
v0x7f9793c96cb0_0 .var "instr_IM_ID", 15 0;
v0x7f9793c96d30_0 .var "jmp_imm", 0 0;
v0x7f9793c96f20_0 .var "jmp_imm_EX_DM", 0 0;
v0x7f9793c96fa0_0 .var "jmp_imm_ID_EX", 0 0;
v0x7f9793c96db0_0 .var "jmp_reg", 0 0;
v0x7f9793c96e30_0 .var "jmp_reg_ID_EX", 0 0;
v0x7f9793c97020_0 .net "load_use_hazard", 0 0, L_0x7f9793ca14e0; 1 drivers
v0x7f9793c970a0_0 .var "padd", 0 0;
v0x7f9793c97120_0 .var "padd_ID_EX", 0 0;
v0x7f9793c971a0_0 .var "rf_dst_addr", 3 0;
v0x7f9793c97220_0 .var "rf_dst_addr_DM_WB", 3 0;
v0x7f9793c972a0_0 .var "rf_dst_addr_EX_DM", 3 0;
v0x7f9793c974e0_0 .var "rf_dst_addr_ID_EX", 3 0;
v0x7f9793c97560_0 .var "rf_p0_addr", 3 0;
v0x7f9793c975e0_0 .var "rf_p1_addr", 3 0;
v0x7f9793c97660_0 .var "rf_re0", 0 0;
v0x7f9793c97320_0 .var "rf_re1", 0 0;
v0x7f9793c973a0_0 .var "rf_we", 0 0;
v0x7f9793c97420_0 .var "rf_we_DM_WB", 0 0;
v0x7f9793c976e0_0 .var "rf_we_EX_DM", 0 0;
v0x7f9793c97960_0 .var "rf_we_ID_EX", 0 0;
v0x7f9793c979e0_0 .alias "rst_n", 0 0, v0x7f9793c9f430_0;
v0x7f9793c97760_0 .var "src0sel", 1 0;
v0x7f9793c977e0_0 .var "src0sel_ID_EX", 1 0;
v0x7f9793c97860_0 .var "src1sel", 1 0;
v0x7f9793c978e0_0 .var "src1sel_ID_EX", 1 0;
v0x7f9793c97a60_0 .alias "stall_DM_WB", 0 0, v0x7f9793c9f730_0;
v0x7f9793c97ae0_0 .alias "stall_EX_DM", 0 0, v0x7f9793c9f7b0_0;
v0x7f9793c97b60_0 .alias "stall_ID_EX", 0 0, v0x7f9793c9f830_0;
v0x7f9793c97be0_0 .alias "stall_IM_ID", 0 0, v0x7f9793c9fad0_0;
E_0x7f9793c5c590 .event edge, v0x7f9793c96cb0_0;
L_0x7f9793ca10e0 .cmp/eq 4, v0x7f9793c974e0_0, v0x7f9793c97560_0;
L_0x7f9793ca1210 .cmp/eq 4, v0x7f9793c974e0_0, v0x7f9793c975e0_0;
L_0x7f9793ca14e0 .functor MUXZ 1, C4<0>, v0x7f9793c96390_0, L_0x7f9793ca1380, C4<>;
L_0x7f9793ca15f0 .reduce/nor L_0x7f9793ca1040;
L_0x7f9793ca19b0 .reduce/nor v0x7f9793c99ec0_0;
L_0x7f9793ca1ae0 .reduce/nor v0x7f9793c99ec0_0;
L_0x7f9793ca1b70 .reduce/nor v0x7f9793c99ec0_0;
L_0x7f9793ca1c40 .reduce/nor v0x7f9793c99ec0_0;
L_0x7f9793ca1dd0 .part v0x7f9793c96c30_0, 9, 3;
S_0x7f9793c94c90 .scope module, "iRF" "rf" 3 94, 11 1, S_0x7f9793d0c300;
 .timescale 0 0;
v0x7f9793c94d70_0 .alias "clk", 0 0, v0x7f9793c9dff0_0;
v0x7f9793c94e90_0 .alias "dst", 15 0, v0x7f9793c9f330_0;
v0x7f9793c94f10_0 .alias "dst_addr", 3 0, v0x7f9793c9f0b0_0;
v0x7f9793c94f90_0 .alias "hlt", 0 0, v0x7f9793c9e720_0;
v0x7f9793c95010_0 .var/i "indx", 31 0;
v0x7f9793c95090 .array "mem", 15 0, 15 0;
v0x7f9793c95110_0 .var "p0", 15 0;
v0x7f9793c95190_0 .alias "p0_addr", 3 0, v0x7f9793c9f130_0;
v0x7f9793c95210_0 .var "p1", 15 0;
v0x7f9793c95290_0 .alias "p1_addr", 3 0, v0x7f9793c9f1b0_0;
v0x7f9793c95310_0 .alias "re0", 0 0, v0x7f9793c9f230_0;
v0x7f9793c95390_0 .alias "re1", 0 0, v0x7f9793c9f2b0_0;
v0x7f9793c95410_0 .alias "we", 0 0, v0x7f9793c9f3b0_0;
E_0x7f9793c935c0 .event posedge, v0x7f9793c94f90_0;
E_0x7f9793c91040 .event edge, v0x7f9793c95290_0, v0x7f9793c95390_0, v0x7f9793d55b50_0;
E_0x7f9793c91360 .event edge, v0x7f9793c95190_0, v0x7f9793c95310_0, v0x7f9793d55b50_0;
E_0x7f9793c8cbc0 .event edge, v0x7f9793d56900_0, v0x7f9793c94f10_0, v0x7f9793c95410_0, v0x7f9793d55b50_0;
S_0x7f9793c73070 .scope module, "ISRCMUX" "src_mux" 3 101, 12 1, S_0x7f9793d0c300;
 .timescale 0 0;
P_0x7f9794001a08 .param/l "ADD" 10 5, C4<000>;
P_0x7f9794001a30 .param/l "ADDi" 10 17, C4<0000>;
P_0x7f9794001a58 .param/l "AND" 10 7, C4<010>;
P_0x7f9794001a80 .param/l "ANDi" 10 20, C4<0011>;
P_0x7f9794001aa8 .param/l "BRi" 10 29, C4<1100>;
P_0x7f9794001ad0 .param/l "HLTi" 10 32, C4<1111>;
P_0x7f9794001af8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x7f9794001b20 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x7f9794001b48 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x7f9794001b70 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x7f9794001b98 .param/l "JALi" 10 30, C4<1101>;
P_0x7f9794001bc0 .param/l "JRi" 10 31, C4<1110>;
P_0x7f9794001be8 .param/l "LHB" 10 12, C4<111>;
P_0x7f9794001c10 .param/l "LHBi" 10 27, C4<1010>;
P_0x7f9794001c38 .param/l "LLBi" 10 28, C4<1011>;
P_0x7f9794001c60 .param/l "LWi" 10 25, C4<1000>;
P_0x7f9794001c88 .param/l "NOR" 10 8, C4<011>;
P_0x7f9794001cb0 .param/l "NORi" 10 21, C4<0100>;
P_0x7f9794001cd8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x7f9794001d00 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x7f9794001d28 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x7f9794001d50 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x7f9794001d78 .param/l "SLL" 10 9, C4<100>;
P_0x7f9794001da0 .param/l "SLLi" 10 22, C4<0101>;
P_0x7f9794001dc8 .param/l "SRA" 10 11, C4<110>;
P_0x7f9794001df0 .param/l "SRAi" 10 24, C4<0111>;
P_0x7f9794001e18 .param/l "SRL" 10 10, C4<101>;
P_0x7f9794001e40 .param/l "SRLi" 10 23, C4<0110>;
P_0x7f9794001e68 .param/l "SUB" 10 6, C4<001>;
P_0x7f9794001e90 .param/l "SUBi" 10 19, C4<0010>;
P_0x7f9794001eb8 .param/l "SWi" 10 26, C4<1001>;
v0x7f9793c92990_0 .net "RF_p0", 15 0, L_0x7f9793ca1f30; 1 drivers
v0x7f9793c92a10_0 .net "RF_p1", 15 0, L_0x7f9793ca2050; 1 drivers
v0x7f9793c92a90_0 .net *"_s0", 15 0, L_0x7f9793c9e820; 1 drivers
v0x7f9793c92b10_0 .net *"_s11", 0 0, C4<0>; 1 drivers
v0x7f9793c92b90_0 .net *"_s12", 2 0, C4<000>; 1 drivers
v0x7f9793c92c10_0 .net *"_s14", 0 0, L_0x7f9793ca2300; 1 drivers
v0x7f9793c92c90_0 .net *"_s16", 2 0, L_0x7f9793ca23d0; 1 drivers
v0x7f9793c92d10_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v0x7f9793c92d90_0 .net *"_s20", 2 0, C4<001>; 1 drivers
v0x7f9793c92e10_0 .net *"_s22", 0 0, L_0x7f9793ca2600; 1 drivers
v0x7f9793c92e90_0 .net *"_s25", 0 0, L_0x7f9793ca26d0; 1 drivers
v0x7f9793c92f10_0 .net *"_s26", 6 0, L_0x7f9793ca27e0; 1 drivers
v0x7f9793c92f90_0 .net *"_s29", 8 0, L_0x7f9793ca2a30; 1 drivers
v0x7f9793c93010_0 .net *"_s30", 15 0, L_0x7f9793ca2ac0; 1 drivers
v0x7f9793c93090_0 .net *"_s32", 2 0, L_0x7f9793ca2b50; 1 drivers
v0x7f9793c93190_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v0x7f9793c93210_0 .net *"_s36", 2 0, C4<010>; 1 drivers
v0x7f9793c93110_0 .net *"_s38", 0 0, L_0x7f9793ca2d40; 1 drivers
v0x7f9793c93320_0 .net *"_s4", 15 0, L_0x7f9793ca1fc0; 1 drivers
v0x7f9793c93440_0 .net *"_s41", 0 0, L_0x7f9793ca2e10; 1 drivers
v0x7f9793c934c0_0 .net *"_s42", 3 0, L_0x7f9793ca2f20; 1 drivers
v0x7f9793c93290_0 .net *"_s44", 15 0, L_0x7f9793ca3030; 1 drivers
v0x7f9793c935f0_0 .net *"_s47", 0 0, L_0x7f9793ca3150; 1 drivers
v0x7f9793c933a0_0 .net *"_s48", 11 0, L_0x7f9793ca32e0; 1 drivers
v0x7f9793c93730_0 .net *"_s51", 3 0, L_0x7f9793ca30c0; 1 drivers
v0x7f9793c93540_0 .net *"_s52", 15 0, L_0x7f9793ca3590; 1 drivers
v0x7f9793c93880_0 .net *"_s54", 15 0, L_0x7f9793ca36d0; 1 drivers
v0x7f9793c93670_0 .net *"_s56", 15 0, L_0x7f9793ca3760; 1 drivers
v0x7f9793c939e0_0 .net *"_s60", 2 0, L_0x7f9793ca3a00; 1 drivers
v0x7f9793c937b0_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v0x7f9793c93b50_0 .net *"_s64", 2 0, C4<000>; 1 drivers
v0x7f9793c93900_0 .net *"_s66", 0 0, L_0x7f9793ca3be0; 1 drivers
v0x7f9793c93cd0_0 .net *"_s68", 2 0, L_0x7f9793ca3cb0; 1 drivers
v0x7f9793c93bd0_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v0x7f9793c93c50_0 .net *"_s72", 2 0, C4<010>; 1 drivers
v0x7f9793c93d50_0 .net *"_s74", 0 0, L_0x7f9793ca3ee0; 1 drivers
v0x7f9793c93dd0_0 .net *"_s77", 0 0, L_0x7f9793ca3f70; 1 drivers
v0x7f9793c93e50_0 .net *"_s78", 7 0, L_0x7f9793ca40f0; 1 drivers
v0x7f9793c93ed0_0 .net *"_s8", 2 0, L_0x7f9793ca21e0; 1 drivers
v0x7f9793c93f50_0 .net *"_s81", 7 0, L_0x7f9793ca42d0; 1 drivers
v0x7f9793c93fd0_0 .net *"_s82", 15 0, L_0x7f9793ca3dc0; 1 drivers
v0x7f9793c94050_0 .net *"_s84", 15 0, L_0x7f9793ca4040; 1 drivers
v0x7f9793c940d0_0 .alias "byp0_DM", 0 0, v0x7f9793c9dd70_0;
v0x7f9793c94150_0 .alias "byp0_EX", 0 0, v0x7f9793c9ddf0_0;
v0x7f9793c941d0_0 .alias "byp1_DM", 0 0, v0x7f9793c9de70_0;
v0x7f9793c94250_0 .alias "byp1_EX", 0 0, v0x7f9793c9def0_0;
v0x7f9793c942d0_0 .alias "clk", 0 0, v0x7f9793c9dff0_0;
v0x7f9793c94350_0 .alias "dst_DM_WB", 15 0, v0x7f9793c9f330_0;
v0x7f9793c943d0_0 .alias "dst_EX_DM", 15 0, v0x7f9793c9e470_0;
v0x7f9793c93a60_0 .alias "imm_ID_EX", 11 0, v0x7f9793c9e7a0_0;
v0x7f9793c945e0_0 .alias "p0", 15 0, v0x7f9793c9ebe0_0;
v0x7f9793c94660_0 .var "p0_EX_DM", 15 0;
v0x7f9793c946e0_0 .var "p0_ID_EX", 15 0;
v0x7f9793c94450_0 .alias "p1", 15 0, v0x7f9793c9efb0_0;
v0x7f9793c944d0_0 .var "p1_ID_EX", 15 0;
v0x7f9793c94550_0 .alias "pc_ID_EX", 15 0, v0x7f9793c9f030_0;
v0x7f9793c94920_0 .alias "src0", 15 0, v0x7f9793c9a800_0;
v0x7f9793c949a0_0 .alias "src0sel_ID_EX", 1 0, v0x7f9793c9f5b0_0;
v0x7f9793c94a20_0 .alias "src1", 15 0, v0x7f9793c9f630_0;
v0x7f9793c94760_0 .alias "src1sel_ID_EX", 1 0, v0x7f9793c9f6b0_0;
v0x7f9793c947e0_0 .alias "stall_EX_DM", 0 0, v0x7f9793c9f7b0_0;
v0x7f9793c94860_0 .alias "stall_ID_EX", 0 0, v0x7f9793c9f830_0;
L_0x7f9793c9e820 .functor MUXZ 16, v0x7f9793c946e0_0, v0x7f9793d56900_0, v0x7f9793c95cf0_0, C4<>;
L_0x7f9793ca1f30 .functor MUXZ 16, L_0x7f9793c9e820, v0x7f9793c91900_0, v0x7f9793c95f00_0, C4<>;
L_0x7f9793ca1fc0 .functor MUXZ 16, v0x7f9793c944d0_0, v0x7f9793d56900_0, v0x7f9793c95e70_0, C4<>;
L_0x7f9793ca2050 .functor MUXZ 16, L_0x7f9793ca1fc0, v0x7f9793c91900_0, v0x7f9793c96020_0, C4<>;
L_0x7f9793ca21e0 .concat [ 2 1 0 0], v0x7f9793c977e0_0, C4<0>;
L_0x7f9793ca2300 .cmp/eq 3, L_0x7f9793ca21e0, C4<000>;
L_0x7f9793ca23d0 .concat [ 2 1 0 0], v0x7f9793c977e0_0, C4<0>;
L_0x7f9793ca2600 .cmp/eq 3, L_0x7f9793ca23d0, C4<001>;
L_0x7f9793ca26d0 .part v0x7f9793c96c30_0, 8, 1;
LS_0x7f9793ca27e0_0_0 .concat [ 1 1 1 1], L_0x7f9793ca26d0, L_0x7f9793ca26d0, L_0x7f9793ca26d0, L_0x7f9793ca26d0;
LS_0x7f9793ca27e0_0_4 .concat [ 1 1 1 0], L_0x7f9793ca26d0, L_0x7f9793ca26d0, L_0x7f9793ca26d0;
L_0x7f9793ca27e0 .concat [ 4 3 0 0], LS_0x7f9793ca27e0_0_0, LS_0x7f9793ca27e0_0_4;
L_0x7f9793ca2a30 .part v0x7f9793c96c30_0, 0, 9;
L_0x7f9793ca2ac0 .concat [ 9 7 0 0], L_0x7f9793ca2a30, L_0x7f9793ca27e0;
L_0x7f9793ca2b50 .concat [ 2 1 0 0], v0x7f9793c977e0_0, C4<0>;
L_0x7f9793ca2d40 .cmp/eq 3, L_0x7f9793ca2b50, C4<010>;
L_0x7f9793ca2e10 .part v0x7f9793c96c30_0, 11, 1;
L_0x7f9793ca2f20 .concat [ 1 1 1 1], L_0x7f9793ca2e10, L_0x7f9793ca2e10, L_0x7f9793ca2e10, L_0x7f9793ca2e10;
L_0x7f9793ca3030 .concat [ 12 4 0 0], v0x7f9793c96c30_0, L_0x7f9793ca2f20;
L_0x7f9793ca3150 .part v0x7f9793c96c30_0, 3, 1;
LS_0x7f9793ca32e0_0_0 .concat [ 1 1 1 1], L_0x7f9793ca3150, L_0x7f9793ca3150, L_0x7f9793ca3150, L_0x7f9793ca3150;
LS_0x7f9793ca32e0_0_4 .concat [ 1 1 1 1], L_0x7f9793ca3150, L_0x7f9793ca3150, L_0x7f9793ca3150, L_0x7f9793ca3150;
LS_0x7f9793ca32e0_0_8 .concat [ 1 1 1 1], L_0x7f9793ca3150, L_0x7f9793ca3150, L_0x7f9793ca3150, L_0x7f9793ca3150;
L_0x7f9793ca32e0 .concat [ 4 4 4 0], LS_0x7f9793ca32e0_0_0, LS_0x7f9793ca32e0_0_4, LS_0x7f9793ca32e0_0_8;
L_0x7f9793ca30c0 .part v0x7f9793c96c30_0, 0, 4;
L_0x7f9793ca3590 .concat [ 4 12 0 0], L_0x7f9793ca30c0, L_0x7f9793ca32e0;
L_0x7f9793ca36d0 .functor MUXZ 16, L_0x7f9793ca3590, L_0x7f9793ca3030, L_0x7f9793ca2d40, C4<>;
L_0x7f9793ca3760 .functor MUXZ 16, L_0x7f9793ca36d0, L_0x7f9793ca2ac0, L_0x7f9793ca2600, C4<>;
L_0x7f9793ca38b0 .functor MUXZ 16, L_0x7f9793ca3760, L_0x7f9793ca1f30, L_0x7f9793ca2300, C4<>;
L_0x7f9793ca3a00 .concat [ 2 1 0 0], v0x7f9793c978e0_0, C4<0>;
L_0x7f9793ca3be0 .cmp/eq 3, L_0x7f9793ca3a00, C4<000>;
L_0x7f9793ca3cb0 .concat [ 2 1 0 0], v0x7f9793c978e0_0, C4<0>;
L_0x7f9793ca3ee0 .cmp/eq 3, L_0x7f9793ca3cb0, C4<010>;
L_0x7f9793ca3f70 .part v0x7f9793c96c30_0, 7, 1;
LS_0x7f9793ca40f0_0_0 .concat [ 1 1 1 1], L_0x7f9793ca3f70, L_0x7f9793ca3f70, L_0x7f9793ca3f70, L_0x7f9793ca3f70;
LS_0x7f9793ca40f0_0_4 .concat [ 1 1 1 1], L_0x7f9793ca3f70, L_0x7f9793ca3f70, L_0x7f9793ca3f70, L_0x7f9793ca3f70;
L_0x7f9793ca40f0 .concat [ 4 4 0 0], LS_0x7f9793ca40f0_0_0, LS_0x7f9793ca40f0_0_4;
L_0x7f9793ca42d0 .part v0x7f9793c96c30_0, 0, 8;
L_0x7f9793ca3dc0 .concat [ 8 8 0 0], L_0x7f9793ca42d0, L_0x7f9793ca40f0;
L_0x7f9793ca4040 .functor MUXZ 16, L_0x7f9793ca3dc0, v0x7f9793c98570_0, L_0x7f9793ca3ee0, C4<>;
L_0x7f9793ca4570 .functor MUXZ 16, L_0x7f9793ca4040, L_0x7f9793ca2050, L_0x7f9793ca3be0, C4<>;
S_0x7f9793d56a40 .scope module, "iALU" "alu" 3 115, 13 1, S_0x7f9793d0c300;
 .timescale 0 0;
P_0x7f9794800008 .param/l "ADD" 10 5, C4<000>;
P_0x7f9794800030 .param/l "ADDi" 10 17, C4<0000>;
P_0x7f9794800058 .param/l "AND" 10 7, C4<010>;
P_0x7f9794800080 .param/l "ANDi" 10 20, C4<0011>;
P_0x7f97948000a8 .param/l "BRi" 10 29, C4<1100>;
P_0x7f97948000d0 .param/l "HLTi" 10 32, C4<1111>;
P_0x7f97948000f8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x7f9794800120 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x7f9794800148 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x7f9794800170 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x7f9794800198 .param/l "JALi" 10 30, C4<1101>;
P_0x7f97948001c0 .param/l "JRi" 10 31, C4<1110>;
P_0x7f97948001e8 .param/l "LHB" 10 12, C4<111>;
P_0x7f9794800210 .param/l "LHBi" 10 27, C4<1010>;
P_0x7f9794800238 .param/l "LLBi" 10 28, C4<1011>;
P_0x7f9794800260 .param/l "LWi" 10 25, C4<1000>;
P_0x7f9794800288 .param/l "NOR" 10 8, C4<011>;
P_0x7f97948002b0 .param/l "NORi" 10 21, C4<0100>;
P_0x7f97948002d8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x7f9794800300 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x7f9794800328 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x7f9794800350 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x7f9794800378 .param/l "SLL" 10 9, C4<100>;
P_0x7f97948003a0 .param/l "SLLi" 10 22, C4<0101>;
P_0x7f97948003c8 .param/l "SRA" 10 11, C4<110>;
P_0x7f97948003f0 .param/l "SRAi" 10 24, C4<0111>;
P_0x7f9794800418 .param/l "SRL" 10 10, C4<101>;
P_0x7f9794800440 .param/l "SRLi" 10 23, C4<0110>;
P_0x7f9794800468 .param/l "SUB" 10 6, C4<001>;
P_0x7f9794800490 .param/l "SUBi" 10 19, C4<0010>;
P_0x7f97948004b8 .param/l "SWi" 10 26, C4<1001>;
L_0x7f9793ca48b0 .functor NOT 16, L_0x7f9793ca38b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f9793ca5d40 .functor NOT 1, L_0x7f9793ca6080, C4<0>, C4<0>, C4<0>;
L_0x7f9793ca62e0 .functor AND 1, L_0x7f9793ca5d40, L_0x7f9793ca6110, C4<1>, C4<1>;
L_0x7f9793ca6010 .functor AND 1, L_0x7f9793ca62e0, L_0x7f9793ca6340, C4<1>, C4<1>;
L_0x7f9793ca6890 .functor NOT 1, L_0x7f9793ca6720, C4<0>, C4<0>, C4<0>;
L_0x7f9793ca65c0 .functor AND 1, L_0x7f9793ca6690, L_0x7f9793ca6890, C4<1>, C4<1>;
L_0x7f9793ca69c0 .functor NOT 1, L_0x7f9793ca6930, C4<0>, C4<0>, C4<0>;
L_0x7f9793ca6aa0 .functor AND 1, L_0x7f9793ca65c0, L_0x7f9793ca69c0, C4<1>, C4<1>;
L_0x7f9793ca6e80 .functor NOT 1, L_0x7f9793ca6df0, C4<0>, C4<0>, C4<0>;
L_0x7f9793ca7100 .functor AND 1, L_0x7f9793ca6e80, L_0x7f9793ca6f70, C4<1>, C4<1>;
L_0x7f9793ca7260 .functor AND 1, L_0x7f9793ca7100, L_0x7f9793ca6d40, C4<1>, C4<1>;
L_0x7f9793ca7080 .functor NOT 1, L_0x7f9793ca7610, C4<0>, C4<0>, C4<0>;
L_0x7f9793ca74b0 .functor AND 1, L_0x7f9793ca7580, L_0x7f9793ca7080, C4<1>, C4<1>;
L_0x7f9793ca7300 .functor NOT 1, L_0x7f9793ca7870, C4<0>, C4<0>, C4<0>;
L_0x7f9793ca7940 .functor AND 1, L_0x7f9793ca74b0, L_0x7f9793ca7300, C4<1>, C4<1>;
L_0x7f9793ca84c0 .functor AND 1, L_0x7f9793ca8250, L_0x7f9793ca82e0, C4<1>, C4<1>;
L_0x7f9793ca8890 .functor NOT 1, L_0x7f9793ca8560, C4<0>, C4<0>, C4<0>;
L_0x7f9793ca89c0 .functor AND 1, L_0x7f9793ca84c0, L_0x7f9793ca8890, C4<1>, C4<1>;
L_0x7f9793ca8cb0 .functor NOT 1, L_0x7f9793ca87e0, C4<0>, C4<0>, C4<0>;
L_0x7f9793ca8c00 .functor AND 1, L_0x7f9793ca8cb0, L_0x7f9793ca8b30, C4<1>, C4<1>;
L_0x7f9793ca8df0 .functor AND 1, L_0x7f9793ca8c00, L_0x7f9793ca8fc0, C4<1>, C4<1>;
L_0x7f9793ca96b0 .functor OR 1, L_0x7f9793ca7d30, L_0x7f9793ca8aa0, C4<0>, C4<0>;
L_0x7f9793caa9f0 .functor AND 16, L_0x7f9793ca4570, L_0x7f9793ca38b0, C4<1111111111111111>, C4<1111111111111111>;
L_0x7f9793cabfb0 .functor OR 16, L_0x7f9793ca4570, L_0x7f9793ca38b0, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f9793cac380 .functor NOT 16, L_0x7f9793cabfb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f9793cac860 .functor OR 1, L_0x7f9793caca50, L_0x7f9793cac790, C4<0>, C4<0>;
v0x7f9793d574b0_0 .net *"_s0", 3 0, L_0x7f9793ca4640; 1 drivers
v0x7f9793d57540_0 .net *"_s104", 0 0, L_0x7f9793ca6df0; 1 drivers
v0x7f9793d575d0_0 .net *"_s105", 0 0, L_0x7f9793ca6e80; 1 drivers
v0x7f9793d57670_0 .net *"_s108", 0 0, L_0x7f9793ca6f70; 1 drivers
v0x7f9793d57700_0 .net *"_s109", 0 0, L_0x7f9793ca7100; 1 drivers
v0x7f9793d577c0_0 .net *"_s112", 0 0, L_0x7f9793ca6d40; 1 drivers
v0x7f9793d57850_0 .net *"_s113", 0 0, L_0x7f9793ca7260; 1 drivers
v0x7f9793d57910_0 .net/s *"_s115", 0 0, C4<1>; 1 drivers
v0x7f9793d57990_0 .net/s *"_s117", 0 0, C4<0>; 1 drivers
v0x7f9793d57a60_0 .net *"_s12", 3 0, L_0x7f9793ca4a60; 1 drivers
v0x7f9793d57ae0_0 .net *"_s122", 0 0, L_0x7f9793ca7580; 1 drivers
v0x7f9793d57bc0_0 .net *"_s124", 0 0, L_0x7f9793ca7610; 1 drivers
v0x7f9793d57c40_0 .net *"_s125", 0 0, L_0x7f9793ca7080; 1 drivers
v0x7f9793d57d30_0 .net *"_s127", 0 0, L_0x7f9793ca74b0; 1 drivers
v0x7f9793d57db0_0 .net *"_s130", 0 0, L_0x7f9793ca7870; 1 drivers
v0x7f9793d57eb0_0 .net *"_s131", 0 0, L_0x7f9793ca7300; 1 drivers
v0x7f9793d57f30_0 .net *"_s133", 0 0, L_0x7f9793ca7940; 1 drivers
v0x7f9793d57e30_0 .net/s *"_s135", 0 0, C4<1>; 1 drivers
v0x7f9793d58040_0 .net/s *"_s137", 0 0, C4<0>; 1 drivers
v0x7f9793d58160_0 .net *"_s141", 7 0, C4<01111111>; 1 drivers
v0x7f9793d581e0_0 .net *"_s143", 7 0, C4<10000000>; 1 drivers
v0x7f9793d57fb0_0 .net *"_s145", 7 0, L_0x7f9793ca7ae0; 1 drivers
v0x7f9793d58310_0 .net *"_s149", 7 0, C4<01111111>; 1 drivers
v0x7f9793d580c0_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0x7f9793d58450_0 .net *"_s151", 7 0, C4<10000000>; 1 drivers
v0x7f9793d58260_0 .net *"_s153", 7 0, L_0x7f9793ca8070; 1 drivers
v0x7f9793d585a0_0 .net *"_s16", 3 0, C4<0001>; 1 drivers
v0x7f9793d58390_0 .net *"_s162", 0 0, L_0x7f9793ca8250; 1 drivers
v0x7f9793d58700_0 .net *"_s164", 0 0, L_0x7f9793ca82e0; 1 drivers
v0x7f9793d584d0_0 .net *"_s165", 0 0, L_0x7f9793ca84c0; 1 drivers
v0x7f9793d58870_0 .net *"_s168", 0 0, L_0x7f9793ca8560; 1 drivers
v0x7f9793d58620_0 .net *"_s169", 0 0, L_0x7f9793ca8890; 1 drivers
v0x7f9793d589f0_0 .net *"_s171", 0 0, L_0x7f9793ca89c0; 1 drivers
v0x7f9793d588f0_0 .net/s *"_s173", 0 0, C4<1>; 1 drivers
v0x7f9793d58970_0 .net/s *"_s175", 0 0, C4<0>; 1 drivers
v0x7f9793d58a70_0 .net *"_s18", 0 0, L_0x7f9793ca4ca0; 1 drivers
v0x7f9793d58af0_0 .net *"_s180", 0 0, L_0x7f9793ca87e0; 1 drivers
v0x7f9793d58b70_0 .net *"_s181", 0 0, L_0x7f9793ca8cb0; 1 drivers
v0x7f9793d58bf0_0 .net *"_s184", 0 0, L_0x7f9793ca8930; 1 drivers
v0x7f9793d58c70_0 .net *"_s186", 0 0, L_0x7f9793ca8b30; 1 drivers
v0x7f9793d58cf0_0 .net *"_s187", 0 0, L_0x7f9793ca8c00; 1 drivers
v0x7f9793d58d70_0 .net *"_s190", 0 0, L_0x7f9793ca8fc0; 1 drivers
v0x7f9793d58df0_0 .net *"_s191", 0 0, L_0x7f9793ca8df0; 1 drivers
v0x7f9793d58e70_0 .net/s *"_s193", 0 0, C4<1>; 1 drivers
v0x7f9793d58ef0_0 .net/s *"_s195", 0 0, C4<0>; 1 drivers
v0x7f9793d58f70_0 .net *"_s199", 15 0, C4<0111111111111111>; 1 drivers
v0x7f9793d58ff0_0 .net/s *"_s20", 0 0, C4<1>; 1 drivers
v0x7f9793d59070_0 .net *"_s201", 15 0, C4<1000000000000000>; 1 drivers
v0x7f9793d590f0_0 .net *"_s203", 15 0, L_0x7f9793ca93e0; 1 drivers
v0x7f9793d59300_0 .net *"_s210", 0 0, L_0x7f9793ca9710; 1 drivers
v0x7f9793d59380_0 .net *"_s212", 14 0, L_0x7f9793ca94f0; 1 drivers
v0x7f9793d59400_0 .net *"_s213", 0 0, C4<0>; 1 drivers
v0x7f9793d59170_0 .net *"_s215", 15 0, L_0x7f9793ca95c0; 1 drivers
v0x7f9793d591f0_0 .net/s *"_s22", 0 0, C4<0>; 1 drivers
v0x7f9793d59270_0 .net *"_s220", 0 0, L_0x7f9793ca97a0; 1 drivers
v0x7f9793d59650_0 .net *"_s222", 13 0, L_0x7f9793ca9870; 1 drivers
v0x7f9793d596d0_0 .net *"_s223", 1 0, C4<00>; 1 drivers
v0x7f9793d59760_0 .net *"_s225", 15 0, L_0x7f9793ca9940; 1 drivers
v0x7f9793d59490_0 .net *"_s230", 0 0, L_0x7f9793ca9d20; 1 drivers
v0x7f9793c13550_0 .net *"_s232", 11 0, L_0x7f9793ca9db0; 1 drivers
v0x7f9793c5d990_0 .net *"_s233", 3 0, C4<0000>; 1 drivers
v0x7f9793c26850_0 .net *"_s235", 15 0, L_0x7f9793ca9b20; 1 drivers
v0x7f9793c5ab80_0 .net *"_s240", 0 0, L_0x7f9793caa120; 1 drivers
v0x7f9793c720c0_0 .net *"_s242", 7 0, L_0x7f9793caa230; 1 drivers
v0x7f9793c3afc0_0 .net *"_s243", 7 0, C4<00000000>; 1 drivers
v0x7f9793c1f0a0_0 .net *"_s245", 15 0, L_0x7f9793caa300; 1 drivers
v0x7f9793c72fd0_0 .net *"_s249", 3 0, L_0x7f9793caa520; 1 drivers
v0x7f9793c63a50_0 .net *"_s252", 0 0, C4<0>; 1 drivers
v0x7f9793c8a240_0 .net *"_s253", 3 0, C4<0110>; 1 drivers
v0x7f9793c26900_0 .net *"_s255", 0 0, L_0x7f9793caa810; 1 drivers
v0x7f9793c1cdb0_0 .net *"_s258", 0 0, L_0x7f9793ca9f00; 1 drivers
v0x7f9793c8e570_0 .net *"_s259", 0 0, C4<0>; 1 drivers
v0x7f9793c8e5f0_0 .net *"_s264", 0 0, L_0x7f9793caa670; 1 drivers
v0x7f9793c7a5e0_0 .net *"_s266", 14 0, L_0x7f9793caa700; 1 drivers
v0x7f9793c7a660_0 .net *"_s267", 15 0, L_0x7f9793caab20; 1 drivers
v0x7f9793c36430_0 .net *"_s272", 0 0, L_0x7f9793ca71a0; 1 drivers
v0x7f9793c364b0_0 .net *"_s273", 1 0, L_0x7f9793caaec0; 1 drivers
v0x7f9793c8cac0_0 .net *"_s276", 13 0, L_0x7f9793caafd0; 1 drivers
v0x7f9793c8cb40_0 .net *"_s277", 15 0, L_0x7f9793cab060; 1 drivers
v0x7f9793c91260_0 .net *"_s282", 0 0, L_0x7f9793cab520; 1 drivers
v0x7f9793c912e0_0 .net *"_s283", 3 0, L_0x7f9793cab5b0; 1 drivers
v0x7f9793c90f40_0 .net *"_s286", 11 0, L_0x7f9793cab200; 1 drivers
v0x7f9793c90fc0_0 .net *"_s287", 15 0, L_0x7f9793cab290; 1 drivers
v0x7f9793c70ac0_0 .net *"_s292", 0 0, L_0x7f9793cab740; 1 drivers
v0x7f9793c70b40_0 .net *"_s293", 7 0, L_0x7f9793cab8d0; 1 drivers
v0x7f9793c8e770_0 .net *"_s296", 7 0, L_0x7f9793cab640; 1 drivers
v0x7f9793c8e7f0_0 .net *"_s297", 15 0, L_0x7f9793cabbb0; 1 drivers
v0x7f9793c8c770_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x7f9793c8c7f0_0 .net *"_s30", 7 0, L_0x7f9793ca50e0; 1 drivers
v0x7f9793c8c3b0_0 .net *"_s301", 3 0, L_0x7f9793cabd50; 1 drivers
v0x7f9793c8c430_0 .net *"_s304", 0 0, C4<0>; 1 drivers
v0x7f9793c8ba20_0 .net *"_s305", 3 0, C4<0010>; 1 drivers
v0x7f9793c8baa0_0 .net *"_s307", 0 0, L_0x7f9793caa8e0; 1 drivers
v0x7f9793c8a360_0 .net *"_s309", 15 0, L_0x7f9793caa9f0; 1 drivers
v0x7f9793c8a3e0_0 .net *"_s31", 8 0, L_0x7f9793ca5200; 1 drivers
v0x7f9793c90b30_0 .net *"_s311", 3 0, L_0x7f9793cac120; 1 drivers
v0x7f9793c90bb0_0 .net *"_s314", 0 0, C4<0>; 1 drivers
v0x7f9793c901a0_0 .net *"_s315", 3 0, C4<0011>; 1 drivers
v0x7f9793c90220_0 .net *"_s317", 0 0, L_0x7f9793cabea0; 1 drivers
v0x7f9793c8e9e0_0 .net *"_s319", 15 0, L_0x7f9793cabfb0; 1 drivers
v0x7f9793c8ea60_0 .net *"_s321", 15 0, L_0x7f9793cac380; 1 drivers
v0x7f9793c8e3f0_0 .net *"_s323", 3 0, L_0x7f9793cac4b0; 1 drivers
v0x7f9793c8e470_0 .net *"_s326", 0 0, C4<0>; 1 drivers
v0x7f9793c62870_0 .net *"_s327", 3 0, C4<0100>; 1 drivers
v0x7f9793c628f0_0 .net *"_s329", 0 0, L_0x7f9793cac090; 1 drivers
v0x7f9793c62970_0 .net *"_s331", 3 0, L_0x7f9793cac1f0; 1 drivers
v0x7f9793c60400_0 .net *"_s334", 0 0, C4<0>; 1 drivers
v0x7f9793c60480_0 .net *"_s335", 3 0, C4<0101>; 1 drivers
v0x7f9793c60500_0 .net *"_s337", 0 0, L_0x7f9793caca50; 1 drivers
v0x7f9793c59d00_0 .net *"_s339", 3 0, L_0x7f9793cac640; 1 drivers
v0x7f9793c59d80_0 .net *"_s34", 0 0, C4<0>; 1 drivers
v0x7f9793c59e00_0 .net *"_s342", 0 0, C4<0>; 1 drivers
v0x7f9793c565e0_0 .net *"_s343", 3 0, C4<0110>; 1 drivers
v0x7f9793c56660_0 .net *"_s345", 0 0, L_0x7f9793cac790; 1 drivers
v0x7f9793c566e0_0 .net *"_s347", 0 0, L_0x7f9793cac860; 1 drivers
v0x7f9793c53930_0 .net *"_s349", 3 0, L_0x7f9793cac940; 1 drivers
v0x7f9793c539b0_0 .net *"_s352", 0 0, C4<0>; 1 drivers
v0x7f9793c53a30_0 .net *"_s353", 3 0, C4<0111>; 1 drivers
v0x7f9793c4c990_0 .net *"_s355", 0 0, L_0x7f9793cacff0; 1 drivers
v0x7f9793c4ca10_0 .net *"_s358", 7 0, L_0x7f9793cacb20; 1 drivers
v0x7f9793c4ca90_0 .net *"_s36", 7 0, L_0x7f9793ca5310; 1 drivers
v0x7f9793c34ac0_0 .net *"_s360", 7 0, L_0x7f9793cacbb0; 1 drivers
v0x7f9793c34b40_0 .net *"_s361", 15 0, L_0x7f9793cacc40; 1 drivers
v0x7f9793c34bc0_0 .net *"_s363", 15 0, L_0x7f9793cad200; 1 drivers
v0x7f9793c33210_0 .net *"_s365", 15 0, L_0x7f9793cad680; 1 drivers
v0x7f9793c33290_0 .net *"_s367", 15 0, L_0x7f9793cad7d0; 1 drivers
v0x7f9793c33310_0 .net *"_s369", 15 0, L_0x7f9793cad920; 1 drivers
v0x7f9793c29690_0 .net *"_s37", 8 0, L_0x7f9793ca5480; 1 drivers
v0x7f9793c29710_0 .net *"_s371", 15 0, L_0x7f9793cada70; 1 drivers
v0x7f9793c29790_0 .net *"_s4", 3 0, C4<0001>; 1 drivers
v0x7f9793c1b7f0_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x7f9793c1b870_0 .net *"_s41", 8 0, L_0x7f9793ca5620; 1 drivers
v0x7f9793c1b8f0_0 .net *"_s43", 8 0, L_0x7f9793ca5710; 1 drivers
v0x7f9793c170b0_0 .net *"_s46", 7 0, C4<00000000>; 1 drivers
v0x7f9793c17130_0 .net *"_s47", 8 0, L_0x7f9793ca5820; 1 drivers
v0x7f9793c171b0_0 .net *"_s49", 0 0, C4<0>; 1 drivers
v0x7f9793c129a0_0 .net *"_s54", 7 0, L_0x7f9793ca5b00; 1 drivers
v0x7f9793c12a20_0 .net *"_s56", 7 0, L_0x7f9793ca5c20; 1 drivers
v0x7f9793c12aa0_0 .net *"_s57", 7 0, L_0x7f9793ca5cb0; 1 drivers
v0x7f9793c05450_0 .net *"_s59", 7 0, L_0x7f9793ca5b90; 1 drivers
v0x7f9793c054d0_0 .net *"_s6", 0 0, L_0x7f9793ca3ad0; 1 drivers
v0x7f9793c05550_0 .net *"_s62", 6 0, C4<0000000>; 1 drivers
v0x7f9793c4b600_0 .net *"_s66", 0 0, L_0x7f9793ca6080; 1 drivers
v0x7f9793c4b680_0 .net *"_s67", 0 0, L_0x7f9793ca5d40; 1 drivers
v0x7f9793c4b700_0 .net *"_s70", 0 0, L_0x7f9793ca6110; 1 drivers
v0x7f9793c31700_0 .net *"_s71", 0 0, L_0x7f9793ca62e0; 1 drivers
v0x7f9793c31780_0 .net *"_s74", 0 0, L_0x7f9793ca6340; 1 drivers
v0x7f9793c31800_0 .net *"_s75", 0 0, L_0x7f9793ca6010; 1 drivers
v0x7f9793c26660_0 .net/s *"_s77", 0 0, C4<1>; 1 drivers
v0x7f9793c266e0_0 .net/s *"_s79", 0 0, C4<0>; 1 drivers
v0x7f9793c26760_0 .net *"_s8", 15 0, L_0x7f9793ca48b0; 1 drivers
v0x7f9793c71ec0_0 .net *"_s84", 0 0, L_0x7f9793ca6690; 1 drivers
v0x7f9793c71f40_0 .net *"_s86", 0 0, L_0x7f9793ca6720; 1 drivers
v0x7f9793c71fc0_0 .net *"_s87", 0 0, L_0x7f9793ca6890; 1 drivers
v0x7f9793c72040_0 .net *"_s89", 0 0, L_0x7f9793ca65c0; 1 drivers
v0x7f9793c72dc0_0 .net *"_s92", 0 0, L_0x7f9793ca6930; 1 drivers
v0x7f9793c72e40_0 .net *"_s93", 0 0, L_0x7f9793ca69c0; 1 drivers
v0x7f9793c72ec0_0 .net *"_s95", 0 0, L_0x7f9793ca6aa0; 1 drivers
v0x7f9793c72f40_0 .net/s *"_s97", 0 0, C4<1>; 1 drivers
v0x7f9793c91600_0 .net/s *"_s99", 0 0, C4<0>; 1 drivers
v0x7f9793c91680_0 .net "cin", 0 0, L_0x7f9793ca4e70; 1 drivers
v0x7f9793c91700_0 .net "cin_real_right_to_left", 0 0, L_0x7f9793ca5a70; 1 drivers
v0x7f9793c91780_0 .net "cin_right_to_left", 0 0, L_0x7f9793ca4f40; 1 drivers
v0x7f9793c91800_0 .alias "clk", 0 0, v0x7f9793c9dff0_0;
v0x7f9793c91880_0 .alias "dst", 15 0, v0x7f9793c9e4f0_0;
v0x7f9793c91900_0 .var "dst_EX_DM", 15 0;
v0x7f9793c91980_0 .alias "func", 2 0, v0x7f9793c9da60_0;
v0x7f9793c91a00_0 .net "left_sat_neg", 0 0, L_0x7f9793ca5990; 1 drivers
v0x7f9793c91a80_0 .net "left_sat_pos", 0 0, L_0x7f9793ca6490; 1 drivers
v0x7f9793c91b00_0 .net "left_sum", 7 0, L_0x7f9793ca5ea0; 1 drivers
v0x7f9793c91b80_0 .net "left_sum_sat", 7 0, L_0x7f9793ca7e60; 1 drivers
v0x7f9793c91c00_0 .alias "neg", 0 0, v0x7f9793c9ea90_0;
v0x7f9793c91c90_0 .alias "ov", 0 0, v0x7f9793c9ecc0_0;
v0x7f9793c91d10_0 .alias "padd", 0 0, v0x7f9793c9ed40_0;
v0x7f9793c91d90_0 .net "right_sat_neg", 0 0, L_0x7f9793ca6c00; 1 drivers
v0x7f9793c91e10_0 .net "right_sat_pos", 0 0, L_0x7f9793ca73a0; 1 drivers
v0x7f9793c91e90_0 .net "right_sum", 7 0, L_0x7f9793ca5010; 1 drivers
v0x7f9793c91f10_0 .net "right_sum_sat", 7 0, L_0x7f9793ca81c0; 1 drivers
v0x7f9793c91f90_0 .net "sat_neg", 0 0, L_0x7f9793ca8aa0; 1 drivers
v0x7f9793c92010_0 .net "sat_pos", 0 0, L_0x7f9793ca7d30; 1 drivers
v0x7f9793c92090_0 .net "shamt", 3 0, L_0x7f9793cadf30; 1 drivers
v0x7f9793c92110_0 .net "shft_in", 0 0, L_0x7f9793caaa90; 1 drivers
v0x7f9793c92190_0 .net "shft_l", 15 0, L_0x7f9793caa410; 1 drivers
v0x7f9793c92210_0 .net "shft_l1", 15 0, L_0x7f9793ca92b0; 1 drivers
v0x7f9793c92290_0 .net "shft_l2", 15 0, L_0x7f9793ca9a50; 1 drivers
v0x7f9793c92310_0 .net "shft_l4", 15 0, L_0x7f9793caa050; 1 drivers
v0x7f9793c92390_0 .net "shft_r", 15 0, L_0x7f9793cabc40; 1 drivers
v0x7f9793c92410_0 .net "shft_r1", 15 0, L_0x7f9793caabf0; 1 drivers
v0x7f9793c92490_0 .net "shft_r2", 15 0, L_0x7f9793cab170; 1 drivers
v0x7f9793c92510_0 .net "shft_r4", 15 0, L_0x7f9793cab360; 1 drivers
v0x7f9793c92590_0 .alias "src0", 15 0, v0x7f9793c9a800_0;
v0x7f9793c92610_0 .net "src0_2s_cmp", 15 0, L_0x7f9793ca4990; 1 drivers
v0x7f9793c92690_0 .alias "src1", 15 0, v0x7f9793c9f630_0;
v0x7f9793c92710_0 .alias "stall_EX_DM", 0 0, v0x7f9793c9f7b0_0;
v0x7f9793c92790_0 .net "sum", 15 0, L_0x7f9793ca8430; 1 drivers
v0x7f9793c92810_0 .net "sum_padd", 15 0, L_0x7f9793ca83a0; 1 drivers
v0x7f9793c92890_0 .net "sum_sat", 15 0, L_0x7f9793ca90d0; 1 drivers
v0x7f9793c92910_0 .alias "zr", 0 0, v0x7f9793c9fb50_0;
L_0x7f9793ca4640 .concat [ 3 1 0 0], v0x7f9793c95c70_0, C4<0>;
L_0x7f9793ca3ad0 .cmp/eq 4, L_0x7f9793ca4640, C4<0001>;
L_0x7f9793ca4990 .functor MUXZ 16, L_0x7f9793ca38b0, L_0x7f9793ca48b0, L_0x7f9793ca3ad0, C4<>;
L_0x7f9793ca4a60 .concat [ 3 1 0 0], v0x7f9793c95c70_0, C4<0>;
L_0x7f9793ca4ca0 .cmp/eq 4, L_0x7f9793ca4a60, C4<0001>;
L_0x7f9793ca4e70 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f9793ca4ca0, C4<>;
L_0x7f9793ca4f40 .part L_0x7f9793ca5820, 8, 1;
L_0x7f9793ca5010 .part L_0x7f9793ca5820, 0, 8;
L_0x7f9793ca50e0 .part L_0x7f9793ca4990, 0, 8;
L_0x7f9793ca5200 .concat [ 8 1 0 0], L_0x7f9793ca50e0, C4<0>;
L_0x7f9793ca5310 .part L_0x7f9793ca4570, 0, 8;
L_0x7f9793ca5480 .concat [ 8 1 0 0], L_0x7f9793ca5310, C4<0>;
L_0x7f9793ca5620 .arith/sum 9, L_0x7f9793ca5200, L_0x7f9793ca5480;
L_0x7f9793ca5710 .concat [ 1 8 0 0], L_0x7f9793ca4e70, C4<00000000>;
L_0x7f9793ca5820 .arith/sum 9, L_0x7f9793ca5620, L_0x7f9793ca5710;
L_0x7f9793ca5a70 .functor MUXZ 1, L_0x7f9793ca4f40, C4<0>, v0x7f9793c97120_0, C4<>;
L_0x7f9793ca5b00 .part L_0x7f9793ca4990, 8, 8;
L_0x7f9793ca5c20 .part L_0x7f9793ca4570, 8, 8;
L_0x7f9793ca5cb0 .arith/sum 8, L_0x7f9793ca5b00, L_0x7f9793ca5c20;
L_0x7f9793ca5b90 .concat [ 1 7 0 0], L_0x7f9793ca5a70, C4<0000000>;
L_0x7f9793ca5ea0 .arith/sum 8, L_0x7f9793ca5cb0, L_0x7f9793ca5b90;
L_0x7f9793ca6080 .part L_0x7f9793ca5ea0, 7, 1;
L_0x7f9793ca6110 .part L_0x7f9793ca4990, 15, 1;
L_0x7f9793ca6340 .part L_0x7f9793ca4570, 15, 1;
L_0x7f9793ca5990 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f9793ca6010, C4<>;
L_0x7f9793ca6690 .part L_0x7f9793ca5ea0, 7, 1;
L_0x7f9793ca6720 .part L_0x7f9793ca4990, 15, 1;
L_0x7f9793ca6930 .part L_0x7f9793ca4570, 15, 1;
L_0x7f9793ca6490 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f9793ca6aa0, C4<>;
L_0x7f9793ca6df0 .part L_0x7f9793ca5010, 7, 1;
L_0x7f9793ca6f70 .part L_0x7f9793ca4990, 7, 1;
L_0x7f9793ca6d40 .part L_0x7f9793ca4570, 7, 1;
L_0x7f9793ca6c00 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f9793ca7260, C4<>;
L_0x7f9793ca7580 .part L_0x7f9793ca5010, 7, 1;
L_0x7f9793ca7610 .part L_0x7f9793ca4990, 7, 1;
L_0x7f9793ca7870 .part L_0x7f9793ca4570, 7, 1;
L_0x7f9793ca73a0 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f9793ca7940, C4<>;
L_0x7f9793ca7ae0 .functor MUXZ 8, L_0x7f9793ca5ea0, C4<10000000>, L_0x7f9793ca5990, C4<>;
L_0x7f9793ca7e60 .functor MUXZ 8, L_0x7f9793ca7ae0, C4<01111111>, L_0x7f9793ca6490, C4<>;
L_0x7f9793ca8070 .functor MUXZ 8, L_0x7f9793ca5010, C4<10000000>, L_0x7f9793ca6c00, C4<>;
L_0x7f9793ca81c0 .functor MUXZ 8, L_0x7f9793ca8070, C4<01111111>, L_0x7f9793ca73a0, C4<>;
L_0x7f9793ca83a0 .concat [ 8 8 0 0], L_0x7f9793ca81c0, L_0x7f9793ca7e60;
L_0x7f9793ca8430 .concat [ 8 8 0 0], L_0x7f9793ca5010, L_0x7f9793ca5ea0;
L_0x7f9793ca8250 .part L_0x7f9793ca4570, 15, 1;
L_0x7f9793ca82e0 .part L_0x7f9793ca4990, 15, 1;
L_0x7f9793ca8560 .part L_0x7f9793ca8430, 15, 1;
L_0x7f9793ca8aa0 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f9793ca89c0, C4<>;
L_0x7f9793ca87e0 .part L_0x7f9793ca4570, 15, 1;
L_0x7f9793ca8930 .part L_0x7f9793ca4990, 15, 1;
L_0x7f9793ca8b30 .reduce/nor L_0x7f9793ca8930;
L_0x7f9793ca8fc0 .part L_0x7f9793ca8430, 15, 1;
L_0x7f9793ca7d30 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f9793ca8df0, C4<>;
L_0x7f9793ca93e0 .functor MUXZ 16, L_0x7f9793ca8430, C4<1000000000000000>, L_0x7f9793ca8aa0, C4<>;
L_0x7f9793ca90d0 .functor MUXZ 16, L_0x7f9793ca93e0, C4<0111111111111111>, L_0x7f9793ca7d30, C4<>;
L_0x7f9793ca9710 .part L_0x7f9793cadf30, 0, 1;
L_0x7f9793ca94f0 .part L_0x7f9793ca4570, 0, 15;
L_0x7f9793ca95c0 .concat [ 1 15 0 0], C4<0>, L_0x7f9793ca94f0;
L_0x7f9793ca92b0 .functor MUXZ 16, L_0x7f9793ca4570, L_0x7f9793ca95c0, L_0x7f9793ca9710, C4<>;
L_0x7f9793ca97a0 .part L_0x7f9793cadf30, 1, 1;
L_0x7f9793ca9870 .part L_0x7f9793ca92b0, 0, 14;
L_0x7f9793ca9940 .concat [ 2 14 0 0], C4<00>, L_0x7f9793ca9870;
L_0x7f9793ca9a50 .functor MUXZ 16, L_0x7f9793ca92b0, L_0x7f9793ca9940, L_0x7f9793ca97a0, C4<>;
L_0x7f9793ca9d20 .part L_0x7f9793cadf30, 2, 1;
L_0x7f9793ca9db0 .part L_0x7f9793ca9a50, 0, 12;
L_0x7f9793ca9b20 .concat [ 4 12 0 0], C4<0000>, L_0x7f9793ca9db0;
L_0x7f9793caa050 .functor MUXZ 16, L_0x7f9793ca9a50, L_0x7f9793ca9b20, L_0x7f9793ca9d20, C4<>;
L_0x7f9793caa120 .part L_0x7f9793cadf30, 3, 1;
L_0x7f9793caa230 .part L_0x7f9793caa050, 0, 8;
L_0x7f9793caa300 .concat [ 8 8 0 0], C4<00000000>, L_0x7f9793caa230;
L_0x7f9793caa410 .functor MUXZ 16, L_0x7f9793caa050, L_0x7f9793caa300, L_0x7f9793caa120, C4<>;
L_0x7f9793caa520 .concat [ 3 1 0 0], v0x7f9793c95c70_0, C4<0>;
L_0x7f9793caa810 .cmp/eq 4, L_0x7f9793caa520, C4<0110>;
L_0x7f9793ca9f00 .part L_0x7f9793ca4570, 15, 1;
L_0x7f9793caaa90 .functor MUXZ 1, C4<0>, L_0x7f9793ca9f00, L_0x7f9793caa810, C4<>;
L_0x7f9793caa670 .part L_0x7f9793cadf30, 0, 1;
L_0x7f9793caa700 .part L_0x7f9793ca4570, 1, 15;
L_0x7f9793caab20 .concat [ 15 1 0 0], L_0x7f9793caa700, L_0x7f9793caaa90;
L_0x7f9793caabf0 .functor MUXZ 16, L_0x7f9793ca4570, L_0x7f9793caab20, L_0x7f9793caa670, C4<>;
L_0x7f9793ca71a0 .part L_0x7f9793cadf30, 1, 1;
L_0x7f9793caaec0 .concat [ 1 1 0 0], L_0x7f9793caaa90, L_0x7f9793caaa90;
L_0x7f9793caafd0 .part L_0x7f9793caabf0, 2, 14;
L_0x7f9793cab060 .concat [ 14 2 0 0], L_0x7f9793caafd0, L_0x7f9793caaec0;
L_0x7f9793cab170 .functor MUXZ 16, L_0x7f9793caabf0, L_0x7f9793cab060, L_0x7f9793ca71a0, C4<>;
L_0x7f9793cab520 .part L_0x7f9793cadf30, 2, 1;
L_0x7f9793cab5b0 .concat [ 1 1 1 1], L_0x7f9793caaa90, L_0x7f9793caaa90, L_0x7f9793caaa90, L_0x7f9793caaa90;
L_0x7f9793cab200 .part L_0x7f9793cab170, 4, 12;
L_0x7f9793cab290 .concat [ 12 4 0 0], L_0x7f9793cab200, L_0x7f9793cab5b0;
L_0x7f9793cab360 .functor MUXZ 16, L_0x7f9793cab170, L_0x7f9793cab290, L_0x7f9793cab520, C4<>;
L_0x7f9793cab740 .part L_0x7f9793cadf30, 3, 1;
LS_0x7f9793cab8d0_0_0 .concat [ 1 1 1 1], L_0x7f9793caaa90, L_0x7f9793caaa90, L_0x7f9793caaa90, L_0x7f9793caaa90;
LS_0x7f9793cab8d0_0_4 .concat [ 1 1 1 1], L_0x7f9793caaa90, L_0x7f9793caaa90, L_0x7f9793caaa90, L_0x7f9793caaa90;
L_0x7f9793cab8d0 .concat [ 4 4 0 0], LS_0x7f9793cab8d0_0_0, LS_0x7f9793cab8d0_0_4;
L_0x7f9793cab640 .part L_0x7f9793cab360, 8, 8;
L_0x7f9793cabbb0 .concat [ 8 8 0 0], L_0x7f9793cab640, L_0x7f9793cab8d0;
L_0x7f9793cabc40 .functor MUXZ 16, L_0x7f9793cab360, L_0x7f9793cabbb0, L_0x7f9793cab740, C4<>;
L_0x7f9793cabd50 .concat [ 3 1 0 0], v0x7f9793c95c70_0, C4<0>;
L_0x7f9793caa8e0 .cmp/eq 4, L_0x7f9793cabd50, C4<0010>;
L_0x7f9793cac120 .concat [ 3 1 0 0], v0x7f9793c95c70_0, C4<0>;
L_0x7f9793cabea0 .cmp/eq 4, L_0x7f9793cac120, C4<0011>;
L_0x7f9793cac4b0 .concat [ 3 1 0 0], v0x7f9793c95c70_0, C4<0>;
L_0x7f9793cac090 .cmp/eq 4, L_0x7f9793cac4b0, C4<0100>;
L_0x7f9793cac1f0 .concat [ 3 1 0 0], v0x7f9793c95c70_0, C4<0>;
L_0x7f9793caca50 .cmp/eq 4, L_0x7f9793cac1f0, C4<0101>;
L_0x7f9793cac640 .concat [ 3 1 0 0], v0x7f9793c95c70_0, C4<0>;
L_0x7f9793cac790 .cmp/eq 4, L_0x7f9793cac640, C4<0110>;
L_0x7f9793cac940 .concat [ 3 1 0 0], v0x7f9793c95c70_0, C4<0>;
L_0x7f9793cacff0 .cmp/eq 4, L_0x7f9793cac940, C4<0111>;
L_0x7f9793cacb20 .part L_0x7f9793ca4570, 0, 8;
L_0x7f9793cacbb0 .part L_0x7f9793ca38b0, 0, 8;
L_0x7f9793cacc40 .concat [ 8 8 0 0], L_0x7f9793cacbb0, L_0x7f9793cacb20;
L_0x7f9793cad200 .functor MUXZ 16, L_0x7f9793ca90d0, L_0x7f9793cacc40, L_0x7f9793cacff0, C4<>;
L_0x7f9793cad680 .functor MUXZ 16, L_0x7f9793cad200, L_0x7f9793cabc40, L_0x7f9793cac860, C4<>;
L_0x7f9793cad7d0 .functor MUXZ 16, L_0x7f9793cad680, L_0x7f9793caa410, L_0x7f9793cac090, C4<>;
L_0x7f9793cad920 .functor MUXZ 16, L_0x7f9793cad7d0, L_0x7f9793cac380, L_0x7f9793cabea0, C4<>;
L_0x7f9793cada70 .functor MUXZ 16, L_0x7f9793cad920, L_0x7f9793caa9f0, L_0x7f9793caa8e0, C4<>;
L_0x7f9793cad350 .functor MUXZ 16, L_0x7f9793cada70, L_0x7f9793ca83a0, v0x7f9793c97120_0, C4<>;
L_0x7f9793cad4a0 .reduce/nor L_0x7f9793cad350;
L_0x7f9793cadea0 .part L_0x7f9793cad350, 15, 1;
S_0x7f9793d565a0 .scope module, "iDSTMUX" "dst_mux" 3 123, 14 1, S_0x7f9793d0c300;
 .timescale 0 0;
v0x7f9793d56390_0 .alias "clk", 0 0, v0x7f9793c9dff0_0;
v0x7f9793d56680_0 .alias "dm_rd_data_EX_DM", 15 0, v0x7f9793c9e1f0_0;
v0x7f9793d56700_0 .alias "dm_re_EX_DM", 0 0, v0x7f9793c9e270_0;
v0x7f9793d56780_0 .alias "dst_EX_DM", 15 0, v0x7f9793c9e470_0;
v0x7f9793d56800_0 .alias "jmp_imm_EX_DM", 0 0, v0x7f9793c9ea10_0;
v0x7f9793d56880_0 .alias "pc_EX_DM", 15 0, v0x7f9793c9ef30_0;
v0x7f9793d56900_0 .var "rf_w_data_DM_WB", 15 0;
v0x7f9793d569c0_0 .alias "stall_DM_WB", 0 0, v0x7f9793c9f730_0;
E_0x7f9793d55f90 .event posedge, v0x7f9793d55b50_0;
S_0x7f9793d0dcc0 .scope module, "iBRL" "br_bool" 3 130, 15 1, S_0x7f9793d0c300;
 .timescale 0 0;
v0x7f9793d0aa10_0 .alias "br_instr_ID_EX", 0 0, v0x7f9793c9dcf0_0;
v0x7f9793d55ac0_0 .alias "cc_ID_EX", 2 0, v0x7f9793c9df70_0;
v0x7f9793d55b50_0 .alias "clk", 0 0, v0x7f9793c9dff0_0;
v0x7f9793d55bd0_0 .alias "clk_nv_ID_EX", 0 0, v0x7f9793c9e070_0;
v0x7f9793d55c60_0 .alias "clk_z_ID_EX", 0 0, v0x7f9793c9e0f0_0;
v0x7f9793d55d20_0 .var "flow_change_ID_EX", 0 0;
v0x7f9793d55db0_0 .alias "jmp_imm_ID_EX", 0 0, v0x7f9793c9e950_0;
v0x7f9793d55e70_0 .alias "jmp_reg_ID_EX", 0 0, v0x7f9793c9eb60_0;
v0x7f9793d55ef0_0 .alias "neg", 0 0, v0x7f9793c9ea90_0;
v0x7f9793d55fc0_0 .var "neg_EX_DM", 0 0;
v0x7f9793d56040_0 .alias "ov", 0 0, v0x7f9793c9ecc0_0;
v0x7f9793d56120_0 .var "ov_EX_DM", 0 0;
v0x7f9793d561a0_0 .alias "rst_n", 0 0, v0x7f9793c9f430_0;
v0x7f9793d56290_0 .alias "stall_EX_DM", 0 0, v0x7f9793c9f7b0_0;
v0x7f9793d56310_0 .alias "stall_ID_EX", 0 0, v0x7f9793c9f830_0;
v0x7f9793d56410_0 .alias "zr", 0 0, v0x7f9793c9fb50_0;
v0x7f9793d56490_0 .var "zr_EX_DM", 0 0;
E_0x7f9793d0c3e0/0 .event edge, v0x7f9793d55db0_0, v0x7f9793d55e70_0, v0x7f9793d55fc0_0, v0x7f9793d56120_0;
E_0x7f9793d0c3e0/1 .event edge, v0x7f9793d56490_0, v0x7f9793d55ac0_0, v0x7f9793d0aa10_0;
E_0x7f9793d0c3e0 .event/or E_0x7f9793d0c3e0/0, E_0x7f9793d0c3e0/1;
E_0x7f9793d0b920/0 .event negedge, v0x7f9793d561a0_0;
E_0x7f9793d0b920/1 .event posedge, v0x7f9793d55b50_0;
E_0x7f9793d0b920 .event/or E_0x7f9793d0b920/0, E_0x7f9793d0b920/1;
    .scope S_0x7f9793c9b950;
T_0 ;
    %wait E_0x7f9793c5bc50;
    %load/v 8, v0x7f9793c9c460_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c9c3c0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9793c9b950;
T_1 ;
    %wait E_0x7f9793c5bda0;
    %load/v 8, v0x7f9793c9c130_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0x7f9793c9c4e0_0, 0, 7;
T_1.2 ;
    %load/v 8, v0x7f9793c9c4e0_0, 7;
    %mov 15, 0, 2;
   %cmpi/u 8, 64, 9;
    %jmp/0xz T_1.3, 5;
    %mov 8, 2, 72;
    %movi 80, 0, 2;
    %ix/getv 3, v0x7f9793c9c4e0_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f9793c9c0b0, 8, 74;
t_0 ;
    %load/v 82, v0x7f9793c9c4e0_0, 7;
    %mov 89, 0, 25;
    %addi 82, 1, 32;
    %set/v v0x7f9793c9c4e0_0, 82, 7;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7f9793c9beb0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7f9793c9c590_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v0x7f9793c9c6d0_0, 64;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.6, 4;
    %load/x1p 82, v0x7f9793c9be30_0, 8;
    %jmp T_1.7;
T_1.6 ;
    %mov 82, 2, 8;
T_1.7 ;
    %mov 72, 82, 8; Move signal select into place
    %load/v 80, v0x7f9793c9c2b0_0, 1;
    %mov 81, 1, 1;
    %load/v 82, v0x7f9793c9be30_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f9793c9c0b0, 8, 74;
t_1 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9793c9b950;
T_2 ;
    %wait E_0x7f9793c9b690;
    %load/v 8, v0x7f9793c9beb0_0, 1;
    %load/v 9, v0x7f9793c9c230_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 82, v0x7f9793c9be30_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
    %load/av 8, v0x7f9793c9c0b0, 74;
    %set/v v0x7f9793c9c030_0, 8, 74;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9793c9aa00;
T_3 ;
    %wait E_0x7f9793c60750;
    %load/v 8, v0x7f9793c9b590_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c9b4f0_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f9793c9aa00;
T_4 ;
    %wait E_0x7f9793c63d70;
    %load/v 8, v0x7f9793c9b260_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0x7f9793c9b610_0, 0, 7;
T_4.2 ;
    %load/v 8, v0x7f9793c9b610_0, 7;
    %mov 15, 0, 2;
   %cmpi/u 8, 64, 9;
    %jmp/0xz T_4.3, 5;
    %mov 8, 2, 72;
    %movi 80, 0, 2;
    %ix/getv 3, v0x7f9793c9b610_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f9793c9b1e0, 8, 74;
t_2 ;
    %load/v 82, v0x7f9793c9b610_0, 7;
    %mov 89, 0, 25;
    %addi 82, 1, 32;
    %set/v v0x7f9793c9b610_0, 82, 7;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x7f9793c9afe0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7f9793c9b6c0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v0x7f9793c9b800_0, 64;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.6, 4;
    %load/x1p 82, v0x7f9793c9af60_0, 8;
    %jmp T_4.7;
T_4.6 ;
    %mov 82, 2, 8;
T_4.7 ;
    %mov 72, 82, 8; Move signal select into place
    %load/v 80, v0x7f9793c9b3e0_0, 1;
    %mov 81, 1, 1;
    %load/v 82, v0x7f9793c9af60_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f9793c9b1e0, 8, 74;
t_3 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9793c9aa00;
T_5 ;
    %wait E_0x7f9793c641d0;
    %load/v 8, v0x7f9793c9afe0_0, 1;
    %load/v 9, v0x7f9793c9b360_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 82, v0x7f9793c9af60_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
    %load/av 8, v0x7f9793c9b1e0, 74;
    %set/v v0x7f9793c9b160_0, 8, 74;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9793c99440;
T_6 ;
    %wait E_0x7f9793d0b920;
    %load/v 8, v0x7f9793c9a460_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f9793c9a5b0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x7f9793c9a530_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f9793c9a5b0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9793c99440;
T_7 ;
    %wait E_0x7f9793c5d190;
    %set/v v0x7f9793c99ec0_0, 0, 1;
    %load/v 8, v0x7f9793c99d40_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x7f9793c99f40_0, 8, 2;
    %set/v v0x7f9793c9a050_0, 0, 1;
    %load/v 8, v0x7f9793c99fc0_0, 64;
    %set/v v0x7f9793c9a170_0, 8, 64;
    %set/v v0x7f9793c9a3e0_0, 0, 1;
    %set/v v0x7f9793c9a270_0, 0, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.0, 4;
    %load/x1p 8, v0x7f9793c99d40_0, 14;
    %jmp T_7.1;
T_7.0 ;
    %mov 8, 2, 14;
T_7.1 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x7f9793c9a1f0_0, 8, 14;
    %load/v 8, v0x7f9793c999c0_0, 64;
    %set/v v0x7f9793c9a310_0, 8, 64;
    %set/v v0x7f9793c998c0_0, 0, 1;
    %set/v v0x7f9793c99c40_0, 0, 1;
    %set/v v0x7f9793c99ac0_0, 0, 1;
    %load/v 8, v0x7f9793c999c0_0, 64;
    %set/v v0x7f9793c99cc0_0, 8, 64;
    %load/v 8, v0x7f9793c94df0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x7f9793c99b40_0, 8, 2;
    %set/v v0x7f9793c99a40_0, 0, 1;
    %set/v v0x7f9793c99640_0, 0, 1;
    %set/v v0x7f9793c9a530_0, 0, 3;
    %load/v 8, v0x7f9793c9a5b0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_7.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_7.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_7.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_7.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_7.8, 6;
    %jmp T_7.10;
T_7.2 ;
    %set/v v0x7f9793c99640_0, 1, 1;
    %set/v v0x7f9793c99ac0_0, 1, 1;
    %load/v 8, v0x7f9793c9a880_0, 1;
    %jmp/0xz  T_7.11, 8;
    %load/v 8, v0x7f9793c99940_0, 1;
    %jmp/0  T_7.13, 8;
    %movi 9, 1, 3;
    %jmp/1  T_7.15, 8;
T_7.13 ; End of true expr.
    %load/v 12, v0x7f9793c99840_0, 1;
    %jmp/0  T_7.16, 12;
    %movi 13, 2, 3;
    %jmp/1  T_7.18, 12;
T_7.16 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_7.17, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_7.18;
T_7.17 ;
    %mov 13, 16, 3; Return false value
T_7.18 ;
    %jmp/0  T_7.14, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_7.15;
T_7.14 ;
    %mov 9, 13, 3; Return false value
T_7.15 ;
    %set/v v0x7f9793c9a530_0, 9, 3;
    %jmp T_7.12;
T_7.11 ;
    %load/v 8, v0x7f9793c9a690_0, 1;
    %jmp/0xz  T_7.19, 8;
    %load/v 8, v0x7f9793c99940_0, 1;
    %jmp/0  T_7.21, 8;
    %movi 9, 4, 3;
    %jmp/1  T_7.23, 8;
T_7.21 ; End of true expr.
    %load/v 12, v0x7f9793c99840_0, 1;
    %jmp/0  T_7.24, 12;
    %movi 13, 2, 3;
    %jmp/1  T_7.26, 12;
T_7.24 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_7.25, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_7.26;
T_7.25 ;
    %mov 13, 16, 3; Return false value
T_7.26 ;
    %jmp/0  T_7.22, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_7.23;
T_7.22 ;
    %mov 9, 13, 3; Return false value
T_7.23 ;
    %set/v v0x7f9793c9a530_0, 9, 3;
    %jmp T_7.20;
T_7.19 ;
    %load/v 8, v0x7f9793c99dc0_0, 1;
    %jmp/0  T_7.27, 8;
    %movi 9, 5, 3;
    %jmp/1  T_7.29, 8;
T_7.27 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_7.28, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_7.29;
T_7.28 ;
    %mov 9, 12, 3; Return false value
T_7.29 ;
    %set/v v0x7f9793c9a530_0, 9, 3;
T_7.20 ;
T_7.12 ;
    %jmp T_7.10;
T_7.3 ;
    %set/v v0x7f9793c99c40_0, 1, 1;
    %set/v v0x7f9793c998c0_0, 1, 1;
    %load/v 8, v0x7f9793c94df0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.30, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.31, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.32, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_7.33, 6;
    %jmp T_7.35;
T_7.30 ;
    %load/v 8, v0x7f9793c9a710_0, 16;
    %ix/load 0, 0, 0;
    %set/x0 v0x7f9793c99cc0_0, 8, 16;
    %jmp T_7.35;
T_7.31 ;
    %load/v 8, v0x7f9793c9a710_0, 16;
    %ix/load 0, 16, 0;
    %set/x0 v0x7f9793c99cc0_0, 8, 16;
    %jmp T_7.35;
T_7.32 ;
    %load/v 8, v0x7f9793c9a710_0, 16;
    %ix/load 0, 32, 0;
    %set/x0 v0x7f9793c99cc0_0, 8, 16;
    %jmp T_7.35;
T_7.33 ;
    %load/v 8, v0x7f9793c9a710_0, 16;
    %ix/load 0, 48, 0;
    %set/x0 v0x7f9793c99cc0_0, 8, 16;
    %jmp T_7.35;
T_7.35 ;
    %set/v v0x7f9793c99a40_0, 1, 1;
    %load/v 8, v0x7f9793c99dc0_0, 1;
    %jmp/0  T_7.36, 8;
    %movi 9, 5, 3;
    %jmp/1  T_7.38, 8;
T_7.36 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_7.37, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_7.38;
T_7.37 ;
    %mov 9, 12, 3; Return false value
T_7.38 ;
    %set/v v0x7f9793c9a530_0, 9, 3;
    %jmp T_7.10;
T_7.4 ;
    %set/v v0x7f9793c9a3e0_0, 1, 1;
    %set/v v0x7f9793c99ac0_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.39, 4;
    %load/x1p 22, v0x7f9793c94df0_0, 6;
    %jmp T_7.40;
T_7.39 ;
    %mov 22, 2, 6;
T_7.40 ;
    %mov 8, 22, 6; Move signal select into place
    %load/v 14, v0x7f9793c99bc0_0, 8;
    %set/v v0x7f9793c9a1f0_0, 8, 14;
    %load/v 8, v0x7f9793c9a0d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.41, 8;
    %movi 8, 2, 3;
    %set/v v0x7f9793c9a530_0, 8, 3;
    %jmp T_7.42;
T_7.41 ;
    %movi 8, 3, 3;
    %set/v v0x7f9793c9a530_0, 8, 3;
T_7.42 ;
    %jmp T_7.10;
T_7.5 ;
    %set/v v0x7f9793c9a270_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.43, 4;
    %load/x1p 8, v0x7f9793c94df0_0, 14;
    %jmp T_7.44;
T_7.43 ;
    %mov 8, 2, 14;
T_7.44 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x7f9793c9a1f0_0, 8, 14;
    %load/v 8, v0x7f9793c99fc0_0, 64;
    %set/v v0x7f9793c99cc0_0, 8, 64;
    %load/v 8, v0x7f9793c9a0d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.45, 8;
    %movi 8, 3, 3;
    %set/v v0x7f9793c9a530_0, 8, 3;
    %jmp T_7.46;
T_7.45 ;
    %set/v v0x7f9793c99c40_0, 1, 1;
    %load/v 8, v0x7f9793c9a880_0, 1;
    %jmp/0  T_7.47, 8;
    %movi 9, 1, 3;
    %jmp/1  T_7.49, 8;
T_7.47 ; End of true expr.
    %movi 12, 4, 3;
    %jmp/0  T_7.48, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_7.49;
T_7.48 ;
    %mov 9, 12, 3; Return false value
T_7.49 ;
    %set/v v0x7f9793c9a530_0, 9, 3;
T_7.46 ;
    %jmp T_7.10;
T_7.6 ;
    %set/v v0x7f9793c99ac0_0, 1, 1;
    %set/v v0x7f9793c99a40_0, 1, 1;
    %load/v 8, v0x7f9793c99dc0_0, 1;
    %jmp/0  T_7.50, 8;
    %movi 9, 5, 3;
    %jmp/1  T_7.52, 8;
T_7.50 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_7.51, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_7.52;
T_7.51 ;
    %mov 9, 12, 3; Return false value
T_7.52 ;
    %set/v v0x7f9793c9a530_0, 9, 3;
    %jmp T_7.10;
T_7.7 ;
    %set/v v0x7f9793c99ec0_0, 1, 1;
    %set/v v0x7f9793c9a530_0, 0, 3;
    %jmp T_7.10;
T_7.8 ;
    %set/v v0x7f9793c9a270_0, 1, 1;
    %load/v 8, v0x7f9793c9a0d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.53, 8;
    %movi 8, 6, 3;
    %set/v v0x7f9793c9a530_0, 8, 3;
    %jmp T_7.54;
T_7.53 ;
    %set/v v0x7f9793c9a050_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x7f9793c9a530_0, 8, 3;
T_7.54 ;
    %jmp T_7.10;
T_7.10 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9793c98ae0;
T_8 ;
    %vpi_call 7 34 "$readmemh", "instr.hex", v0x7f9793c98ec0;
    %end;
    .thread T_8;
    .scope S_0x7f9793c98ae0;
T_9 ;
    %wait E_0x7f9793d55f90;
    %load/v 8, v0x7f9793c990c0_0, 1;
    %load/v 9, v0x7f9793c993c0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x7f9793c98bc0_0, 14;
    %ix/load 0, 14, 0;
    %assign/v0 v0x7f9793c98c40_0, 0, 8;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f9793c98ae0;
T_10 ;
    %wait E_0x7f9793c631c0;
    %load/v 8, v0x7f9793c98cc0_0, 1;
    %load/v 9, v0x7f9793c98e40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x7f9793c992c0_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %mov 24, 0, 2;
    %load/v 26, v0x7f9793c98c40_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_4, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f9793c98ec0, 0, 8;
t_4 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.2, 4;
    %load/x1p 8, v0x7f9793c992c0_0, 16;
    %jmp T_10.3;
T_10.2 ;
    %mov 8, 2, 16;
T_10.3 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 1, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x7f9793c98c40_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_5, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f9793c98ec0, 0, 8;
t_5 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.4, 4;
    %load/x1p 8, v0x7f9793c992c0_0, 16;
    %jmp T_10.5;
T_10.4 ;
    %mov 8, 2, 16;
T_10.5 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 2, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x7f9793c98c40_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_6, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f9793c98ec0, 0, 8;
t_6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.6, 4;
    %load/x1p 8, v0x7f9793c992c0_0, 16;
    %jmp T_10.7;
T_10.6 ;
    %mov 8, 2, 16;
T_10.7 ;
; Save base=8 wid=16 in lookaside.
    %mov 24, 1, 2;
    %load/v 26, v0x7f9793c98c40_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_7, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f9793c98ec0, 0, 8;
t_7 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f9793c98ae0;
T_11 ;
    %wait E_0x7f9793c90e10;
    %load/v 8, v0x7f9793c98cc0_0, 1;
    %load/v 9, v0x7f9793c98dc0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %mov 72, 0, 2;
    %load/v 74, v0x7f9793c98c40_0, 14;
    %ix/get 3, 72, 16;
    %load/av 8, v0x7f9793c98ec0, 16;
    %movi 88, 1, 2;
    %mov 72, 88, 2;
    %load/v 74, v0x7f9793c98c40_0, 14;
    %ix/get 3, 72, 16;
    %load/av 24, v0x7f9793c98ec0, 16;
    %movi 90, 2, 2;
    %mov 72, 90, 2;
    %load/v 74, v0x7f9793c98c40_0, 14;
    %ix/get 3, 72, 16;
    %load/av 40, v0x7f9793c98ec0, 16;
    %mov 72, 1, 2;
    %load/v 74, v0x7f9793c98c40_0, 14;
    %ix/get 3, 72, 16;
    %load/av 56, v0x7f9793c98ec0, 16;
    %set/v v0x7f9793c98fc0_0, 8, 64;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f9793c98ae0;
T_12 ;
    %wait E_0x7f9793d0b920;
    %load/v 8, v0x7f9793c99140_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f9793c991c0_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x7f9793c98f40_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f9793c991c0_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f9793c98ae0;
T_13 ;
    %wait E_0x7f9793d0b920;
    %load/v 8, v0x7f9793c99140_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f9793c99240_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x7f9793c98d40_0, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f9793c99240_0, 0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0x7f9793c99240_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f9793c99240_0, 0, 8;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f9793c98ae0;
T_14 ;
    %wait E_0x7f9793c91140;
    %set/v v0x7f9793c98d40_0, 1, 1;
    %set/v v0x7f9793c98e40_0, 0, 1;
    %set/v v0x7f9793c98dc0_0, 0, 1;
    %set/v v0x7f9793c98f40_0, 0, 2;
    %load/v 8, v0x7f9793c991c0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_14.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_14.1, 6;
    %load/v 8, v0x7f9793c99240_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_14.4, 8;
    %set/v v0x7f9793c98dc0_0, 1, 1;
    %set/v v0x7f9793c99040_0, 1, 1;
    %jmp T_14.5;
T_14.4 ;
    %set/v v0x7f9793c98d40_0, 0, 1;
    %set/v v0x7f9793c99040_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x7f9793c98f40_0, 8, 2;
T_14.5 ;
    %jmp T_14.3;
T_14.0 ;
    %load/v 8, v0x7f9793c993c0_0, 1;
    %jmp/0xz  T_14.6, 8;
    %set/v v0x7f9793c98d40_0, 0, 1;
    %set/v v0x7f9793c99040_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x7f9793c98f40_0, 8, 2;
    %jmp T_14.7;
T_14.6 ;
    %load/v 8, v0x7f9793c990c0_0, 1;
    %jmp/0xz  T_14.8, 8;
    %set/v v0x7f9793c98d40_0, 0, 1;
    %set/v v0x7f9793c99040_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x7f9793c98f40_0, 8, 2;
    %jmp T_14.9;
T_14.8 ;
    %set/v v0x7f9793c99040_0, 1, 1;
T_14.9 ;
T_14.7 ;
    %jmp T_14.3;
T_14.1 ;
    %load/v 8, v0x7f9793c99240_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_14.10, 8;
    %set/v v0x7f9793c98e40_0, 1, 1;
    %set/v v0x7f9793c99040_0, 1, 1;
    %jmp T_14.11;
T_14.10 ;
    %set/v v0x7f9793c98d40_0, 0, 1;
    %set/v v0x7f9793c99040_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x7f9793c98f40_0, 8, 2;
T_14.11 ;
    %jmp T_14.3;
T_14.3 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f9793c98a00;
T_15 ;
    %wait E_0x7f9793c8c9a0;
    %load/v 8, v0x7f9793c9d1b0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v0x7f9793c9d0a0_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f9793c9d400_0, 8, 16;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x7f9793c9d1b0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_15.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.4, 4;
    %load/x1p 8, v0x7f9793c9d0a0_0, 16;
    %jmp T_15.5;
T_15.4 ;
    %mov 8, 2, 16;
T_15.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f9793c9d400_0, 8, 16;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x7f9793c9d1b0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_15.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.8, 4;
    %load/x1p 8, v0x7f9793c9d0a0_0, 16;
    %jmp T_15.9;
T_15.8 ;
    %mov 8, 2, 16;
T_15.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f9793c9d400_0, 8, 16;
    %jmp T_15.7;
T_15.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.10, 4;
    %load/x1p 8, v0x7f9793c9d0a0_0, 16;
    %jmp T_15.11;
T_15.10 ;
    %mov 8, 2, 16;
T_15.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f9793c9d400_0, 8, 16;
T_15.7 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f9793c98a00;
T_16 ;
    %wait E_0x7f9793d55f90;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f9793c98a00;
T_17 ;
    %wait E_0x7f9793c8c9a0;
    %load/v 8, v0x7f9793c9cca0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0x7f9793c9cb20_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f9793c9d710_0, 8, 16;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x7f9793c9cca0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_17.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.4, 4;
    %load/x1p 8, v0x7f9793c9cb20_0, 16;
    %jmp T_17.5;
T_17.4 ;
    %mov 8, 2, 16;
T_17.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f9793c9d710_0, 8, 16;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x7f9793c9cca0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_17.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.8, 4;
    %load/x1p 8, v0x7f9793c9cb20_0, 16;
    %jmp T_17.9;
T_17.8 ;
    %mov 8, 2, 16;
T_17.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f9793c9d710_0, 8, 16;
    %jmp T_17.7;
T_17.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.10, 4;
    %load/x1p 8, v0x7f9793c9cb20_0, 16;
    %jmp T_17.11;
T_17.10 ;
    %mov 8, 2, 16;
T_17.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f9793c9d710_0, 8, 16;
T_17.7 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f9793c97eb0;
T_18 ;
    %wait E_0x7f9793d0b920;
    %load/v 8, v0x7f9793c98670_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c98470_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x7f9793c988f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x7f9793c982f0_0, 1;
    %jmp/0xz  T_18.4, 8;
    %load/v 8, v0x7f9793c98270_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c98470_0, 0, 8;
    %jmp T_18.5;
T_18.4 ;
    %load/v 8, v0x7f9793c983f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c98470_0, 0, 8;
T_18.5 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f9793c97eb0;
T_19 ;
    %wait E_0x7f9793d55f90;
    %load/v 8, v0x7f9793c988f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x7f9793c983f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c985f0_0, 0, 8;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f9793c97eb0;
T_20 ;
    %wait E_0x7f9793d55f90;
    %load/v 8, v0x7f9793c98870_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x7f9793c985f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c98570_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f9793c97eb0;
T_21 ;
    %wait E_0x7f9793d55f90;
    %load/v 8, v0x7f9793c986f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x7f9793c98570_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c984f0_0, 0, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f9793c95490;
T_22 ;
    %wait E_0x7f9793d0b920;
    %load/v 8, v0x7f9793c979e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_22.0, 8;
    %movi 8, 45056, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c96cb0_0, 0, 8;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0x7f9793c97be0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v0x7f9793c96bb0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c96cb0_0, 0, 8;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f9793c95490;
T_23 ;
    %wait E_0x7f9793d55f90;
    %load/v 8, v0x7f9793c97b60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x7f9793c95d70_0, 1;
    %load/v 9, v0x7f9793c96930_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c95df0_0, 0, 8;
    %load/v 8, v0x7f9793c96d30_0, 1;
    %load/v 9, v0x7f9793c96930_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96fa0_0, 0, 8;
    %load/v 8, v0x7f9793c96db0_0, 1;
    %load/v 9, v0x7f9793c96930_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96e30_0, 0, 8;
    %load/v 8, v0x7f9793c973a0_0, 1;
    %load/v 9, v0x7f9793c97020_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f9793c96930_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c97960_0, 0, 8;
    %load/v 8, v0x7f9793c971a0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7f9793c974e0_0, 0, 8;
    %load/v 8, v0x7f9793c95bf0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f9793c95c70_0, 0, 8;
    %load/v 8, v0x7f9793c97760_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f9793c977e0_0, 0, 8;
    %load/v 8, v0x7f9793c97860_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f9793c978e0_0, 0, 8;
    %load/v 8, v0x7f9793c961d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96390_0, 0, 8;
    %load/v 8, v0x7f9793c96730_0, 1;
    %load/v 9, v0x7f9793c97020_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f9793c96930_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c968b0_0, 0, 8;
    %load/v 8, v0x7f9793c960a0_0, 1;
    %load/v 9, v0x7f9793c97020_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f9793c96930_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96460_0, 0, 8;
    %load/v 8, v0x7f9793c96290_0, 1;
    %load/v 9, v0x7f9793c97020_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f9793c96930_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96310_0, 0, 8;
    %load/v 8, v0x7f9793c96cb0_0, 12; Only need 12 of 16 bits
; Save base=8 wid=12 in lookaside.
    %ix/load 0, 12, 0;
    %assign/v0 v0x7f9793c96c30_0, 0, 8;
    %load/v 8, v0x7f9793c970a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c97120_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f9793c95490;
T_24 ;
    %wait E_0x7f9793d55f90;
    %load/v 8, v0x7f9793c97ae0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v0x7f9793c97960_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c976e0_0, 0, 8;
    %load/v 8, v0x7f9793c974e0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7f9793c972a0_0, 0, 8;
    %load/v 8, v0x7f9793c96390_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c965c0_0, 0, 8;
    %load/v 8, v0x7f9793c968b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c964e0_0, 0, 8;
    %load/v 8, v0x7f9793c96fa0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96f20_0, 0, 8;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f9793c95490;
T_25 ;
    %wait E_0x7f9793d55f90;
    %load/v 8, v0x7f9793c97a60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x7f9793c976e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c97420_0, 0, 8;
    %load/v 8, v0x7f9793c972a0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7f9793c97220_0, 0, 8;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f9793c95490;
T_26 ;
    %wait E_0x7f9793d0b920;
    %load/v 8, v0x7f9793c979e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c95f00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c95cf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96020_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c95e70_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x7f9793c97b60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_26.2, 8;
    %load/v 8, v0x7f9793c974e0_0, 4;
    %load/v 12, v0x7f9793c97560_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_26.4, 8;
    %load/v 9, v0x7f9793c97960_0, 1;
    %load/v 10, v0x7f9793c97560_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_26.6, 8;
T_26.4 ; End of true expr.
    %jmp/0  T_26.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_26.6;
T_26.5 ;
    %mov 9, 0, 1; Return false value
T_26.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c95f00_0, 0, 9;
    %load/v 8, v0x7f9793c972a0_0, 4;
    %load/v 12, v0x7f9793c97560_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_26.7, 8;
    %load/v 9, v0x7f9793c976e0_0, 1;
    %load/v 10, v0x7f9793c97560_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_26.9, 8;
T_26.7 ; End of true expr.
    %jmp/0  T_26.8, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_26.9;
T_26.8 ;
    %mov 9, 0, 1; Return false value
T_26.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c95cf0_0, 0, 9;
    %load/v 8, v0x7f9793c974e0_0, 4;
    %load/v 12, v0x7f9793c975e0_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_26.10, 8;
    %load/v 9, v0x7f9793c97960_0, 1;
    %load/v 10, v0x7f9793c975e0_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_26.12, 8;
T_26.10 ; End of true expr.
    %jmp/0  T_26.11, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_26.12;
T_26.11 ;
    %mov 9, 0, 1; Return false value
T_26.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96020_0, 0, 9;
    %load/v 8, v0x7f9793c972a0_0, 4;
    %load/v 12, v0x7f9793c975e0_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_26.13, 8;
    %load/v 9, v0x7f9793c976e0_0, 1;
    %load/v 10, v0x7f9793c975e0_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_26.15, 8;
T_26.13 ; End of true expr.
    %jmp/0  T_26.14, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_26.15;
T_26.14 ;
    %mov 9, 0, 1; Return false value
T_26.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c95e70_0, 0, 9;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7f9793c95490;
T_27 ;
    %wait E_0x7f9793d0b920;
    %load/v 8, v0x7f9793c979e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96640_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96ab0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96a30_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x7f9793c97b60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.2, 8;
    %load/v 8, v0x7f9793c969b0_0, 1;
    %load/v 9, v0x7f9793c96930_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f9793c96640_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96640_0, 0, 8;
    %load/v 8, v0x7f9793c96640_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96ab0_0, 0, 8;
    %load/v 8, v0x7f9793c96ab0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c96a30_0, 0, 8;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7f9793c95490;
T_28 ;
    %wait E_0x7f9793d0b920;
    %load/v 8, v0x7f9793c979e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c967b0_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x7f9793c97ae0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x7f9793c96830_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c967b0_0, 0, 8;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f9793c95490;
T_29 ;
    %wait E_0x7f9793c5c590;
    %set/v v0x7f9793c95d70_0, 0, 1;
    %set/v v0x7f9793c96d30_0, 0, 1;
    %set/v v0x7f9793c96db0_0, 0, 1;
    %set/v v0x7f9793c97660_0, 0, 1;
    %set/v v0x7f9793c97320_0, 0, 1;
    %set/v v0x7f9793c973a0_0, 0, 1;
    %load/v 8, v0x7f9793c96cb0_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x7f9793c97560_0, 8, 4;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.0, 4;
    %load/x1p 8, v0x7f9793c96cb0_0, 4;
    %jmp T_29.1;
T_29.0 ;
    %mov 8, 2, 4;
T_29.1 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7f9793c975e0_0, 8, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.2, 4;
    %load/x1p 8, v0x7f9793c96cb0_0, 4;
    %jmp T_29.3;
T_29.2 ;
    %mov 8, 2, 4;
T_29.3 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7f9793c971a0_0, 8, 4;
    %set/v v0x7f9793c95bf0_0, 0, 3;
    %set/v v0x7f9793c97760_0, 0, 2;
    %set/v v0x7f9793c97860_0, 0, 2;
    %set/v v0x7f9793c961d0_0, 0, 1;
    %set/v v0x7f9793c96730_0, 0, 1;
    %set/v v0x7f9793c960a0_0, 0, 1;
    %set/v v0x7f9793c96290_0, 0, 1;
    %set/v v0x7f9793c969b0_0, 0, 1;
    %set/v v0x7f9793c970a0_0, 0, 1;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.4, 4;
    %load/x1p 8, v0x7f9793c96cb0_0, 4;
    %jmp T_29.5;
T_29.4 ;
    %mov 8, 2, 4;
T_29.5 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_29.6, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_29.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_29.8, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_29.9, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_29.10, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_29.11, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_29.12, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_29.13, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_29.14, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_29.15, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_29.16, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_29.17, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_29.18, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_29.19, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_29.20, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_29.21, 6;
    %jmp T_29.22;
T_29.6 ;
    %set/v v0x7f9793c97660_0, 1, 1;
    %set/v v0x7f9793c97320_0, 1, 1;
    %set/v v0x7f9793c973a0_0, 1, 1;
    %set/v v0x7f9793c960a0_0, 1, 1;
    %set/v v0x7f9793c96290_0, 1, 1;
    %jmp T_29.22;
T_29.7 ;
    %set/v v0x7f9793c97660_0, 1, 1;
    %set/v v0x7f9793c97320_0, 1, 1;
    %set/v v0x7f9793c973a0_0, 1, 1;
    %set/v v0x7f9793c970a0_0, 1, 1;
    %jmp T_29.22;
T_29.8 ;
    %set/v v0x7f9793c97660_0, 1, 1;
    %set/v v0x7f9793c97320_0, 1, 1;
    %set/v v0x7f9793c973a0_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x7f9793c95bf0_0, 8, 3;
    %set/v v0x7f9793c960a0_0, 1, 1;
    %set/v v0x7f9793c96290_0, 1, 1;
    %jmp T_29.22;
T_29.9 ;
    %set/v v0x7f9793c97660_0, 1, 1;
    %set/v v0x7f9793c97320_0, 1, 1;
    %set/v v0x7f9793c973a0_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x7f9793c95bf0_0, 8, 3;
    %set/v v0x7f9793c960a0_0, 1, 1;
    %jmp T_29.22;
T_29.10 ;
    %set/v v0x7f9793c97660_0, 1, 1;
    %set/v v0x7f9793c97320_0, 1, 1;
    %set/v v0x7f9793c973a0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0x7f9793c95bf0_0, 8, 3;
    %set/v v0x7f9793c960a0_0, 1, 1;
    %jmp T_29.22;
T_29.11 ;
    %set/v v0x7f9793c97320_0, 1, 1;
    %set/v v0x7f9793c973a0_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0x7f9793c95bf0_0, 8, 3;
    %set/v v0x7f9793c960a0_0, 1, 1;
    %jmp T_29.22;
T_29.12 ;
    %set/v v0x7f9793c97320_0, 1, 1;
    %set/v v0x7f9793c973a0_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x7f9793c95bf0_0, 8, 3;
    %set/v v0x7f9793c960a0_0, 1, 1;
    %jmp T_29.22;
T_29.13 ;
    %set/v v0x7f9793c97320_0, 1, 1;
    %set/v v0x7f9793c973a0_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0x7f9793c95bf0_0, 8, 3;
    %set/v v0x7f9793c960a0_0, 1, 1;
    %jmp T_29.22;
T_29.14 ;
    %set/v v0x7f9793c97760_0, 1, 2;
    %set/v v0x7f9793c97320_0, 1, 1;
    %set/v v0x7f9793c973a0_0, 1, 1;
    %set/v v0x7f9793c961d0_0, 1, 1;
    %jmp T_29.22;
T_29.15 ;
    %set/v v0x7f9793c97760_0, 1, 2;
    %set/v v0x7f9793c97320_0, 1, 1;
    %set/v v0x7f9793c97660_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.23, 4;
    %load/x1p 8, v0x7f9793c96cb0_0, 4;
    %jmp T_29.24;
T_29.23 ;
    %mov 8, 2, 4;
T_29.24 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7f9793c97560_0, 8, 4;
    %set/v v0x7f9793c96730_0, 1, 1;
    %jmp T_29.22;
T_29.16 ;
    %set/v v0x7f9793c97660_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.25, 4;
    %load/x1p 8, v0x7f9793c96cb0_0, 4;
    %jmp T_29.26;
T_29.25 ;
    %mov 8, 2, 4;
T_29.26 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7f9793c97560_0, 8, 4;
    %movi 8, 1, 2;
    %set/v v0x7f9793c97860_0, 8, 2;
    %set/v v0x7f9793c973a0_0, 1, 1;
    %set/v v0x7f9793c95bf0_0, 1, 3;
    %jmp T_29.22;
T_29.17 ;
    %set/v v0x7f9793c97660_0, 1, 1;
    %set/v v0x7f9793c97560_0, 0, 4;
    %movi 8, 1, 2;
    %set/v v0x7f9793c97860_0, 8, 2;
    %set/v v0x7f9793c973a0_0, 1, 1;
    %jmp T_29.22;
T_29.18 ;
    %movi 8, 1, 2;
    %set/v v0x7f9793c97760_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x7f9793c97860_0, 8, 2;
    %set/v v0x7f9793c95d70_0, 1, 1;
    %jmp T_29.22;
T_29.19 ;
    %movi 8, 2, 2;
    %set/v v0x7f9793c97760_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x7f9793c97860_0, 8, 2;
    %set/v v0x7f9793c973a0_0, 1, 1;
    %set/v v0x7f9793c971a0_0, 1, 4;
    %set/v v0x7f9793c96d30_0, 1, 1;
    %jmp T_29.22;
T_29.20 ;
    %set/v v0x7f9793c97660_0, 1, 1;
    %set/v v0x7f9793c97560_0, 0, 4;
    %set/v v0x7f9793c97320_0, 1, 1;
    %set/v v0x7f9793c96db0_0, 1, 1;
    %jmp T_29.22;
T_29.21 ;
    %set/v v0x7f9793c969b0_0, 1, 1;
    %jmp T_29.22;
T_29.22 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7f9793c94c90;
T_30 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x7f9793c95090, 0, 16;
    %end;
    .thread T_30;
    .scope S_0x7f9793c94c90;
T_31 ;
    %wait E_0x7f9793c8cbc0;
    %load/v 8, v0x7f9793c94d70_0, 1;
    %load/v 9, v0x7f9793c95410_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f9793c94f10_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_31.0, 8;
    %load/v 8, v0x7f9793c94e90_0, 16;
    %ix/getv 3, v0x7f9793c94f10_0;
    %jmp/1 t_8, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f9793c95090, 0, 8;
t_8 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7f9793c94c90;
T_32 ;
    %wait E_0x7f9793c91360;
    %load/v 8, v0x7f9793c94d70_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7f9793c95310_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/getv 3, v0x7f9793c95190_0;
    %load/av 8, v0x7f9793c95090, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c95110_0, 0, 8;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7f9793c94c90;
T_33 ;
    %wait E_0x7f9793c91040;
    %load/v 8, v0x7f9793c94d70_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7f9793c95390_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/getv 3, v0x7f9793c95290_0;
    %load/av 8, v0x7f9793c95090, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c95210_0, 0, 8;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7f9793c94c90;
T_34 ;
    %wait E_0x7f9793c935c0;
    %movi 8, 1, 32;
    %set/v v0x7f9793c95010_0, 8, 32;
T_34.0 ;
    %load/v 8, v0x7f9793c95010_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_34.1, 5;
    %vpi_call 11 79 "$display", "R%1h = %h", v0x7f9793c95010_0, &A<v0x7f9793c95090, v0x7f9793c95010_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7f9793c95010_0, 32;
    %set/v v0x7f9793c95010_0, 8, 32;
    %jmp T_34.0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7f9793c73070;
T_35 ;
    %wait E_0x7f9793d55f90;
    %load/v 8, v0x7f9793c94860_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_35.0, 8;
    %load/v 8, v0x7f9793c945e0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c946e0_0, 0, 8;
    %load/v 8, v0x7f9793c94450_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c944d0_0, 0, 8;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7f9793c73070;
T_36 ;
    %wait E_0x7f9793d55f90;
    %load/v 8, v0x7f9793c947e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_36.0, 8;
    %load/v 8, v0x7f9793c92990_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c94660_0, 0, 8;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7f9793d56a40;
T_37 ;
    %wait E_0x7f9793d55f90;
    %load/v 8, v0x7f9793c92710_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_37.0, 8;
    %load/v 8, v0x7f9793c91880_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793c91900_0, 0, 8;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7f9793d565a0;
T_38 ;
    %wait E_0x7f9793d55f90;
    %load/v 8, v0x7f9793d569c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_38.0, 8;
    %load/v 8, v0x7f9793d56700_0, 1;
    %jmp/0xz  T_38.2, 8;
    %load/v 8, v0x7f9793d56680_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793d56900_0, 0, 8;
    %jmp T_38.3;
T_38.2 ;
    %load/v 8, v0x7f9793d56800_0, 1;
    %jmp/0xz  T_38.4, 8;
    %load/v 8, v0x7f9793d56880_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793d56900_0, 0, 8;
    %jmp T_38.5;
T_38.4 ;
    %load/v 8, v0x7f9793d56780_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f9793d56900_0, 0, 8;
T_38.5 ;
T_38.3 ;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7f9793d0dcc0;
T_39 ;
    %wait E_0x7f9793d0b920;
    %load/v 8, v0x7f9793d561a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_39.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793d56490_0, 0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/v 8, v0x7f9793d55c60_0, 1;
    %load/v 9, v0x7f9793d56290_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_39.2, 8;
    %load/v 8, v0x7f9793d56410_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793d56490_0, 0, 8;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7f9793d0dcc0;
T_40 ;
    %wait E_0x7f9793d0b920;
    %load/v 8, v0x7f9793d561a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_40.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793d56120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793d55fc0_0, 0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/v 8, v0x7f9793d55bd0_0, 1;
    %load/v 9, v0x7f9793d56290_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_40.2, 8;
    %load/v 8, v0x7f9793d56040_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793d56120_0, 0, 8;
    %load/v 8, v0x7f9793d55ef0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793d55fc0_0, 0, 8;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7f9793d0dcc0;
T_41 ;
    %wait E_0x7f9793d0c3e0;
    %load/v 8, v0x7f9793d55db0_0, 1;
    %load/v 9, v0x7f9793d55e70_0, 1;
    %or 8, 9, 1;
    %set/v v0x7f9793d55d20_0, 8, 1;
    %load/v 8, v0x7f9793d0aa10_0, 1;
    %jmp/0xz  T_41.0, 8;
    %load/v 8, v0x7f9793d55ac0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_41.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_41.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_41.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_41.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_41.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_41.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_41.8, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_41.9, 6;
    %jmp T_41.10;
T_41.2 ;
    %load/v 8, v0x7f9793d56490_0, 1;
    %inv 8, 1;
    %set/v v0x7f9793d55d20_0, 8, 1;
    %jmp T_41.10;
T_41.3 ;
    %load/v 8, v0x7f9793d56490_0, 1;
    %set/v v0x7f9793d55d20_0, 8, 1;
    %jmp T_41.10;
T_41.4 ;
    %load/v 8, v0x7f9793d56490_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7f9793d55fc0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7f9793d55d20_0, 8, 1;
    %jmp T_41.10;
T_41.5 ;
    %load/v 8, v0x7f9793d55fc0_0, 1;
    %set/v v0x7f9793d55d20_0, 8, 1;
    %jmp T_41.10;
T_41.6 ;
    %load/v 8, v0x7f9793d56490_0, 1;
    %load/v 9, v0x7f9793d56490_0, 1;
    %inv 9, 1;
    %load/v 10, v0x7f9793d55fc0_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x7f9793d55d20_0, 8, 1;
    %jmp T_41.10;
T_41.7 ;
    %load/v 8, v0x7f9793d55fc0_0, 1;
    %load/v 9, v0x7f9793d56490_0, 1;
    %or 8, 9, 1;
    %set/v v0x7f9793d55d20_0, 8, 1;
    %jmp T_41.10;
T_41.8 ;
    %load/v 8, v0x7f9793d56120_0, 1;
    %set/v v0x7f9793d55d20_0, 8, 1;
    %jmp T_41.10;
T_41.9 ;
    %set/v v0x7f9793d55d20_0, 1, 1;
    %jmp T_41.10;
T_41.10 ;
T_41.0 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x7f9793d29fd0;
T_42 ;
    %movi 8, 1, 2;
    %set/v v0x7f9793c9f930_0, 8, 1;
    %end;
    .thread T_42;
    .scope S_0x7f9793d29fd0;
T_43 ;
    %delay 5, 0;
    %load/v 8, v0x7f9793c9f930_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f9793c9f930_0, 0, 8;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7f9793d29fd0;
T_44 ;
    %set/v v0x7f9793c9fdb0_0, 0, 1;
    %delay 3, 0;
    %set/v v0x7f9793c9fdb0_0, 1, 1;
    %wait E_0x7f9793d0a670;
    %delay 1, 0;
T_44.0 ;
    %load/v 8, v0x7f9793c9f9b0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz T_44.1, 4;
    %wait E_0x7f9793d0a670;
    %delay 1, 0;
    %jmp T_44.0;
T_44.1 ;
    %vpi_call 2 29 "$strobe", "Time:    %7d\012Cycles:   %6d\012PC:         %4h", $time, v0x7f9793c9fe30_0, v0x7f9793c9f8b0_0;
    %delay 10, 0;
    %vpi_call 2 31 "$finish", 1'sb0;
    %end;
    .thread T_44;
    .scope S_0x7f9793d29fd0;
T_45 ;
    %set/v v0x7f9793c9fe30_0, 0, 32;
    %end;
    .thread T_45;
    .scope S_0x7f9793d29fd0;
T_46 ;
    %wait E_0x7f9793d55f90;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x7f9793c9fe30_0, 32;
    %set/v v0x7f9793c9fe30_0, 8, 32;
    %movi 8, 1000000, 64;
    %vpi_func 2 39 "$time", 72, 64;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_46.0, 5;
    %vpi_call 2 41 "$strobe", "ERROR at time %6d: simulation is running for too long; limit of %5d cycles exceeded!", $time, P_0x7f9793d0a870;
    %force/v v0x7f9793c9f9b0_0, 0, 1;
    %force/v v0x7f9793c9f9b0_0, 1, 1;
    %delay 10, 0;
    %vpi_call 2 45 "$finish", 3'sb111;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "RR.tar.gz_extracted/clk_and_rst_n.v";
    "RR.tar.gz_extracted/cpu.v";
    "RR.tar.gz_extracted/mem_hierarchy.v";
    "RR.tar.gz_extracted/cache.v";
    "RR.tar.gz_extracted/cache_controller.v";
    "RR.tar.gz_extracted/unified_mem.v";
    "RR.tar.gz_extracted/prgm_cntr.v";
    "RR.tar.gz_extracted/id.v";
    "RR.tar.gz_extracted/common_params.inc";
    "RR.tar.gz_extracted/rf_pipelined.v";
    "RR.tar.gz_extracted/src_mux.v";
    "RR.tar.gz_extracted/alu.v";
    "RR.tar.gz_extracted/dst_mux.v";
    "RR.tar.gz_extracted/br_bool.v";
