// Seed: 3653888778
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    output tri1 id_4,
    input tri id_5,
    output supply0 id_6
);
  assign id_0 = id_2;
  always_comb @(posedge 1);
  wire id_8;
  assign id_4 = id_8;
  assign id_4 = id_8;
  assign id_6 = id_5;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output logic id_3
);
  always id_3 = id_1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
