/*****************************************************************************
 * Copyright (c) 2007, 2009 Rowley Associates Limited.                       *
 *                                                                           *
 * This file may be distributed under the terms of the License Agreement     *
 * provided with this software.                                              *
 *                                                                           *
 * THIS FILE IS PROVIDED AS IS WITH NO WARRANTY OF ANY KIND, INCLUDING THE   *
 * WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. *
 *****************************************************************************/

/*****************************************************************************
 *                           Preprocessor Definitions
 *                           ------------------------
 *
 * STARTUP_FROM_RESET
 *
 *   If defined, the program will startup from power-on/reset. If not defined
 *   the program will just loop endlessly from power-on/reset.
 *
 *   This definition is not defined by default on this target because the
 *   debugger is unable to reset this target and maintain control of it over the
 *   JTAG interface. The advantage of doing this is that it allows the debugger
 *   to reset the CPU and run programs from a known reset CPU state on each run.
 *   It also acts as a safety net if you accidently download a program in FLASH
 *   that crashes and prevents the debugger from taking control over JTAG
 *   rendering the target unusable over JTAG. The obvious disadvantage of doing
 *   this is that your application will not startup without the debugger.
 *
 *   We advise that on this target you keep STARTUP_FROM_RESET undefined whilst
 *   you are developing and only define STARTUP_FROM_RESET when development is
 *   complete.
 *
 * __NO_SYSTEM_INIT
 *
 *   If defined, the SystemInit() function will NOT be called. By default SystemInit()
 *   is called after reset to enable the clocks and memories to be initialised 
 *   prior to any C startup initialisation.
 *
 * VECTORS_IN_RAM
 *
 *   If defined then the exception vectors are copied from Flash to RAM
 *
 * __TARGET_LD
 *
 *   Low density device interrupt vectors.
 *
 * __TARGET_MD
 *
 *   Medium density device interrupt vectors
 *
 * __TARGET_HD
 *
 *   High density device interrupt vectors
 *
 * __TARGET_XL
 *
 *   XL density device interrupt vectors
 *
 * __TARGET_CL
 *
 *   Connectivity Line device interrupt vectors.
 *
 * __TARGET_LD_VL
 *
 *   Low density value line device interrupt vectors.
 *
 * __TARGET_MD_VL
 *
 *   Medium density value line device interrupt vectors.
 *
 * __TARGET_HD_VL
 *
 *   High density value line device interrupt vectors.
 *
 * __TARGET_MD_ULP
 *
 *   Medium density low power device interrupt vectors.
 *
 * __TARGET_F2XX
 *
 *   F2xx device interrupt vectors
 *
 * __TARGET_F4XX
 *
 *   F4xx device interrupt vectors
 *
 * __TARGET_F30X
 *
 *   F30x device interrupt vectors
 *
 * __TARGET_F37X
 *
 *   F37x device interrupt vectors
 *
 * __TARGET_W108
 *   
 *   W108 device interrupt vectors
 *
 * __NO_FPU
 *
 *   If defined do NOT turn on the FPU for F4xx parts
 *
 * __NO_RUNFAST_MODE
 *
 *   If defined do NOT turn on flush-to-zero and default NaN modes
 *
 *****************************************************************************/

.macro ISR_HANDLER name=
  .section .vectors, "ax"
  .word \name
  .section .init, "ax"
  .thumb_func
  .weak \name
\name:
1: b 1b /* endless loop */
.endm

.macro ISR_RESERVED
  .section .vectors, "ax"
  .word 0
.endm

  .syntax unified
  .global reset_handler

  .section .vectors, "ax"
  .code 16  
  .global _vectors  

_vectors:
  .word __stack_end__
#ifdef STARTUP_FROM_RESET
  .word reset_handler
#else
  .word reset_wait
#endif /* STARTUP_FROM_RESET */
ISR_HANDLER NMI_Handler
ISR_HANDLER HardFault_Handler
ISR_HANDLER MemManage_Handler 
ISR_HANDLER BusFault_Handler
ISR_HANDLER UsageFault_Handler
ISR_RESERVED
ISR_RESERVED
ISR_RESERVED
ISR_RESERVED
ISR_HANDLER SVC_Handler
ISR_HANDLER DebugMon_Handler
ISR_RESERVED
ISR_HANDLER PendSV_Handler
ISR_HANDLER SysTick_Handler 
#if defined(__TARGET_LD)
  #include "STM32F10X_LD.vec"
#elif defined(__TARGET_MD)
  #include "STM32F10X_MD.vec"
#elif defined(__TARGET_HD)
  #include "STM32F10X_HD.vec"
#elif defined(__TARGET_XL)
  #include "STM32F10X_XL.vec"
#elif defined(__TARGET_CL)
  #include "STM32F10X_CL.vec"
#elif defined(__TARGET_LD_VL)
  #include "STM32F10X_LD_VL.vec"
#elif defined(__TARGET_MD_VL)
  #include "STM32F10X_MD_VL.vec"
#elif defined(__TARGET_HD_VL)
  #include "STM32F10X_HD_VL.vec"
#elif defined(__TARGET_MD_ULP) || defined(__TARGET_MDP_ULP) || defined(__TARGET_HD_ULP)
  #include "STM32L1XX.vec"
#elif defined(__TARGET_F2XX) || defined(__TARGET_F4XX) || defined(__TARGET_F427X)
  #include "STM32F2XX.vec"
#if defined(__TARGET_F4XX)
ISR_HANDLER FPU_IRQHandler
#elif defined(__TARGET_F427X)
ISR_HANDLER FPU_IRQHandler
ISR_HANDLER UART7_IRQHandler
ISR_HANDLER UART8_IRQHandler
ISR_HANDLER SPI4_IRQHandler
ISR_HANDLER SPI5_IRQHandler
ISR_HANDLER SPI6_IRQHandler
#endif
#elif defined(__TARGET_F0XX)
  #include "STM32F0XX.vec"
#elif defined(__TARGET_F30X)
  #include "STM32F30X.vec"
#elif defined(__TARGET_F37X)
  #include "STM32F37X.vec"
#elif defined(__TARGET_W108)
  #include "STM32W108.vec"
#else 
  #error __TARGET_XX not defined
#endif
  .section .vectors, "ax"
_vectors_end:


#ifdef VECTORS_IN_RAM
  .section .vectors_ram, "ax"
_vectors_ram:
  .space _vectors_end-_vectors, 0
#endif

  .section .init, "ax"
  .thumb_func

reset_handler:

#ifndef __NO_SYSTEM_INIT
  ldr r0, =__RAM_segment_end__
  mov sp, r0
  bl SystemInit
#endif

#ifdef VECTORS_IN_RAM
  ldr r0, =__vectors_load_start__
  ldr r1, =__vectors_load_end__
  ldr r2, =_vectors_ram
l0:
  cmp r0, r1
  beq l1
  ldr r3, [r0], #4
  str r3, [r2], #4
  b l0
l1:
#endif

#if defined(__TARGET_F4XX) || defined(__TARGET_F30X) || defined(__TARGET_F37X)
#ifndef __NO_FPU
  // Enable CP11 and CP10 with CPACR |= (0xf<<20)
  movw r0, 0xED88
  movt r0, 0xE000
  ldr r1, [r0]
  orrs r1, r1, #(0xf << 20)
  str r1, [r0]
#ifndef __NO_RUNFAST_MODE
  nop
  nop
  nop  
  vmrs r0, fpscr
  orrs r0, r0, #(0x3 << 24) // FZ and DN
  vmsr fpscr, r0
  // clear the CONTROL.FPCA bit
  mov r0, #0
  msr control, r0 
  // FPDSCR similarly
  movw r1, 0xEF3C
  movt r1, 0xE000
  ldr r0, [r1]
  orrs r0, r0, #(0x3 << 24) // FZ and DN
  str r0, [r1]
#endif
#endif
#endif

#ifndef __TARGET_F0XX
  /* Configure vector table offset register */
  ldr r0, =0xE000ED08
#ifdef VECTORS_IN_RAM
  ldr r1, =_vectors_ram
#else
  ldr r1, =_vectors
#endif
  str r1, [r0]
#endif

  b _start

#ifndef __NO_SYSTEM_INIT
  .thumb_func
  .weak SystemInit
SystemInit:
  bx lr
#endif

#ifndef STARTUP_FROM_RESET
  .thumb_func
reset_wait:
1: b 1b /* endless loop */
#endif /* STARTUP_FROM_RESET */
