
# See LICENSE for license details.

# This file is automatically generated. Do not edit.

#*****************************************************************************
# vlse16.v_LMUL1.S
#-----------------------------------------------------------------------------
#
# Test vlse16.v insnructions.
# With LMUL=1
#

#include "riscv_test.h"
#include "test_macros.h"

RVTEST_RV64UV

RVTEST_CODE_BEGIN


  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 8
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 0
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 8
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 0
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 8
  vsetvli t1, t0, e16,m1,tu,ma
  li t0, 0
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,tu,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 8
  vsetvli t1, t0, e16,m1,ta,mu
  li t0, 0
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,mu
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 8
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 2
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 8
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 2
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 8
  vsetvli t1, t0, e16,m1,tu,ma
  li t0, 2
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,tu,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 8
  vsetvli t1, t0, e16,m1,ta,mu
  li t0, 2
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,mu
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 8
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 4
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 8
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 4
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 8
  vsetvli t1, t0, e16,m1,tu,ma
  li t0, 4
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,tu,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 8
  vsetvli t1, t0, e16,m1,ta,mu
  li t0, 4
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,mu
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 15
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 0
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 15
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 0
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 15
  vsetvli t1, t0, e16,m1,tu,ma
  li t0, 0
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,tu,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 15
  vsetvli t1, t0, e16,m1,ta,mu
  li t0, 0
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,mu
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 15
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 2
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 15
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 2
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 15
  vsetvli t1, t0, e16,m1,tu,ma
  li t0, 2
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,tu,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 15
  vsetvli t1, t0, e16,m1,ta,mu
  li t0, 2
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,mu
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 15
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 4
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 15
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 4
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 15
  vsetvli t1, t0, e16,m1,tu,ma
  li t0, 4
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,tu,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 15
  vsetvli t1, t0, e16,m1,ta,mu
  li t0, 4
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,mu
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 16
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 0
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 16
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 0
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 16
  vsetvli t1, t0, e16,m1,tu,ma
  li t0, 0
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,tu,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 16
  vsetvli t1, t0, e16,m1,ta,mu
  li t0, 0
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,mu
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 16
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 2
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 16
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 2
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 16
  vsetvli t1, t0, e16,m1,tu,ma
  li t0, 2
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,tu,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 16
  vsetvli t1, t0, e16,m1,ta,mu
  li t0, 2
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,mu
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 16
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 4
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 16
  vsetvli t1, t0, e16,m1,ta,ma
  li t0, 4
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, 16
  vsetvli t1, t0, e16,m1,tu,ma
  li t0, 4
  vlse16.v v1, (s1), t0

  li t0, -1
  vsetvli t1, t0, e16,m1,tu,ma
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2
  li t0, -1
  vsetvli t1, t0, e16,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle16.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 16
  vsetvli t1, t0, e16,m1,ta,mu
  li t0, 4
  vlse16.v v1, (s1), t0, v0.t

  li t0, -1
  vsetvli t1, t0, e16,m1,ta,mu
  la a1, res
  vse16.v v1, (a1)

  addi x0, x1, 2

  TEST_CASE(2, x0, 0x0)
  TEST_PASSFAIL

RVTEST_CODE_END

  .data
RVTEST_DATA_BEGIN

res:
  .zero 72

tdat:
  .quad 0xbf8003044003b0f0
  .quad 0x40400000c0800000
  .quad 0xdeadbeefcafebabe
  .quad 0xabad1dea1337d00d
  .quad 0xbf8003044003b0f0
  .quad 0x40400000c0800000
  .quad 0xdeadbeefcafebabe
  .quad 0xabad1dea1337d00d
  .quad 0xbf8003044003b0f0

mask:
  .quad 0x5555555555555555
  .quad 0x5555555555555555
  .quad 0x5555555555555555
  .quad 0x5555555555555555

RVTEST_DATA_END
