// Seed: 3345716229
module module_0 (
    output logic id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input id_6,
    output logic id_7,
    output id_8
);
  logic id_9;
  assign id_4[1 : 1] = id_6;
  assign id_3 = id_7 & id_1;
endmodule
