============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Apr 03 2024  01:33:55 pm
  Module:                 parity_checker
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (200 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][1]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      63                  
             Slack:=     200                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_3_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][1] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp71/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g63__4319/Y      -       A->Y  F     XNOR2xp5_ASAP7_75t_SL         1  1.5    17     9     342    (-,-) 
  g62__5107/Y      -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  2.6    25    19     361    (-,-) 
  g2/SN            -       A->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    22     383    (-,-) 
  error_reg/D      -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     383    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 2: MET (201 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][1]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      62                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_3_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][1] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp71/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g63__4319/Y      -       A->Y  F     XNOR2xp5_ASAP7_75t_SL         1  1.5    17     9     342    (-,-) 
  g62__5107/Y      -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    18     360    (-,-) 
  g2/SN            -       A->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    22     382    (-,-) 
  error_reg/D      -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     382    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 3: MET (201 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][3]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      62                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][3] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp77/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.3    13    12     332    (-,-) 
  g63__4319/Y      -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  1.5    17     9     341    (-,-) 
  g62__5107/Y      -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  2.6    25    19     360    (-,-) 
  g2/SN            -       A->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    22     382    (-,-) 
  error_reg/D      -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     382    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 4: MET (202 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][1]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      61                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_3_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][1] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp71/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g63__4319/Y      -       A->Y  R     XNOR2xp5_ASAP7_75t_SL         1  1.3    20    11     344    (-,-) 
  g62__5107/Y      -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    15     359    (-,-) 
  g2/SN            -       A->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    22     381    (-,-) 
  error_reg/D      -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     381    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 5: MET (202 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][3]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      61                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][3] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp77/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.3    13    12     332    (-,-) 
  g63__4319/Y      -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  1.3    20    12     344    (-,-) 
  g62__5107/Y      -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    15     359    (-,-) 
  g2/SN            -       A->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    22     381    (-,-) 
  error_reg/D      -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     381    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 6: MET (202 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][3]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      61                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][3] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp77/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.3    13    12     332    (-,-) 
  g63__4319/Y      -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  1.5    17     9     341    (-,-) 
  g62__5107/Y      -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    18     359    (-,-) 
  g2/SN            -       A->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    22     381    (-,-) 
  error_reg/D      -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     381    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 7: MET (203 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][1]
          Clock: (R) clk
       Endpoint: (F) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      65                  
             Slack:=     203                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_3_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][1] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp71/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g63__4319/Y      -       A->Y  F     XNOR2xp5_ASAP7_75t_SL         1  1.5    17     9     342    (-,-) 
  g62__5107/Y      -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  2.6    25    19     361    (-,-) 
  g2/SN            -       A->SN F     FAx1_ASAP7_75t_SL             1  1.0    26    24     385    (-,-) 
  error_reg/D      -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     385    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 8: MET (204 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][1]
          Clock: (R) clk
       Endpoint: (F) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      64                  
             Slack:=     204                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_3_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][1] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp71/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g63__4319/Y      -       A->Y  F     XNOR2xp5_ASAP7_75t_SL         1  1.5    17     9     342    (-,-) 
  g62__5107/Y      -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    18     360    (-,-) 
  g2/SN            -       A->SN F     FAx1_ASAP7_75t_SL             1  1.0    26    25     384    (-,-) 
  error_reg/D      -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     384    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 9: MET (204 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][1]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      59                  
             Slack:=     204                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_3_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][1] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp71/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g63__4319/Y      -       A->Y  R     XNOR2xp5_ASAP7_75t_SL         1  1.3    20    11     344    (-,-) 
  g62__5107/Y      -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  2.6    25    13     357    (-,-) 
  g2/SN            -       A->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    22     379    (-,-) 
  error_reg/D      -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     379    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 10: MET (204 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][3]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      59                  
             Slack:=     204                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][3] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp77/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.3    13    12     332    (-,-) 
  g63__4319/Y      -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  1.3    20    12     344    (-,-) 
  g62__5107/Y      -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  2.6    25    13     356    (-,-) 
  g2/SN            -       A->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    22     379    (-,-) 
  error_reg/D      -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     379    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 11: MET (204 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][3]
          Clock: (R) clk
       Endpoint: (F) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      64                  
             Slack:=     204                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][3] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp77/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.3    13    12     332    (-,-) 
  g63__4319/Y      -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  1.5    17     9     341    (-,-) 
  g62__5107/Y      -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  2.6    25    19     360    (-,-) 
  g2/SN            -       A->SN F     FAx1_ASAP7_75t_SL             1  1.0    26    24     384    (-,-) 
  error_reg/D      -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     384    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 12: MET (205 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][1]
          Clock: (R) clk
       Endpoint: (F) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      64                  
             Slack:=     205                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_3_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][1] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp71/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g63__4319/Y      -       A->Y  R     XNOR2xp5_ASAP7_75t_SL         1  1.3    20    11     344    (-,-) 
  g62__5107/Y      -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    15     359    (-,-) 
  g2/SN            -       A->SN F     FAx1_ASAP7_75t_SL             1  1.0    26    25     384    (-,-) 
  error_reg/D      -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     384    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 13: MET (205 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][3]
          Clock: (R) clk
       Endpoint: (F) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      64                  
             Slack:=     205                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][3] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp77/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.3    13    12     332    (-,-) 
  g63__4319/Y      -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  1.3    20    12     344    (-,-) 
  g62__5107/Y      -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    15     359    (-,-) 
  g2/SN            -       A->SN F     FAx1_ASAP7_75t_SL             1  1.0    26    25     383    (-,-) 
  error_reg/D      -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     384    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 14: MET (205 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][3]
          Clock: (R) clk
       Endpoint: (F) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      63                  
             Slack:=     205                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][3] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp77/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.3    13    12     332    (-,-) 
  g63__4319/Y      -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  1.5    17     9     341    (-,-) 
  g62__5107/Y      -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    18     359    (-,-) 
  g2/SN            -       A->SN F     FAx1_ASAP7_75t_SL             1  1.0    26    25     383    (-,-) 
  error_reg/D      -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     383    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 15: MET (206 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][1]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      57                  
             Slack:=     206                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_3_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  data_in[data][1] -       -       R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp71/Y   -       A->Y    R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g63__4319/Y      -       A->Y    F     XNOR2xp5_ASAP7_75t_SL         1  1.5    17     9     342    (-,-) 
  g62__5107/Y      -       B->Y    R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    18     360    (-,-) 
  g2/CON           -       A->CON  F     FAx1_ASAP7_75t_SL             0  0.0    18     7     367    (-,-) 
  -                -       -       -     (net)                         -    -     -     -       -    (-,-) 
  g2/SN            -       CON->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    10     377    (-,-) 
  error_reg/D      -       -       R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     377    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 16: MET (207 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][1]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      56                  
             Slack:=     207                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_3_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  data_in[data][1] -       -       R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp71/Y   -       A->Y    R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g63__4319/Y      -       A->Y    R     XNOR2xp5_ASAP7_75t_SL         1  1.3    20    11     344    (-,-) 
  g62__5107/Y      -       B->Y    R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    15     359    (-,-) 
  g2/CON           -       A->CON  F     FAx1_ASAP7_75t_SL             0  0.0    18     7     366    (-,-) 
  -                -       -       -     (net)                         -    -     -     -       -    (-,-) 
  g2/SN            -       CON->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    10     376    (-,-) 
  error_reg/D      -       -       R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 17: MET (207 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][3]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      56                  
             Slack:=     207                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  data_in[data][3] -       -       R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp77/Y   -       A->Y    R     HB1xp67_ASAP7_75t_L           1  1.3    13    12     332    (-,-) 
  g63__4319/Y      -       B->Y    R     XNOR2xp5_ASAP7_75t_SL         1  1.3    20    12     344    (-,-) 
  g62__5107/Y      -       B->Y    R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    15     359    (-,-) 
  g2/CON           -       A->CON  F     FAx1_ASAP7_75t_SL             0  0.0    18     7     366    (-,-) 
  -                -       -       -     (net)                         -    -     -     -       -    (-,-) 
  g2/SN            -       CON->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    10     376    (-,-) 
  error_reg/D      -       -       R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 18: MET (207 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][3]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      56                  
             Slack:=     207                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  data_in[data][3] -       -       R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp77/Y   -       A->Y    R     HB1xp67_ASAP7_75t_L           1  1.3    13    12     332    (-,-) 
  g63__4319/Y      -       B->Y    F     XNOR2xp5_ASAP7_75t_SL         1  1.5    17     9     341    (-,-) 
  g62__5107/Y      -       B->Y    R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    18     359    (-,-) 
  g2/CON           -       A->CON  F     FAx1_ASAP7_75t_SL             0  0.0    18     7     366    (-,-) 
  -                -       -       -     (net)                         -    -     -     -       -    (-,-) 
  g2/SN            -       CON->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    10     376    (-,-) 
  error_reg/D      -       -       R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     376    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 19: MET (208 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][1]
          Clock: (R) clk
       Endpoint: (F) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      61                  
             Slack:=     208                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_3_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][1] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp71/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g63__4319/Y      -       A->Y  R     XNOR2xp5_ASAP7_75t_SL         1  1.3    20    11     344    (-,-) 
  g62__5107/Y      -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  2.6    25    13     357    (-,-) 
  g2/SN            -       A->SN F     FAx1_ASAP7_75t_SL             1  1.0    26    24     380    (-,-) 
  error_reg/D      -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     381    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 20: MET (208 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][3]
          Clock: (R) clk
       Endpoint: (F) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      60                  
             Slack:=     208                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][3] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp77/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.3    13    12     332    (-,-) 
  g63__4319/Y      -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  1.3    20    12     344    (-,-) 
  g62__5107/Y      -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  2.6    25    13     356    (-,-) 
  g2/SN            -       A->SN F     FAx1_ASAP7_75t_SL             1  1.0    26    24     380    (-,-) 
  error_reg/D      -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     380    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 21: MET (209 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][1]
          Clock: (R) clk
       Endpoint: (F) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      59                  
             Slack:=     209                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_3_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  data_in[data][1] -       -       R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp71/Y   -       A->Y    R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g63__4319/Y      -       A->Y    F     XNOR2xp5_ASAP7_75t_SL         1  1.5    17     9     342    (-,-) 
  g62__5107/Y      -       B->Y    F     XNOR2xp5_ASAP7_75t_SL         1  2.6    25    19     361    (-,-) 
  g2/CON           -       A->CON  R     FAx1_ASAP7_75t_SL             0  0.0    20    10     371    (-,-) 
  -                -       -       -     (net)                         -    -     -     -       -    (-,-) 
  g2/SN            -       CON->SN F     FAx1_ASAP7_75t_SL             1  1.0    26     8     379    (-,-) 
  error_reg/D      -       -       F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     379    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 22: MET (210 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][3]
          Clock: (R) clk
       Endpoint: (F) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      58                  
             Slack:=     210                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  data_in[data][3] -       -       R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp77/Y   -       A->Y    R     HB1xp67_ASAP7_75t_L           1  1.3    13    12     332    (-,-) 
  g63__4319/Y      -       B->Y    F     XNOR2xp5_ASAP7_75t_SL         1  1.5    17     9     341    (-,-) 
  g62__5107/Y      -       B->Y    F     XNOR2xp5_ASAP7_75t_SL         1  2.6    25    19     360    (-,-) 
  g2/CON           -       A->CON  R     FAx1_ASAP7_75t_SL             0  0.0    20    10     370    (-,-) 
  -                -       -       -     (net)                         -    -     -     -       -    (-,-) 
  g2/SN            -       CON->SN F     FAx1_ASAP7_75t_SL             1  1.0    26     8     378    (-,-) 
  error_reg/D      -       -       F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     378    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 23: MET (213 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][1]
          Clock: (R) clk
       Endpoint: (F) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      55                  
             Slack:=     213                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_3_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  data_in[data][1] -       -       R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp71/Y   -       A->Y    R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g63__4319/Y      -       A->Y    R     XNOR2xp5_ASAP7_75t_SL         1  1.3    20    11     344    (-,-) 
  g62__5107/Y      -       B->Y    F     XNOR2xp5_ASAP7_75t_SL         1  2.6    25    13     357    (-,-) 
  g2/CON           -       A->CON  R     FAx1_ASAP7_75t_SL             0  0.0    20    10     367    (-,-) 
  -                -       -       -     (net)                         -    -     -     -       -    (-,-) 
  g2/SN            -       CON->SN F     FAx1_ASAP7_75t_SL             1  1.0    26     8     375    (-,-) 
  error_reg/D      -       -       F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 24: MET (213 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][3]
          Clock: (R) clk
       Endpoint: (F) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      55                  
             Slack:=     213                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  data_in[data][3] -       -       R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp77/Y   -       A->Y    R     HB1xp67_ASAP7_75t_L           1  1.3    13    12     332    (-,-) 
  g63__4319/Y      -       B->Y    R     XNOR2xp5_ASAP7_75t_SL         1  1.3    20    12     344    (-,-) 
  g62__5107/Y      -       B->Y    F     XNOR2xp5_ASAP7_75t_SL         1  2.6    25    13     356    (-,-) 
  g2/CON           -       A->CON  R     FAx1_ASAP7_75t_SL             0  0.0    20    10     367    (-,-) 
  -                -       -       -     (net)                         -    -     -     -       -    (-,-) 
  g2/SN            -       CON->SN F     FAx1_ASAP7_75t_SL             1  1.0    26     8     375    (-,-) 
  error_reg/D      -       -       F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 25: MET (214 ps) Setup Check with Pin error_reg/CLK->D
          Group: clk
     Startpoint: (R) data_in[data][2]
          Clock: (R) clk
       Endpoint: (R) error_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-      49                  
             Slack:=     214                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_2_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  data_in[data][2] -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_buf_sp74/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.5    14    13     333    (-,-) 
  g62__5107/Y      -       A->Y  R     XNOR2xp5_ASAP7_75t_SL         1  2.6    32    14     347    (-,-) 
  g2/SN            -       A->SN R     FAx1_ASAP7_75t_SL             1  1.0    29    22     369    (-,-) 
  error_reg/D      -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     369    (-,-) 
#--------------------------------------------------------------------------------------------------------

