INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL Vivado Codes/VHDL-Working-Place/SPI Master V1/SPI Master V1.srcs/sim_1/new/test_SPI_Master_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_SPI_Master_VHDL'
