
cuboLED_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047e4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080048f0  080048f0  000148f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004928  08004928  000200c4  2**0
                  CONTENTS
  4 .ARM          00000000  08004928  08004928  000200c4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004928  08004928  000200c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004928  08004928  00014928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800492c  0800492c  0001492c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  08004930  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  200000c8  080049f4  000200c8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000330  080049f4  00020330  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012afd  00000000  00000000  000200ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029f7  00000000  00000000  00032bea  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001290  00000000  00000000  000355e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001170  00000000  00000000  00036878  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000196ef  00000000  00000000  000379e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fe9a  00000000  00000000  000510d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00092cd7  00000000  00000000  00060f71  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f3c48  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004eb8  00000000  00000000  000f3cc4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000c8 	.word	0x200000c8
 8000128:	00000000 	.word	0x00000000
 800012c:	080048d8 	.word	0x080048d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000cc 	.word	0x200000cc
 8000148:	080048d8 	.word	0x080048d8

0800014c <spi_74HC595_init>:
GPIO_TypeDef* portST;
uint16_t pinST;



void spi_74HC595_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* STport, uint16_t STpin){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	80fb      	strh	r3, [r7, #6]

	spi_handler =hspi;
 800015a:	4a0a      	ldr	r2, [pc, #40]	; (8000184 <spi_74HC595_init+0x38>)
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	6013      	str	r3, [r2, #0]

	portST = STport;
 8000160:	4a09      	ldr	r2, [pc, #36]	; (8000188 <spi_74HC595_init+0x3c>)
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	6013      	str	r3, [r2, #0]
	pinST = STpin;
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <spi_74HC595_init+0x40>)
 8000168:	88fb      	ldrh	r3, [r7, #6]
 800016a:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(portST, pinST, 0);
 800016c:	4b06      	ldr	r3, [pc, #24]	; (8000188 <spi_74HC595_init+0x3c>)
 800016e:	6818      	ldr	r0, [r3, #0]
 8000170:	4b06      	ldr	r3, [pc, #24]	; (800018c <spi_74HC595_init+0x40>)
 8000172:	881b      	ldrh	r3, [r3, #0]
 8000174:	2200      	movs	r2, #0
 8000176:	4619      	mov	r1, r3
 8000178:	f002 fd5d 	bl	8002c36 <HAL_GPIO_WritePin>

} //end spi_74HC595_init()
 800017c:	bf00      	nop
 800017e:	3710      	adds	r7, #16
 8000180:	46bd      	mov	sp, r7
 8000182:	bd80      	pop	{r7, pc}
 8000184:	20000104 	.word	0x20000104
 8000188:	20000108 	.word	0x20000108
 800018c:	20000100 	.word	0x20000100

08000190 <spi_74HC595_Transmit>:


void spi_74HC595_Transmit (uint8_t* pdata, uint16_t sizeData){
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	460b      	mov	r3, r1
 800019a:	807b      	strh	r3, [r7, #2]

	HAL_SPI_Transmit(spi_handler, pdata, sizeData, 100);
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <spi_74HC595_Transmit+0x44>)
 800019e:	6818      	ldr	r0, [r3, #0]
 80001a0:	887a      	ldrh	r2, [r7, #2]
 80001a2:	2364      	movs	r3, #100	; 0x64
 80001a4:	6879      	ldr	r1, [r7, #4]
 80001a6:	f003 fbed 	bl	8003984 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(portST, pinST, 1);
 80001aa:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001ac:	6818      	ldr	r0, [r3, #0]
 80001ae:	4b0b      	ldr	r3, [pc, #44]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001b0:	881b      	ldrh	r3, [r3, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4619      	mov	r1, r3
 80001b6:	f002 fd3e 	bl	8002c36 <HAL_GPIO_WritePin>
//	HAL_Delay(1);
	HAL_GPIO_WritePin(portST, pinST, 0);
 80001ba:	4b07      	ldr	r3, [pc, #28]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001bc:	6818      	ldr	r0, [r3, #0]
 80001be:	4b07      	ldr	r3, [pc, #28]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001c0:	881b      	ldrh	r3, [r3, #0]
 80001c2:	2200      	movs	r2, #0
 80001c4:	4619      	mov	r1, r3
 80001c6:	f002 fd36 	bl	8002c36 <HAL_GPIO_WritePin>

} //end spi_74HC595_transmit()
 80001ca:	bf00      	nop
 80001cc:	3708      	adds	r7, #8
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	20000104 	.word	0x20000104
 80001d8:	20000108 	.word	0x20000108
 80001dc:	20000100 	.word	0x20000100

080001e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f2:	4a19      	ldr	r2, [pc, #100]	; (8000258 <MX_ADC1_Init+0x78>)
 80001f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001fc:	4b15      	ldr	r3, [pc, #84]	; (8000254 <MX_ADC1_Init+0x74>)
 80001fe:	2200      	movs	r2, #0
 8000200:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000202:	4b14      	ldr	r3, [pc, #80]	; (8000254 <MX_ADC1_Init+0x74>)
 8000204:	2200      	movs	r2, #0
 8000206:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <MX_ADC1_Init+0x74>)
 800020a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800020e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000210:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_ADC1_Init+0x74>)
 8000212:	2200      	movs	r2, #0
 8000214:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000216:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <MX_ADC1_Init+0x74>)
 8000218:	2201      	movs	r2, #1
 800021a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <MX_ADC1_Init+0x74>)
 800021e:	f001 ff39 	bl	8002094 <HAL_ADC_Init>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000228:	f001 fc12 	bl	8001a50 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800022c:	2302      	movs	r3, #2
 800022e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000230:	2301      	movs	r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	4619      	mov	r1, r3
 800023c:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_ADC1_Init+0x74>)
 800023e:	f002 f8e7 	bl	8002410 <HAL_ADC_ConfigChannel>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000248:	f001 fc02 	bl	8001a50 <Error_Handler>
  }

}
 800024c:	bf00      	nop
 800024e:	3710      	adds	r7, #16
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	2000010c 	.word	0x2000010c
 8000258:	40012400 	.word	0x40012400

0800025c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000264:	f107 0310 	add.w	r3, r7, #16
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <HAL_ADC_MspInit+0x6c>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d121      	bne.n	80002c0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800027c:	4b13      	ldr	r3, [pc, #76]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a12      	ldr	r2, [pc, #72]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a0c      	ldr	r2, [pc, #48]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <HAL_ADC_MspInit+0x70>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80002ac:	2304      	movs	r3, #4
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b0:	2303      	movs	r3, #3
 80002b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <HAL_ADC_MspInit+0x74>)
 80002bc:	f002 fb4a 	bl	8002954 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40012400 	.word	0x40012400
 80002cc:	40021000 	.word	0x40021000
 80002d0:	40010800 	.word	0x40010800

080002d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b088      	sub	sp, #32
 80002d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002da:	f107 0310 	add.w	r3, r7, #16
 80002de:	2200      	movs	r2, #0
 80002e0:	601a      	str	r2, [r3, #0]
 80002e2:	605a      	str	r2, [r3, #4]
 80002e4:	609a      	str	r2, [r3, #8]
 80002e6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002e8:	4b3d      	ldr	r3, [pc, #244]	; (80003e0 <MX_GPIO_Init+0x10c>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	4a3c      	ldr	r2, [pc, #240]	; (80003e0 <MX_GPIO_Init+0x10c>)
 80002ee:	f043 0310 	orr.w	r3, r3, #16
 80002f2:	6193      	str	r3, [r2, #24]
 80002f4:	4b3a      	ldr	r3, [pc, #232]	; (80003e0 <MX_GPIO_Init+0x10c>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	f003 0310 	and.w	r3, r3, #16
 80002fc:	60fb      	str	r3, [r7, #12]
 80002fe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000300:	4b37      	ldr	r3, [pc, #220]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000302:	699b      	ldr	r3, [r3, #24]
 8000304:	4a36      	ldr	r2, [pc, #216]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000306:	f043 0320 	orr.w	r3, r3, #32
 800030a:	6193      	str	r3, [r2, #24]
 800030c:	4b34      	ldr	r3, [pc, #208]	; (80003e0 <MX_GPIO_Init+0x10c>)
 800030e:	699b      	ldr	r3, [r3, #24]
 8000310:	f003 0320 	and.w	r3, r3, #32
 8000314:	60bb      	str	r3, [r7, #8]
 8000316:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000318:	4b31      	ldr	r3, [pc, #196]	; (80003e0 <MX_GPIO_Init+0x10c>)
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	4a30      	ldr	r2, [pc, #192]	; (80003e0 <MX_GPIO_Init+0x10c>)
 800031e:	f043 0304 	orr.w	r3, r3, #4
 8000322:	6193      	str	r3, [r2, #24]
 8000324:	4b2e      	ldr	r3, [pc, #184]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000326:	699b      	ldr	r3, [r3, #24]
 8000328:	f003 0304 	and.w	r3, r3, #4
 800032c:	607b      	str	r3, [r7, #4]
 800032e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000330:	4b2b      	ldr	r3, [pc, #172]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000332:	699b      	ldr	r3, [r3, #24]
 8000334:	4a2a      	ldr	r2, [pc, #168]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000336:	f043 0308 	orr.w	r3, r3, #8
 800033a:	6193      	str	r3, [r2, #24]
 800033c:	4b28      	ldr	r3, [pc, #160]	; (80003e0 <MX_GPIO_Init+0x10c>)
 800033e:	699b      	ldr	r3, [r3, #24]
 8000340:	f003 0308 	and.w	r3, r3, #8
 8000344:	603b      	str	r3, [r7, #0]
 8000346:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000348:	2200      	movs	r2, #0
 800034a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800034e:	4825      	ldr	r0, [pc, #148]	; (80003e4 <MX_GPIO_Init+0x110>)
 8000350:	f002 fc71 	bl	8002c36 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);
 8000354:	2200      	movs	r2, #0
 8000356:	2103      	movs	r1, #3
 8000358:	4823      	ldr	r0, [pc, #140]	; (80003e8 <MX_GPIO_Init+0x114>)
 800035a:	f002 fc6c 	bl	8002c36 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_STORE_GPIO_Port, OUT_STORE_Pin, GPIO_PIN_RESET);
 800035e:	2200      	movs	r2, #0
 8000360:	2101      	movs	r1, #1
 8000362:	4822      	ldr	r0, [pc, #136]	; (80003ec <MX_GPIO_Init+0x118>)
 8000364:	f002 fc67 	bl	8002c36 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000368:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800036c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800036e:	2301      	movs	r3, #1
 8000370:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000372:	2300      	movs	r3, #0
 8000374:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000376:	2302      	movs	r3, #2
 8000378:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800037a:	f107 0310 	add.w	r3, r7, #16
 800037e:	4619      	mov	r1, r3
 8000380:	4818      	ldr	r0, [pc, #96]	; (80003e4 <MX_GPIO_Init+0x110>)
 8000382:	f002 fae7 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin;
 8000386:	2303      	movs	r3, #3
 8000388:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800038a:	2301      	movs	r3, #1
 800038c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038e:	2300      	movs	r3, #0
 8000390:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000392:	2302      	movs	r3, #2
 8000394:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000396:	f107 0310 	add.w	r3, r7, #16
 800039a:	4619      	mov	r1, r3
 800039c:	4812      	ldr	r0, [pc, #72]	; (80003e8 <MX_GPIO_Init+0x114>)
 800039e:	f002 fad9 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_STORE_Pin;
 80003a2:	2301      	movs	r3, #1
 80003a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a6:	2301      	movs	r3, #1
 80003a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003aa:	2300      	movs	r3, #0
 80003ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ae:	2302      	movs	r3, #2
 80003b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_STORE_GPIO_Port, &GPIO_InitStruct);
 80003b2:	f107 0310 	add.w	r3, r7, #16
 80003b6:	4619      	mov	r1, r3
 80003b8:	480c      	ldr	r0, [pc, #48]	; (80003ec <MX_GPIO_Init+0x118>)
 80003ba:	f002 facb 	bl	8002954 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN_UP_Pin|IN_DOWN_Pin|IN_LEFT_Pin|IN_RIGHT_Pin;
 80003be:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80003c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003c4:	2300      	movs	r3, #0
 80003c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003c8:	2301      	movs	r3, #1
 80003ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003cc:	f107 0310 	add.w	r3, r7, #16
 80003d0:	4619      	mov	r1, r3
 80003d2:	4806      	ldr	r0, [pc, #24]	; (80003ec <MX_GPIO_Init+0x118>)
 80003d4:	f002 fabe 	bl	8002954 <HAL_GPIO_Init>

}
 80003d8:	bf00      	nop
 80003da:	3720      	adds	r7, #32
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	40021000 	.word	0x40021000
 80003e4:	40011000 	.word	0x40011000
 80003e8:	40010800 	.word	0x40010800
 80003ec:	40010c00 	.word	0x40010c00

080003f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80003f4:	4b12      	ldr	r3, [pc, #72]	; (8000440 <MX_I2C1_Init+0x50>)
 80003f6:	4a13      	ldr	r2, [pc, #76]	; (8000444 <MX_I2C1_Init+0x54>)
 80003f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80003fa:	4b11      	ldr	r3, [pc, #68]	; (8000440 <MX_I2C1_Init+0x50>)
 80003fc:	4a12      	ldr	r2, [pc, #72]	; (8000448 <MX_I2C1_Init+0x58>)
 80003fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000400:	4b0f      	ldr	r3, [pc, #60]	; (8000440 <MX_I2C1_Init+0x50>)
 8000402:	2200      	movs	r2, #0
 8000404:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000406:	4b0e      	ldr	r3, [pc, #56]	; (8000440 <MX_I2C1_Init+0x50>)
 8000408:	2200      	movs	r2, #0
 800040a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800040c:	4b0c      	ldr	r3, [pc, #48]	; (8000440 <MX_I2C1_Init+0x50>)
 800040e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000412:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000414:	4b0a      	ldr	r3, [pc, #40]	; (8000440 <MX_I2C1_Init+0x50>)
 8000416:	2200      	movs	r2, #0
 8000418:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800041a:	4b09      	ldr	r3, [pc, #36]	; (8000440 <MX_I2C1_Init+0x50>)
 800041c:	2200      	movs	r2, #0
 800041e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000420:	4b07      	ldr	r3, [pc, #28]	; (8000440 <MX_I2C1_Init+0x50>)
 8000422:	2200      	movs	r2, #0
 8000424:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000426:	4b06      	ldr	r3, [pc, #24]	; (8000440 <MX_I2C1_Init+0x50>)
 8000428:	2200      	movs	r2, #0
 800042a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800042c:	4804      	ldr	r0, [pc, #16]	; (8000440 <MX_I2C1_Init+0x50>)
 800042e:	f002 fc1b 	bl	8002c68 <HAL_I2C_Init>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d001      	beq.n	800043c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000438:	f001 fb0a 	bl	8001a50 <Error_Handler>
  }

}
 800043c:	bf00      	nop
 800043e:	bd80      	pop	{r7, pc}
 8000440:	2000013c 	.word	0x2000013c
 8000444:	40005400 	.word	0x40005400
 8000448:	000186a0 	.word	0x000186a0

0800044c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b088      	sub	sp, #32
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000454:	f107 0310 	add.w	r3, r7, #16
 8000458:	2200      	movs	r2, #0
 800045a:	601a      	str	r2, [r3, #0]
 800045c:	605a      	str	r2, [r3, #4]
 800045e:	609a      	str	r2, [r3, #8]
 8000460:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4a15      	ldr	r2, [pc, #84]	; (80004bc <HAL_I2C_MspInit+0x70>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d123      	bne.n	80004b4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800046c:	4b14      	ldr	r3, [pc, #80]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a13      	ldr	r2, [pc, #76]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 8000472:	f043 0308 	orr.w	r3, r3, #8
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b11      	ldr	r3, [pc, #68]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0308 	and.w	r3, r3, #8
 8000480:	60fb      	str	r3, [r7, #12]
 8000482:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000484:	23c0      	movs	r3, #192	; 0xc0
 8000486:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000488:	2312      	movs	r3, #18
 800048a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800048c:	2303      	movs	r3, #3
 800048e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000490:	f107 0310 	add.w	r3, r7, #16
 8000494:	4619      	mov	r1, r3
 8000496:	480b      	ldr	r0, [pc, #44]	; (80004c4 <HAL_I2C_MspInit+0x78>)
 8000498:	f002 fa5c 	bl	8002954 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800049c:	4b08      	ldr	r3, [pc, #32]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 800049e:	69db      	ldr	r3, [r3, #28]
 80004a0:	4a07      	ldr	r2, [pc, #28]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 80004a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80004a6:	61d3      	str	r3, [r2, #28]
 80004a8:	4b05      	ldr	r3, [pc, #20]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 80004aa:	69db      	ldr	r3, [r3, #28]
 80004ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80004b0:	60bb      	str	r3, [r7, #8]
 80004b2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80004b4:	bf00      	nop
 80004b6:	3720      	adds	r7, #32
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	40005400 	.word	0x40005400
 80004c0:	40021000 	.word	0x40021000
 80004c4:	40010c00 	.word	0x40010c00

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b598      	push	{r3, r4, r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004cc:	f001 fd5e 	bl	8001f8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d0:	f000 f964 	bl	800079c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d4:	f7ff fefe 	bl	80002d4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004d8:	f7ff ff8a 	bl	80003f0 <MX_I2C1_Init>
  MX_SPI1_Init();
 80004dc:	f001 fabe 	bl	8001a5c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80004e0:	f001 fcb8 	bl	8001e54 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80004e4:	f7ff fe7c 	bl	80001e0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80004e8:	f001 fbda 	bl	8001ca0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80004ec:	f001 fc24 	bl	8001d38 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  spi_74HC595_init(&hspi1, OUT_STORE_GPIO_Port, OUT_STORE_Pin);
 80004f0:	2201      	movs	r2, #1
 80004f2:	4998      	ldr	r1, [pc, #608]	; (8000754 <main+0x28c>)
 80004f4:	4898      	ldr	r0, [pc, #608]	; (8000758 <main+0x290>)
 80004f6:	f7ff fe29 	bl	800014c <spi_74HC595_init>

  loading = 1;
 80004fa:	4b98      	ldr	r3, [pc, #608]	; (800075c <main+0x294>)
 80004fc:	2201      	movs	r2, #1
 80004fe:	701a      	strb	r2, [r3, #0]
  randomTimer = 0;
 8000500:	4a97      	ldr	r2, [pc, #604]	; (8000760 <main+0x298>)
 8000502:	f04f 0300 	mov.w	r3, #0
 8000506:	f04f 0400 	mov.w	r4, #0
 800050a:	e9c2 3400 	strd	r3, r4, [r2]
//  currentEffect = RAIN;

  HAL_ADC_Start(&hadc1);
 800050e:	4895      	ldr	r0, [pc, #596]	; (8000764 <main+0x29c>)
 8000510:	f001 fe98 	bl	8002244 <HAL_ADC_Start>
  randomSeed = (uint16_t) HAL_ADC_GetValue(&hadc1);
 8000514:	4893      	ldr	r0, [pc, #588]	; (8000764 <main+0x29c>)
 8000516:	f001 ff6f 	bl	80023f8 <HAL_ADC_GetValue>
 800051a:	4603      	mov	r3, r0
 800051c:	b29a      	uxth	r2, r3
 800051e:	4b92      	ldr	r3, [pc, #584]	; (8000768 <main+0x2a0>)
 8000520:	801a      	strh	r2, [r3, #0]
  srand(randomSeed);
 8000522:	4b91      	ldr	r3, [pc, #580]	; (8000768 <main+0x2a0>)
 8000524:	881b      	ldrh	r3, [r3, #0]
 8000526:	4618      	mov	r0, r3
 8000528:	f004 f90a 	bl	8004740 <srand>
  HAL_ADC_Stop(&hadc1);
 800052c:	488d      	ldr	r0, [pc, #564]	; (8000764 <main+0x29c>)
 800052e:	f001 ff37 	bl	80023a0 <HAL_ADC_Stop>
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8000532:	2200      	movs	r2, #0
 8000534:	2101      	movs	r1, #1
 8000536:	488d      	ldr	r0, [pc, #564]	; (800076c <main+0x2a4>)
 8000538:	f002 fb7d 	bl	8002c36 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 800053c:	2201      	movs	r2, #1
 800053e:	2102      	movs	r1, #2
 8000540:	488a      	ldr	r0, [pc, #552]	; (800076c <main+0x2a4>)
 8000542:	f002 fb78 	bl	8002c36 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8000546:	2201      	movs	r2, #1
 8000548:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800054c:	4888      	ldr	r0, [pc, #544]	; (8000770 <main+0x2a8>)
 800054e:	f002 fb72 	bl	8002c36 <HAL_GPIO_WritePin>

  read_boton[0] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 8000552:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000556:	487f      	ldr	r0, [pc, #508]	; (8000754 <main+0x28c>)
 8000558:	f002 fb56 	bl	8002c08 <HAL_GPIO_ReadPin>
 800055c:	4603      	mov	r3, r0
 800055e:	461a      	mov	r2, r3
 8000560:	4b84      	ldr	r3, [pc, #528]	; (8000774 <main+0x2ac>)
 8000562:	701a      	strb	r2, [r3, #0]
  read_boton[1] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 8000564:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000568:	487a      	ldr	r0, [pc, #488]	; (8000754 <main+0x28c>)
 800056a:	f002 fb4d 	bl	8002c08 <HAL_GPIO_ReadPin>
 800056e:	4603      	mov	r3, r0
 8000570:	461a      	mov	r2, r3
 8000572:	4b80      	ldr	r3, [pc, #512]	; (8000774 <main+0x2ac>)
 8000574:	705a      	strb	r2, [r3, #1]
  read_boton[2] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 8000576:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800057a:	4876      	ldr	r0, [pc, #472]	; (8000754 <main+0x28c>)
 800057c:	f002 fb44 	bl	8002c08 <HAL_GPIO_ReadPin>
 8000580:	4603      	mov	r3, r0
 8000582:	461a      	mov	r2, r3
 8000584:	4b7b      	ldr	r3, [pc, #492]	; (8000774 <main+0x2ac>)
 8000586:	709a      	strb	r2, [r3, #2]
  read_boton[3] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 8000588:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800058c:	4871      	ldr	r0, [pc, #452]	; (8000754 <main+0x28c>)
 800058e:	f002 fb3b 	bl	8002c08 <HAL_GPIO_ReadPin>
 8000592:	4603      	mov	r3, r0
 8000594:	461a      	mov	r2, r3
 8000596:	4b77      	ldr	r3, [pc, #476]	; (8000774 <main+0x2ac>)
 8000598:	70da      	strb	r2, [r3, #3]

  last_boton[0] = read_boton[0];
 800059a:	4b76      	ldr	r3, [pc, #472]	; (8000774 <main+0x2ac>)
 800059c:	781a      	ldrb	r2, [r3, #0]
 800059e:	4b76      	ldr	r3, [pc, #472]	; (8000778 <main+0x2b0>)
 80005a0:	701a      	strb	r2, [r3, #0]
  last_boton[1] = read_boton[1];
 80005a2:	4b74      	ldr	r3, [pc, #464]	; (8000774 <main+0x2ac>)
 80005a4:	785a      	ldrb	r2, [r3, #1]
 80005a6:	4b74      	ldr	r3, [pc, #464]	; (8000778 <main+0x2b0>)
 80005a8:	705a      	strb	r2, [r3, #1]
  last_boton[2] = read_boton[2];
 80005aa:	4b72      	ldr	r3, [pc, #456]	; (8000774 <main+0x2ac>)
 80005ac:	789a      	ldrb	r2, [r3, #2]
 80005ae:	4b72      	ldr	r3, [pc, #456]	; (8000778 <main+0x2b0>)
 80005b0:	709a      	strb	r2, [r3, #2]
  last_boton[3] = read_boton[3];
 80005b2:	4b70      	ldr	r3, [pc, #448]	; (8000774 <main+0x2ac>)
 80005b4:	78da      	ldrb	r2, [r3, #3]
 80005b6:	4b70      	ldr	r3, [pc, #448]	; (8000778 <main+0x2b0>)
 80005b8:	70da      	strb	r2, [r3, #3]

  HAL_TIM_Base_Start_IT(&htim2); // frecuencia de refresco
 80005ba:	4870      	ldr	r0, [pc, #448]	; (800077c <main+0x2b4>)
 80005bc:	f003 fc14 	bl	8003de8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3); // sincronizmo (10 * ms)
 80005c0:	486f      	ldr	r0, [pc, #444]	; (8000780 <main+0x2b8>)
 80005c2:	f003 fc11 	bl	8003de8 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (flag_tim3 != 0){
 80005c6:	4b6f      	ldr	r3, [pc, #444]	; (8000784 <main+0x2bc>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d034      	beq.n	8000638 <main+0x170>
		  if (antiRebote != 0){ //para leer cada 20 ms.
 80005ce:	4b6e      	ldr	r3, [pc, #440]	; (8000788 <main+0x2c0>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d006      	beq.n	80005e4 <main+0x11c>
			  antiRebote--;
 80005d6:	4b6c      	ldr	r3, [pc, #432]	; (8000788 <main+0x2c0>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	3b01      	subs	r3, #1
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	4b6a      	ldr	r3, [pc, #424]	; (8000788 <main+0x2c0>)
 80005e0:	701a      	strb	r2, [r3, #0]
 80005e2:	e026      	b.n	8000632 <main+0x16a>
		  }else{
			  read_boton[0] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 80005e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005e8:	485a      	ldr	r0, [pc, #360]	; (8000754 <main+0x28c>)
 80005ea:	f002 fb0d 	bl	8002c08 <HAL_GPIO_ReadPin>
 80005ee:	4603      	mov	r3, r0
 80005f0:	461a      	mov	r2, r3
 80005f2:	4b60      	ldr	r3, [pc, #384]	; (8000774 <main+0x2ac>)
 80005f4:	701a      	strb	r2, [r3, #0]
			  read_boton[1] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 80005f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005fa:	4856      	ldr	r0, [pc, #344]	; (8000754 <main+0x28c>)
 80005fc:	f002 fb04 	bl	8002c08 <HAL_GPIO_ReadPin>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	4b5b      	ldr	r3, [pc, #364]	; (8000774 <main+0x2ac>)
 8000606:	705a      	strb	r2, [r3, #1]
			  read_boton[2] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 8000608:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800060c:	4851      	ldr	r0, [pc, #324]	; (8000754 <main+0x28c>)
 800060e:	f002 fafb 	bl	8002c08 <HAL_GPIO_ReadPin>
 8000612:	4603      	mov	r3, r0
 8000614:	461a      	mov	r2, r3
 8000616:	4b57      	ldr	r3, [pc, #348]	; (8000774 <main+0x2ac>)
 8000618:	709a      	strb	r2, [r3, #2]
			  read_boton[3] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 800061a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800061e:	484d      	ldr	r0, [pc, #308]	; (8000754 <main+0x28c>)
 8000620:	f002 faf2 	bl	8002c08 <HAL_GPIO_ReadPin>
 8000624:	4603      	mov	r3, r0
 8000626:	461a      	mov	r2, r3
 8000628:	4b52      	ldr	r3, [pc, #328]	; (8000774 <main+0x2ac>)
 800062a:	70da      	strb	r2, [r3, #3]

			  antiRebote = 1;
 800062c:	4b56      	ldr	r3, [pc, #344]	; (8000788 <main+0x2c0>)
 800062e:	2201      	movs	r2, #1
 8000630:	701a      	strb	r2, [r3, #0]
		  } //end if antiRebote

		  flag_tim3 = 0;
 8000632:	4b54      	ldr	r3, [pc, #336]	; (8000784 <main+0x2bc>)
 8000634:	2200      	movs	r2, #0
 8000636:	701a      	strb	r2, [r3, #0]
	  } //end if flag_tim3

	  randomTimer++;
 8000638:	4b49      	ldr	r3, [pc, #292]	; (8000760 <main+0x298>)
 800063a:	e9d3 1200 	ldrd	r1, r2, [r3]
 800063e:	1c4b      	adds	r3, r1, #1
 8000640:	f142 0400 	adc.w	r4, r2, #0
 8000644:	4a46      	ldr	r2, [pc, #280]	; (8000760 <main+0x298>)
 8000646:	e9c2 3400 	strd	r3, r4, [r2]

	  if (last_boton[0] != 0 && !read_boton[0]){
 800064a:	4b4b      	ldr	r3, [pc, #300]	; (8000778 <main+0x2b0>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d03c      	beq.n	80006cc <main+0x204>
 8000652:	4b48      	ldr	r3, [pc, #288]	; (8000774 <main+0x2ac>)
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d138      	bne.n	80006cc <main+0x204>
		  clearCube();
 800065a:	f001 f9b5 	bl	80019c8 <clearCube>
		  loading = 1;
 800065e:	4b3f      	ldr	r3, [pc, #252]	; (800075c <main+0x294>)
 8000660:	2201      	movs	r2, #1
 8000662:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8000664:	4b49      	ldr	r3, [pc, #292]	; (800078c <main+0x2c4>)
 8000666:	2200      	movs	r2, #0
 8000668:	801a      	strh	r2, [r3, #0]
		  currentEffect++;
 800066a:	4b49      	ldr	r3, [pc, #292]	; (8000790 <main+0x2c8>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	3301      	adds	r3, #1
 8000670:	b2da      	uxtb	r2, r3
 8000672:	4b47      	ldr	r3, [pc, #284]	; (8000790 <main+0x2c8>)
 8000674:	701a      	strb	r2, [r3, #0]
		  if (currentEffect == TOTAL_EFFECTS) {
 8000676:	4b46      	ldr	r3, [pc, #280]	; (8000790 <main+0x2c8>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	2b08      	cmp	r3, #8
 800067c:	d102      	bne.n	8000684 <main+0x1bc>
			  currentEffect = 0;
 800067e:	4b44      	ldr	r3, [pc, #272]	; (8000790 <main+0x2c8>)
 8000680:	2200      	movs	r2, #0
 8000682:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8000684:	4b36      	ldr	r3, [pc, #216]	; (8000760 <main+0x298>)
 8000686:	cb18      	ldmia	r3, {r3, r4}
 8000688:	4618      	mov	r0, r3
 800068a:	f004 f859 	bl	8004740 <srand>
		  randomTimer = 0;
 800068e:	4a34      	ldr	r2, [pc, #208]	; (8000760 <main+0x298>)
 8000690:	f04f 0300 	mov.w	r3, #0
 8000694:	f04f 0400 	mov.w	r4, #0
 8000698:	e9c2 3400 	strd	r3, r4, [r2]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 800069c:	2201      	movs	r2, #1
 800069e:	2101      	movs	r1, #1
 80006a0:	4832      	ldr	r0, [pc, #200]	; (800076c <main+0x2a4>)
 80006a2:	f002 fac8 	bl	8002c36 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 80006a6:	2200      	movs	r2, #0
 80006a8:	2102      	movs	r1, #2
 80006aa:	4830      	ldr	r0, [pc, #192]	; (800076c <main+0x2a4>)
 80006ac:	f002 fac3 	bl	8002c36 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 80006b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006b4:	f001 fccc 	bl	8002050 <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 80006b8:	2200      	movs	r2, #0
 80006ba:	2101      	movs	r1, #1
 80006bc:	482b      	ldr	r0, [pc, #172]	; (800076c <main+0x2a4>)
 80006be:	f002 faba 	bl	8002c36 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 80006c2:	2201      	movs	r2, #1
 80006c4:	2102      	movs	r1, #2
 80006c6:	4829      	ldr	r0, [pc, #164]	; (800076c <main+0x2a4>)
 80006c8:	f002 fab5 	bl	8002c36 <HAL_GPIO_WritePin>
	  } //end if last_boton[]...
	  last_boton[0] = read_boton[0];
 80006cc:	4b29      	ldr	r3, [pc, #164]	; (8000774 <main+0x2ac>)
 80006ce:	781a      	ldrb	r2, [r3, #0]
 80006d0:	4b29      	ldr	r3, [pc, #164]	; (8000778 <main+0x2b0>)
 80006d2:	701a      	strb	r2, [r3, #0]


	  switch (currentEffect) {
 80006d4:	4b2e      	ldr	r3, [pc, #184]	; (8000790 <main+0x2c8>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2b07      	cmp	r3, #7
 80006da:	d82d      	bhi.n	8000738 <main+0x270>
 80006dc:	a201      	add	r2, pc, #4	; (adr r2, 80006e4 <main+0x21c>)
 80006de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006e2:	bf00      	nop
 80006e4:	08000705 	.word	0x08000705
 80006e8:	0800070b 	.word	0x0800070b
 80006ec:	08000711 	.word	0x08000711
 80006f0:	08000717 	.word	0x08000717
 80006f4:	0800071d 	.word	0x0800071d
 80006f8:	08000723 	.word	0x08000723
 80006fc:	08000729 	.word	0x08000729
 8000700:	08000733 	.word	0x08000733
		  case RAIN: rain(); break;
 8000704:	f000 f8e4 	bl	80008d0 <rain>
 8000708:	e018      	b.n	800073c <main+0x274>
		  case PLANE_BOING: planeBoing(); break;
 800070a:	f000 f93d 	bl	8000988 <planeBoing>
 800070e:	e015      	b.n	800073c <main+0x274>
		  case SEND_VOXELS: sendVoxels(); break;
 8000710:	f000 f9fe 	bl	8000b10 <sendVoxels>
 8000714:	e012      	b.n	800073c <main+0x274>
		  case WOOP_WOOP: woopWoop(); break;
 8000716:	f000 fad9 	bl	8000ccc <woopWoop>
 800071a:	e00f      	b.n	800073c <main+0x274>
		  case CUBE_JUMP: cubeJump(); break;
 800071c:	f000 fcbe 	bl	800109c <cubeJump>
 8000720:	e00c      	b.n	800073c <main+0x274>
		  case GLOW: glow(); break;
 8000722:	f000 fb37 	bl	8000d94 <glow>
 8000726:	e009      	b.n	800073c <main+0x274>
		  case TEXT: text("0123456789", 10); break;
 8000728:	210a      	movs	r1, #10
 800072a:	481a      	ldr	r0, [pc, #104]	; (8000794 <main+0x2cc>)
 800072c:	f000 fc14 	bl	8000f58 <text>
 8000730:	e004      	b.n	800073c <main+0x274>
		  case LIT: lit(); break;
 8000732:	f000 fc85 	bl	8001040 <lit>
 8000736:	e001      	b.n	800073c <main+0x274>

	  default: cubeJump();
 8000738:	f000 fcb0 	bl	800109c <cubeJump>
	  } //end switch currentEffect

//	  drawCube(0, 0, 0, 8);

	  if (flag_nextLevel != 0){
 800073c:	4b16      	ldr	r3, [pc, #88]	; (8000798 <main+0x2d0>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	f43f af40 	beq.w	80005c6 <main+0xfe>
		  renderCube();
 8000746:	f000 f885 	bl	8000854 <renderCube>
		  flag_nextLevel = 0;
 800074a:	4b13      	ldr	r3, [pc, #76]	; (8000798 <main+0x2d0>)
 800074c:	2200      	movs	r2, #0
 800074e:	701a      	strb	r2, [r3, #0]
	  if (flag_tim3 != 0){
 8000750:	e739      	b.n	80005c6 <main+0xfe>
 8000752:	bf00      	nop
 8000754:	40010c00 	.word	0x40010c00
 8000758:	200001fc 	.word	0x200001fc
 800075c:	200001fb 	.word	0x200001fb
 8000760:	200001f0 	.word	0x200001f0
 8000764:	2000010c 	.word	0x2000010c
 8000768:	200001a2 	.word	0x200001a2
 800076c:	40010800 	.word	0x40010800
 8000770:	40011000 	.word	0x40011000
 8000774:	2000019c 	.word	0x2000019c
 8000778:	200001a4 	.word	0x200001a4
 800077c:	2000029c 	.word	0x2000029c
 8000780:	20000254 	.word	0x20000254
 8000784:	200001fa 	.word	0x200001fa
 8000788:	20000051 	.word	0x20000051
 800078c:	200001a0 	.word	0x200001a0
 8000790:	20000050 	.word	0x20000050
 8000794:	080048f0 	.word	0x080048f0
 8000798:	200000e5 	.word	0x200000e5

0800079c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b094      	sub	sp, #80	; 0x50
 80007a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007a6:	2228      	movs	r2, #40	; 0x28
 80007a8:	2100      	movs	r1, #0
 80007aa:	4618      	mov	r0, r3
 80007ac:	f003 ffc0 	bl	8004730 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007b0:	f107 0314 	add.w	r3, r7, #20
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
 80007ba:	609a      	str	r2, [r3, #8]
 80007bc:	60da      	str	r2, [r3, #12]
 80007be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007c0:	1d3b      	adds	r3, r7, #4
 80007c2:	2200      	movs	r2, #0
 80007c4:	601a      	str	r2, [r3, #0]
 80007c6:	605a      	str	r2, [r3, #4]
 80007c8:	609a      	str	r2, [r3, #8]
 80007ca:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007cc:	2301      	movs	r3, #1
 80007ce:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80007d6:	2300      	movs	r3, #0
 80007d8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007da:	2301      	movs	r3, #1
 80007dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007de:	2302      	movs	r3, #2
 80007e0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80007e8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80007ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007f2:	4618      	mov	r0, r3
 80007f4:	f002 fb70 	bl	8002ed8 <HAL_RCC_OscConfig>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80007fe:	f001 f927 	bl	8001a50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000802:	230f      	movs	r3, #15
 8000804:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000806:	2302      	movs	r3, #2
 8000808:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800080a:	2300      	movs	r3, #0
 800080c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800080e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000812:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000814:	2300      	movs	r3, #0
 8000816:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000818:	f107 0314 	add.w	r3, r7, #20
 800081c:	2102      	movs	r1, #2
 800081e:	4618      	mov	r0, r3
 8000820:	f002 fdda 	bl	80033d8 <HAL_RCC_ClockConfig>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800082a:	f001 f911 	bl	8001a50 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800082e:	2302      	movs	r3, #2
 8000830:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000832:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000836:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000838:	1d3b      	adds	r3, r7, #4
 800083a:	4618      	mov	r0, r3
 800083c:	f002 ff68 	bl	8003710 <HAL_RCCEx_PeriphCLKConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000846:	f001 f903 	bl	8001a50 <Error_Handler>
  }
}
 800084a:	bf00      	nop
 800084c:	3750      	adds	r7, #80	; 0x50
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
	...

08000854 <renderCube>:

/* USER CODE BEGIN 4 */

void renderCube (void) {
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
      SPI.transfer(cube[i][j]);
    }
    digitalWrite(SS, HIGH);
  }*/

	cube_vector[0] = (uint8_t) (0x01 << cube_level);
 800085a:	4b1a      	ldr	r3, [pc, #104]	; (80008c4 <renderCube+0x70>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	461a      	mov	r2, r3
 8000860:	2301      	movs	r3, #1
 8000862:	4093      	lsls	r3, r2
 8000864:	b2da      	uxtb	r2, r3
 8000866:	4b18      	ldr	r3, [pc, #96]	; (80008c8 <renderCube+0x74>)
 8000868:	701a      	strb	r2, [r3, #0]

	for (uint8_t j = 0; j < 8; j++) {
 800086a:	2300      	movs	r3, #0
 800086c:	71fb      	strb	r3, [r7, #7]
 800086e:	e00f      	b.n	8000890 <renderCube+0x3c>
		cube_vector[j+1] = cube[cube_level][j];
 8000870:	4b14      	ldr	r3, [pc, #80]	; (80008c4 <renderCube+0x70>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	4619      	mov	r1, r3
 8000876:	79fa      	ldrb	r2, [r7, #7]
 8000878:	79fb      	ldrb	r3, [r7, #7]
 800087a:	3301      	adds	r3, #1
 800087c:	4813      	ldr	r0, [pc, #76]	; (80008cc <renderCube+0x78>)
 800087e:	00c9      	lsls	r1, r1, #3
 8000880:	4401      	add	r1, r0
 8000882:	440a      	add	r2, r1
 8000884:	7811      	ldrb	r1, [r2, #0]
 8000886:	4a10      	ldr	r2, [pc, #64]	; (80008c8 <renderCube+0x74>)
 8000888:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 8; j++) {
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	3301      	adds	r3, #1
 800088e:	71fb      	strb	r3, [r7, #7]
 8000890:	79fb      	ldrb	r3, [r7, #7]
 8000892:	2b07      	cmp	r3, #7
 8000894:	d9ec      	bls.n	8000870 <renderCube+0x1c>
	} //end for j

	spi_74HC595_Transmit(cube_vector, sizeof(cube_vector));
 8000896:	2109      	movs	r1, #9
 8000898:	480b      	ldr	r0, [pc, #44]	; (80008c8 <renderCube+0x74>)
 800089a:	f7ff fc79 	bl	8000190 <spi_74HC595_Transmit>
	cube_level++;
 800089e:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <renderCube+0x70>)
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	3301      	adds	r3, #1
 80008a4:	b2da      	uxtb	r2, r3
 80008a6:	4b07      	ldr	r3, [pc, #28]	; (80008c4 <renderCube+0x70>)
 80008a8:	701a      	strb	r2, [r3, #0]
	if (cube_level == 8){
 80008aa:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <renderCube+0x70>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	2b08      	cmp	r3, #8
 80008b0:	d102      	bne.n	80008b8 <renderCube+0x64>
		cube_level = 0;
 80008b2:	4b04      	ldr	r3, [pc, #16]	; (80008c4 <renderCube+0x70>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]
	}
	__NOP();
 80008b8:	bf00      	nop

} //end renderCube()
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	200000e4 	.word	0x200000e4
 80008c8:	20000190 	.word	0x20000190
 80008cc:	200001a8 	.word	0x200001a8

080008d0 <rain>:

void rain (void) {
 80008d0:	b590      	push	{r4, r7, lr}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
  if (loading != 0) {
 80008d6:	4b29      	ldr	r3, [pc, #164]	; (800097c <rain+0xac>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d004      	beq.n	80008e8 <rain+0x18>
    clearCube();
 80008de:	f001 f873 	bl	80019c8 <clearCube>
    loading = 0;
 80008e2:	4b26      	ldr	r3, [pc, #152]	; (800097c <rain+0xac>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 80008e8:	4b25      	ldr	r3, [pc, #148]	; (8000980 <rain+0xb0>)
 80008ea:	881b      	ldrh	r3, [r3, #0]
 80008ec:	3301      	adds	r3, #1
 80008ee:	b29a      	uxth	r2, r3
 80008f0:	4b23      	ldr	r3, [pc, #140]	; (8000980 <rain+0xb0>)
 80008f2:	801a      	strh	r2, [r3, #0]
  if (timer > RAIN_TIME) {
 80008f4:	4b22      	ldr	r3, [pc, #136]	; (8000980 <rain+0xb0>)
 80008f6:	881b      	ldrh	r3, [r3, #0]
 80008f8:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d939      	bls.n	8000974 <rain+0xa4>
    timer = 0;
 8000900:	4b1f      	ldr	r3, [pc, #124]	; (8000980 <rain+0xb0>)
 8000902:	2200      	movs	r2, #0
 8000904:	801a      	strh	r2, [r3, #0]
    shift(NEG_Y);
 8000906:	2005      	movs	r0, #5
 8000908:	f000 fe46 	bl	8001598 <shift>
    uint8_t numDrops = rand() % 5;
 800090c:	f003 ff3c 	bl	8004788 <rand>
 8000910:	4601      	mov	r1, r0
 8000912:	4b1c      	ldr	r3, [pc, #112]	; (8000984 <rain+0xb4>)
 8000914:	fb83 2301 	smull	r2, r3, r3, r1
 8000918:	105a      	asrs	r2, r3, #1
 800091a:	17cb      	asrs	r3, r1, #31
 800091c:	1ad2      	subs	r2, r2, r3
 800091e:	4613      	mov	r3, r2
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	4413      	add	r3, r2
 8000924:	1aca      	subs	r2, r1, r3
 8000926:	4613      	mov	r3, r2
 8000928:	71bb      	strb	r3, [r7, #6]
    for (uint8_t i = 0; i < numDrops; i++) {
 800092a:	2300      	movs	r3, #0
 800092c:	71fb      	strb	r3, [r7, #7]
 800092e:	e01d      	b.n	800096c <rain+0x9c>
      setVoxel(rand() % 8, 7, rand() % 8);
 8000930:	f003 ff2a 	bl	8004788 <rand>
 8000934:	4603      	mov	r3, r0
 8000936:	425a      	negs	r2, r3
 8000938:	f003 0307 	and.w	r3, r3, #7
 800093c:	f002 0207 	and.w	r2, r2, #7
 8000940:	bf58      	it	pl
 8000942:	4253      	negpl	r3, r2
 8000944:	b2dc      	uxtb	r4, r3
 8000946:	f003 ff1f 	bl	8004788 <rand>
 800094a:	4603      	mov	r3, r0
 800094c:	425a      	negs	r2, r3
 800094e:	f003 0307 	and.w	r3, r3, #7
 8000952:	f002 0207 	and.w	r2, r2, #7
 8000956:	bf58      	it	pl
 8000958:	4253      	negpl	r3, r2
 800095a:	b2db      	uxtb	r3, r3
 800095c:	461a      	mov	r2, r3
 800095e:	2107      	movs	r1, #7
 8000960:	4620      	mov	r0, r4
 8000962:	f000 fd51 	bl	8001408 <setVoxel>
    for (uint8_t i = 0; i < numDrops; i++) {
 8000966:	79fb      	ldrb	r3, [r7, #7]
 8000968:	3301      	adds	r3, #1
 800096a:	71fb      	strb	r3, [r7, #7]
 800096c:	79fa      	ldrb	r2, [r7, #7]
 800096e:	79bb      	ldrb	r3, [r7, #6]
 8000970:	429a      	cmp	r2, r3
 8000972:	d3dd      	bcc.n	8000930 <rain+0x60>
    }
  }
} //end rain()
 8000974:	bf00      	nop
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	bd90      	pop	{r4, r7, pc}
 800097c:	200001fb 	.word	0x200001fb
 8000980:	200001a0 	.word	0x200001a0
 8000984:	66666667 	.word	0x66666667

08000988 <planeBoing>:

void planeBoing (void) {
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
  if (loading) {
 800098e:	4b5a      	ldr	r3, [pc, #360]	; (8000af8 <planeBoing+0x170>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d05a      	beq.n	8000a4c <planeBoing+0xc4>
    clearCube();
 8000996:	f001 f817 	bl	80019c8 <clearCube>
    uint8_t axis = rand() % 3;
 800099a:	f003 fef5 	bl	8004788 <rand>
 800099e:	4601      	mov	r1, r0
 80009a0:	4b56      	ldr	r3, [pc, #344]	; (8000afc <planeBoing+0x174>)
 80009a2:	fb83 3201 	smull	r3, r2, r3, r1
 80009a6:	17cb      	asrs	r3, r1, #31
 80009a8:	1ad2      	subs	r2, r2, r3
 80009aa:	4613      	mov	r3, r2
 80009ac:	005b      	lsls	r3, r3, #1
 80009ae:	4413      	add	r3, r2
 80009b0:	1aca      	subs	r2, r1, r3
 80009b2:	4613      	mov	r3, r2
 80009b4:	71fb      	strb	r3, [r7, #7]
    planePosition = (rand() % 2) * 7;
 80009b6:	f003 fee7 	bl	8004788 <rand>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	bfb8      	it	lt
 80009c4:	425b      	neglt	r3, r3
 80009c6:	b2db      	uxtb	r3, r3
 80009c8:	461a      	mov	r2, r3
 80009ca:	00d2      	lsls	r2, r2, #3
 80009cc:	1ad3      	subs	r3, r2, r3
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	4b4b      	ldr	r3, [pc, #300]	; (8000b00 <planeBoing+0x178>)
 80009d2:	701a      	strb	r2, [r3, #0]
    setPlane(axis, planePosition);
 80009d4:	4b4a      	ldr	r3, [pc, #296]	; (8000b00 <planeBoing+0x178>)
 80009d6:	781a      	ldrb	r2, [r3, #0]
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	4611      	mov	r1, r2
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 fd9f 	bl	8001520 <setPlane>
    if (axis == XAXIS) {
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d10b      	bne.n	8000a00 <planeBoing+0x78>
      if (planePosition == 0) {
 80009e8:	4b45      	ldr	r3, [pc, #276]	; (8000b00 <planeBoing+0x178>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d103      	bne.n	80009f8 <planeBoing+0x70>
        planeDirection = POS_X;
 80009f0:	4b44      	ldr	r3, [pc, #272]	; (8000b04 <planeBoing+0x17c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	701a      	strb	r2, [r3, #0]
 80009f6:	e020      	b.n	8000a3a <planeBoing+0xb2>
      } else {
        planeDirection = NEG_X;
 80009f8:	4b42      	ldr	r3, [pc, #264]	; (8000b04 <planeBoing+0x17c>)
 80009fa:	2201      	movs	r2, #1
 80009fc:	701a      	strb	r2, [r3, #0]
 80009fe:	e01c      	b.n	8000a3a <planeBoing+0xb2>
      }
    } else if (axis == YAXIS) {
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d10b      	bne.n	8000a1e <planeBoing+0x96>
      if (planePosition == 0) {
 8000a06:	4b3e      	ldr	r3, [pc, #248]	; (8000b00 <planeBoing+0x178>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d103      	bne.n	8000a16 <planeBoing+0x8e>
        planeDirection = POS_Y;
 8000a0e:	4b3d      	ldr	r3, [pc, #244]	; (8000b04 <planeBoing+0x17c>)
 8000a10:	2204      	movs	r2, #4
 8000a12:	701a      	strb	r2, [r3, #0]
 8000a14:	e011      	b.n	8000a3a <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Y;
 8000a16:	4b3b      	ldr	r3, [pc, #236]	; (8000b04 <planeBoing+0x17c>)
 8000a18:	2205      	movs	r2, #5
 8000a1a:	701a      	strb	r2, [r3, #0]
 8000a1c:	e00d      	b.n	8000a3a <planeBoing+0xb2>
      }
    } else if (axis == ZAXIS) {
 8000a1e:	79fb      	ldrb	r3, [r7, #7]
 8000a20:	2b02      	cmp	r3, #2
 8000a22:	d10a      	bne.n	8000a3a <planeBoing+0xb2>
      if (planePosition == 0) {
 8000a24:	4b36      	ldr	r3, [pc, #216]	; (8000b00 <planeBoing+0x178>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d103      	bne.n	8000a34 <planeBoing+0xac>
        planeDirection = POS_Z;
 8000a2c:	4b35      	ldr	r3, [pc, #212]	; (8000b04 <planeBoing+0x17c>)
 8000a2e:	2202      	movs	r2, #2
 8000a30:	701a      	strb	r2, [r3, #0]
 8000a32:	e002      	b.n	8000a3a <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Z;
 8000a34:	4b33      	ldr	r3, [pc, #204]	; (8000b04 <planeBoing+0x17c>)
 8000a36:	2203      	movs	r2, #3
 8000a38:	701a      	strb	r2, [r3, #0]
      }
    }
    timer = 0;
 8000a3a:	4b33      	ldr	r3, [pc, #204]	; (8000b08 <planeBoing+0x180>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	801a      	strh	r2, [r3, #0]
    looped = 0;
 8000a40:	4b32      	ldr	r3, [pc, #200]	; (8000b0c <planeBoing+0x184>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000a46:	4b2c      	ldr	r3, [pc, #176]	; (8000af8 <planeBoing+0x170>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000a4c:	4b2e      	ldr	r3, [pc, #184]	; (8000b08 <planeBoing+0x180>)
 8000a4e:	881b      	ldrh	r3, [r3, #0]
 8000a50:	3301      	adds	r3, #1
 8000a52:	b29a      	uxth	r2, r3
 8000a54:	4b2c      	ldr	r3, [pc, #176]	; (8000b08 <planeBoing+0x180>)
 8000a56:	801a      	strh	r2, [r3, #0]
  if (timer > PLANE_BOING_TIME) {
 8000a58:	4b2b      	ldr	r3, [pc, #172]	; (8000b08 <planeBoing+0x180>)
 8000a5a:	881b      	ldrh	r3, [r3, #0]
 8000a5c:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d945      	bls.n	8000af0 <planeBoing+0x168>
    timer = 0;
 8000a64:	4b28      	ldr	r3, [pc, #160]	; (8000b08 <planeBoing+0x180>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	801a      	strh	r2, [r3, #0]
    shift(planeDirection);
 8000a6a:	4b26      	ldr	r3, [pc, #152]	; (8000b04 <planeBoing+0x17c>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f000 fd92 	bl	8001598 <shift>
    if (planeDirection % 2 == 0) {
 8000a74:	4b23      	ldr	r3, [pc, #140]	; (8000b04 <planeBoing+0x17c>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	f003 0301 	and.w	r3, r3, #1
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d11b      	bne.n	8000aba <planeBoing+0x132>
      planePosition++;
 8000a82:	4b1f      	ldr	r3, [pc, #124]	; (8000b00 <planeBoing+0x178>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	3301      	adds	r3, #1
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	4b1d      	ldr	r3, [pc, #116]	; (8000b00 <planeBoing+0x178>)
 8000a8c:	701a      	strb	r2, [r3, #0]
      if (planePosition == 7) {
 8000a8e:	4b1c      	ldr	r3, [pc, #112]	; (8000b00 <planeBoing+0x178>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b07      	cmp	r3, #7
 8000a94:	d12c      	bne.n	8000af0 <planeBoing+0x168>
        if (looped != 0) {
 8000a96:	4b1d      	ldr	r3, [pc, #116]	; (8000b0c <planeBoing+0x184>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d003      	beq.n	8000aa6 <planeBoing+0x11e>
          loading = 1;
 8000a9e:	4b16      	ldr	r3, [pc, #88]	; (8000af8 <planeBoing+0x170>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	701a      	strb	r2, [r3, #0]
          looped = 1;
        }
      }
    }
  }
} //end planeBoing()
 8000aa4:	e024      	b.n	8000af0 <planeBoing+0x168>
          planeDirection++;
 8000aa6:	4b17      	ldr	r3, [pc, #92]	; (8000b04 <planeBoing+0x17c>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	b2da      	uxtb	r2, r3
 8000aae:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <planeBoing+0x17c>)
 8000ab0:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000ab2:	4b16      	ldr	r3, [pc, #88]	; (8000b0c <planeBoing+0x184>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000ab8:	e01a      	b.n	8000af0 <planeBoing+0x168>
      planePosition--;
 8000aba:	4b11      	ldr	r3, [pc, #68]	; (8000b00 <planeBoing+0x178>)
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	3b01      	subs	r3, #1
 8000ac0:	b2da      	uxtb	r2, r3
 8000ac2:	4b0f      	ldr	r3, [pc, #60]	; (8000b00 <planeBoing+0x178>)
 8000ac4:	701a      	strb	r2, [r3, #0]
      if (planePosition == 0) {
 8000ac6:	4b0e      	ldr	r3, [pc, #56]	; (8000b00 <planeBoing+0x178>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d110      	bne.n	8000af0 <planeBoing+0x168>
        if (looped != 0) {
 8000ace:	4b0f      	ldr	r3, [pc, #60]	; (8000b0c <planeBoing+0x184>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d003      	beq.n	8000ade <planeBoing+0x156>
          loading = 1;
 8000ad6:	4b08      	ldr	r3, [pc, #32]	; (8000af8 <planeBoing+0x170>)
 8000ad8:	2201      	movs	r2, #1
 8000ada:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000adc:	e008      	b.n	8000af0 <planeBoing+0x168>
          planeDirection--;
 8000ade:	4b09      	ldr	r3, [pc, #36]	; (8000b04 <planeBoing+0x17c>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	3b01      	subs	r3, #1
 8000ae4:	b2da      	uxtb	r2, r3
 8000ae6:	4b07      	ldr	r3, [pc, #28]	; (8000b04 <planeBoing+0x17c>)
 8000ae8:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000aea:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <planeBoing+0x184>)
 8000aec:	2201      	movs	r2, #1
 8000aee:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000af0:	bf00      	nop
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	200001fb 	.word	0x200001fb
 8000afc:	55555556 	.word	0x55555556
 8000b00:	200000e6 	.word	0x200000e6
 8000b04:	200000e7 	.word	0x200000e7
 8000b08:	200001a0 	.word	0x200001a0
 8000b0c:	200000e8 	.word	0x200000e8

08000b10 <sendVoxels>:

void sendVoxels() {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
  if (loading != 0) {
 8000b16:	4b66      	ldr	r3, [pc, #408]	; (8000cb0 <sendVoxels+0x1a0>)
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d028      	beq.n	8000b70 <sendVoxels+0x60>
    clearCube();
 8000b1e:	f000 ff53 	bl	80019c8 <clearCube>
    for (uint8_t x = 0; x < 8; x++) {
 8000b22:	2300      	movs	r3, #0
 8000b24:	71fb      	strb	r3, [r7, #7]
 8000b26:	e01d      	b.n	8000b64 <sendVoxels+0x54>
      for (uint8_t z = 0; z < 8; z++) {
 8000b28:	2300      	movs	r3, #0
 8000b2a:	71bb      	strb	r3, [r7, #6]
 8000b2c:	e014      	b.n	8000b58 <sendVoxels+0x48>
        setVoxel(x, (rand() % 2) * 7, z);
 8000b2e:	f003 fe2b 	bl	8004788 <rand>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	bfb8      	it	lt
 8000b3c:	425b      	neglt	r3, r3
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	461a      	mov	r2, r3
 8000b42:	00d2      	lsls	r2, r2, #3
 8000b44:	1ad3      	subs	r3, r2, r3
 8000b46:	b2d9      	uxtb	r1, r3
 8000b48:	79ba      	ldrb	r2, [r7, #6]
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f000 fc5b 	bl	8001408 <setVoxel>
      for (uint8_t z = 0; z < 8; z++) {
 8000b52:	79bb      	ldrb	r3, [r7, #6]
 8000b54:	3301      	adds	r3, #1
 8000b56:	71bb      	strb	r3, [r7, #6]
 8000b58:	79bb      	ldrb	r3, [r7, #6]
 8000b5a:	2b07      	cmp	r3, #7
 8000b5c:	d9e7      	bls.n	8000b2e <sendVoxels+0x1e>
    for (uint8_t x = 0; x < 8; x++) {
 8000b5e:	79fb      	ldrb	r3, [r7, #7]
 8000b60:	3301      	adds	r3, #1
 8000b62:	71fb      	strb	r3, [r7, #7]
 8000b64:	79fb      	ldrb	r3, [r7, #7]
 8000b66:	2b07      	cmp	r3, #7
 8000b68:	d9de      	bls.n	8000b28 <sendVoxels+0x18>
      }
    }
    loading = 0;
 8000b6a:	4b51      	ldr	r3, [pc, #324]	; (8000cb0 <sendVoxels+0x1a0>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000b70:	4b50      	ldr	r3, [pc, #320]	; (8000cb4 <sendVoxels+0x1a4>)
 8000b72:	881b      	ldrh	r3, [r3, #0]
 8000b74:	3301      	adds	r3, #1
 8000b76:	b29a      	uxth	r2, r3
 8000b78:	4b4e      	ldr	r3, [pc, #312]	; (8000cb4 <sendVoxels+0x1a4>)
 8000b7a:	801a      	strh	r2, [r3, #0]
  if (timer > SEND_VOXELS_TIME) {
 8000b7c:	4b4d      	ldr	r3, [pc, #308]	; (8000cb4 <sendVoxels+0x1a4>)
 8000b7e:	881b      	ldrh	r3, [r3, #0]
 8000b80:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000b84:	4293      	cmp	r3, r2
 8000b86:	f240 808f 	bls.w	8000ca8 <sendVoxels+0x198>
    timer = 0;
 8000b8a:	4b4a      	ldr	r3, [pc, #296]	; (8000cb4 <sendVoxels+0x1a4>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	801a      	strh	r2, [r3, #0]
    if (!sending) {
 8000b90:	4b49      	ldr	r3, [pc, #292]	; (8000cb8 <sendVoxels+0x1a8>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d140      	bne.n	8000c1a <sendVoxels+0x10a>
      selX = rand() % 8;
 8000b98:	f003 fdf6 	bl	8004788 <rand>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	425a      	negs	r2, r3
 8000ba0:	f003 0307 	and.w	r3, r3, #7
 8000ba4:	f002 0207 	and.w	r2, r2, #7
 8000ba8:	bf58      	it	pl
 8000baa:	4253      	negpl	r3, r2
 8000bac:	b2da      	uxtb	r2, r3
 8000bae:	4b43      	ldr	r3, [pc, #268]	; (8000cbc <sendVoxels+0x1ac>)
 8000bb0:	701a      	strb	r2, [r3, #0]
      selZ = rand() % 8;
 8000bb2:	f003 fde9 	bl	8004788 <rand>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	425a      	negs	r2, r3
 8000bba:	f003 0307 	and.w	r3, r3, #7
 8000bbe:	f002 0207 	and.w	r2, r2, #7
 8000bc2:	bf58      	it	pl
 8000bc4:	4253      	negpl	r3, r2
 8000bc6:	b2da      	uxtb	r2, r3
 8000bc8:	4b3d      	ldr	r3, [pc, #244]	; (8000cc0 <sendVoxels+0x1b0>)
 8000bca:	701a      	strb	r2, [r3, #0]
      if (getVoxel(selX, 0, selZ)) {
 8000bcc:	4b3b      	ldr	r3, [pc, #236]	; (8000cbc <sendVoxels+0x1ac>)
 8000bce:	7818      	ldrb	r0, [r3, #0]
 8000bd0:	4b3b      	ldr	r3, [pc, #236]	; (8000cc0 <sendVoxels+0x1b0>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	f000 fc76 	bl	80014c8 <getVoxel>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d006      	beq.n	8000bf0 <sendVoxels+0xe0>
        selY = 0;
 8000be2:	4b38      	ldr	r3, [pc, #224]	; (8000cc4 <sendVoxels+0x1b4>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	701a      	strb	r2, [r3, #0]
        sendDirection = POS_Y;
 8000be8:	4b37      	ldr	r3, [pc, #220]	; (8000cc8 <sendVoxels+0x1b8>)
 8000bea:	2204      	movs	r2, #4
 8000bec:	701a      	strb	r2, [r3, #0]
 8000bee:	e010      	b.n	8000c12 <sendVoxels+0x102>
      } else if (getVoxel(selX, 7, selZ)) {
 8000bf0:	4b32      	ldr	r3, [pc, #200]	; (8000cbc <sendVoxels+0x1ac>)
 8000bf2:	7818      	ldrb	r0, [r3, #0]
 8000bf4:	4b32      	ldr	r3, [pc, #200]	; (8000cc0 <sendVoxels+0x1b0>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	2107      	movs	r1, #7
 8000bfc:	f000 fc64 	bl	80014c8 <getVoxel>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d005      	beq.n	8000c12 <sendVoxels+0x102>
        selY = 7;
 8000c06:	4b2f      	ldr	r3, [pc, #188]	; (8000cc4 <sendVoxels+0x1b4>)
 8000c08:	2207      	movs	r2, #7
 8000c0a:	701a      	strb	r2, [r3, #0]
        sendDirection = NEG_Y;
 8000c0c:	4b2e      	ldr	r3, [pc, #184]	; (8000cc8 <sendVoxels+0x1b8>)
 8000c0e:	2205      	movs	r2, #5
 8000c10:	701a      	strb	r2, [r3, #0]
      }
      sending = 1;
 8000c12:	4b29      	ldr	r3, [pc, #164]	; (8000cb8 <sendVoxels+0x1a8>)
 8000c14:	2201      	movs	r2, #1
 8000c16:	701a      	strb	r2, [r3, #0]
          sending = 0;
        }
      }
    }
  }
} //end sendVoxels()
 8000c18:	e046      	b.n	8000ca8 <sendVoxels+0x198>
      if (sendDirection == POS_Y) {
 8000c1a:	4b2b      	ldr	r3, [pc, #172]	; (8000cc8 <sendVoxels+0x1b8>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b04      	cmp	r3, #4
 8000c20:	d121      	bne.n	8000c66 <sendVoxels+0x156>
        selY++;
 8000c22:	4b28      	ldr	r3, [pc, #160]	; (8000cc4 <sendVoxels+0x1b4>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	3301      	adds	r3, #1
 8000c28:	b2da      	uxtb	r2, r3
 8000c2a:	4b26      	ldr	r3, [pc, #152]	; (8000cc4 <sendVoxels+0x1b4>)
 8000c2c:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000c2e:	4b23      	ldr	r3, [pc, #140]	; (8000cbc <sendVoxels+0x1ac>)
 8000c30:	7818      	ldrb	r0, [r3, #0]
 8000c32:	4b24      	ldr	r3, [pc, #144]	; (8000cc4 <sendVoxels+0x1b4>)
 8000c34:	7819      	ldrb	r1, [r3, #0]
 8000c36:	4b22      	ldr	r3, [pc, #136]	; (8000cc0 <sendVoxels+0x1b0>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	f000 fbe4 	bl	8001408 <setVoxel>
        clearVoxel(selX, selY - 1, selZ);
 8000c40:	4b1e      	ldr	r3, [pc, #120]	; (8000cbc <sendVoxels+0x1ac>)
 8000c42:	7818      	ldrb	r0, [r3, #0]
 8000c44:	4b1f      	ldr	r3, [pc, #124]	; (8000cc4 <sendVoxels+0x1b4>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	3b01      	subs	r3, #1
 8000c4a:	b2d9      	uxtb	r1, r3
 8000c4c:	4b1c      	ldr	r3, [pc, #112]	; (8000cc0 <sendVoxels+0x1b0>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	461a      	mov	r2, r3
 8000c52:	f000 fc09 	bl	8001468 <clearVoxel>
        if (selY == 7) {
 8000c56:	4b1b      	ldr	r3, [pc, #108]	; (8000cc4 <sendVoxels+0x1b4>)
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	2b07      	cmp	r3, #7
 8000c5c:	d124      	bne.n	8000ca8 <sendVoxels+0x198>
          sending = 0;
 8000c5e:	4b16      	ldr	r3, [pc, #88]	; (8000cb8 <sendVoxels+0x1a8>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000c64:	e020      	b.n	8000ca8 <sendVoxels+0x198>
        selY--;
 8000c66:	4b17      	ldr	r3, [pc, #92]	; (8000cc4 <sendVoxels+0x1b4>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	3b01      	subs	r3, #1
 8000c6c:	b2da      	uxtb	r2, r3
 8000c6e:	4b15      	ldr	r3, [pc, #84]	; (8000cc4 <sendVoxels+0x1b4>)
 8000c70:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000c72:	4b12      	ldr	r3, [pc, #72]	; (8000cbc <sendVoxels+0x1ac>)
 8000c74:	7818      	ldrb	r0, [r3, #0]
 8000c76:	4b13      	ldr	r3, [pc, #76]	; (8000cc4 <sendVoxels+0x1b4>)
 8000c78:	7819      	ldrb	r1, [r3, #0]
 8000c7a:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <sendVoxels+0x1b0>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	461a      	mov	r2, r3
 8000c80:	f000 fbc2 	bl	8001408 <setVoxel>
        clearVoxel(selX, selY + 1, selZ);
 8000c84:	4b0d      	ldr	r3, [pc, #52]	; (8000cbc <sendVoxels+0x1ac>)
 8000c86:	7818      	ldrb	r0, [r3, #0]
 8000c88:	4b0e      	ldr	r3, [pc, #56]	; (8000cc4 <sendVoxels+0x1b4>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	b2d9      	uxtb	r1, r3
 8000c90:	4b0b      	ldr	r3, [pc, #44]	; (8000cc0 <sendVoxels+0x1b0>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	461a      	mov	r2, r3
 8000c96:	f000 fbe7 	bl	8001468 <clearVoxel>
        if (selY == 0) {
 8000c9a:	4b0a      	ldr	r3, [pc, #40]	; (8000cc4 <sendVoxels+0x1b4>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d102      	bne.n	8000ca8 <sendVoxels+0x198>
          sending = 0;
 8000ca2:	4b05      	ldr	r3, [pc, #20]	; (8000cb8 <sendVoxels+0x1a8>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000ca8:	bf00      	nop
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	200001fb 	.word	0x200001fb
 8000cb4:	200001a0 	.word	0x200001a0
 8000cb8:	200000ed 	.word	0x200000ed
 8000cbc:	200000e9 	.word	0x200000e9
 8000cc0:	200000eb 	.word	0x200000eb
 8000cc4:	200000ea 	.word	0x200000ea
 8000cc8:	200000ec 	.word	0x200000ec

08000ccc <woopWoop>:

void woopWoop() {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  if (loading) {
 8000cd0:	4b2c      	ldr	r3, [pc, #176]	; (8000d84 <woopWoop+0xb8>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d00a      	beq.n	8000cee <woopWoop+0x22>
    clearCube();
 8000cd8:	f000 fe76 	bl	80019c8 <clearCube>
    cubeSize = 2;
 8000cdc:	4b2a      	ldr	r3, [pc, #168]	; (8000d88 <woopWoop+0xbc>)
 8000cde:	2202      	movs	r2, #2
 8000ce0:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 1;
 8000ce2:	4b2a      	ldr	r3, [pc, #168]	; (8000d8c <woopWoop+0xc0>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000ce8:	4b26      	ldr	r3, [pc, #152]	; (8000d84 <woopWoop+0xb8>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000cee:	4b28      	ldr	r3, [pc, #160]	; (8000d90 <woopWoop+0xc4>)
 8000cf0:	881b      	ldrh	r3, [r3, #0]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	b29a      	uxth	r2, r3
 8000cf6:	4b26      	ldr	r3, [pc, #152]	; (8000d90 <woopWoop+0xc4>)
 8000cf8:	801a      	strh	r2, [r3, #0]
  if (timer > WOOP_WOOP_TIME) {
 8000cfa:	4b25      	ldr	r3, [pc, #148]	; (8000d90 <woopWoop+0xc4>)
 8000cfc:	881b      	ldrh	r3, [r3, #0]
 8000cfe:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d93c      	bls.n	8000d80 <woopWoop+0xb4>
    timer = 0;
 8000d06:	4b22      	ldr	r3, [pc, #136]	; (8000d90 <woopWoop+0xc4>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	801a      	strh	r2, [r3, #0]
    if (cubeExpanding) {
 8000d0c:	4b1f      	ldr	r3, [pc, #124]	; (8000d8c <woopWoop+0xc0>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d00d      	beq.n	8000d30 <woopWoop+0x64>
      cubeSize += 2;
 8000d14:	4b1c      	ldr	r3, [pc, #112]	; (8000d88 <woopWoop+0xbc>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	3302      	adds	r3, #2
 8000d1a:	b2da      	uxtb	r2, r3
 8000d1c:	4b1a      	ldr	r3, [pc, #104]	; (8000d88 <woopWoop+0xbc>)
 8000d1e:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8000d20:	4b19      	ldr	r3, [pc, #100]	; (8000d88 <woopWoop+0xbc>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	2b08      	cmp	r3, #8
 8000d26:	d110      	bne.n	8000d4a <woopWoop+0x7e>
        cubeExpanding = 0;
 8000d28:	4b18      	ldr	r3, [pc, #96]	; (8000d8c <woopWoop+0xc0>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
 8000d2e:	e00c      	b.n	8000d4a <woopWoop+0x7e>
      }
    } else {
      cubeSize -= 2;
 8000d30:	4b15      	ldr	r3, [pc, #84]	; (8000d88 <woopWoop+0xbc>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	3b02      	subs	r3, #2
 8000d36:	b2da      	uxtb	r2, r3
 8000d38:	4b13      	ldr	r3, [pc, #76]	; (8000d88 <woopWoop+0xbc>)
 8000d3a:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 2) {
 8000d3c:	4b12      	ldr	r3, [pc, #72]	; (8000d88 <woopWoop+0xbc>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	2b02      	cmp	r3, #2
 8000d42:	d102      	bne.n	8000d4a <woopWoop+0x7e>
        cubeExpanding = 1;
 8000d44:	4b11      	ldr	r3, [pc, #68]	; (8000d8c <woopWoop+0xc0>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	701a      	strb	r2, [r3, #0]
      }
    }
    clearCube();
 8000d4a:	f000 fe3d 	bl	80019c8 <clearCube>
    drawCube(4 - cubeSize / 2, 4 - cubeSize / 2, 4 - cubeSize / 2, cubeSize);
 8000d4e:	4b0e      	ldr	r3, [pc, #56]	; (8000d88 <woopWoop+0xbc>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	085b      	lsrs	r3, r3, #1
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	f1c3 0304 	rsb	r3, r3, #4
 8000d5a:	b2d8      	uxtb	r0, r3
 8000d5c:	4b0a      	ldr	r3, [pc, #40]	; (8000d88 <woopWoop+0xbc>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	085b      	lsrs	r3, r3, #1
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	f1c3 0304 	rsb	r3, r3, #4
 8000d68:	b2d9      	uxtb	r1, r3
 8000d6a:	4b07      	ldr	r3, [pc, #28]	; (8000d88 <woopWoop+0xbc>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	085b      	lsrs	r3, r3, #1
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	f1c3 0304 	rsb	r3, r3, #4
 8000d76:	b2da      	uxtb	r2, r3
 8000d78:	4b03      	ldr	r3, [pc, #12]	; (8000d88 <woopWoop+0xbc>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	f000 fd3a 	bl	80017f4 <drawCube>
  }
} //end woopWoop()
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	200001fb 	.word	0x200001fb
 8000d88:	200000ee 	.word	0x200000ee
 8000d8c:	20000052 	.word	0x20000052
 8000d90:	200001a0 	.word	0x200001a0

08000d94 <glow>:

void glow() {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  if (loading) {
 8000d98:	4b68      	ldr	r3, [pc, #416]	; (8000f3c <glow+0x1a8>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d00a      	beq.n	8000db6 <glow+0x22>
    clearCube();
 8000da0:	f000 fe12 	bl	80019c8 <clearCube>
    glowCount = 0;
 8000da4:	4b66      	ldr	r3, [pc, #408]	; (8000f40 <glow+0x1ac>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	801a      	strh	r2, [r3, #0]
    glowing = 1;
 8000daa:	4b66      	ldr	r3, [pc, #408]	; (8000f44 <glow+0x1b0>)
 8000dac:	2201      	movs	r2, #1
 8000dae:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000db0:	4b62      	ldr	r3, [pc, #392]	; (8000f3c <glow+0x1a8>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000db6:	4b64      	ldr	r3, [pc, #400]	; (8000f48 <glow+0x1b4>)
 8000db8:	881b      	ldrh	r3, [r3, #0]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	b29a      	uxth	r2, r3
 8000dbe:	4b62      	ldr	r3, [pc, #392]	; (8000f48 <glow+0x1b4>)
 8000dc0:	801a      	strh	r2, [r3, #0]
  if (timer > GLOW_TIME) {
 8000dc2:	4b61      	ldr	r3, [pc, #388]	; (8000f48 <glow+0x1b4>)
 8000dc4:	881b      	ldrh	r3, [r3, #0]
 8000dc6:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	f240 80b4 	bls.w	8000f38 <glow+0x1a4>
    timer = 0;
 8000dd0:	4b5d      	ldr	r3, [pc, #372]	; (8000f48 <glow+0x1b4>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	801a      	strh	r2, [r3, #0]
    if (glowing) {
 8000dd6:	4b5b      	ldr	r3, [pc, #364]	; (8000f44 <glow+0x1b0>)
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d05c      	beq.n	8000e98 <glow+0x104>
      if (glowCount < 448) {
 8000dde:	4b58      	ldr	r3, [pc, #352]	; (8000f40 <glow+0x1ac>)
 8000de0:	881b      	ldrh	r3, [r3, #0]
 8000de2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000de6:	d242      	bcs.n	8000e6e <glow+0xda>
        do {
        	selX = rand() % 8;
 8000de8:	f003 fcce 	bl	8004788 <rand>
 8000dec:	4603      	mov	r3, r0
 8000dee:	425a      	negs	r2, r3
 8000df0:	f003 0307 	and.w	r3, r3, #7
 8000df4:	f002 0207 	and.w	r2, r2, #7
 8000df8:	bf58      	it	pl
 8000dfa:	4253      	negpl	r3, r2
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	4b53      	ldr	r3, [pc, #332]	; (8000f4c <glow+0x1b8>)
 8000e00:	701a      	strb	r2, [r3, #0]
        	selY = rand() % 8;
 8000e02:	f003 fcc1 	bl	8004788 <rand>
 8000e06:	4603      	mov	r3, r0
 8000e08:	425a      	negs	r2, r3
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	f002 0207 	and.w	r2, r2, #7
 8000e12:	bf58      	it	pl
 8000e14:	4253      	negpl	r3, r2
 8000e16:	b2da      	uxtb	r2, r3
 8000e18:	4b4d      	ldr	r3, [pc, #308]	; (8000f50 <glow+0x1bc>)
 8000e1a:	701a      	strb	r2, [r3, #0]
        	selZ = rand() % 8;
 8000e1c:	f003 fcb4 	bl	8004788 <rand>
 8000e20:	4603      	mov	r3, r0
 8000e22:	425a      	negs	r2, r3
 8000e24:	f003 0307 	and.w	r3, r3, #7
 8000e28:	f002 0207 	and.w	r2, r2, #7
 8000e2c:	bf58      	it	pl
 8000e2e:	4253      	negpl	r3, r2
 8000e30:	b2da      	uxtb	r2, r3
 8000e32:	4b48      	ldr	r3, [pc, #288]	; (8000f54 <glow+0x1c0>)
 8000e34:	701a      	strb	r2, [r3, #0]
        } while (getVoxel(selX, selY, selZ));
 8000e36:	4b45      	ldr	r3, [pc, #276]	; (8000f4c <glow+0x1b8>)
 8000e38:	7818      	ldrb	r0, [r3, #0]
 8000e3a:	4b45      	ldr	r3, [pc, #276]	; (8000f50 <glow+0x1bc>)
 8000e3c:	7819      	ldrb	r1, [r3, #0]
 8000e3e:	4b45      	ldr	r3, [pc, #276]	; (8000f54 <glow+0x1c0>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	461a      	mov	r2, r3
 8000e44:	f000 fb40 	bl	80014c8 <getVoxel>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d1cc      	bne.n	8000de8 <glow+0x54>
        setVoxel(selX, selY, selZ);
 8000e4e:	4b3f      	ldr	r3, [pc, #252]	; (8000f4c <glow+0x1b8>)
 8000e50:	7818      	ldrb	r0, [r3, #0]
 8000e52:	4b3f      	ldr	r3, [pc, #252]	; (8000f50 <glow+0x1bc>)
 8000e54:	7819      	ldrb	r1, [r3, #0]
 8000e56:	4b3f      	ldr	r3, [pc, #252]	; (8000f54 <glow+0x1c0>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	f000 fad4 	bl	8001408 <setVoxel>
        glowCount++;
 8000e60:	4b37      	ldr	r3, [pc, #220]	; (8000f40 <glow+0x1ac>)
 8000e62:	881b      	ldrh	r3, [r3, #0]
 8000e64:	3301      	adds	r3, #1
 8000e66:	b29a      	uxth	r2, r3
 8000e68:	4b35      	ldr	r3, [pc, #212]	; (8000f40 <glow+0x1ac>)
 8000e6a:	801a      	strh	r2, [r3, #0]
        glowing = 1;
        glowCount = 0;
      }
    }
  }
} //end glow()
 8000e6c:	e064      	b.n	8000f38 <glow+0x1a4>
      } else if (glowCount < 512) {
 8000e6e:	4b34      	ldr	r3, [pc, #208]	; (8000f40 <glow+0x1ac>)
 8000e70:	881b      	ldrh	r3, [r3, #0]
 8000e72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000e76:	d208      	bcs.n	8000e8a <glow+0xf6>
        lightCube();
 8000e78:	f000 fd82 	bl	8001980 <lightCube>
        glowCount++;
 8000e7c:	4b30      	ldr	r3, [pc, #192]	; (8000f40 <glow+0x1ac>)
 8000e7e:	881b      	ldrh	r3, [r3, #0]
 8000e80:	3301      	adds	r3, #1
 8000e82:	b29a      	uxth	r2, r3
 8000e84:	4b2e      	ldr	r3, [pc, #184]	; (8000f40 <glow+0x1ac>)
 8000e86:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000e88:	e056      	b.n	8000f38 <glow+0x1a4>
        glowing = 0;
 8000e8a:	4b2e      	ldr	r3, [pc, #184]	; (8000f44 <glow+0x1b0>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8000e90:	4b2b      	ldr	r3, [pc, #172]	; (8000f40 <glow+0x1ac>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000e96:	e04f      	b.n	8000f38 <glow+0x1a4>
      if (glowCount < 448) {
 8000e98:	4b29      	ldr	r3, [pc, #164]	; (8000f40 <glow+0x1ac>)
 8000e9a:	881b      	ldrh	r3, [r3, #0]
 8000e9c:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000ea0:	d242      	bcs.n	8000f28 <glow+0x194>
          selX = rand() % 8;
 8000ea2:	f003 fc71 	bl	8004788 <rand>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	425a      	negs	r2, r3
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	f002 0207 	and.w	r2, r2, #7
 8000eb2:	bf58      	it	pl
 8000eb4:	4253      	negpl	r3, r2
 8000eb6:	b2da      	uxtb	r2, r3
 8000eb8:	4b24      	ldr	r3, [pc, #144]	; (8000f4c <glow+0x1b8>)
 8000eba:	701a      	strb	r2, [r3, #0]
          selY = rand() % 8;
 8000ebc:	f003 fc64 	bl	8004788 <rand>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	425a      	negs	r2, r3
 8000ec4:	f003 0307 	and.w	r3, r3, #7
 8000ec8:	f002 0207 	and.w	r2, r2, #7
 8000ecc:	bf58      	it	pl
 8000ece:	4253      	negpl	r3, r2
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	4b1f      	ldr	r3, [pc, #124]	; (8000f50 <glow+0x1bc>)
 8000ed4:	701a      	strb	r2, [r3, #0]
          selZ = rand() % 8;
 8000ed6:	f003 fc57 	bl	8004788 <rand>
 8000eda:	4603      	mov	r3, r0
 8000edc:	425a      	negs	r2, r3
 8000ede:	f003 0307 	and.w	r3, r3, #7
 8000ee2:	f002 0207 	and.w	r2, r2, #7
 8000ee6:	bf58      	it	pl
 8000ee8:	4253      	negpl	r3, r2
 8000eea:	b2da      	uxtb	r2, r3
 8000eec:	4b19      	ldr	r3, [pc, #100]	; (8000f54 <glow+0x1c0>)
 8000eee:	701a      	strb	r2, [r3, #0]
        } while (!getVoxel(selX, selY, selZ));
 8000ef0:	4b16      	ldr	r3, [pc, #88]	; (8000f4c <glow+0x1b8>)
 8000ef2:	7818      	ldrb	r0, [r3, #0]
 8000ef4:	4b16      	ldr	r3, [pc, #88]	; (8000f50 <glow+0x1bc>)
 8000ef6:	7819      	ldrb	r1, [r3, #0]
 8000ef8:	4b16      	ldr	r3, [pc, #88]	; (8000f54 <glow+0x1c0>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	461a      	mov	r2, r3
 8000efe:	f000 fae3 	bl	80014c8 <getVoxel>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d0cc      	beq.n	8000ea2 <glow+0x10e>
        clearVoxel(selX, selY, selZ);
 8000f08:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <glow+0x1b8>)
 8000f0a:	7818      	ldrb	r0, [r3, #0]
 8000f0c:	4b10      	ldr	r3, [pc, #64]	; (8000f50 <glow+0x1bc>)
 8000f0e:	7819      	ldrb	r1, [r3, #0]
 8000f10:	4b10      	ldr	r3, [pc, #64]	; (8000f54 <glow+0x1c0>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	461a      	mov	r2, r3
 8000f16:	f000 faa7 	bl	8001468 <clearVoxel>
        glowCount++;
 8000f1a:	4b09      	ldr	r3, [pc, #36]	; (8000f40 <glow+0x1ac>)
 8000f1c:	881b      	ldrh	r3, [r3, #0]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	b29a      	uxth	r2, r3
 8000f22:	4b07      	ldr	r3, [pc, #28]	; (8000f40 <glow+0x1ac>)
 8000f24:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000f26:	e007      	b.n	8000f38 <glow+0x1a4>
        clearCube();
 8000f28:	f000 fd4e 	bl	80019c8 <clearCube>
        glowing = 1;
 8000f2c:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <glow+0x1b0>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8000f32:	4b03      	ldr	r3, [pc, #12]	; (8000f40 <glow+0x1ac>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	200001fb 	.word	0x200001fb
 8000f40:	200000f0 	.word	0x200000f0
 8000f44:	200001f9 	.word	0x200001f9
 8000f48:	200001a0 	.word	0x200001a0
 8000f4c:	200000e9 	.word	0x200000e9
 8000f50:	200000ea 	.word	0x200000ea
 8000f54:	200000eb 	.word	0x200000eb

08000f58 <text>:

void text(char string[], uint8_t len) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	460b      	mov	r3, r1
 8000f62:	70fb      	strb	r3, [r7, #3]
  if (loading) {
 8000f64:	4b30      	ldr	r3, [pc, #192]	; (8001028 <text+0xd0>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d00a      	beq.n	8000f82 <text+0x2a>
    clearCube();
 8000f6c:	f000 fd2c 	bl	80019c8 <clearCube>
    charPosition = -1;
 8000f70:	4b2e      	ldr	r3, [pc, #184]	; (800102c <text+0xd4>)
 8000f72:	22ff      	movs	r2, #255	; 0xff
 8000f74:	701a      	strb	r2, [r3, #0]
    charCounter = 0;
 8000f76:	4b2e      	ldr	r3, [pc, #184]	; (8001030 <text+0xd8>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000f7c:	4b2a      	ldr	r3, [pc, #168]	; (8001028 <text+0xd0>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 8000f82:	4b2c      	ldr	r3, [pc, #176]	; (8001034 <text+0xdc>)
 8000f84:	881b      	ldrh	r3, [r3, #0]
 8000f86:	3301      	adds	r3, #1
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	4b2a      	ldr	r3, [pc, #168]	; (8001034 <text+0xdc>)
 8000f8c:	801a      	strh	r2, [r3, #0]
  if (timer > TEXT_TIME) {
 8000f8e:	4b29      	ldr	r3, [pc, #164]	; (8001034 <text+0xdc>)
 8000f90:	881b      	ldrh	r3, [r3, #0]
 8000f92:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d941      	bls.n	800101e <text+0xc6>
    timer = 0;
 8000f9a:	4b26      	ldr	r3, [pc, #152]	; (8001034 <text+0xdc>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	801a      	strh	r2, [r3, #0]

    shift(NEG_Z);
 8000fa0:	2003      	movs	r0, #3
 8000fa2:	f000 faf9 	bl	8001598 <shift>
    charPosition++;
 8000fa6:	4b21      	ldr	r3, [pc, #132]	; (800102c <text+0xd4>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	3301      	adds	r3, #1
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	4b1f      	ldr	r3, [pc, #124]	; (800102c <text+0xd4>)
 8000fb0:	701a      	strb	r2, [r3, #0]

    if (charPosition == 7) {
 8000fb2:	4b1e      	ldr	r3, [pc, #120]	; (800102c <text+0xd4>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b07      	cmp	r3, #7
 8000fb8:	d112      	bne.n	8000fe0 <text+0x88>
      charCounter++;
 8000fba:	4b1d      	ldr	r3, [pc, #116]	; (8001030 <text+0xd8>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	b2da      	uxtb	r2, r3
 8000fc2:	4b1b      	ldr	r3, [pc, #108]	; (8001030 <text+0xd8>)
 8000fc4:	701a      	strb	r2, [r3, #0]
      if (charCounter > len - 1) {
 8000fc6:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <text+0xd8>)
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	461a      	mov	r2, r3
 8000fcc:	78fb      	ldrb	r3, [r7, #3]
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	dd02      	ble.n	8000fda <text+0x82>
        charCounter = 0;
 8000fd4:	4b16      	ldr	r3, [pc, #88]	; (8001030 <text+0xd8>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	701a      	strb	r2, [r3, #0]
      }
      charPosition = 0;
 8000fda:	4b14      	ldr	r3, [pc, #80]	; (800102c <text+0xd4>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	701a      	strb	r2, [r3, #0]
    }

    if (charPosition == 0) {
 8000fe0:	4b12      	ldr	r3, [pc, #72]	; (800102c <text+0xd4>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d11a      	bne.n	800101e <text+0xc6>
      for (uint8_t i = 0; i < 8; i++) {
 8000fe8:	2300      	movs	r3, #0
 8000fea:	73fb      	strb	r3, [r7, #15]
 8000fec:	e014      	b.n	8001018 <text+0xc0>
        cube[i][0] = characters[string[charCounter] - '0'][i];
 8000fee:	4b10      	ldr	r3, [pc, #64]	; (8001030 <text+0xd8>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8000ffe:	7bfa      	ldrb	r2, [r7, #15]
 8001000:	7bfb      	ldrb	r3, [r7, #15]
 8001002:	480d      	ldr	r0, [pc, #52]	; (8001038 <text+0xe0>)
 8001004:	00c9      	lsls	r1, r1, #3
 8001006:	4401      	add	r1, r0
 8001008:	440a      	add	r2, r1
 800100a:	7811      	ldrb	r1, [r2, #0]
 800100c:	4a0b      	ldr	r2, [pc, #44]	; (800103c <text+0xe4>)
 800100e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
      for (uint8_t i = 0; i < 8; i++) {
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	3301      	adds	r3, #1
 8001016:	73fb      	strb	r3, [r7, #15]
 8001018:	7bfb      	ldrb	r3, [r7, #15]
 800101a:	2b07      	cmp	r3, #7
 800101c:	d9e7      	bls.n	8000fee <text+0x96>
      }
    }
  }
} //end text()
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	200001fb 	.word	0x200001fb
 800102c:	200000f3 	.word	0x200000f3
 8001030:	200000f2 	.word	0x200000f2
 8001034:	200001a0 	.word	0x200001a0
 8001038:	20000000 	.word	0x20000000
 800103c:	200001a8 	.word	0x200001a8

08001040 <lit>:

void lit() {
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
  if (loading) {
 8001046:	4b13      	ldr	r3, [pc, #76]	; (8001094 <lit+0x54>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d01e      	beq.n	800108c <lit+0x4c>
    clearCube();
 800104e:	f000 fcbb 	bl	80019c8 <clearCube>
    for(uint8_t i=0; i<8; i++) {
 8001052:	2300      	movs	r3, #0
 8001054:	71fb      	strb	r3, [r7, #7]
 8001056:	e013      	b.n	8001080 <lit+0x40>
      for(uint8_t j=0; j<8; j++) {
 8001058:	2300      	movs	r3, #0
 800105a:	71bb      	strb	r3, [r7, #6]
 800105c:	e00a      	b.n	8001074 <lit+0x34>
        cube[i][j] = 0xFF;
 800105e:	79fa      	ldrb	r2, [r7, #7]
 8001060:	79bb      	ldrb	r3, [r7, #6]
 8001062:	490d      	ldr	r1, [pc, #52]	; (8001098 <lit+0x58>)
 8001064:	00d2      	lsls	r2, r2, #3
 8001066:	440a      	add	r2, r1
 8001068:	4413      	add	r3, r2
 800106a:	22ff      	movs	r2, #255	; 0xff
 800106c:	701a      	strb	r2, [r3, #0]
      for(uint8_t j=0; j<8; j++) {
 800106e:	79bb      	ldrb	r3, [r7, #6]
 8001070:	3301      	adds	r3, #1
 8001072:	71bb      	strb	r3, [r7, #6]
 8001074:	79bb      	ldrb	r3, [r7, #6]
 8001076:	2b07      	cmp	r3, #7
 8001078:	d9f1      	bls.n	800105e <lit+0x1e>
    for(uint8_t i=0; i<8; i++) {
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	3301      	adds	r3, #1
 800107e:	71fb      	strb	r3, [r7, #7]
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	2b07      	cmp	r3, #7
 8001084:	d9e8      	bls.n	8001058 <lit+0x18>
      }
    }
    loading = 0;
 8001086:	4b03      	ldr	r3, [pc, #12]	; (8001094 <lit+0x54>)
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]
  }
} //end lit()
 800108c:	bf00      	nop
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	200001fb 	.word	0x200001fb
 8001098:	200001a8 	.word	0x200001a8

0800109c <cubeJump>:

void cubeJump() {
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  if (loading) {
 80010a0:	4b95      	ldr	r3, [pc, #596]	; (80012f8 <cubeJump+0x25c>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d037      	beq.n	8001118 <cubeJump+0x7c>
    clearCube();
 80010a8:	f000 fc8e 	bl	80019c8 <clearCube>
    xPos = (rand() % 2) * 7;
 80010ac:	f003 fb6c 	bl	8004788 <rand>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	bfb8      	it	lt
 80010ba:	425b      	neglt	r3, r3
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	461a      	mov	r2, r3
 80010c0:	00d2      	lsls	r2, r2, #3
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	b2da      	uxtb	r2, r3
 80010c6:	4b8d      	ldr	r3, [pc, #564]	; (80012fc <cubeJump+0x260>)
 80010c8:	701a      	strb	r2, [r3, #0]
    yPos = (rand() % 2) * 7;
 80010ca:	f003 fb5d 	bl	8004788 <rand>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	bfb8      	it	lt
 80010d8:	425b      	neglt	r3, r3
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	461a      	mov	r2, r3
 80010de:	00d2      	lsls	r2, r2, #3
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	4b86      	ldr	r3, [pc, #536]	; (8001300 <cubeJump+0x264>)
 80010e6:	701a      	strb	r2, [r3, #0]
    zPos = (rand() % 2) * 7;
 80010e8:	f003 fb4e 	bl	8004788 <rand>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	f003 0301 	and.w	r3, r3, #1
 80010f4:	bfb8      	it	lt
 80010f6:	425b      	neglt	r3, r3
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	461a      	mov	r2, r3
 80010fc:	00d2      	lsls	r2, r2, #3
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	b2da      	uxtb	r2, r3
 8001102:	4b80      	ldr	r3, [pc, #512]	; (8001304 <cubeJump+0x268>)
 8001104:	701a      	strb	r2, [r3, #0]
    cubeSize = 8;
 8001106:	4b80      	ldr	r3, [pc, #512]	; (8001308 <cubeJump+0x26c>)
 8001108:	2208      	movs	r2, #8
 800110a:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 0;
 800110c:	4b7f      	ldr	r3, [pc, #508]	; (800130c <cubeJump+0x270>)
 800110e:	2200      	movs	r2, #0
 8001110:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8001112:	4b79      	ldr	r3, [pc, #484]	; (80012f8 <cubeJump+0x25c>)
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8001118:	4b7d      	ldr	r3, [pc, #500]	; (8001310 <cubeJump+0x274>)
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	3301      	adds	r3, #1
 800111e:	b29a      	uxth	r2, r3
 8001120:	4b7b      	ldr	r3, [pc, #492]	; (8001310 <cubeJump+0x274>)
 8001122:	801a      	strh	r2, [r3, #0]
  if (timer > CUBE_JUMP_TIME) {
 8001124:	4b7a      	ldr	r3, [pc, #488]	; (8001310 <cubeJump+0x274>)
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 800112c:	4293      	cmp	r3, r2
 800112e:	f240 815f 	bls.w	80013f0 <cubeJump+0x354>
    timer = 0;
 8001132:	4b77      	ldr	r3, [pc, #476]	; (8001310 <cubeJump+0x274>)
 8001134:	2200      	movs	r2, #0
 8001136:	801a      	strh	r2, [r3, #0]
    clearCube();
 8001138:	f000 fc46 	bl	80019c8 <clearCube>
    if (xPos == 0 && yPos == 0 && zPos == 0) {
 800113c:	4b6f      	ldr	r3, [pc, #444]	; (80012fc <cubeJump+0x260>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d112      	bne.n	800116a <cubeJump+0xce>
 8001144:	4b6e      	ldr	r3, [pc, #440]	; (8001300 <cubeJump+0x264>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d10e      	bne.n	800116a <cubeJump+0xce>
 800114c:	4b6d      	ldr	r3, [pc, #436]	; (8001304 <cubeJump+0x268>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d10a      	bne.n	800116a <cubeJump+0xce>
      drawCube(xPos, yPos, zPos, cubeSize);
 8001154:	4b69      	ldr	r3, [pc, #420]	; (80012fc <cubeJump+0x260>)
 8001156:	7818      	ldrb	r0, [r3, #0]
 8001158:	4b69      	ldr	r3, [pc, #420]	; (8001300 <cubeJump+0x264>)
 800115a:	7819      	ldrb	r1, [r3, #0]
 800115c:	4b69      	ldr	r3, [pc, #420]	; (8001304 <cubeJump+0x268>)
 800115e:	781a      	ldrb	r2, [r3, #0]
 8001160:	4b69      	ldr	r3, [pc, #420]	; (8001308 <cubeJump+0x26c>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	f000 fb46 	bl	80017f4 <drawCube>
 8001168:	e0f6      	b.n	8001358 <cubeJump+0x2bc>
    } else if (xPos == 7 && yPos == 7 && zPos == 7) {
 800116a:	4b64      	ldr	r3, [pc, #400]	; (80012fc <cubeJump+0x260>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b07      	cmp	r3, #7
 8001170:	d124      	bne.n	80011bc <cubeJump+0x120>
 8001172:	4b63      	ldr	r3, [pc, #396]	; (8001300 <cubeJump+0x264>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b07      	cmp	r3, #7
 8001178:	d120      	bne.n	80011bc <cubeJump+0x120>
 800117a:	4b62      	ldr	r3, [pc, #392]	; (8001304 <cubeJump+0x268>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b07      	cmp	r3, #7
 8001180:	d11c      	bne.n	80011bc <cubeJump+0x120>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 8001182:	4b5e      	ldr	r3, [pc, #376]	; (80012fc <cubeJump+0x260>)
 8001184:	781a      	ldrb	r2, [r3, #0]
 8001186:	4b60      	ldr	r3, [pc, #384]	; (8001308 <cubeJump+0x26c>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	b2db      	uxtb	r3, r3
 800118e:	3301      	adds	r3, #1
 8001190:	b2d8      	uxtb	r0, r3
 8001192:	4b5b      	ldr	r3, [pc, #364]	; (8001300 <cubeJump+0x264>)
 8001194:	781a      	ldrb	r2, [r3, #0]
 8001196:	4b5c      	ldr	r3, [pc, #368]	; (8001308 <cubeJump+0x26c>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	b2db      	uxtb	r3, r3
 800119e:	3301      	adds	r3, #1
 80011a0:	b2d9      	uxtb	r1, r3
 80011a2:	4b58      	ldr	r3, [pc, #352]	; (8001304 <cubeJump+0x268>)
 80011a4:	781a      	ldrb	r2, [r3, #0]
 80011a6:	4b58      	ldr	r3, [pc, #352]	; (8001308 <cubeJump+0x26c>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	3301      	adds	r3, #1
 80011b0:	b2da      	uxtb	r2, r3
 80011b2:	4b55      	ldr	r3, [pc, #340]	; (8001308 <cubeJump+0x26c>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	f000 fb1d 	bl	80017f4 <drawCube>
 80011ba:	e0cd      	b.n	8001358 <cubeJump+0x2bc>
    } else if (xPos == 7 && yPos == 0 && zPos == 0) {
 80011bc:	4b4f      	ldr	r3, [pc, #316]	; (80012fc <cubeJump+0x260>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2b07      	cmp	r3, #7
 80011c2:	d118      	bne.n	80011f6 <cubeJump+0x15a>
 80011c4:	4b4e      	ldr	r3, [pc, #312]	; (8001300 <cubeJump+0x264>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d114      	bne.n	80011f6 <cubeJump+0x15a>
 80011cc:	4b4d      	ldr	r3, [pc, #308]	; (8001304 <cubeJump+0x268>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d110      	bne.n	80011f6 <cubeJump+0x15a>
      drawCube(xPos + 1 - cubeSize, yPos, zPos, cubeSize);
 80011d4:	4b49      	ldr	r3, [pc, #292]	; (80012fc <cubeJump+0x260>)
 80011d6:	781a      	ldrb	r2, [r3, #0]
 80011d8:	4b4b      	ldr	r3, [pc, #300]	; (8001308 <cubeJump+0x26c>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	3301      	adds	r3, #1
 80011e2:	b2d8      	uxtb	r0, r3
 80011e4:	4b46      	ldr	r3, [pc, #280]	; (8001300 <cubeJump+0x264>)
 80011e6:	7819      	ldrb	r1, [r3, #0]
 80011e8:	4b46      	ldr	r3, [pc, #280]	; (8001304 <cubeJump+0x268>)
 80011ea:	781a      	ldrb	r2, [r3, #0]
 80011ec:	4b46      	ldr	r3, [pc, #280]	; (8001308 <cubeJump+0x26c>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	f000 fb00 	bl	80017f4 <drawCube>
 80011f4:	e0b0      	b.n	8001358 <cubeJump+0x2bc>
    } else if (xPos == 0 && yPos == 7 && zPos == 0) {
 80011f6:	4b41      	ldr	r3, [pc, #260]	; (80012fc <cubeJump+0x260>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d118      	bne.n	8001230 <cubeJump+0x194>
 80011fe:	4b40      	ldr	r3, [pc, #256]	; (8001300 <cubeJump+0x264>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	2b07      	cmp	r3, #7
 8001204:	d114      	bne.n	8001230 <cubeJump+0x194>
 8001206:	4b3f      	ldr	r3, [pc, #252]	; (8001304 <cubeJump+0x268>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d110      	bne.n	8001230 <cubeJump+0x194>
      drawCube(xPos, yPos + 1 - cubeSize, zPos, cubeSize);
 800120e:	4b3b      	ldr	r3, [pc, #236]	; (80012fc <cubeJump+0x260>)
 8001210:	7818      	ldrb	r0, [r3, #0]
 8001212:	4b3b      	ldr	r3, [pc, #236]	; (8001300 <cubeJump+0x264>)
 8001214:	781a      	ldrb	r2, [r3, #0]
 8001216:	4b3c      	ldr	r3, [pc, #240]	; (8001308 <cubeJump+0x26c>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	b2db      	uxtb	r3, r3
 800121e:	3301      	adds	r3, #1
 8001220:	b2d9      	uxtb	r1, r3
 8001222:	4b38      	ldr	r3, [pc, #224]	; (8001304 <cubeJump+0x268>)
 8001224:	781a      	ldrb	r2, [r3, #0]
 8001226:	4b38      	ldr	r3, [pc, #224]	; (8001308 <cubeJump+0x26c>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	f000 fae3 	bl	80017f4 <drawCube>
 800122e:	e093      	b.n	8001358 <cubeJump+0x2bc>
    } else if (xPos == 0 && yPos == 0 && zPos == 7) {
 8001230:	4b32      	ldr	r3, [pc, #200]	; (80012fc <cubeJump+0x260>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d118      	bne.n	800126a <cubeJump+0x1ce>
 8001238:	4b31      	ldr	r3, [pc, #196]	; (8001300 <cubeJump+0x264>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d114      	bne.n	800126a <cubeJump+0x1ce>
 8001240:	4b30      	ldr	r3, [pc, #192]	; (8001304 <cubeJump+0x268>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	2b07      	cmp	r3, #7
 8001246:	d110      	bne.n	800126a <cubeJump+0x1ce>
      drawCube(xPos, yPos, zPos + 1 - cubeSize, cubeSize);
 8001248:	4b2c      	ldr	r3, [pc, #176]	; (80012fc <cubeJump+0x260>)
 800124a:	7818      	ldrb	r0, [r3, #0]
 800124c:	4b2c      	ldr	r3, [pc, #176]	; (8001300 <cubeJump+0x264>)
 800124e:	7819      	ldrb	r1, [r3, #0]
 8001250:	4b2c      	ldr	r3, [pc, #176]	; (8001304 <cubeJump+0x268>)
 8001252:	781a      	ldrb	r2, [r3, #0]
 8001254:	4b2c      	ldr	r3, [pc, #176]	; (8001308 <cubeJump+0x26c>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	b2db      	uxtb	r3, r3
 800125c:	3301      	adds	r3, #1
 800125e:	b2da      	uxtb	r2, r3
 8001260:	4b29      	ldr	r3, [pc, #164]	; (8001308 <cubeJump+0x26c>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	f000 fac6 	bl	80017f4 <drawCube>
 8001268:	e076      	b.n	8001358 <cubeJump+0x2bc>
    } else if (xPos == 7 && yPos == 7 && zPos == 0) {
 800126a:	4b24      	ldr	r3, [pc, #144]	; (80012fc <cubeJump+0x260>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b07      	cmp	r3, #7
 8001270:	d11e      	bne.n	80012b0 <cubeJump+0x214>
 8001272:	4b23      	ldr	r3, [pc, #140]	; (8001300 <cubeJump+0x264>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b07      	cmp	r3, #7
 8001278:	d11a      	bne.n	80012b0 <cubeJump+0x214>
 800127a:	4b22      	ldr	r3, [pc, #136]	; (8001304 <cubeJump+0x268>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d116      	bne.n	80012b0 <cubeJump+0x214>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos, cubeSize);
 8001282:	4b1e      	ldr	r3, [pc, #120]	; (80012fc <cubeJump+0x260>)
 8001284:	781a      	ldrb	r2, [r3, #0]
 8001286:	4b20      	ldr	r3, [pc, #128]	; (8001308 <cubeJump+0x26c>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	b2db      	uxtb	r3, r3
 800128e:	3301      	adds	r3, #1
 8001290:	b2d8      	uxtb	r0, r3
 8001292:	4b1b      	ldr	r3, [pc, #108]	; (8001300 <cubeJump+0x264>)
 8001294:	781a      	ldrb	r2, [r3, #0]
 8001296:	4b1c      	ldr	r3, [pc, #112]	; (8001308 <cubeJump+0x26c>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	b2db      	uxtb	r3, r3
 800129e:	3301      	adds	r3, #1
 80012a0:	b2d9      	uxtb	r1, r3
 80012a2:	4b18      	ldr	r3, [pc, #96]	; (8001304 <cubeJump+0x268>)
 80012a4:	781a      	ldrb	r2, [r3, #0]
 80012a6:	4b18      	ldr	r3, [pc, #96]	; (8001308 <cubeJump+0x26c>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	f000 faa3 	bl	80017f4 <drawCube>
 80012ae:	e053      	b.n	8001358 <cubeJump+0x2bc>
    } else if (xPos == 0 && yPos == 7 && zPos == 7) {
 80012b0:	4b12      	ldr	r3, [pc, #72]	; (80012fc <cubeJump+0x260>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d12d      	bne.n	8001314 <cubeJump+0x278>
 80012b8:	4b11      	ldr	r3, [pc, #68]	; (8001300 <cubeJump+0x264>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b07      	cmp	r3, #7
 80012be:	d129      	bne.n	8001314 <cubeJump+0x278>
 80012c0:	4b10      	ldr	r3, [pc, #64]	; (8001304 <cubeJump+0x268>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b07      	cmp	r3, #7
 80012c6:	d125      	bne.n	8001314 <cubeJump+0x278>
      drawCube(xPos, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 80012c8:	4b0c      	ldr	r3, [pc, #48]	; (80012fc <cubeJump+0x260>)
 80012ca:	7818      	ldrb	r0, [r3, #0]
 80012cc:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <cubeJump+0x264>)
 80012ce:	781a      	ldrb	r2, [r3, #0]
 80012d0:	4b0d      	ldr	r3, [pc, #52]	; (8001308 <cubeJump+0x26c>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	3301      	adds	r3, #1
 80012da:	b2d9      	uxtb	r1, r3
 80012dc:	4b09      	ldr	r3, [pc, #36]	; (8001304 <cubeJump+0x268>)
 80012de:	781a      	ldrb	r2, [r3, #0]
 80012e0:	4b09      	ldr	r3, [pc, #36]	; (8001308 <cubeJump+0x26c>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	3301      	adds	r3, #1
 80012ea:	b2da      	uxtb	r2, r3
 80012ec:	4b06      	ldr	r3, [pc, #24]	; (8001308 <cubeJump+0x26c>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	f000 fa80 	bl	80017f4 <drawCube>
 80012f4:	e030      	b.n	8001358 <cubeJump+0x2bc>
 80012f6:	bf00      	nop
 80012f8:	200001fb 	.word	0x200001fb
 80012fc:	200001f8 	.word	0x200001f8
 8001300:	200001e8 	.word	0x200001e8
 8001304:	20000199 	.word	0x20000199
 8001308:	200000ee 	.word	0x200000ee
 800130c:	20000052 	.word	0x20000052
 8001310:	200001a0 	.word	0x200001a0
    } else if (xPos == 7 && yPos == 0 && zPos == 7) {
 8001314:	4b37      	ldr	r3, [pc, #220]	; (80013f4 <cubeJump+0x358>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b07      	cmp	r3, #7
 800131a:	d11d      	bne.n	8001358 <cubeJump+0x2bc>
 800131c:	4b36      	ldr	r3, [pc, #216]	; (80013f8 <cubeJump+0x35c>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d119      	bne.n	8001358 <cubeJump+0x2bc>
 8001324:	4b35      	ldr	r3, [pc, #212]	; (80013fc <cubeJump+0x360>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b07      	cmp	r3, #7
 800132a:	d115      	bne.n	8001358 <cubeJump+0x2bc>
      drawCube(xPos + 1 - cubeSize, yPos, zPos + 1 - cubeSize, cubeSize);
 800132c:	4b31      	ldr	r3, [pc, #196]	; (80013f4 <cubeJump+0x358>)
 800132e:	781a      	ldrb	r2, [r3, #0]
 8001330:	4b33      	ldr	r3, [pc, #204]	; (8001400 <cubeJump+0x364>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	b2db      	uxtb	r3, r3
 8001338:	3301      	adds	r3, #1
 800133a:	b2d8      	uxtb	r0, r3
 800133c:	4b2e      	ldr	r3, [pc, #184]	; (80013f8 <cubeJump+0x35c>)
 800133e:	7819      	ldrb	r1, [r3, #0]
 8001340:	4b2e      	ldr	r3, [pc, #184]	; (80013fc <cubeJump+0x360>)
 8001342:	781a      	ldrb	r2, [r3, #0]
 8001344:	4b2e      	ldr	r3, [pc, #184]	; (8001400 <cubeJump+0x364>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	b2db      	uxtb	r3, r3
 800134c:	3301      	adds	r3, #1
 800134e:	b2da      	uxtb	r2, r3
 8001350:	4b2b      	ldr	r3, [pc, #172]	; (8001400 <cubeJump+0x364>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	f000 fa4e 	bl	80017f4 <drawCube>
    }
    if (cubeExpanding) {
 8001358:	4b2a      	ldr	r3, [pc, #168]	; (8001404 <cubeJump+0x368>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d03a      	beq.n	80013d6 <cubeJump+0x33a>
      cubeSize++;
 8001360:	4b27      	ldr	r3, [pc, #156]	; (8001400 <cubeJump+0x364>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	3301      	adds	r3, #1
 8001366:	b2da      	uxtb	r2, r3
 8001368:	4b25      	ldr	r3, [pc, #148]	; (8001400 <cubeJump+0x364>)
 800136a:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 800136c:	4b24      	ldr	r3, [pc, #144]	; (8001400 <cubeJump+0x364>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b08      	cmp	r3, #8
 8001372:	d13d      	bne.n	80013f0 <cubeJump+0x354>
        cubeExpanding = 0;
 8001374:	4b23      	ldr	r3, [pc, #140]	; (8001404 <cubeJump+0x368>)
 8001376:	2200      	movs	r2, #0
 8001378:	701a      	strb	r2, [r3, #0]
        xPos = (rand() % 2) * 7;
 800137a:	f003 fa05 	bl	8004788 <rand>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	bfb8      	it	lt
 8001388:	425b      	neglt	r3, r3
 800138a:	b2db      	uxtb	r3, r3
 800138c:	461a      	mov	r2, r3
 800138e:	00d2      	lsls	r2, r2, #3
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	b2da      	uxtb	r2, r3
 8001394:	4b17      	ldr	r3, [pc, #92]	; (80013f4 <cubeJump+0x358>)
 8001396:	701a      	strb	r2, [r3, #0]
        yPos = (rand() % 2) * 7;
 8001398:	f003 f9f6 	bl	8004788 <rand>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	bfb8      	it	lt
 80013a6:	425b      	neglt	r3, r3
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	461a      	mov	r2, r3
 80013ac:	00d2      	lsls	r2, r2, #3
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	b2da      	uxtb	r2, r3
 80013b2:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <cubeJump+0x35c>)
 80013b4:	701a      	strb	r2, [r3, #0]
        zPos = (rand() % 2) * 7;
 80013b6:	f003 f9e7 	bl	8004788 <rand>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	bfb8      	it	lt
 80013c4:	425b      	neglt	r3, r3
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	461a      	mov	r2, r3
 80013ca:	00d2      	lsls	r2, r2, #3
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	4b0a      	ldr	r3, [pc, #40]	; (80013fc <cubeJump+0x360>)
 80013d2:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
        cubeExpanding = 1;
      }
    }
  }
} //end cubeJump()
 80013d4:	e00c      	b.n	80013f0 <cubeJump+0x354>
      cubeSize--;
 80013d6:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <cubeJump+0x364>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	3b01      	subs	r3, #1
 80013dc:	b2da      	uxtb	r2, r3
 80013de:	4b08      	ldr	r3, [pc, #32]	; (8001400 <cubeJump+0x364>)
 80013e0:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
 80013e2:	4b07      	ldr	r3, [pc, #28]	; (8001400 <cubeJump+0x364>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d102      	bne.n	80013f0 <cubeJump+0x354>
        cubeExpanding = 1;
 80013ea:	4b06      	ldr	r3, [pc, #24]	; (8001404 <cubeJump+0x368>)
 80013ec:	2201      	movs	r2, #1
 80013ee:	701a      	strb	r2, [r3, #0]
} //end cubeJump()
 80013f0:	bf00      	nop
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	200001f8 	.word	0x200001f8
 80013f8:	200001e8 	.word	0x200001e8
 80013fc:	20000199 	.word	0x20000199
 8001400:	200000ee 	.word	0x200000ee
 8001404:	20000052 	.word	0x20000052

08001408 <setVoxel>:


void setVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
 8001412:	460b      	mov	r3, r1
 8001414:	71bb      	strb	r3, [r7, #6]
 8001416:	4613      	mov	r3, r2
 8001418:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] |= (0x01 << x);
 800141a:	79bb      	ldrb	r3, [r7, #6]
 800141c:	f1c3 0207 	rsb	r2, r3, #7
 8001420:	797b      	ldrb	r3, [r7, #5]
 8001422:	f1c3 0307 	rsb	r3, r3, #7
 8001426:	490f      	ldr	r1, [pc, #60]	; (8001464 <setVoxel+0x5c>)
 8001428:	00d2      	lsls	r2, r2, #3
 800142a:	440a      	add	r2, r1
 800142c:	4413      	add	r3, r2
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	b25a      	sxtb	r2, r3
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	2101      	movs	r1, #1
 8001436:	fa01 f303 	lsl.w	r3, r1, r3
 800143a:	b25b      	sxtb	r3, r3
 800143c:	4313      	orrs	r3, r2
 800143e:	b259      	sxtb	r1, r3
 8001440:	79bb      	ldrb	r3, [r7, #6]
 8001442:	f1c3 0207 	rsb	r2, r3, #7
 8001446:	797b      	ldrb	r3, [r7, #5]
 8001448:	f1c3 0307 	rsb	r3, r3, #7
 800144c:	b2c8      	uxtb	r0, r1
 800144e:	4905      	ldr	r1, [pc, #20]	; (8001464 <setVoxel+0x5c>)
 8001450:	00d2      	lsls	r2, r2, #3
 8001452:	440a      	add	r2, r1
 8001454:	4413      	add	r3, r2
 8001456:	4602      	mov	r2, r0
 8001458:	701a      	strb	r2, [r3, #0]
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr
 8001464:	200001a8 	.word	0x200001a8

08001468 <clearVoxel>:

void clearVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	71fb      	strb	r3, [r7, #7]
 8001472:	460b      	mov	r3, r1
 8001474:	71bb      	strb	r3, [r7, #6]
 8001476:	4613      	mov	r3, r2
 8001478:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] ^= (0x01 << x);
 800147a:	79bb      	ldrb	r3, [r7, #6]
 800147c:	f1c3 0207 	rsb	r2, r3, #7
 8001480:	797b      	ldrb	r3, [r7, #5]
 8001482:	f1c3 0307 	rsb	r3, r3, #7
 8001486:	490f      	ldr	r1, [pc, #60]	; (80014c4 <clearVoxel+0x5c>)
 8001488:	00d2      	lsls	r2, r2, #3
 800148a:	440a      	add	r2, r1
 800148c:	4413      	add	r3, r2
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	b25a      	sxtb	r2, r3
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	2101      	movs	r1, #1
 8001496:	fa01 f303 	lsl.w	r3, r1, r3
 800149a:	b25b      	sxtb	r3, r3
 800149c:	4053      	eors	r3, r2
 800149e:	b259      	sxtb	r1, r3
 80014a0:	79bb      	ldrb	r3, [r7, #6]
 80014a2:	f1c3 0207 	rsb	r2, r3, #7
 80014a6:	797b      	ldrb	r3, [r7, #5]
 80014a8:	f1c3 0307 	rsb	r3, r3, #7
 80014ac:	b2c8      	uxtb	r0, r1
 80014ae:	4905      	ldr	r1, [pc, #20]	; (80014c4 <clearVoxel+0x5c>)
 80014b0:	00d2      	lsls	r2, r2, #3
 80014b2:	440a      	add	r2, r1
 80014b4:	4413      	add	r3, r2
 80014b6:	4602      	mov	r2, r0
 80014b8:	701a      	strb	r2, [r3, #0]
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr
 80014c4:	200001a8 	.word	0x200001a8

080014c8 <getVoxel>:

uint8_t getVoxel(uint8_t x, uint8_t y, uint8_t z) {
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	71fb      	strb	r3, [r7, #7]
 80014d2:	460b      	mov	r3, r1
 80014d4:	71bb      	strb	r3, [r7, #6]
 80014d6:	4613      	mov	r3, r2
 80014d8:	717b      	strb	r3, [r7, #5]
  return (cube[7 - y][7 - z] & (0x01 << x)) == (0x01 << x);
 80014da:	79bb      	ldrb	r3, [r7, #6]
 80014dc:	f1c3 0207 	rsb	r2, r3, #7
 80014e0:	797b      	ldrb	r3, [r7, #5]
 80014e2:	f1c3 0307 	rsb	r3, r3, #7
 80014e6:	490d      	ldr	r1, [pc, #52]	; (800151c <getVoxel+0x54>)
 80014e8:	00d2      	lsls	r2, r2, #3
 80014ea:	440a      	add	r2, r1
 80014ec:	4413      	add	r3, r2
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	4619      	mov	r1, r3
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	2201      	movs	r2, #1
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	ea01 0203 	and.w	r2, r1, r3
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	2101      	movs	r1, #1
 8001502:	fa01 f303 	lsl.w	r3, r1, r3
 8001506:	429a      	cmp	r2, r3
 8001508:	bf0c      	ite	eq
 800150a:	2301      	moveq	r3, #1
 800150c:	2300      	movne	r3, #0
 800150e:	b2db      	uxtb	r3, r3
}
 8001510:	4618      	mov	r0, r3
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	bc80      	pop	{r7}
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	200001a8 	.word	0x200001a8

08001520 <setPlane>:

void setPlane(uint8_t axis, uint8_t i) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	460a      	mov	r2, r1
 800152a:	71fb      	strb	r3, [r7, #7]
 800152c:	4613      	mov	r3, r2
 800152e:	71bb      	strb	r3, [r7, #6]
  for (uint8_t j = 0; j < 8; j++) {
 8001530:	2300      	movs	r3, #0
 8001532:	73fb      	strb	r3, [r7, #15]
 8001534:	e028      	b.n	8001588 <setPlane+0x68>
    for (uint8_t k = 0; k < 8; k++) {
 8001536:	2300      	movs	r3, #0
 8001538:	73bb      	strb	r3, [r7, #14]
 800153a:	e01f      	b.n	800157c <setPlane+0x5c>
      if (axis == XAXIS) {
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d106      	bne.n	8001550 <setPlane+0x30>
        setVoxel(i, j, k);
 8001542:	7bba      	ldrb	r2, [r7, #14]
 8001544:	7bf9      	ldrb	r1, [r7, #15]
 8001546:	79bb      	ldrb	r3, [r7, #6]
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff ff5d 	bl	8001408 <setVoxel>
 800154e:	e012      	b.n	8001576 <setPlane+0x56>
      } else if (axis == YAXIS) {
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d106      	bne.n	8001564 <setPlane+0x44>
        setVoxel(j, i, k);
 8001556:	7bba      	ldrb	r2, [r7, #14]
 8001558:	79b9      	ldrb	r1, [r7, #6]
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff ff53 	bl	8001408 <setVoxel>
 8001562:	e008      	b.n	8001576 <setPlane+0x56>
      } else if (axis == ZAXIS) {
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	2b02      	cmp	r3, #2
 8001568:	d105      	bne.n	8001576 <setPlane+0x56>
        setVoxel(j, k, i);
 800156a:	79ba      	ldrb	r2, [r7, #6]
 800156c:	7bb9      	ldrb	r1, [r7, #14]
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff ff49 	bl	8001408 <setVoxel>
    for (uint8_t k = 0; k < 8; k++) {
 8001576:	7bbb      	ldrb	r3, [r7, #14]
 8001578:	3301      	adds	r3, #1
 800157a:	73bb      	strb	r3, [r7, #14]
 800157c:	7bbb      	ldrb	r3, [r7, #14]
 800157e:	2b07      	cmp	r3, #7
 8001580:	d9dc      	bls.n	800153c <setPlane+0x1c>
  for (uint8_t j = 0; j < 8; j++) {
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	3301      	adds	r3, #1
 8001586:	73fb      	strb	r3, [r7, #15]
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	2b07      	cmp	r3, #7
 800158c:	d9d3      	bls.n	8001536 <setPlane+0x16>
      }
    }
  }
}
 800158e:	bf00      	nop
 8001590:	3710      	adds	r7, #16
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
	...

08001598 <shift>:

void shift(uint8_t dir) {
 8001598:	b490      	push	{r4, r7}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	71fb      	strb	r3, [r7, #7]

  switch (dir){
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	2b05      	cmp	r3, #5
 80015a6:	f200 811c 	bhi.w	80017e2 <shift+0x24a>
 80015aa:	a201      	add	r2, pc, #4	; (adr r2, 80015b0 <shift+0x18>)
 80015ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b0:	080015c9 	.word	0x080015c9
 80015b4:	08001611 	.word	0x08001611
 80015b8:	0800171d 	.word	0x0800171d
 80015bc:	08001781 	.word	0x08001781
 80015c0:	08001659 	.word	0x08001659
 80015c4:	080016bd 	.word	0x080016bd
	  case POS_X:
		for (uint8_t y = 0; y < 8; y++) {
 80015c8:	2300      	movs	r3, #0
 80015ca:	75fb      	strb	r3, [r7, #23]
 80015cc:	e01c      	b.n	8001608 <shift+0x70>
			for (uint8_t z = 0; z < 8; z++) {
 80015ce:	2300      	movs	r3, #0
 80015d0:	75bb      	strb	r3, [r7, #22]
 80015d2:	e013      	b.n	80015fc <shift+0x64>
				cube[y][z] = cube[y][z] << 1;
 80015d4:	7dfa      	ldrb	r2, [r7, #23]
 80015d6:	7dbb      	ldrb	r3, [r7, #22]
 80015d8:	4985      	ldr	r1, [pc, #532]	; (80017f0 <shift+0x258>)
 80015da:	00d2      	lsls	r2, r2, #3
 80015dc:	440a      	add	r2, r1
 80015de:	4413      	add	r3, r2
 80015e0:	7819      	ldrb	r1, [r3, #0]
 80015e2:	7dfa      	ldrb	r2, [r7, #23]
 80015e4:	7dbb      	ldrb	r3, [r7, #22]
 80015e6:	0049      	lsls	r1, r1, #1
 80015e8:	b2c8      	uxtb	r0, r1
 80015ea:	4981      	ldr	r1, [pc, #516]	; (80017f0 <shift+0x258>)
 80015ec:	00d2      	lsls	r2, r2, #3
 80015ee:	440a      	add	r2, r1
 80015f0:	4413      	add	r3, r2
 80015f2:	4602      	mov	r2, r0
 80015f4:	701a      	strb	r2, [r3, #0]
			for (uint8_t z = 0; z < 8; z++) {
 80015f6:	7dbb      	ldrb	r3, [r7, #22]
 80015f8:	3301      	adds	r3, #1
 80015fa:	75bb      	strb	r3, [r7, #22]
 80015fc:	7dbb      	ldrb	r3, [r7, #22]
 80015fe:	2b07      	cmp	r3, #7
 8001600:	d9e8      	bls.n	80015d4 <shift+0x3c>
		for (uint8_t y = 0; y < 8; y++) {
 8001602:	7dfb      	ldrb	r3, [r7, #23]
 8001604:	3301      	adds	r3, #1
 8001606:	75fb      	strb	r3, [r7, #23]
 8001608:	7dfb      	ldrb	r3, [r7, #23]
 800160a:	2b07      	cmp	r3, #7
 800160c:	d9df      	bls.n	80015ce <shift+0x36>
			}
		}
	  break;
 800160e:	e0e9      	b.n	80017e4 <shift+0x24c>
	  case NEG_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001610:	2300      	movs	r3, #0
 8001612:	757b      	strb	r3, [r7, #21]
 8001614:	e01c      	b.n	8001650 <shift+0xb8>
		  for (uint8_t z = 0; z < 8; z++) {
 8001616:	2300      	movs	r3, #0
 8001618:	753b      	strb	r3, [r7, #20]
 800161a:	e013      	b.n	8001644 <shift+0xac>
			cube[y][z] = cube[y][z] >> 1;
 800161c:	7d7a      	ldrb	r2, [r7, #21]
 800161e:	7d3b      	ldrb	r3, [r7, #20]
 8001620:	4973      	ldr	r1, [pc, #460]	; (80017f0 <shift+0x258>)
 8001622:	00d2      	lsls	r2, r2, #3
 8001624:	440a      	add	r2, r1
 8001626:	4413      	add	r3, r2
 8001628:	7819      	ldrb	r1, [r3, #0]
 800162a:	7d7a      	ldrb	r2, [r7, #21]
 800162c:	7d3b      	ldrb	r3, [r7, #20]
 800162e:	0849      	lsrs	r1, r1, #1
 8001630:	b2c8      	uxtb	r0, r1
 8001632:	496f      	ldr	r1, [pc, #444]	; (80017f0 <shift+0x258>)
 8001634:	00d2      	lsls	r2, r2, #3
 8001636:	440a      	add	r2, r1
 8001638:	4413      	add	r3, r2
 800163a:	4602      	mov	r2, r0
 800163c:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 800163e:	7d3b      	ldrb	r3, [r7, #20]
 8001640:	3301      	adds	r3, #1
 8001642:	753b      	strb	r3, [r7, #20]
 8001644:	7d3b      	ldrb	r3, [r7, #20]
 8001646:	2b07      	cmp	r3, #7
 8001648:	d9e8      	bls.n	800161c <shift+0x84>
		for (uint8_t y = 0; y < 8; y++) {
 800164a:	7d7b      	ldrb	r3, [r7, #21]
 800164c:	3301      	adds	r3, #1
 800164e:	757b      	strb	r3, [r7, #21]
 8001650:	7d7b      	ldrb	r3, [r7, #21]
 8001652:	2b07      	cmp	r3, #7
 8001654:	d9df      	bls.n	8001616 <shift+0x7e>
		  }
		}
	  break;
 8001656:	e0c5      	b.n	80017e4 <shift+0x24c>
	  case POS_Y:
		for (uint8_t y = 1; y < 8; y++) {
 8001658:	2301      	movs	r3, #1
 800165a:	74fb      	strb	r3, [r7, #19]
 800165c:	e01b      	b.n	8001696 <shift+0xfe>
		  for (uint8_t z = 0; z < 8; z++) {
 800165e:	2300      	movs	r3, #0
 8001660:	74bb      	strb	r3, [r7, #18]
 8001662:	e012      	b.n	800168a <shift+0xf2>
			cube[y - 1][z] = cube[y][z];
 8001664:	7cf8      	ldrb	r0, [r7, #19]
 8001666:	7cb9      	ldrb	r1, [r7, #18]
 8001668:	7cfb      	ldrb	r3, [r7, #19]
 800166a:	1e5a      	subs	r2, r3, #1
 800166c:	7cbb      	ldrb	r3, [r7, #18]
 800166e:	4c60      	ldr	r4, [pc, #384]	; (80017f0 <shift+0x258>)
 8001670:	00c0      	lsls	r0, r0, #3
 8001672:	4420      	add	r0, r4
 8001674:	4401      	add	r1, r0
 8001676:	7808      	ldrb	r0, [r1, #0]
 8001678:	495d      	ldr	r1, [pc, #372]	; (80017f0 <shift+0x258>)
 800167a:	00d2      	lsls	r2, r2, #3
 800167c:	440a      	add	r2, r1
 800167e:	4413      	add	r3, r2
 8001680:	4602      	mov	r2, r0
 8001682:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001684:	7cbb      	ldrb	r3, [r7, #18]
 8001686:	3301      	adds	r3, #1
 8001688:	74bb      	strb	r3, [r7, #18]
 800168a:	7cbb      	ldrb	r3, [r7, #18]
 800168c:	2b07      	cmp	r3, #7
 800168e:	d9e9      	bls.n	8001664 <shift+0xcc>
		for (uint8_t y = 1; y < 8; y++) {
 8001690:	7cfb      	ldrb	r3, [r7, #19]
 8001692:	3301      	adds	r3, #1
 8001694:	74fb      	strb	r3, [r7, #19]
 8001696:	7cfb      	ldrb	r3, [r7, #19]
 8001698:	2b07      	cmp	r3, #7
 800169a:	d9e0      	bls.n	800165e <shift+0xc6>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 800169c:	2300      	movs	r3, #0
 800169e:	747b      	strb	r3, [r7, #17]
 80016a0:	e008      	b.n	80016b4 <shift+0x11c>
		  cube[7][i] = 0;
 80016a2:	7c7b      	ldrb	r3, [r7, #17]
 80016a4:	4a52      	ldr	r2, [pc, #328]	; (80017f0 <shift+0x258>)
 80016a6:	4413      	add	r3, r2
 80016a8:	2200      	movs	r2, #0
 80016aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		for (uint8_t i = 0; i < 8; i++) {
 80016ae:	7c7b      	ldrb	r3, [r7, #17]
 80016b0:	3301      	adds	r3, #1
 80016b2:	747b      	strb	r3, [r7, #17]
 80016b4:	7c7b      	ldrb	r3, [r7, #17]
 80016b6:	2b07      	cmp	r3, #7
 80016b8:	d9f3      	bls.n	80016a2 <shift+0x10a>
		}
	  break;
 80016ba:	e093      	b.n	80017e4 <shift+0x24c>
	  case NEG_Y:
		for (uint8_t y = 7; y > 0; y--) {
 80016bc:	2307      	movs	r3, #7
 80016be:	743b      	strb	r3, [r7, #16]
 80016c0:	e01b      	b.n	80016fa <shift+0x162>
		  for (uint8_t z = 0; z < 8; z++) {
 80016c2:	2300      	movs	r3, #0
 80016c4:	73fb      	strb	r3, [r7, #15]
 80016c6:	e012      	b.n	80016ee <shift+0x156>
			cube[y][z] = cube[y - 1][z];
 80016c8:	7c3b      	ldrb	r3, [r7, #16]
 80016ca:	1e58      	subs	r0, r3, #1
 80016cc:	7bf9      	ldrb	r1, [r7, #15]
 80016ce:	7c3a      	ldrb	r2, [r7, #16]
 80016d0:	7bfb      	ldrb	r3, [r7, #15]
 80016d2:	4c47      	ldr	r4, [pc, #284]	; (80017f0 <shift+0x258>)
 80016d4:	00c0      	lsls	r0, r0, #3
 80016d6:	4420      	add	r0, r4
 80016d8:	4401      	add	r1, r0
 80016da:	7808      	ldrb	r0, [r1, #0]
 80016dc:	4944      	ldr	r1, [pc, #272]	; (80017f0 <shift+0x258>)
 80016de:	00d2      	lsls	r2, r2, #3
 80016e0:	440a      	add	r2, r1
 80016e2:	4413      	add	r3, r2
 80016e4:	4602      	mov	r2, r0
 80016e6:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	3301      	adds	r3, #1
 80016ec:	73fb      	strb	r3, [r7, #15]
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
 80016f0:	2b07      	cmp	r3, #7
 80016f2:	d9e9      	bls.n	80016c8 <shift+0x130>
		for (uint8_t y = 7; y > 0; y--) {
 80016f4:	7c3b      	ldrb	r3, [r7, #16]
 80016f6:	3b01      	subs	r3, #1
 80016f8:	743b      	strb	r3, [r7, #16]
 80016fa:	7c3b      	ldrb	r3, [r7, #16]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1e0      	bne.n	80016c2 <shift+0x12a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001700:	2300      	movs	r3, #0
 8001702:	73bb      	strb	r3, [r7, #14]
 8001704:	e006      	b.n	8001714 <shift+0x17c>
		  cube[0][i] = 0;
 8001706:	7bbb      	ldrb	r3, [r7, #14]
 8001708:	4a39      	ldr	r2, [pc, #228]	; (80017f0 <shift+0x258>)
 800170a:	2100      	movs	r1, #0
 800170c:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 8; i++) {
 800170e:	7bbb      	ldrb	r3, [r7, #14]
 8001710:	3301      	adds	r3, #1
 8001712:	73bb      	strb	r3, [r7, #14]
 8001714:	7bbb      	ldrb	r3, [r7, #14]
 8001716:	2b07      	cmp	r3, #7
 8001718:	d9f5      	bls.n	8001706 <shift+0x16e>
		}
	  break;
 800171a:	e063      	b.n	80017e4 <shift+0x24c>
	  case POS_Z:
		for (uint8_t y = 0; y < 8; y++) {
 800171c:	2300      	movs	r3, #0
 800171e:	737b      	strb	r3, [r7, #13]
 8001720:	e01b      	b.n	800175a <shift+0x1c2>
		  for (uint8_t z = 1; z < 8; z++) {
 8001722:	2301      	movs	r3, #1
 8001724:	733b      	strb	r3, [r7, #12]
 8001726:	e012      	b.n	800174e <shift+0x1b6>
			cube[y][z - 1] = cube[y][z];
 8001728:	7b78      	ldrb	r0, [r7, #13]
 800172a:	7b39      	ldrb	r1, [r7, #12]
 800172c:	7b7a      	ldrb	r2, [r7, #13]
 800172e:	7b3b      	ldrb	r3, [r7, #12]
 8001730:	3b01      	subs	r3, #1
 8001732:	4c2f      	ldr	r4, [pc, #188]	; (80017f0 <shift+0x258>)
 8001734:	00c0      	lsls	r0, r0, #3
 8001736:	4420      	add	r0, r4
 8001738:	4401      	add	r1, r0
 800173a:	7808      	ldrb	r0, [r1, #0]
 800173c:	492c      	ldr	r1, [pc, #176]	; (80017f0 <shift+0x258>)
 800173e:	00d2      	lsls	r2, r2, #3
 8001740:	440a      	add	r2, r1
 8001742:	4413      	add	r3, r2
 8001744:	4602      	mov	r2, r0
 8001746:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 1; z < 8; z++) {
 8001748:	7b3b      	ldrb	r3, [r7, #12]
 800174a:	3301      	adds	r3, #1
 800174c:	733b      	strb	r3, [r7, #12]
 800174e:	7b3b      	ldrb	r3, [r7, #12]
 8001750:	2b07      	cmp	r3, #7
 8001752:	d9e9      	bls.n	8001728 <shift+0x190>
		for (uint8_t y = 0; y < 8; y++) {
 8001754:	7b7b      	ldrb	r3, [r7, #13]
 8001756:	3301      	adds	r3, #1
 8001758:	737b      	strb	r3, [r7, #13]
 800175a:	7b7b      	ldrb	r3, [r7, #13]
 800175c:	2b07      	cmp	r3, #7
 800175e:	d9e0      	bls.n	8001722 <shift+0x18a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001760:	2300      	movs	r3, #0
 8001762:	72fb      	strb	r3, [r7, #11]
 8001764:	e008      	b.n	8001778 <shift+0x1e0>
		  cube[i][7] = 0;
 8001766:	7afb      	ldrb	r3, [r7, #11]
 8001768:	4a21      	ldr	r2, [pc, #132]	; (80017f0 <shift+0x258>)
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	4413      	add	r3, r2
 800176e:	2200      	movs	r2, #0
 8001770:	71da      	strb	r2, [r3, #7]
		for (uint8_t i = 0; i < 8; i++) {
 8001772:	7afb      	ldrb	r3, [r7, #11]
 8001774:	3301      	adds	r3, #1
 8001776:	72fb      	strb	r3, [r7, #11]
 8001778:	7afb      	ldrb	r3, [r7, #11]
 800177a:	2b07      	cmp	r3, #7
 800177c:	d9f3      	bls.n	8001766 <shift+0x1ce>
		}
	  break;
 800177e:	e031      	b.n	80017e4 <shift+0x24c>
	  case NEG_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001780:	2300      	movs	r3, #0
 8001782:	72bb      	strb	r3, [r7, #10]
 8001784:	e01b      	b.n	80017be <shift+0x226>
		  for (uint8_t z = 7; z > 0; z--) {
 8001786:	2307      	movs	r3, #7
 8001788:	727b      	strb	r3, [r7, #9]
 800178a:	e012      	b.n	80017b2 <shift+0x21a>
			cube[y][z] = cube[y][z - 1];
 800178c:	7ab8      	ldrb	r0, [r7, #10]
 800178e:	7a7b      	ldrb	r3, [r7, #9]
 8001790:	1e59      	subs	r1, r3, #1
 8001792:	7aba      	ldrb	r2, [r7, #10]
 8001794:	7a7b      	ldrb	r3, [r7, #9]
 8001796:	4c16      	ldr	r4, [pc, #88]	; (80017f0 <shift+0x258>)
 8001798:	00c0      	lsls	r0, r0, #3
 800179a:	4420      	add	r0, r4
 800179c:	4401      	add	r1, r0
 800179e:	7808      	ldrb	r0, [r1, #0]
 80017a0:	4913      	ldr	r1, [pc, #76]	; (80017f0 <shift+0x258>)
 80017a2:	00d2      	lsls	r2, r2, #3
 80017a4:	440a      	add	r2, r1
 80017a6:	4413      	add	r3, r2
 80017a8:	4602      	mov	r2, r0
 80017aa:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 7; z > 0; z--) {
 80017ac:	7a7b      	ldrb	r3, [r7, #9]
 80017ae:	3b01      	subs	r3, #1
 80017b0:	727b      	strb	r3, [r7, #9]
 80017b2:	7a7b      	ldrb	r3, [r7, #9]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d1e9      	bne.n	800178c <shift+0x1f4>
		for (uint8_t y = 0; y < 8; y++) {
 80017b8:	7abb      	ldrb	r3, [r7, #10]
 80017ba:	3301      	adds	r3, #1
 80017bc:	72bb      	strb	r3, [r7, #10]
 80017be:	7abb      	ldrb	r3, [r7, #10]
 80017c0:	2b07      	cmp	r3, #7
 80017c2:	d9e0      	bls.n	8001786 <shift+0x1ee>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 80017c4:	2300      	movs	r3, #0
 80017c6:	723b      	strb	r3, [r7, #8]
 80017c8:	e007      	b.n	80017da <shift+0x242>
		  cube[i][0] = 0;
 80017ca:	7a3b      	ldrb	r3, [r7, #8]
 80017cc:	4a08      	ldr	r2, [pc, #32]	; (80017f0 <shift+0x258>)
 80017ce:	2100      	movs	r1, #0
 80017d0:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		for (uint8_t i = 0; i < 8; i++) {
 80017d4:	7a3b      	ldrb	r3, [r7, #8]
 80017d6:	3301      	adds	r3, #1
 80017d8:	723b      	strb	r3, [r7, #8]
 80017da:	7a3b      	ldrb	r3, [r7, #8]
 80017dc:	2b07      	cmp	r3, #7
 80017de:	d9f4      	bls.n	80017ca <shift+0x232>
		}
	  break;
 80017e0:	e000      	b.n	80017e4 <shift+0x24c>
	  default:
	  break;
 80017e2:	bf00      	nop
  } //end switch dir

} //end shift()
 80017e4:	bf00      	nop
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc90      	pop	{r4, r7}
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	200001a8 	.word	0x200001a8

080017f4 <drawCube>:

void drawCube(uint8_t x, uint8_t y, uint8_t z, uint8_t s) {
 80017f4:	b590      	push	{r4, r7, lr}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4604      	mov	r4, r0
 80017fc:	4608      	mov	r0, r1
 80017fe:	4611      	mov	r1, r2
 8001800:	461a      	mov	r2, r3
 8001802:	4623      	mov	r3, r4
 8001804:	71fb      	strb	r3, [r7, #7]
 8001806:	4603      	mov	r3, r0
 8001808:	71bb      	strb	r3, [r7, #6]
 800180a:	460b      	mov	r3, r1
 800180c:	717b      	strb	r3, [r7, #5]
 800180e:	4613      	mov	r3, r2
 8001810:	713b      	strb	r3, [r7, #4]
  for (uint8_t i = 0; i < s; i++) {
 8001812:	2300      	movs	r3, #0
 8001814:	73fb      	strb	r3, [r7, #15]
 8001816:	e0aa      	b.n	800196e <drawCube+0x17a>
    setVoxel(x, y + i, z);
 8001818:	79ba      	ldrb	r2, [r7, #6]
 800181a:	7bfb      	ldrb	r3, [r7, #15]
 800181c:	4413      	add	r3, r2
 800181e:	b2d9      	uxtb	r1, r3
 8001820:	797a      	ldrb	r2, [r7, #5]
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fdef 	bl	8001408 <setVoxel>
    setVoxel(x + i, y, z);
 800182a:	79fa      	ldrb	r2, [r7, #7]
 800182c:	7bfb      	ldrb	r3, [r7, #15]
 800182e:	4413      	add	r3, r2
 8001830:	b2db      	uxtb	r3, r3
 8001832:	797a      	ldrb	r2, [r7, #5]
 8001834:	79b9      	ldrb	r1, [r7, #6]
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff fde6 	bl	8001408 <setVoxel>
    setVoxel(x, y, z + i);
 800183c:	797a      	ldrb	r2, [r7, #5]
 800183e:	7bfb      	ldrb	r3, [r7, #15]
 8001840:	4413      	add	r3, r2
 8001842:	b2da      	uxtb	r2, r3
 8001844:	79b9      	ldrb	r1, [r7, #6]
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fddd 	bl	8001408 <setVoxel>
    setVoxel(x + s - 1, y + i, z + s - 1);
 800184e:	79fa      	ldrb	r2, [r7, #7]
 8001850:	793b      	ldrb	r3, [r7, #4]
 8001852:	4413      	add	r3, r2
 8001854:	b2db      	uxtb	r3, r3
 8001856:	3b01      	subs	r3, #1
 8001858:	b2d8      	uxtb	r0, r3
 800185a:	79ba      	ldrb	r2, [r7, #6]
 800185c:	7bfb      	ldrb	r3, [r7, #15]
 800185e:	4413      	add	r3, r2
 8001860:	b2d9      	uxtb	r1, r3
 8001862:	797a      	ldrb	r2, [r7, #5]
 8001864:	793b      	ldrb	r3, [r7, #4]
 8001866:	4413      	add	r3, r2
 8001868:	b2db      	uxtb	r3, r3
 800186a:	3b01      	subs	r3, #1
 800186c:	b2db      	uxtb	r3, r3
 800186e:	461a      	mov	r2, r3
 8001870:	f7ff fdca 	bl	8001408 <setVoxel>
    setVoxel(x + i, y + s - 1, z + s - 1);
 8001874:	79fa      	ldrb	r2, [r7, #7]
 8001876:	7bfb      	ldrb	r3, [r7, #15]
 8001878:	4413      	add	r3, r2
 800187a:	b2d8      	uxtb	r0, r3
 800187c:	79ba      	ldrb	r2, [r7, #6]
 800187e:	793b      	ldrb	r3, [r7, #4]
 8001880:	4413      	add	r3, r2
 8001882:	b2db      	uxtb	r3, r3
 8001884:	3b01      	subs	r3, #1
 8001886:	b2d9      	uxtb	r1, r3
 8001888:	797a      	ldrb	r2, [r7, #5]
 800188a:	793b      	ldrb	r3, [r7, #4]
 800188c:	4413      	add	r3, r2
 800188e:	b2db      	uxtb	r3, r3
 8001890:	3b01      	subs	r3, #1
 8001892:	b2db      	uxtb	r3, r3
 8001894:	461a      	mov	r2, r3
 8001896:	f7ff fdb7 	bl	8001408 <setVoxel>
    setVoxel(x + s - 1, y + s - 1, z + i);
 800189a:	79fa      	ldrb	r2, [r7, #7]
 800189c:	793b      	ldrb	r3, [r7, #4]
 800189e:	4413      	add	r3, r2
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	3b01      	subs	r3, #1
 80018a4:	b2d8      	uxtb	r0, r3
 80018a6:	79ba      	ldrb	r2, [r7, #6]
 80018a8:	793b      	ldrb	r3, [r7, #4]
 80018aa:	4413      	add	r3, r2
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	3b01      	subs	r3, #1
 80018b0:	b2d9      	uxtb	r1, r3
 80018b2:	797a      	ldrb	r2, [r7, #5]
 80018b4:	7bfb      	ldrb	r3, [r7, #15]
 80018b6:	4413      	add	r3, r2
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	461a      	mov	r2, r3
 80018bc:	f7ff fda4 	bl	8001408 <setVoxel>
    setVoxel(x + s - 1, y + i, z);
 80018c0:	79fa      	ldrb	r2, [r7, #7]
 80018c2:	793b      	ldrb	r3, [r7, #4]
 80018c4:	4413      	add	r3, r2
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	3b01      	subs	r3, #1
 80018ca:	b2d8      	uxtb	r0, r3
 80018cc:	79ba      	ldrb	r2, [r7, #6]
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
 80018d0:	4413      	add	r3, r2
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	797a      	ldrb	r2, [r7, #5]
 80018d6:	4619      	mov	r1, r3
 80018d8:	f7ff fd96 	bl	8001408 <setVoxel>
    setVoxel(x, y + i, z + s - 1);
 80018dc:	79ba      	ldrb	r2, [r7, #6]
 80018de:	7bfb      	ldrb	r3, [r7, #15]
 80018e0:	4413      	add	r3, r2
 80018e2:	b2d9      	uxtb	r1, r3
 80018e4:	797a      	ldrb	r2, [r7, #5]
 80018e6:	793b      	ldrb	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	3b01      	subs	r3, #1
 80018ee:	b2da      	uxtb	r2, r3
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff fd88 	bl	8001408 <setVoxel>
    setVoxel(x + i, y + s - 1, z);
 80018f8:	79fa      	ldrb	r2, [r7, #7]
 80018fa:	7bfb      	ldrb	r3, [r7, #15]
 80018fc:	4413      	add	r3, r2
 80018fe:	b2d8      	uxtb	r0, r3
 8001900:	79ba      	ldrb	r2, [r7, #6]
 8001902:	793b      	ldrb	r3, [r7, #4]
 8001904:	4413      	add	r3, r2
 8001906:	b2db      	uxtb	r3, r3
 8001908:	3b01      	subs	r3, #1
 800190a:	b2db      	uxtb	r3, r3
 800190c:	797a      	ldrb	r2, [r7, #5]
 800190e:	4619      	mov	r1, r3
 8001910:	f7ff fd7a 	bl	8001408 <setVoxel>
    setVoxel(x + i, y, z + s - 1);
 8001914:	79fa      	ldrb	r2, [r7, #7]
 8001916:	7bfb      	ldrb	r3, [r7, #15]
 8001918:	4413      	add	r3, r2
 800191a:	b2d8      	uxtb	r0, r3
 800191c:	797a      	ldrb	r2, [r7, #5]
 800191e:	793b      	ldrb	r3, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	b2db      	uxtb	r3, r3
 8001924:	3b01      	subs	r3, #1
 8001926:	b2da      	uxtb	r2, r3
 8001928:	79bb      	ldrb	r3, [r7, #6]
 800192a:	4619      	mov	r1, r3
 800192c:	f7ff fd6c 	bl	8001408 <setVoxel>
    setVoxel(x + s - 1, y, z + i);
 8001930:	79fa      	ldrb	r2, [r7, #7]
 8001932:	793b      	ldrb	r3, [r7, #4]
 8001934:	4413      	add	r3, r2
 8001936:	b2db      	uxtb	r3, r3
 8001938:	3b01      	subs	r3, #1
 800193a:	b2d8      	uxtb	r0, r3
 800193c:	797a      	ldrb	r2, [r7, #5]
 800193e:	7bfb      	ldrb	r3, [r7, #15]
 8001940:	4413      	add	r3, r2
 8001942:	b2da      	uxtb	r2, r3
 8001944:	79bb      	ldrb	r3, [r7, #6]
 8001946:	4619      	mov	r1, r3
 8001948:	f7ff fd5e 	bl	8001408 <setVoxel>
    setVoxel(x, y + s - 1, z + i);
 800194c:	79ba      	ldrb	r2, [r7, #6]
 800194e:	793b      	ldrb	r3, [r7, #4]
 8001950:	4413      	add	r3, r2
 8001952:	b2db      	uxtb	r3, r3
 8001954:	3b01      	subs	r3, #1
 8001956:	b2d9      	uxtb	r1, r3
 8001958:	797a      	ldrb	r2, [r7, #5]
 800195a:	7bfb      	ldrb	r3, [r7, #15]
 800195c:	4413      	add	r3, r2
 800195e:	b2da      	uxtb	r2, r3
 8001960:	79fb      	ldrb	r3, [r7, #7]
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff fd50 	bl	8001408 <setVoxel>
  for (uint8_t i = 0; i < s; i++) {
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	3301      	adds	r3, #1
 800196c:	73fb      	strb	r3, [r7, #15]
 800196e:	7bfa      	ldrb	r2, [r7, #15]
 8001970:	793b      	ldrb	r3, [r7, #4]
 8001972:	429a      	cmp	r2, r3
 8001974:	f4ff af50 	bcc.w	8001818 <drawCube+0x24>
  }
} //end drawCube()
 8001978:	bf00      	nop
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	bd90      	pop	{r4, r7, pc}

08001980 <lightCube>:

void lightCube() {
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 8001986:	2300      	movs	r3, #0
 8001988:	71fb      	strb	r3, [r7, #7]
 800198a:	e013      	b.n	80019b4 <lightCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 800198c:	2300      	movs	r3, #0
 800198e:	71bb      	strb	r3, [r7, #6]
 8001990:	e00a      	b.n	80019a8 <lightCube+0x28>
      cube[i][j] = 0xFF;
 8001992:	79fa      	ldrb	r2, [r7, #7]
 8001994:	79bb      	ldrb	r3, [r7, #6]
 8001996:	490b      	ldr	r1, [pc, #44]	; (80019c4 <lightCube+0x44>)
 8001998:	00d2      	lsls	r2, r2, #3
 800199a:	440a      	add	r2, r1
 800199c:	4413      	add	r3, r2
 800199e:	22ff      	movs	r2, #255	; 0xff
 80019a0:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 80019a2:	79bb      	ldrb	r3, [r7, #6]
 80019a4:	3301      	adds	r3, #1
 80019a6:	71bb      	strb	r3, [r7, #6]
 80019a8:	79bb      	ldrb	r3, [r7, #6]
 80019aa:	2b07      	cmp	r3, #7
 80019ac:	d9f1      	bls.n	8001992 <lightCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	3301      	adds	r3, #1
 80019b2:	71fb      	strb	r3, [r7, #7]
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	2b07      	cmp	r3, #7
 80019b8:	d9e8      	bls.n	800198c <lightCube+0xc>
    }
  }
} //end lightCube()
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr
 80019c4:	200001a8 	.word	0x200001a8

080019c8 <clearCube>:

void clearCube(void) {
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 80019ce:	2300      	movs	r3, #0
 80019d0:	71fb      	strb	r3, [r7, #7]
 80019d2:	e013      	b.n	80019fc <clearCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 80019d4:	2300      	movs	r3, #0
 80019d6:	71bb      	strb	r3, [r7, #6]
 80019d8:	e00a      	b.n	80019f0 <clearCube+0x28>
      cube[i][j] = 0;
 80019da:	79fa      	ldrb	r2, [r7, #7]
 80019dc:	79bb      	ldrb	r3, [r7, #6]
 80019de:	490b      	ldr	r1, [pc, #44]	; (8001a0c <clearCube+0x44>)
 80019e0:	00d2      	lsls	r2, r2, #3
 80019e2:	440a      	add	r2, r1
 80019e4:	4413      	add	r3, r2
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 80019ea:	79bb      	ldrb	r3, [r7, #6]
 80019ec:	3301      	adds	r3, #1
 80019ee:	71bb      	strb	r3, [r7, #6]
 80019f0:	79bb      	ldrb	r3, [r7, #6]
 80019f2:	2b07      	cmp	r3, #7
 80019f4:	d9f1      	bls.n	80019da <clearCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	3301      	adds	r3, #1
 80019fa:	71fb      	strb	r3, [r7, #7]
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	2b07      	cmp	r3, #7
 8001a00:	d9e8      	bls.n	80019d4 <clearCube+0xc>
    }
  }
} //end clearCube()
 8001a02:	bf00      	nop
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr
 8001a0c:	200001a8 	.word	0x200001a8

08001a10 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a20:	d102      	bne.n	8001a28 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_nextLevel = 1;
 8001a22:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001a24:	2201      	movs	r2, #1
 8001a26:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM3){
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a06      	ldr	r2, [pc, #24]	; (8001a48 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d102      	bne.n	8001a38 <HAL_TIM_PeriodElapsedCallback+0x28>
		flag_tim3 = 1;
 8001a32:	4b06      	ldr	r3, [pc, #24]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001a34:	2201      	movs	r2, #1
 8001a36:	701a      	strb	r2, [r3, #0]
	}
}
 8001a38:	bf00      	nop
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	200000e5 	.word	0x200000e5
 8001a48:	40000400 	.word	0x40000400
 8001a4c:	200001fa 	.word	0x200001fa

08001a50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr

08001a5c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8001a60:	4b18      	ldr	r3, [pc, #96]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001a62:	4a19      	ldr	r2, [pc, #100]	; (8001ac8 <MX_SPI1_Init+0x6c>)
 8001a64:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a66:	4b17      	ldr	r3, [pc, #92]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001a68:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a6c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001a70:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001a74:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a76:	4b13      	ldr	r3, [pc, #76]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a7c:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a82:	4b10      	ldr	r3, [pc, #64]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a88:	4b0e      	ldr	r3, [pc, #56]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001a8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a8e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001a90:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001a92:	2230      	movs	r2, #48	; 0x30
 8001a94:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a96:	4b0b      	ldr	r3, [pc, #44]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a9c:	4b09      	ldr	r3, [pc, #36]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aa2:	4b08      	ldr	r3, [pc, #32]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001aa8:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001aaa:	220a      	movs	r2, #10
 8001aac:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001aae:	4805      	ldr	r0, [pc, #20]	; (8001ac4 <MX_SPI1_Init+0x68>)
 8001ab0:	f001 fee4 	bl	800387c <HAL_SPI_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001aba:	f7ff ffc9 	bl	8001a50 <Error_Handler>
  }

}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	200001fc 	.word	0x200001fc
 8001ac8:	40013000 	.word	0x40013000

08001acc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b088      	sub	sp, #32
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad4:	f107 0310 	add.w	r3, r7, #16
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
 8001ade:	609a      	str	r2, [r3, #8]
 8001ae0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a15      	ldr	r2, [pc, #84]	; (8001b3c <HAL_SPI_MspInit+0x70>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d123      	bne.n	8001b34 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001aec:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <HAL_SPI_MspInit+0x74>)
 8001aee:	699b      	ldr	r3, [r3, #24]
 8001af0:	4a13      	ldr	r2, [pc, #76]	; (8001b40 <HAL_SPI_MspInit+0x74>)
 8001af2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001af6:	6193      	str	r3, [r2, #24]
 8001af8:	4b11      	ldr	r3, [pc, #68]	; (8001b40 <HAL_SPI_MspInit+0x74>)
 8001afa:	699b      	ldr	r3, [r3, #24]
 8001afc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b04:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <HAL_SPI_MspInit+0x74>)
 8001b06:	699b      	ldr	r3, [r3, #24]
 8001b08:	4a0d      	ldr	r2, [pc, #52]	; (8001b40 <HAL_SPI_MspInit+0x74>)
 8001b0a:	f043 0304 	orr.w	r3, r3, #4
 8001b0e:	6193      	str	r3, [r2, #24]
 8001b10:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <HAL_SPI_MspInit+0x74>)
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	f003 0304 	and.w	r3, r3, #4
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001b1c:	23a0      	movs	r3, #160	; 0xa0
 8001b1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b20:	2302      	movs	r3, #2
 8001b22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b24:	2303      	movs	r3, #3
 8001b26:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b28:	f107 0310 	add.w	r3, r7, #16
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4805      	ldr	r0, [pc, #20]	; (8001b44 <HAL_SPI_MspInit+0x78>)
 8001b30:	f000 ff10 	bl	8002954 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001b34:	bf00      	nop
 8001b36:	3720      	adds	r7, #32
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40013000 	.word	0x40013000
 8001b40:	40021000 	.word	0x40021000
 8001b44:	40010800 	.word	0x40010800

08001b48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b4e:	4b15      	ldr	r3, [pc, #84]	; (8001ba4 <HAL_MspInit+0x5c>)
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	4a14      	ldr	r2, [pc, #80]	; (8001ba4 <HAL_MspInit+0x5c>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6193      	str	r3, [r2, #24]
 8001b5a:	4b12      	ldr	r3, [pc, #72]	; (8001ba4 <HAL_MspInit+0x5c>)
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	60bb      	str	r3, [r7, #8]
 8001b64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b66:	4b0f      	ldr	r3, [pc, #60]	; (8001ba4 <HAL_MspInit+0x5c>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	4a0e      	ldr	r2, [pc, #56]	; (8001ba4 <HAL_MspInit+0x5c>)
 8001b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b70:	61d3      	str	r3, [r2, #28]
 8001b72:	4b0c      	ldr	r3, [pc, #48]	; (8001ba4 <HAL_MspInit+0x5c>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b7a:	607b      	str	r3, [r7, #4]
 8001b7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <HAL_MspInit+0x60>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b92:	60fb      	str	r3, [r7, #12]
 8001b94:	4a04      	ldr	r2, [pc, #16]	; (8001ba8 <HAL_MspInit+0x60>)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bc80      	pop	{r7}
 8001ba2:	4770      	bx	lr
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	40010000 	.word	0x40010000

08001bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bc80      	pop	{r7}
 8001bb6:	4770      	bx	lr

08001bb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bbc:	e7fe      	b.n	8001bbc <HardFault_Handler+0x4>

08001bbe <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bc2:	e7fe      	b.n	8001bc2 <MemManage_Handler+0x4>

08001bc4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bc8:	e7fe      	b.n	8001bc8 <BusFault_Handler+0x4>

08001bca <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bce:	e7fe      	b.n	8001bce <UsageFault_Handler+0x4>

08001bd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr

08001bdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001be0:	bf00      	nop
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bc80      	pop	{r7}
 8001be6:	4770      	bx	lr

08001be8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bec:	bf00      	nop
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr

08001bf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bf8:	f000 fa0e 	bl	8002018 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bfc:	bf00      	nop
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c04:	4802      	ldr	r0, [pc, #8]	; (8001c10 <TIM2_IRQHandler+0x10>)
 8001c06:	f002 f941 	bl	8003e8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	2000029c 	.word	0x2000029c

08001c14 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c18:	4802      	ldr	r0, [pc, #8]	; (8001c24 <TIM3_IRQHandler+0x10>)
 8001c1a:	f002 f937 	bl	8003e8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000254 	.word	0x20000254

08001c28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c30:	4a14      	ldr	r2, [pc, #80]	; (8001c84 <_sbrk+0x5c>)
 8001c32:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <_sbrk+0x60>)
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c3c:	4b13      	ldr	r3, [pc, #76]	; (8001c8c <_sbrk+0x64>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d102      	bne.n	8001c4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c44:	4b11      	ldr	r3, [pc, #68]	; (8001c8c <_sbrk+0x64>)
 8001c46:	4a12      	ldr	r2, [pc, #72]	; (8001c90 <_sbrk+0x68>)
 8001c48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c4a:	4b10      	ldr	r3, [pc, #64]	; (8001c8c <_sbrk+0x64>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4413      	add	r3, r2
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d207      	bcs.n	8001c68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c58:	f002 fd40 	bl	80046dc <__errno>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	230c      	movs	r3, #12
 8001c60:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001c62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c66:	e009      	b.n	8001c7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c68:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <_sbrk+0x64>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c6e:	4b07      	ldr	r3, [pc, #28]	; (8001c8c <_sbrk+0x64>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	4a05      	ldr	r2, [pc, #20]	; (8001c8c <_sbrk+0x64>)
 8001c78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3718      	adds	r7, #24
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20005000 	.word	0x20005000
 8001c88:	00000400 	.word	0x00000400
 8001c8c:	200000f4 	.word	0x200000f4
 8001c90:	20000330 	.word	0x20000330

08001c94 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr

08001ca0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ca6:	f107 0308 	add.w	r3, r7, #8
 8001caa:	2200      	movs	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	605a      	str	r2, [r3, #4]
 8001cb0:	609a      	str	r2, [r3, #8]
 8001cb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cb4:	463b      	mov	r3, r7
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8001cbc:	4b1d      	ldr	r3, [pc, #116]	; (8001d34 <MX_TIM2_Init+0x94>)
 8001cbe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cc2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 225-1;
 8001cc4:	4b1b      	ldr	r3, [pc, #108]	; (8001d34 <MX_TIM2_Init+0x94>)
 8001cc6:	22e0      	movs	r2, #224	; 0xe0
 8001cc8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cca:	4b1a      	ldr	r3, [pc, #104]	; (8001d34 <MX_TIM2_Init+0x94>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001cd0:	4b18      	ldr	r3, [pc, #96]	; (8001d34 <MX_TIM2_Init+0x94>)
 8001cd2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001cd6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cd8:	4b16      	ldr	r3, [pc, #88]	; (8001d34 <MX_TIM2_Init+0x94>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cde:	4b15      	ldr	r3, [pc, #84]	; (8001d34 <MX_TIM2_Init+0x94>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ce4:	4813      	ldr	r0, [pc, #76]	; (8001d34 <MX_TIM2_Init+0x94>)
 8001ce6:	f002 f82f 	bl	8003d48 <HAL_TIM_Base_Init>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001cf0:	f7ff feae 	bl	8001a50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cf8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cfa:	f107 0308 	add.w	r3, r7, #8
 8001cfe:	4619      	mov	r1, r3
 8001d00:	480c      	ldr	r0, [pc, #48]	; (8001d34 <MX_TIM2_Init+0x94>)
 8001d02:	f002 f9cb 	bl	800409c <HAL_TIM_ConfigClockSource>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001d0c:	f7ff fea0 	bl	8001a50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d10:	2300      	movs	r3, #0
 8001d12:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d14:	2300      	movs	r3, #0
 8001d16:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d18:	463b      	mov	r3, r7
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4805      	ldr	r0, [pc, #20]	; (8001d34 <MX_TIM2_Init+0x94>)
 8001d1e:	f002 fb91 	bl	8004444 <HAL_TIMEx_MasterConfigSynchronization>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001d28:	f7ff fe92 	bl	8001a50 <Error_Handler>
  }

}
 8001d2c:	bf00      	nop
 8001d2e:	3718      	adds	r7, #24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	2000029c 	.word	0x2000029c

08001d38 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d3e:	f107 0308 	add.w	r3, r7, #8
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d4c:	463b      	mov	r3, r7
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8001d54:	4b1d      	ldr	r3, [pc, #116]	; (8001dcc <MX_TIM3_Init+0x94>)
 8001d56:	4a1e      	ldr	r2, [pc, #120]	; (8001dd0 <MX_TIM3_Init+0x98>)
 8001d58:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 8001d5a:	4b1c      	ldr	r3, [pc, #112]	; (8001dcc <MX_TIM3_Init+0x94>)
 8001d5c:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001d60:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d62:	4b1a      	ldr	r3, [pc, #104]	; (8001dcc <MX_TIM3_Init+0x94>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001d68:	4b18      	ldr	r3, [pc, #96]	; (8001dcc <MX_TIM3_Init+0x94>)
 8001d6a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d6e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d70:	4b16      	ldr	r3, [pc, #88]	; (8001dcc <MX_TIM3_Init+0x94>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d76:	4b15      	ldr	r3, [pc, #84]	; (8001dcc <MX_TIM3_Init+0x94>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d7c:	4813      	ldr	r0, [pc, #76]	; (8001dcc <MX_TIM3_Init+0x94>)
 8001d7e:	f001 ffe3 	bl	8003d48 <HAL_TIM_Base_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001d88:	f7ff fe62 	bl	8001a50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d90:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d92:	f107 0308 	add.w	r3, r7, #8
 8001d96:	4619      	mov	r1, r3
 8001d98:	480c      	ldr	r0, [pc, #48]	; (8001dcc <MX_TIM3_Init+0x94>)
 8001d9a:	f002 f97f 	bl	800409c <HAL_TIM_ConfigClockSource>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001da4:	f7ff fe54 	bl	8001a50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da8:	2300      	movs	r3, #0
 8001daa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dac:	2300      	movs	r3, #0
 8001dae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001db0:	463b      	mov	r3, r7
 8001db2:	4619      	mov	r1, r3
 8001db4:	4805      	ldr	r0, [pc, #20]	; (8001dcc <MX_TIM3_Init+0x94>)
 8001db6:	f002 fb45 	bl	8004444 <HAL_TIMEx_MasterConfigSynchronization>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001dc0:	f7ff fe46 	bl	8001a50 <Error_Handler>
  }

}
 8001dc4:	bf00      	nop
 8001dc6:	3718      	adds	r7, #24
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	20000254 	.word	0x20000254
 8001dd0:	40000400 	.word	0x40000400

08001dd4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001de4:	d114      	bne.n	8001e10 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001de6:	4b19      	ldr	r3, [pc, #100]	; (8001e4c <HAL_TIM_Base_MspInit+0x78>)
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	4a18      	ldr	r2, [pc, #96]	; (8001e4c <HAL_TIM_Base_MspInit+0x78>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	61d3      	str	r3, [r2, #28]
 8001df2:	4b16      	ldr	r3, [pc, #88]	; (8001e4c <HAL_TIM_Base_MspInit+0x78>)
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001dfe:	2200      	movs	r2, #0
 8001e00:	2100      	movs	r1, #0
 8001e02:	201c      	movs	r0, #28
 8001e04:	f000 fd6f 	bl	80028e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e08:	201c      	movs	r0, #28
 8001e0a:	f000 fd88 	bl	800291e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001e0e:	e018      	b.n	8001e42 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a0e      	ldr	r2, [pc, #56]	; (8001e50 <HAL_TIM_Base_MspInit+0x7c>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d113      	bne.n	8001e42 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <HAL_TIM_Base_MspInit+0x78>)
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	4a0b      	ldr	r2, [pc, #44]	; (8001e4c <HAL_TIM_Base_MspInit+0x78>)
 8001e20:	f043 0302 	orr.w	r3, r3, #2
 8001e24:	61d3      	str	r3, [r2, #28]
 8001e26:	4b09      	ldr	r3, [pc, #36]	; (8001e4c <HAL_TIM_Base_MspInit+0x78>)
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	f003 0302 	and.w	r3, r3, #2
 8001e2e:	60bb      	str	r3, [r7, #8]
 8001e30:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e32:	2200      	movs	r2, #0
 8001e34:	2100      	movs	r1, #0
 8001e36:	201d      	movs	r0, #29
 8001e38:	f000 fd55 	bl	80028e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e3c:	201d      	movs	r0, #29
 8001e3e:	f000 fd6e 	bl	800291e <HAL_NVIC_EnableIRQ>
}
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	40000400 	.word	0x40000400

08001e54 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001e58:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e5a:	4a12      	ldr	r2, [pc, #72]	; (8001ea4 <MX_USART1_UART_Init+0x50>)
 8001e5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e5e:	4b10      	ldr	r3, [pc, #64]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e66:	4b0e      	ldr	r3, [pc, #56]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e72:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e78:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e7a:	220c      	movs	r2, #12
 8001e7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e7e:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e84:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e8a:	4805      	ldr	r0, [pc, #20]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e8c:	f002 fb4a 	bl	8004524 <HAL_UART_Init>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e96:	f7ff fddb 	bl	8001a50 <Error_Handler>
  }

}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	200002e4 	.word	0x200002e4
 8001ea4:	40013800 	.word	0x40013800

08001ea8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b088      	sub	sp, #32
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 0310 	add.w	r3, r7, #16
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a1c      	ldr	r2, [pc, #112]	; (8001f34 <HAL_UART_MspInit+0x8c>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d131      	bne.n	8001f2c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ec8:	4b1b      	ldr	r3, [pc, #108]	; (8001f38 <HAL_UART_MspInit+0x90>)
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	4a1a      	ldr	r2, [pc, #104]	; (8001f38 <HAL_UART_MspInit+0x90>)
 8001ece:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ed2:	6193      	str	r3, [r2, #24]
 8001ed4:	4b18      	ldr	r3, [pc, #96]	; (8001f38 <HAL_UART_MspInit+0x90>)
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee0:	4b15      	ldr	r3, [pc, #84]	; (8001f38 <HAL_UART_MspInit+0x90>)
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	4a14      	ldr	r2, [pc, #80]	; (8001f38 <HAL_UART_MspInit+0x90>)
 8001ee6:	f043 0304 	orr.w	r3, r3, #4
 8001eea:	6193      	str	r3, [r2, #24]
 8001eec:	4b12      	ldr	r3, [pc, #72]	; (8001f38 <HAL_UART_MspInit+0x90>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	f003 0304 	and.w	r3, r3, #4
 8001ef4:	60bb      	str	r3, [r7, #8]
 8001ef6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ef8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001efc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efe:	2302      	movs	r3, #2
 8001f00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f02:	2303      	movs	r3, #3
 8001f04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f06:	f107 0310 	add.w	r3, r7, #16
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	480b      	ldr	r0, [pc, #44]	; (8001f3c <HAL_UART_MspInit+0x94>)
 8001f0e:	f000 fd21 	bl	8002954 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f20:	f107 0310 	add.w	r3, r7, #16
 8001f24:	4619      	mov	r1, r3
 8001f26:	4805      	ldr	r0, [pc, #20]	; (8001f3c <HAL_UART_MspInit+0x94>)
 8001f28:	f000 fd14 	bl	8002954 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001f2c:	bf00      	nop
 8001f2e:	3720      	adds	r7, #32
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40013800 	.word	0x40013800
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	40010800 	.word	0x40010800

08001f40 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f40:	480c      	ldr	r0, [pc, #48]	; (8001f74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f42:	490d      	ldr	r1, [pc, #52]	; (8001f78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f44:	4a0d      	ldr	r2, [pc, #52]	; (8001f7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f48:	e002      	b.n	8001f50 <LoopCopyDataInit>

08001f4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f4e:	3304      	adds	r3, #4

08001f50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f54:	d3f9      	bcc.n	8001f4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f56:	4a0a      	ldr	r2, [pc, #40]	; (8001f80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f58:	4c0a      	ldr	r4, [pc, #40]	; (8001f84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f5c:	e001      	b.n	8001f62 <LoopFillZerobss>

08001f5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f60:	3204      	adds	r2, #4

08001f62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f64:	d3fb      	bcc.n	8001f5e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f66:	f7ff fe95 	bl	8001c94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f6a:	f002 fbbd 	bl	80046e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f6e:	f7fe faab 	bl	80004c8 <main>
  bx lr
 8001f72:	4770      	bx	lr
  ldr r0, =_sdata
 8001f74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f78:	200000c4 	.word	0x200000c4
  ldr r2, =_sidata
 8001f7c:	08004930 	.word	0x08004930
  ldr r2, =_sbss
 8001f80:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8001f84:	20000330 	.word	0x20000330

08001f88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f88:	e7fe      	b.n	8001f88 <ADC1_2_IRQHandler>
	...

08001f8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f90:	4b08      	ldr	r3, [pc, #32]	; (8001fb4 <HAL_Init+0x28>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a07      	ldr	r2, [pc, #28]	; (8001fb4 <HAL_Init+0x28>)
 8001f96:	f043 0310 	orr.w	r3, r3, #16
 8001f9a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f9c:	2003      	movs	r0, #3
 8001f9e:	f000 fc97 	bl	80028d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	f000 f808 	bl	8001fb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fa8:	f7ff fdce 	bl	8001b48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40022000 	.word	0x40022000

08001fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fc0:	4b12      	ldr	r3, [pc, #72]	; (800200c <HAL_InitTick+0x54>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	4b12      	ldr	r3, [pc, #72]	; (8002010 <HAL_InitTick+0x58>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	4619      	mov	r1, r3
 8001fca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 fcaf 	bl	800293a <HAL_SYSTICK_Config>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e00e      	b.n	8002004 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b0f      	cmp	r3, #15
 8001fea:	d80a      	bhi.n	8002002 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fec:	2200      	movs	r2, #0
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ff4:	f000 fc77 	bl	80028e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ff8:	4a06      	ldr	r2, [pc, #24]	; (8002014 <HAL_InitTick+0x5c>)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
 8002000:	e000      	b.n	8002004 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
}
 8002004:	4618      	mov	r0, r3
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	20000054 	.word	0x20000054
 8002010:	2000005c 	.word	0x2000005c
 8002014:	20000058 	.word	0x20000058

08002018 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800201c:	4b05      	ldr	r3, [pc, #20]	; (8002034 <HAL_IncTick+0x1c>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	461a      	mov	r2, r3
 8002022:	4b05      	ldr	r3, [pc, #20]	; (8002038 <HAL_IncTick+0x20>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4413      	add	r3, r2
 8002028:	4a03      	ldr	r2, [pc, #12]	; (8002038 <HAL_IncTick+0x20>)
 800202a:	6013      	str	r3, [r2, #0]
}
 800202c:	bf00      	nop
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr
 8002034:	2000005c 	.word	0x2000005c
 8002038:	20000328 	.word	0x20000328

0800203c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  return uwTick;
 8002040:	4b02      	ldr	r3, [pc, #8]	; (800204c <HAL_GetTick+0x10>)
 8002042:	681b      	ldr	r3, [r3, #0]
}
 8002044:	4618      	mov	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr
 800204c:	20000328 	.word	0x20000328

08002050 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002058:	f7ff fff0 	bl	800203c <HAL_GetTick>
 800205c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002068:	d005      	beq.n	8002076 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800206a:	4b09      	ldr	r3, [pc, #36]	; (8002090 <HAL_Delay+0x40>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	461a      	mov	r2, r3
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	4413      	add	r3, r2
 8002074:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002076:	bf00      	nop
 8002078:	f7ff ffe0 	bl	800203c <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	429a      	cmp	r2, r3
 8002086:	d8f7      	bhi.n	8002078 <HAL_Delay+0x28>
  {
  }
}
 8002088:	bf00      	nop
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	2000005c 	.word	0x2000005c

08002094 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800209c:	2300      	movs	r3, #0
 800209e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020a0:	2300      	movs	r3, #0
 80020a2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e0be      	b.n	8002234 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d109      	bne.n	80020d8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f7fe f8c2 	bl	800025c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f000 faeb 	bl	80026b4 <ADC_ConversionStop_Disable>
 80020de:	4603      	mov	r3, r0
 80020e0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e6:	f003 0310 	and.w	r3, r3, #16
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f040 8099 	bne.w	8002222 <HAL_ADC_Init+0x18e>
 80020f0:	7dfb      	ldrb	r3, [r7, #23]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f040 8095 	bne.w	8002222 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002100:	f023 0302 	bic.w	r3, r3, #2
 8002104:	f043 0202 	orr.w	r2, r3, #2
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002114:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	7b1b      	ldrb	r3, [r3, #12]
 800211a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800211c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800211e:	68ba      	ldr	r2, [r7, #8]
 8002120:	4313      	orrs	r3, r2
 8002122:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800212c:	d003      	beq.n	8002136 <HAL_ADC_Init+0xa2>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d102      	bne.n	800213c <HAL_ADC_Init+0xa8>
 8002136:	f44f 7380 	mov.w	r3, #256	; 0x100
 800213a:	e000      	b.n	800213e <HAL_ADC_Init+0xaa>
 800213c:	2300      	movs	r3, #0
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	4313      	orrs	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	7d1b      	ldrb	r3, [r3, #20]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d119      	bne.n	8002180 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	7b1b      	ldrb	r3, [r3, #12]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d109      	bne.n	8002168 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	3b01      	subs	r3, #1
 800215a:	035a      	lsls	r2, r3, #13
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	4313      	orrs	r3, r2
 8002160:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	e00b      	b.n	8002180 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216c:	f043 0220 	orr.w	r2, r3, #32
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002178:	f043 0201 	orr.w	r2, r3, #1
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	430a      	orrs	r2, r1
 8002192:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	689a      	ldr	r2, [r3, #8]
 800219a:	4b28      	ldr	r3, [pc, #160]	; (800223c <HAL_ADC_Init+0x1a8>)
 800219c:	4013      	ands	r3, r2
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	6812      	ldr	r2, [r2, #0]
 80021a2:	68b9      	ldr	r1, [r7, #8]
 80021a4:	430b      	orrs	r3, r1
 80021a6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021b0:	d003      	beq.n	80021ba <HAL_ADC_Init+0x126>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d104      	bne.n	80021c4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	3b01      	subs	r3, #1
 80021c0:	051b      	lsls	r3, r3, #20
 80021c2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ca:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	430a      	orrs	r2, r1
 80021d6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689a      	ldr	r2, [r3, #8]
 80021de:	4b18      	ldr	r3, [pc, #96]	; (8002240 <HAL_ADC_Init+0x1ac>)
 80021e0:	4013      	ands	r3, r2
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d10b      	bne.n	8002200 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f2:	f023 0303 	bic.w	r3, r3, #3
 80021f6:	f043 0201 	orr.w	r2, r3, #1
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021fe:	e018      	b.n	8002232 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002204:	f023 0312 	bic.w	r3, r3, #18
 8002208:	f043 0210 	orr.w	r2, r3, #16
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002214:	f043 0201 	orr.w	r2, r3, #1
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002220:	e007      	b.n	8002232 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002226:	f043 0210 	orr.w	r2, r3, #16
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002232:	7dfb      	ldrb	r3, [r7, #23]
}
 8002234:	4618      	mov	r0, r3
 8002236:	3718      	adds	r7, #24
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	ffe1f7fd 	.word	0xffe1f7fd
 8002240:	ff1f0efe 	.word	0xff1f0efe

08002244 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800224c:	2300      	movs	r3, #0
 800224e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002256:	2b01      	cmp	r3, #1
 8002258:	d101      	bne.n	800225e <HAL_ADC_Start+0x1a>
 800225a:	2302      	movs	r3, #2
 800225c:	e098      	b.n	8002390 <HAL_ADC_Start+0x14c>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2201      	movs	r2, #1
 8002262:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f9ca 	bl	8002600 <ADC_Enable>
 800226c:	4603      	mov	r3, r0
 800226e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002270:	7bfb      	ldrb	r3, [r7, #15]
 8002272:	2b00      	cmp	r3, #0
 8002274:	f040 8087 	bne.w	8002386 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002280:	f023 0301 	bic.w	r3, r3, #1
 8002284:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a41      	ldr	r2, [pc, #260]	; (8002398 <HAL_ADC_Start+0x154>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d105      	bne.n	80022a2 <HAL_ADC_Start+0x5e>
 8002296:	4b41      	ldr	r3, [pc, #260]	; (800239c <HAL_ADC_Start+0x158>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d115      	bne.n	80022ce <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d026      	beq.n	800230a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022cc:	e01d      	b.n	800230a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a2f      	ldr	r2, [pc, #188]	; (800239c <HAL_ADC_Start+0x158>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d004      	beq.n	80022ee <HAL_ADC_Start+0xaa>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a2b      	ldr	r2, [pc, #172]	; (8002398 <HAL_ADC_Start+0x154>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d10d      	bne.n	800230a <HAL_ADC_Start+0xc6>
 80022ee:	4b2b      	ldr	r3, [pc, #172]	; (800239c <HAL_ADC_Start+0x158>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d007      	beq.n	800230a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002302:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d006      	beq.n	8002324 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800231a:	f023 0206 	bic.w	r2, r3, #6
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	62da      	str	r2, [r3, #44]	; 0x2c
 8002322:	e002      	b.n	800232a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f06f 0202 	mvn.w	r2, #2
 800233a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002346:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800234a:	d113      	bne.n	8002374 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002350:	4a11      	ldr	r2, [pc, #68]	; (8002398 <HAL_ADC_Start+0x154>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d105      	bne.n	8002362 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002356:	4b11      	ldr	r3, [pc, #68]	; (800239c <HAL_ADC_Start+0x158>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800235e:	2b00      	cmp	r3, #0
 8002360:	d108      	bne.n	8002374 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002370:	609a      	str	r2, [r3, #8]
 8002372:	e00c      	b.n	800238e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689a      	ldr	r2, [r3, #8]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	e003      	b.n	800238e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800238e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002390:	4618      	mov	r0, r3
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40012800 	.word	0x40012800
 800239c:	40012400 	.word	0x40012400

080023a0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023a8:	2300      	movs	r3, #0
 80023aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d101      	bne.n	80023ba <HAL_ADC_Stop+0x1a>
 80023b6:	2302      	movs	r3, #2
 80023b8:	e01a      	b.n	80023f0 <HAL_ADC_Stop+0x50>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2201      	movs	r2, #1
 80023be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 f976 	bl	80026b4 <ADC_ConversionStop_Disable>
 80023c8:	4603      	mov	r3, r0
 80023ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d109      	bne.n	80023e6 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80023da:	f023 0301 	bic.w	r3, r3, #1
 80023de:	f043 0201 	orr.w	r2, r3, #1
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80023ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3710      	adds	r7, #16
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002406:	4618      	mov	r0, r3
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr

08002410 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800241a:	2300      	movs	r3, #0
 800241c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800241e:	2300      	movs	r3, #0
 8002420:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002428:	2b01      	cmp	r3, #1
 800242a:	d101      	bne.n	8002430 <HAL_ADC_ConfigChannel+0x20>
 800242c:	2302      	movs	r3, #2
 800242e:	e0dc      	b.n	80025ea <HAL_ADC_ConfigChannel+0x1da>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	2b06      	cmp	r3, #6
 800243e:	d81c      	bhi.n	800247a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685a      	ldr	r2, [r3, #4]
 800244a:	4613      	mov	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	3b05      	subs	r3, #5
 8002452:	221f      	movs	r2, #31
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	4019      	ands	r1, r3
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	6818      	ldr	r0, [r3, #0]
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685a      	ldr	r2, [r3, #4]
 8002464:	4613      	mov	r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	4413      	add	r3, r2
 800246a:	3b05      	subs	r3, #5
 800246c:	fa00 f203 	lsl.w	r2, r0, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	430a      	orrs	r2, r1
 8002476:	635a      	str	r2, [r3, #52]	; 0x34
 8002478:	e03c      	b.n	80024f4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b0c      	cmp	r3, #12
 8002480:	d81c      	bhi.n	80024bc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685a      	ldr	r2, [r3, #4]
 800248c:	4613      	mov	r3, r2
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	4413      	add	r3, r2
 8002492:	3b23      	subs	r3, #35	; 0x23
 8002494:	221f      	movs	r2, #31
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43db      	mvns	r3, r3
 800249c:	4019      	ands	r1, r3
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	6818      	ldr	r0, [r3, #0]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	3b23      	subs	r3, #35	; 0x23
 80024ae:	fa00 f203 	lsl.w	r2, r0, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	430a      	orrs	r2, r1
 80024b8:	631a      	str	r2, [r3, #48]	; 0x30
 80024ba:	e01b      	b.n	80024f4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	4613      	mov	r3, r2
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	4413      	add	r3, r2
 80024cc:	3b41      	subs	r3, #65	; 0x41
 80024ce:	221f      	movs	r2, #31
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	43db      	mvns	r3, r3
 80024d6:	4019      	ands	r1, r3
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	6818      	ldr	r0, [r3, #0]
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685a      	ldr	r2, [r3, #4]
 80024e0:	4613      	mov	r3, r2
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	4413      	add	r3, r2
 80024e6:	3b41      	subs	r3, #65	; 0x41
 80024e8:	fa00 f203 	lsl.w	r2, r0, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2b09      	cmp	r3, #9
 80024fa:	d91c      	bls.n	8002536 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	68d9      	ldr	r1, [r3, #12]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	4613      	mov	r3, r2
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	4413      	add	r3, r2
 800250c:	3b1e      	subs	r3, #30
 800250e:	2207      	movs	r2, #7
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	43db      	mvns	r3, r3
 8002516:	4019      	ands	r1, r3
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	6898      	ldr	r0, [r3, #8]
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4613      	mov	r3, r2
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	4413      	add	r3, r2
 8002526:	3b1e      	subs	r3, #30
 8002528:	fa00 f203 	lsl.w	r2, r0, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	430a      	orrs	r2, r1
 8002532:	60da      	str	r2, [r3, #12]
 8002534:	e019      	b.n	800256a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6919      	ldr	r1, [r3, #16]
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	4613      	mov	r3, r2
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	4413      	add	r3, r2
 8002546:	2207      	movs	r2, #7
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	43db      	mvns	r3, r3
 800254e:	4019      	ands	r1, r3
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	6898      	ldr	r0, [r3, #8]
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	4613      	mov	r3, r2
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	4413      	add	r3, r2
 800255e:	fa00 f203 	lsl.w	r2, r0, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	430a      	orrs	r2, r1
 8002568:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2b10      	cmp	r3, #16
 8002570:	d003      	beq.n	800257a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002576:	2b11      	cmp	r3, #17
 8002578:	d132      	bne.n	80025e0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a1d      	ldr	r2, [pc, #116]	; (80025f4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d125      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d126      	bne.n	80025e0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689a      	ldr	r2, [r3, #8]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80025a0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2b10      	cmp	r3, #16
 80025a8:	d11a      	bne.n	80025e0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025aa:	4b13      	ldr	r3, [pc, #76]	; (80025f8 <HAL_ADC_ConfigChannel+0x1e8>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a13      	ldr	r2, [pc, #76]	; (80025fc <HAL_ADC_ConfigChannel+0x1ec>)
 80025b0:	fba2 2303 	umull	r2, r3, r2, r3
 80025b4:	0c9a      	lsrs	r2, r3, #18
 80025b6:	4613      	mov	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	4413      	add	r3, r2
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025c0:	e002      	b.n	80025c8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	3b01      	subs	r3, #1
 80025c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1f9      	bne.n	80025c2 <HAL_ADC_ConfigChannel+0x1b2>
 80025ce:	e007      	b.n	80025e0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d4:	f043 0220 	orr.w	r2, r3, #32
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3714      	adds	r7, #20
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr
 80025f4:	40012400 	.word	0x40012400
 80025f8:	20000054 	.word	0x20000054
 80025fc:	431bde83 	.word	0x431bde83

08002600 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002608:	2300      	movs	r3, #0
 800260a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800260c:	2300      	movs	r3, #0
 800260e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b01      	cmp	r3, #1
 800261c:	d040      	beq.n	80026a0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f042 0201 	orr.w	r2, r2, #1
 800262c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800262e:	4b1f      	ldr	r3, [pc, #124]	; (80026ac <ADC_Enable+0xac>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a1f      	ldr	r2, [pc, #124]	; (80026b0 <ADC_Enable+0xb0>)
 8002634:	fba2 2303 	umull	r2, r3, r2, r3
 8002638:	0c9b      	lsrs	r3, r3, #18
 800263a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800263c:	e002      	b.n	8002644 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	3b01      	subs	r3, #1
 8002642:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1f9      	bne.n	800263e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800264a:	f7ff fcf7 	bl	800203c <HAL_GetTick>
 800264e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002650:	e01f      	b.n	8002692 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002652:	f7ff fcf3 	bl	800203c <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b02      	cmp	r3, #2
 800265e:	d918      	bls.n	8002692 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	2b01      	cmp	r3, #1
 800266c:	d011      	beq.n	8002692 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002672:	f043 0210 	orr.w	r2, r3, #16
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800267e:	f043 0201 	orr.w	r2, r3, #1
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e007      	b.n	80026a2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	2b01      	cmp	r3, #1
 800269e:	d1d8      	bne.n	8002652 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20000054 	.word	0x20000054
 80026b0:	431bde83 	.word	0x431bde83

080026b4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026bc:	2300      	movs	r3, #0
 80026be:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d12e      	bne.n	800272c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f022 0201 	bic.w	r2, r2, #1
 80026dc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026de:	f7ff fcad 	bl	800203c <HAL_GetTick>
 80026e2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026e4:	e01b      	b.n	800271e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026e6:	f7ff fca9 	bl	800203c <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d914      	bls.n	800271e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d10d      	bne.n	800271e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002706:	f043 0210 	orr.w	r2, r3, #16
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002712:	f043 0201 	orr.w	r2, r3, #1
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e007      	b.n	800272e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	f003 0301 	and.w	r3, r3, #1
 8002728:	2b01      	cmp	r3, #1
 800272a:	d0dc      	beq.n	80026e6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3710      	adds	r7, #16
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f003 0307 	and.w	r3, r3, #7
 8002746:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002748:	4b0c      	ldr	r3, [pc, #48]	; (800277c <__NVIC_SetPriorityGrouping+0x44>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800274e:	68ba      	ldr	r2, [r7, #8]
 8002750:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002754:	4013      	ands	r3, r2
 8002756:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002760:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002764:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002768:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800276a:	4a04      	ldr	r2, [pc, #16]	; (800277c <__NVIC_SetPriorityGrouping+0x44>)
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	60d3      	str	r3, [r2, #12]
}
 8002770:	bf00      	nop
 8002772:	3714      	adds	r7, #20
 8002774:	46bd      	mov	sp, r7
 8002776:	bc80      	pop	{r7}
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002784:	4b04      	ldr	r3, [pc, #16]	; (8002798 <__NVIC_GetPriorityGrouping+0x18>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	0a1b      	lsrs	r3, r3, #8
 800278a:	f003 0307 	and.w	r3, r3, #7
}
 800278e:	4618      	mov	r0, r3
 8002790:	46bd      	mov	sp, r7
 8002792:	bc80      	pop	{r7}
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	e000ed00 	.word	0xe000ed00

0800279c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	db0b      	blt.n	80027c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027ae:	79fb      	ldrb	r3, [r7, #7]
 80027b0:	f003 021f 	and.w	r2, r3, #31
 80027b4:	4906      	ldr	r1, [pc, #24]	; (80027d0 <__NVIC_EnableIRQ+0x34>)
 80027b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ba:	095b      	lsrs	r3, r3, #5
 80027bc:	2001      	movs	r0, #1
 80027be:	fa00 f202 	lsl.w	r2, r0, r2
 80027c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr
 80027d0:	e000e100 	.word	0xe000e100

080027d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	6039      	str	r1, [r7, #0]
 80027de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	db0a      	blt.n	80027fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	b2da      	uxtb	r2, r3
 80027ec:	490c      	ldr	r1, [pc, #48]	; (8002820 <__NVIC_SetPriority+0x4c>)
 80027ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f2:	0112      	lsls	r2, r2, #4
 80027f4:	b2d2      	uxtb	r2, r2
 80027f6:	440b      	add	r3, r1
 80027f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027fc:	e00a      	b.n	8002814 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	b2da      	uxtb	r2, r3
 8002802:	4908      	ldr	r1, [pc, #32]	; (8002824 <__NVIC_SetPriority+0x50>)
 8002804:	79fb      	ldrb	r3, [r7, #7]
 8002806:	f003 030f 	and.w	r3, r3, #15
 800280a:	3b04      	subs	r3, #4
 800280c:	0112      	lsls	r2, r2, #4
 800280e:	b2d2      	uxtb	r2, r2
 8002810:	440b      	add	r3, r1
 8002812:	761a      	strb	r2, [r3, #24]
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	bc80      	pop	{r7}
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	e000e100 	.word	0xe000e100
 8002824:	e000ed00 	.word	0xe000ed00

08002828 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002828:	b480      	push	{r7}
 800282a:	b089      	sub	sp, #36	; 0x24
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f003 0307 	and.w	r3, r3, #7
 800283a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	f1c3 0307 	rsb	r3, r3, #7
 8002842:	2b04      	cmp	r3, #4
 8002844:	bf28      	it	cs
 8002846:	2304      	movcs	r3, #4
 8002848:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	3304      	adds	r3, #4
 800284e:	2b06      	cmp	r3, #6
 8002850:	d902      	bls.n	8002858 <NVIC_EncodePriority+0x30>
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	3b03      	subs	r3, #3
 8002856:	e000      	b.n	800285a <NVIC_EncodePriority+0x32>
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800285c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	43da      	mvns	r2, r3
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	401a      	ands	r2, r3
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002870:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	fa01 f303 	lsl.w	r3, r1, r3
 800287a:	43d9      	mvns	r1, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002880:	4313      	orrs	r3, r2
         );
}
 8002882:	4618      	mov	r0, r3
 8002884:	3724      	adds	r7, #36	; 0x24
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr

0800288c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	3b01      	subs	r3, #1
 8002898:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800289c:	d301      	bcc.n	80028a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800289e:	2301      	movs	r3, #1
 80028a0:	e00f      	b.n	80028c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028a2:	4a0a      	ldr	r2, [pc, #40]	; (80028cc <SysTick_Config+0x40>)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3b01      	subs	r3, #1
 80028a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028aa:	210f      	movs	r1, #15
 80028ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028b0:	f7ff ff90 	bl	80027d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028b4:	4b05      	ldr	r3, [pc, #20]	; (80028cc <SysTick_Config+0x40>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028ba:	4b04      	ldr	r3, [pc, #16]	; (80028cc <SysTick_Config+0x40>)
 80028bc:	2207      	movs	r2, #7
 80028be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	e000e010 	.word	0xe000e010

080028d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f7ff ff2d 	bl	8002738 <__NVIC_SetPriorityGrouping>
}
 80028de:	bf00      	nop
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b086      	sub	sp, #24
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	4603      	mov	r3, r0
 80028ee:	60b9      	str	r1, [r7, #8]
 80028f0:	607a      	str	r2, [r7, #4]
 80028f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028f8:	f7ff ff42 	bl	8002780 <__NVIC_GetPriorityGrouping>
 80028fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	68b9      	ldr	r1, [r7, #8]
 8002902:	6978      	ldr	r0, [r7, #20]
 8002904:	f7ff ff90 	bl	8002828 <NVIC_EncodePriority>
 8002908:	4602      	mov	r2, r0
 800290a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800290e:	4611      	mov	r1, r2
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff ff5f 	bl	80027d4 <__NVIC_SetPriority>
}
 8002916:	bf00      	nop
 8002918:	3718      	adds	r7, #24
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b082      	sub	sp, #8
 8002922:	af00      	add	r7, sp, #0
 8002924:	4603      	mov	r3, r0
 8002926:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292c:	4618      	mov	r0, r3
 800292e:	f7ff ff35 	bl	800279c <__NVIC_EnableIRQ>
}
 8002932:	bf00      	nop
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}

0800293a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800293a:	b580      	push	{r7, lr}
 800293c:	b082      	sub	sp, #8
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7ff ffa2 	bl	800288c <SysTick_Config>
 8002948:	4603      	mov	r3, r0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
	...

08002954 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002954:	b480      	push	{r7}
 8002956:	b08b      	sub	sp, #44	; 0x2c
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800295e:	2300      	movs	r3, #0
 8002960:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002962:	2300      	movs	r3, #0
 8002964:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002966:	e127      	b.n	8002bb8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002968:	2201      	movs	r2, #1
 800296a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	69fa      	ldr	r2, [r7, #28]
 8002978:	4013      	ands	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	429a      	cmp	r2, r3
 8002982:	f040 8116 	bne.w	8002bb2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	2b12      	cmp	r3, #18
 800298c:	d034      	beq.n	80029f8 <HAL_GPIO_Init+0xa4>
 800298e:	2b12      	cmp	r3, #18
 8002990:	d80d      	bhi.n	80029ae <HAL_GPIO_Init+0x5a>
 8002992:	2b02      	cmp	r3, #2
 8002994:	d02b      	beq.n	80029ee <HAL_GPIO_Init+0x9a>
 8002996:	2b02      	cmp	r3, #2
 8002998:	d804      	bhi.n	80029a4 <HAL_GPIO_Init+0x50>
 800299a:	2b00      	cmp	r3, #0
 800299c:	d031      	beq.n	8002a02 <HAL_GPIO_Init+0xae>
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d01c      	beq.n	80029dc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80029a2:	e048      	b.n	8002a36 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80029a4:	2b03      	cmp	r3, #3
 80029a6:	d043      	beq.n	8002a30 <HAL_GPIO_Init+0xdc>
 80029a8:	2b11      	cmp	r3, #17
 80029aa:	d01b      	beq.n	80029e4 <HAL_GPIO_Init+0x90>
          break;
 80029ac:	e043      	b.n	8002a36 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80029ae:	4a89      	ldr	r2, [pc, #548]	; (8002bd4 <HAL_GPIO_Init+0x280>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d026      	beq.n	8002a02 <HAL_GPIO_Init+0xae>
 80029b4:	4a87      	ldr	r2, [pc, #540]	; (8002bd4 <HAL_GPIO_Init+0x280>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d806      	bhi.n	80029c8 <HAL_GPIO_Init+0x74>
 80029ba:	4a87      	ldr	r2, [pc, #540]	; (8002bd8 <HAL_GPIO_Init+0x284>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d020      	beq.n	8002a02 <HAL_GPIO_Init+0xae>
 80029c0:	4a86      	ldr	r2, [pc, #536]	; (8002bdc <HAL_GPIO_Init+0x288>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d01d      	beq.n	8002a02 <HAL_GPIO_Init+0xae>
          break;
 80029c6:	e036      	b.n	8002a36 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80029c8:	4a85      	ldr	r2, [pc, #532]	; (8002be0 <HAL_GPIO_Init+0x28c>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d019      	beq.n	8002a02 <HAL_GPIO_Init+0xae>
 80029ce:	4a85      	ldr	r2, [pc, #532]	; (8002be4 <HAL_GPIO_Init+0x290>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d016      	beq.n	8002a02 <HAL_GPIO_Init+0xae>
 80029d4:	4a84      	ldr	r2, [pc, #528]	; (8002be8 <HAL_GPIO_Init+0x294>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d013      	beq.n	8002a02 <HAL_GPIO_Init+0xae>
          break;
 80029da:	e02c      	b.n	8002a36 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	623b      	str	r3, [r7, #32]
          break;
 80029e2:	e028      	b.n	8002a36 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	3304      	adds	r3, #4
 80029ea:	623b      	str	r3, [r7, #32]
          break;
 80029ec:	e023      	b.n	8002a36 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	3308      	adds	r3, #8
 80029f4:	623b      	str	r3, [r7, #32]
          break;
 80029f6:	e01e      	b.n	8002a36 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	330c      	adds	r3, #12
 80029fe:	623b      	str	r3, [r7, #32]
          break;
 8002a00:	e019      	b.n	8002a36 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d102      	bne.n	8002a10 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a0a:	2304      	movs	r3, #4
 8002a0c:	623b      	str	r3, [r7, #32]
          break;
 8002a0e:	e012      	b.n	8002a36 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d105      	bne.n	8002a24 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a18:	2308      	movs	r3, #8
 8002a1a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	69fa      	ldr	r2, [r7, #28]
 8002a20:	611a      	str	r2, [r3, #16]
          break;
 8002a22:	e008      	b.n	8002a36 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a24:	2308      	movs	r3, #8
 8002a26:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	69fa      	ldr	r2, [r7, #28]
 8002a2c:	615a      	str	r2, [r3, #20]
          break;
 8002a2e:	e002      	b.n	8002a36 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a30:	2300      	movs	r3, #0
 8002a32:	623b      	str	r3, [r7, #32]
          break;
 8002a34:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a36:	69bb      	ldr	r3, [r7, #24]
 8002a38:	2bff      	cmp	r3, #255	; 0xff
 8002a3a:	d801      	bhi.n	8002a40 <HAL_GPIO_Init+0xec>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	e001      	b.n	8002a44 <HAL_GPIO_Init+0xf0>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	3304      	adds	r3, #4
 8002a44:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	2bff      	cmp	r3, #255	; 0xff
 8002a4a:	d802      	bhi.n	8002a52 <HAL_GPIO_Init+0xfe>
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	e002      	b.n	8002a58 <HAL_GPIO_Init+0x104>
 8002a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a54:	3b08      	subs	r3, #8
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	210f      	movs	r1, #15
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	fa01 f303 	lsl.w	r3, r1, r3
 8002a66:	43db      	mvns	r3, r3
 8002a68:	401a      	ands	r2, r3
 8002a6a:	6a39      	ldr	r1, [r7, #32]
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a72:	431a      	orrs	r2, r3
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f000 8096 	beq.w	8002bb2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a86:	4b59      	ldr	r3, [pc, #356]	; (8002bec <HAL_GPIO_Init+0x298>)
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	4a58      	ldr	r2, [pc, #352]	; (8002bec <HAL_GPIO_Init+0x298>)
 8002a8c:	f043 0301 	orr.w	r3, r3, #1
 8002a90:	6193      	str	r3, [r2, #24]
 8002a92:	4b56      	ldr	r3, [pc, #344]	; (8002bec <HAL_GPIO_Init+0x298>)
 8002a94:	699b      	ldr	r3, [r3, #24]
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	60bb      	str	r3, [r7, #8]
 8002a9c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a9e:	4a54      	ldr	r2, [pc, #336]	; (8002bf0 <HAL_GPIO_Init+0x29c>)
 8002aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa2:	089b      	lsrs	r3, r3, #2
 8002aa4:	3302      	adds	r3, #2
 8002aa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aaa:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aae:	f003 0303 	and.w	r3, r3, #3
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	220f      	movs	r2, #15
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	43db      	mvns	r3, r3
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a4b      	ldr	r2, [pc, #300]	; (8002bf4 <HAL_GPIO_Init+0x2a0>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d013      	beq.n	8002af2 <HAL_GPIO_Init+0x19e>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a4a      	ldr	r2, [pc, #296]	; (8002bf8 <HAL_GPIO_Init+0x2a4>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d00d      	beq.n	8002aee <HAL_GPIO_Init+0x19a>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a49      	ldr	r2, [pc, #292]	; (8002bfc <HAL_GPIO_Init+0x2a8>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d007      	beq.n	8002aea <HAL_GPIO_Init+0x196>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a48      	ldr	r2, [pc, #288]	; (8002c00 <HAL_GPIO_Init+0x2ac>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d101      	bne.n	8002ae6 <HAL_GPIO_Init+0x192>
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e006      	b.n	8002af4 <HAL_GPIO_Init+0x1a0>
 8002ae6:	2304      	movs	r3, #4
 8002ae8:	e004      	b.n	8002af4 <HAL_GPIO_Init+0x1a0>
 8002aea:	2302      	movs	r3, #2
 8002aec:	e002      	b.n	8002af4 <HAL_GPIO_Init+0x1a0>
 8002aee:	2301      	movs	r3, #1
 8002af0:	e000      	b.n	8002af4 <HAL_GPIO_Init+0x1a0>
 8002af2:	2300      	movs	r3, #0
 8002af4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002af6:	f002 0203 	and.w	r2, r2, #3
 8002afa:	0092      	lsls	r2, r2, #2
 8002afc:	4093      	lsls	r3, r2
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b04:	493a      	ldr	r1, [pc, #232]	; (8002bf0 <HAL_GPIO_Init+0x29c>)
 8002b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b08:	089b      	lsrs	r3, r3, #2
 8002b0a:	3302      	adds	r3, #2
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d006      	beq.n	8002b2c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b1e:	4b39      	ldr	r3, [pc, #228]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	4938      	ldr	r1, [pc, #224]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	600b      	str	r3, [r1, #0]
 8002b2a:	e006      	b.n	8002b3a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b2c:	4b35      	ldr	r3, [pc, #212]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	43db      	mvns	r3, r3
 8002b34:	4933      	ldr	r1, [pc, #204]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b36:	4013      	ands	r3, r2
 8002b38:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d006      	beq.n	8002b54 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b46:	4b2f      	ldr	r3, [pc, #188]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	492e      	ldr	r1, [pc, #184]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	604b      	str	r3, [r1, #4]
 8002b52:	e006      	b.n	8002b62 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b54:	4b2b      	ldr	r3, [pc, #172]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b56:	685a      	ldr	r2, [r3, #4]
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	4929      	ldr	r1, [pc, #164]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b5e:	4013      	ands	r3, r2
 8002b60:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d006      	beq.n	8002b7c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b6e:	4b25      	ldr	r3, [pc, #148]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b70:	689a      	ldr	r2, [r3, #8]
 8002b72:	4924      	ldr	r1, [pc, #144]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	608b      	str	r3, [r1, #8]
 8002b7a:	e006      	b.n	8002b8a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b7c:	4b21      	ldr	r3, [pc, #132]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	43db      	mvns	r3, r3
 8002b84:	491f      	ldr	r1, [pc, #124]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b86:	4013      	ands	r3, r2
 8002b88:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d006      	beq.n	8002ba4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b96:	4b1b      	ldr	r3, [pc, #108]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b98:	68da      	ldr	r2, [r3, #12]
 8002b9a:	491a      	ldr	r1, [pc, #104]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	60cb      	str	r3, [r1, #12]
 8002ba2:	e006      	b.n	8002bb2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002ba4:	4b17      	ldr	r3, [pc, #92]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002ba6:	68da      	ldr	r2, [r3, #12]
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	43db      	mvns	r3, r3
 8002bac:	4915      	ldr	r1, [pc, #84]	; (8002c04 <HAL_GPIO_Init+0x2b0>)
 8002bae:	4013      	ands	r3, r2
 8002bb0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	f47f aed0 	bne.w	8002968 <HAL_GPIO_Init+0x14>
  }
}
 8002bc8:	bf00      	nop
 8002bca:	372c      	adds	r7, #44	; 0x2c
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bc80      	pop	{r7}
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	10210000 	.word	0x10210000
 8002bd8:	10110000 	.word	0x10110000
 8002bdc:	10120000 	.word	0x10120000
 8002be0:	10310000 	.word	0x10310000
 8002be4:	10320000 	.word	0x10320000
 8002be8:	10220000 	.word	0x10220000
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	40010000 	.word	0x40010000
 8002bf4:	40010800 	.word	0x40010800
 8002bf8:	40010c00 	.word	0x40010c00
 8002bfc:	40011000 	.word	0x40011000
 8002c00:	40011400 	.word	0x40011400
 8002c04:	40010400 	.word	0x40010400

08002c08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	460b      	mov	r3, r1
 8002c12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689a      	ldr	r2, [r3, #8]
 8002c18:	887b      	ldrh	r3, [r7, #2]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d002      	beq.n	8002c26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c20:	2301      	movs	r3, #1
 8002c22:	73fb      	strb	r3, [r7, #15]
 8002c24:	e001      	b.n	8002c2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c26:	2300      	movs	r3, #0
 8002c28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr

08002c36 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c36:	b480      	push	{r7}
 8002c38:	b083      	sub	sp, #12
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
 8002c3e:	460b      	mov	r3, r1
 8002c40:	807b      	strh	r3, [r7, #2]
 8002c42:	4613      	mov	r3, r2
 8002c44:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c46:	787b      	ldrb	r3, [r7, #1]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c4c:	887a      	ldrh	r2, [r7, #2]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c52:	e003      	b.n	8002c5c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c54:	887b      	ldrh	r3, [r7, #2]
 8002c56:	041a      	lsls	r2, r3, #16
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	611a      	str	r2, [r3, #16]
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bc80      	pop	{r7}
 8002c64:	4770      	bx	lr
	...

08002c68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e11f      	b.n	8002eba <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d106      	bne.n	8002c94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f7fd fbdc 	bl	800044c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2224      	movs	r2, #36	; 0x24
 8002c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f022 0201 	bic.w	r2, r2, #1
 8002caa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002cca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ccc:	f000 fcda 	bl	8003684 <HAL_RCC_GetPCLK1Freq>
 8002cd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	4a7b      	ldr	r2, [pc, #492]	; (8002ec4 <HAL_I2C_Init+0x25c>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d807      	bhi.n	8002cec <HAL_I2C_Init+0x84>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	4a7a      	ldr	r2, [pc, #488]	; (8002ec8 <HAL_I2C_Init+0x260>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	bf94      	ite	ls
 8002ce4:	2301      	movls	r3, #1
 8002ce6:	2300      	movhi	r3, #0
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	e006      	b.n	8002cfa <HAL_I2C_Init+0x92>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	4a77      	ldr	r2, [pc, #476]	; (8002ecc <HAL_I2C_Init+0x264>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	bf94      	ite	ls
 8002cf4:	2301      	movls	r3, #1
 8002cf6:	2300      	movhi	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e0db      	b.n	8002eba <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	4a72      	ldr	r2, [pc, #456]	; (8002ed0 <HAL_I2C_Init+0x268>)
 8002d06:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0a:	0c9b      	lsrs	r3, r3, #18
 8002d0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	68ba      	ldr	r2, [r7, #8]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6a1b      	ldr	r3, [r3, #32]
 8002d28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	4a64      	ldr	r2, [pc, #400]	; (8002ec4 <HAL_I2C_Init+0x25c>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d802      	bhi.n	8002d3c <HAL_I2C_Init+0xd4>
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	e009      	b.n	8002d50 <HAL_I2C_Init+0xe8>
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002d42:	fb02 f303 	mul.w	r3, r2, r3
 8002d46:	4a63      	ldr	r2, [pc, #396]	; (8002ed4 <HAL_I2C_Init+0x26c>)
 8002d48:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4c:	099b      	lsrs	r3, r3, #6
 8002d4e:	3301      	adds	r3, #1
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	6812      	ldr	r2, [r2, #0]
 8002d54:	430b      	orrs	r3, r1
 8002d56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	4956      	ldr	r1, [pc, #344]	; (8002ec4 <HAL_I2C_Init+0x25c>)
 8002d6c:	428b      	cmp	r3, r1
 8002d6e:	d80d      	bhi.n	8002d8c <HAL_I2C_Init+0x124>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	1e59      	subs	r1, r3, #1
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d7e:	3301      	adds	r3, #1
 8002d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d84:	2b04      	cmp	r3, #4
 8002d86:	bf38      	it	cc
 8002d88:	2304      	movcc	r3, #4
 8002d8a:	e04f      	b.n	8002e2c <HAL_I2C_Init+0x1c4>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d111      	bne.n	8002db8 <HAL_I2C_Init+0x150>
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	1e58      	subs	r0, r3, #1
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6859      	ldr	r1, [r3, #4]
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	440b      	add	r3, r1
 8002da2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002da6:	3301      	adds	r3, #1
 8002da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	bf0c      	ite	eq
 8002db0:	2301      	moveq	r3, #1
 8002db2:	2300      	movne	r3, #0
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	e012      	b.n	8002dde <HAL_I2C_Init+0x176>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	1e58      	subs	r0, r3, #1
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6859      	ldr	r1, [r3, #4]
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	440b      	add	r3, r1
 8002dc6:	0099      	lsls	r1, r3, #2
 8002dc8:	440b      	add	r3, r1
 8002dca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dce:	3301      	adds	r3, #1
 8002dd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	bf0c      	ite	eq
 8002dd8:	2301      	moveq	r3, #1
 8002dda:	2300      	movne	r3, #0
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <HAL_I2C_Init+0x17e>
 8002de2:	2301      	movs	r3, #1
 8002de4:	e022      	b.n	8002e2c <HAL_I2C_Init+0x1c4>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10e      	bne.n	8002e0c <HAL_I2C_Init+0x1a4>
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	1e58      	subs	r0, r3, #1
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6859      	ldr	r1, [r3, #4]
 8002df6:	460b      	mov	r3, r1
 8002df8:	005b      	lsls	r3, r3, #1
 8002dfa:	440b      	add	r3, r1
 8002dfc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e00:	3301      	adds	r3, #1
 8002e02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e0a:	e00f      	b.n	8002e2c <HAL_I2C_Init+0x1c4>
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	1e58      	subs	r0, r3, #1
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6859      	ldr	r1, [r3, #4]
 8002e14:	460b      	mov	r3, r1
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	440b      	add	r3, r1
 8002e1a:	0099      	lsls	r1, r3, #2
 8002e1c:	440b      	add	r3, r1
 8002e1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e22:	3301      	adds	r3, #1
 8002e24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e2c:	6879      	ldr	r1, [r7, #4]
 8002e2e:	6809      	ldr	r1, [r1, #0]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	69da      	ldr	r2, [r3, #28]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a1b      	ldr	r3, [r3, #32]
 8002e46:	431a      	orrs	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002e5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6911      	ldr	r1, [r2, #16]
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	68d2      	ldr	r2, [r2, #12]
 8002e66:	4311      	orrs	r1, r2
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6812      	ldr	r2, [r2, #0]
 8002e6c:	430b      	orrs	r3, r1
 8002e6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	695a      	ldr	r2, [r3, #20]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	431a      	orrs	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f042 0201 	orr.w	r2, r2, #1
 8002e9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2220      	movs	r2, #32
 8002ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	000186a0 	.word	0x000186a0
 8002ec8:	001e847f 	.word	0x001e847f
 8002ecc:	003d08ff 	.word	0x003d08ff
 8002ed0:	431bde83 	.word	0x431bde83
 8002ed4:	10624dd3 	.word	0x10624dd3

08002ed8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d101      	bne.n	8002eea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e26c      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f000 8087 	beq.w	8003006 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ef8:	4b92      	ldr	r3, [pc, #584]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f003 030c 	and.w	r3, r3, #12
 8002f00:	2b04      	cmp	r3, #4
 8002f02:	d00c      	beq.n	8002f1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f04:	4b8f      	ldr	r3, [pc, #572]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f003 030c 	and.w	r3, r3, #12
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d112      	bne.n	8002f36 <HAL_RCC_OscConfig+0x5e>
 8002f10:	4b8c      	ldr	r3, [pc, #560]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f1c:	d10b      	bne.n	8002f36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f1e:	4b89      	ldr	r3, [pc, #548]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d06c      	beq.n	8003004 <HAL_RCC_OscConfig+0x12c>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d168      	bne.n	8003004 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e246      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f3e:	d106      	bne.n	8002f4e <HAL_RCC_OscConfig+0x76>
 8002f40:	4b80      	ldr	r3, [pc, #512]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a7f      	ldr	r2, [pc, #508]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f4a:	6013      	str	r3, [r2, #0]
 8002f4c:	e02e      	b.n	8002fac <HAL_RCC_OscConfig+0xd4>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10c      	bne.n	8002f70 <HAL_RCC_OscConfig+0x98>
 8002f56:	4b7b      	ldr	r3, [pc, #492]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a7a      	ldr	r2, [pc, #488]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f60:	6013      	str	r3, [r2, #0]
 8002f62:	4b78      	ldr	r3, [pc, #480]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a77      	ldr	r2, [pc, #476]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f6c:	6013      	str	r3, [r2, #0]
 8002f6e:	e01d      	b.n	8002fac <HAL_RCC_OscConfig+0xd4>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f78:	d10c      	bne.n	8002f94 <HAL_RCC_OscConfig+0xbc>
 8002f7a:	4b72      	ldr	r3, [pc, #456]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a71      	ldr	r2, [pc, #452]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f84:	6013      	str	r3, [r2, #0]
 8002f86:	4b6f      	ldr	r3, [pc, #444]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a6e      	ldr	r2, [pc, #440]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f90:	6013      	str	r3, [r2, #0]
 8002f92:	e00b      	b.n	8002fac <HAL_RCC_OscConfig+0xd4>
 8002f94:	4b6b      	ldr	r3, [pc, #428]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a6a      	ldr	r2, [pc, #424]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002f9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f9e:	6013      	str	r3, [r2, #0]
 8002fa0:	4b68      	ldr	r3, [pc, #416]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a67      	ldr	r2, [pc, #412]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002fa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002faa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d013      	beq.n	8002fdc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb4:	f7ff f842 	bl	800203c <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fba:	e008      	b.n	8002fce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fbc:	f7ff f83e 	bl	800203c <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b64      	cmp	r3, #100	; 0x64
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e1fa      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fce:	4b5d      	ldr	r3, [pc, #372]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d0f0      	beq.n	8002fbc <HAL_RCC_OscConfig+0xe4>
 8002fda:	e014      	b.n	8003006 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fdc:	f7ff f82e 	bl	800203c <HAL_GetTick>
 8002fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fe2:	e008      	b.n	8002ff6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fe4:	f7ff f82a 	bl	800203c <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b64      	cmp	r3, #100	; 0x64
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e1e6      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ff6:	4b53      	ldr	r3, [pc, #332]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d1f0      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x10c>
 8003002:	e000      	b.n	8003006 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d063      	beq.n	80030da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003012:	4b4c      	ldr	r3, [pc, #304]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f003 030c 	and.w	r3, r3, #12
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00b      	beq.n	8003036 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800301e:	4b49      	ldr	r3, [pc, #292]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f003 030c 	and.w	r3, r3, #12
 8003026:	2b08      	cmp	r3, #8
 8003028:	d11c      	bne.n	8003064 <HAL_RCC_OscConfig+0x18c>
 800302a:	4b46      	ldr	r3, [pc, #280]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d116      	bne.n	8003064 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003036:	4b43      	ldr	r3, [pc, #268]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d005      	beq.n	800304e <HAL_RCC_OscConfig+0x176>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d001      	beq.n	800304e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e1ba      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800304e:	4b3d      	ldr	r3, [pc, #244]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	4939      	ldr	r1, [pc, #228]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 800305e:	4313      	orrs	r3, r2
 8003060:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003062:	e03a      	b.n	80030da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d020      	beq.n	80030ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800306c:	4b36      	ldr	r3, [pc, #216]	; (8003148 <HAL_RCC_OscConfig+0x270>)
 800306e:	2201      	movs	r2, #1
 8003070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003072:	f7fe ffe3 	bl	800203c <HAL_GetTick>
 8003076:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003078:	e008      	b.n	800308c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800307a:	f7fe ffdf 	bl	800203c <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b02      	cmp	r3, #2
 8003086:	d901      	bls.n	800308c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e19b      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800308c:	4b2d      	ldr	r3, [pc, #180]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0302 	and.w	r3, r3, #2
 8003094:	2b00      	cmp	r3, #0
 8003096:	d0f0      	beq.n	800307a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003098:	4b2a      	ldr	r3, [pc, #168]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	695b      	ldr	r3, [r3, #20]
 80030a4:	00db      	lsls	r3, r3, #3
 80030a6:	4927      	ldr	r1, [pc, #156]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	600b      	str	r3, [r1, #0]
 80030ac:	e015      	b.n	80030da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030ae:	4b26      	ldr	r3, [pc, #152]	; (8003148 <HAL_RCC_OscConfig+0x270>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b4:	f7fe ffc2 	bl	800203c <HAL_GetTick>
 80030b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ba:	e008      	b.n	80030ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030bc:	f7fe ffbe 	bl	800203c <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e17a      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ce:	4b1d      	ldr	r3, [pc, #116]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0302 	and.w	r3, r3, #2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1f0      	bne.n	80030bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0308 	and.w	r3, r3, #8
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d03a      	beq.n	800315c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d019      	beq.n	8003122 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030ee:	4b17      	ldr	r3, [pc, #92]	; (800314c <HAL_RCC_OscConfig+0x274>)
 80030f0:	2201      	movs	r2, #1
 80030f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030f4:	f7fe ffa2 	bl	800203c <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030fa:	e008      	b.n	800310e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030fc:	f7fe ff9e 	bl	800203c <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b02      	cmp	r3, #2
 8003108:	d901      	bls.n	800310e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e15a      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800310e:	4b0d      	ldr	r3, [pc, #52]	; (8003144 <HAL_RCC_OscConfig+0x26c>)
 8003110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d0f0      	beq.n	80030fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800311a:	2001      	movs	r0, #1
 800311c:	f000 fada 	bl	80036d4 <RCC_Delay>
 8003120:	e01c      	b.n	800315c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003122:	4b0a      	ldr	r3, [pc, #40]	; (800314c <HAL_RCC_OscConfig+0x274>)
 8003124:	2200      	movs	r2, #0
 8003126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003128:	f7fe ff88 	bl	800203c <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800312e:	e00f      	b.n	8003150 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003130:	f7fe ff84 	bl	800203c <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d908      	bls.n	8003150 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e140      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
 8003142:	bf00      	nop
 8003144:	40021000 	.word	0x40021000
 8003148:	42420000 	.word	0x42420000
 800314c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003150:	4b9e      	ldr	r3, [pc, #632]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003154:	f003 0302 	and.w	r3, r3, #2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1e9      	bne.n	8003130 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 80a6 	beq.w	80032b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800316a:	2300      	movs	r3, #0
 800316c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800316e:	4b97      	ldr	r3, [pc, #604]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003170:	69db      	ldr	r3, [r3, #28]
 8003172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d10d      	bne.n	8003196 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800317a:	4b94      	ldr	r3, [pc, #592]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 800317c:	69db      	ldr	r3, [r3, #28]
 800317e:	4a93      	ldr	r2, [pc, #588]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003184:	61d3      	str	r3, [r2, #28]
 8003186:	4b91      	ldr	r3, [pc, #580]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800318e:	60bb      	str	r3, [r7, #8]
 8003190:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003192:	2301      	movs	r3, #1
 8003194:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003196:	4b8e      	ldr	r3, [pc, #568]	; (80033d0 <HAL_RCC_OscConfig+0x4f8>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d118      	bne.n	80031d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031a2:	4b8b      	ldr	r3, [pc, #556]	; (80033d0 <HAL_RCC_OscConfig+0x4f8>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a8a      	ldr	r2, [pc, #552]	; (80033d0 <HAL_RCC_OscConfig+0x4f8>)
 80031a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031ae:	f7fe ff45 	bl	800203c <HAL_GetTick>
 80031b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b4:	e008      	b.n	80031c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031b6:	f7fe ff41 	bl	800203c <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b64      	cmp	r3, #100	; 0x64
 80031c2:	d901      	bls.n	80031c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e0fd      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c8:	4b81      	ldr	r3, [pc, #516]	; (80033d0 <HAL_RCC_OscConfig+0x4f8>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d0f0      	beq.n	80031b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d106      	bne.n	80031ea <HAL_RCC_OscConfig+0x312>
 80031dc:	4b7b      	ldr	r3, [pc, #492]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 80031de:	6a1b      	ldr	r3, [r3, #32]
 80031e0:	4a7a      	ldr	r2, [pc, #488]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 80031e2:	f043 0301 	orr.w	r3, r3, #1
 80031e6:	6213      	str	r3, [r2, #32]
 80031e8:	e02d      	b.n	8003246 <HAL_RCC_OscConfig+0x36e>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10c      	bne.n	800320c <HAL_RCC_OscConfig+0x334>
 80031f2:	4b76      	ldr	r3, [pc, #472]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	4a75      	ldr	r2, [pc, #468]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 80031f8:	f023 0301 	bic.w	r3, r3, #1
 80031fc:	6213      	str	r3, [r2, #32]
 80031fe:	4b73      	ldr	r3, [pc, #460]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003200:	6a1b      	ldr	r3, [r3, #32]
 8003202:	4a72      	ldr	r2, [pc, #456]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003204:	f023 0304 	bic.w	r3, r3, #4
 8003208:	6213      	str	r3, [r2, #32]
 800320a:	e01c      	b.n	8003246 <HAL_RCC_OscConfig+0x36e>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	2b05      	cmp	r3, #5
 8003212:	d10c      	bne.n	800322e <HAL_RCC_OscConfig+0x356>
 8003214:	4b6d      	ldr	r3, [pc, #436]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	4a6c      	ldr	r2, [pc, #432]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 800321a:	f043 0304 	orr.w	r3, r3, #4
 800321e:	6213      	str	r3, [r2, #32]
 8003220:	4b6a      	ldr	r3, [pc, #424]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003222:	6a1b      	ldr	r3, [r3, #32]
 8003224:	4a69      	ldr	r2, [pc, #420]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003226:	f043 0301 	orr.w	r3, r3, #1
 800322a:	6213      	str	r3, [r2, #32]
 800322c:	e00b      	b.n	8003246 <HAL_RCC_OscConfig+0x36e>
 800322e:	4b67      	ldr	r3, [pc, #412]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	4a66      	ldr	r2, [pc, #408]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003234:	f023 0301 	bic.w	r3, r3, #1
 8003238:	6213      	str	r3, [r2, #32]
 800323a:	4b64      	ldr	r3, [pc, #400]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 800323c:	6a1b      	ldr	r3, [r3, #32]
 800323e:	4a63      	ldr	r2, [pc, #396]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003240:	f023 0304 	bic.w	r3, r3, #4
 8003244:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d015      	beq.n	800327a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800324e:	f7fe fef5 	bl	800203c <HAL_GetTick>
 8003252:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003254:	e00a      	b.n	800326c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003256:	f7fe fef1 	bl	800203c <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	f241 3288 	movw	r2, #5000	; 0x1388
 8003264:	4293      	cmp	r3, r2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e0ab      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800326c:	4b57      	ldr	r3, [pc, #348]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 800326e:	6a1b      	ldr	r3, [r3, #32]
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d0ee      	beq.n	8003256 <HAL_RCC_OscConfig+0x37e>
 8003278:	e014      	b.n	80032a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800327a:	f7fe fedf 	bl	800203c <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003280:	e00a      	b.n	8003298 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003282:	f7fe fedb 	bl	800203c <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003290:	4293      	cmp	r3, r2
 8003292:	d901      	bls.n	8003298 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e095      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003298:	4b4c      	ldr	r3, [pc, #304]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	f003 0302 	and.w	r3, r3, #2
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d1ee      	bne.n	8003282 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032a4:	7dfb      	ldrb	r3, [r7, #23]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d105      	bne.n	80032b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032aa:	4b48      	ldr	r3, [pc, #288]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	4a47      	ldr	r2, [pc, #284]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 80032b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	69db      	ldr	r3, [r3, #28]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	f000 8081 	beq.w	80033c2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032c0:	4b42      	ldr	r3, [pc, #264]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f003 030c 	and.w	r3, r3, #12
 80032c8:	2b08      	cmp	r3, #8
 80032ca:	d061      	beq.n	8003390 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	69db      	ldr	r3, [r3, #28]
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d146      	bne.n	8003362 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032d4:	4b3f      	ldr	r3, [pc, #252]	; (80033d4 <HAL_RCC_OscConfig+0x4fc>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032da:	f7fe feaf 	bl	800203c <HAL_GetTick>
 80032de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032e0:	e008      	b.n	80032f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032e2:	f7fe feab 	bl	800203c <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e067      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032f4:	4b35      	ldr	r3, [pc, #212]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1f0      	bne.n	80032e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003308:	d108      	bne.n	800331c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800330a:	4b30      	ldr	r3, [pc, #192]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	492d      	ldr	r1, [pc, #180]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003318:	4313      	orrs	r3, r2
 800331a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800331c:	4b2b      	ldr	r3, [pc, #172]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a19      	ldr	r1, [r3, #32]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332c:	430b      	orrs	r3, r1
 800332e:	4927      	ldr	r1, [pc, #156]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003330:	4313      	orrs	r3, r2
 8003332:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003334:	4b27      	ldr	r3, [pc, #156]	; (80033d4 <HAL_RCC_OscConfig+0x4fc>)
 8003336:	2201      	movs	r2, #1
 8003338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800333a:	f7fe fe7f 	bl	800203c <HAL_GetTick>
 800333e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003340:	e008      	b.n	8003354 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003342:	f7fe fe7b 	bl	800203c <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e037      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003354:	4b1d      	ldr	r3, [pc, #116]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d0f0      	beq.n	8003342 <HAL_RCC_OscConfig+0x46a>
 8003360:	e02f      	b.n	80033c2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003362:	4b1c      	ldr	r3, [pc, #112]	; (80033d4 <HAL_RCC_OscConfig+0x4fc>)
 8003364:	2200      	movs	r2, #0
 8003366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003368:	f7fe fe68 	bl	800203c <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003370:	f7fe fe64 	bl	800203c <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e020      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003382:	4b12      	ldr	r3, [pc, #72]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1f0      	bne.n	8003370 <HAL_RCC_OscConfig+0x498>
 800338e:	e018      	b.n	80033c2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	69db      	ldr	r3, [r3, #28]
 8003394:	2b01      	cmp	r3, #1
 8003396:	d101      	bne.n	800339c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e013      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800339c:	4b0b      	ldr	r3, [pc, #44]	; (80033cc <HAL_RCC_OscConfig+0x4f4>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a1b      	ldr	r3, [r3, #32]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d106      	bne.n	80033be <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d001      	beq.n	80033c2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e000      	b.n	80033c4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80033c2:	2300      	movs	r3, #0
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3718      	adds	r7, #24
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	40021000 	.word	0x40021000
 80033d0:	40007000 	.word	0x40007000
 80033d4:	42420060 	.word	0x42420060

080033d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d101      	bne.n	80033ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0d0      	b.n	800358e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033ec:	4b6a      	ldr	r3, [pc, #424]	; (8003598 <HAL_RCC_ClockConfig+0x1c0>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0307 	and.w	r3, r3, #7
 80033f4:	683a      	ldr	r2, [r7, #0]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d910      	bls.n	800341c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033fa:	4b67      	ldr	r3, [pc, #412]	; (8003598 <HAL_RCC_ClockConfig+0x1c0>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f023 0207 	bic.w	r2, r3, #7
 8003402:	4965      	ldr	r1, [pc, #404]	; (8003598 <HAL_RCC_ClockConfig+0x1c0>)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	4313      	orrs	r3, r2
 8003408:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800340a:	4b63      	ldr	r3, [pc, #396]	; (8003598 <HAL_RCC_ClockConfig+0x1c0>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0307 	and.w	r3, r3, #7
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	429a      	cmp	r2, r3
 8003416:	d001      	beq.n	800341c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e0b8      	b.n	800358e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0302 	and.w	r3, r3, #2
 8003424:	2b00      	cmp	r3, #0
 8003426:	d020      	beq.n	800346a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0304 	and.w	r3, r3, #4
 8003430:	2b00      	cmp	r3, #0
 8003432:	d005      	beq.n	8003440 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003434:	4b59      	ldr	r3, [pc, #356]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	4a58      	ldr	r2, [pc, #352]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 800343a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800343e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0308 	and.w	r3, r3, #8
 8003448:	2b00      	cmp	r3, #0
 800344a:	d005      	beq.n	8003458 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800344c:	4b53      	ldr	r3, [pc, #332]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	4a52      	ldr	r2, [pc, #328]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 8003452:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003456:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003458:	4b50      	ldr	r3, [pc, #320]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	494d      	ldr	r1, [pc, #308]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 8003466:	4313      	orrs	r3, r2
 8003468:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	2b00      	cmp	r3, #0
 8003474:	d040      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d107      	bne.n	800348e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800347e:	4b47      	ldr	r3, [pc, #284]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d115      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e07f      	b.n	800358e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2b02      	cmp	r3, #2
 8003494:	d107      	bne.n	80034a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003496:	4b41      	ldr	r3, [pc, #260]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d109      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e073      	b.n	800358e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034a6:	4b3d      	ldr	r3, [pc, #244]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e06b      	b.n	800358e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034b6:	4b39      	ldr	r3, [pc, #228]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f023 0203 	bic.w	r2, r3, #3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	4936      	ldr	r1, [pc, #216]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034c8:	f7fe fdb8 	bl	800203c <HAL_GetTick>
 80034cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ce:	e00a      	b.n	80034e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034d0:	f7fe fdb4 	bl	800203c <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	f241 3288 	movw	r2, #5000	; 0x1388
 80034de:	4293      	cmp	r3, r2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e053      	b.n	800358e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e6:	4b2d      	ldr	r3, [pc, #180]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f003 020c 	and.w	r2, r3, #12
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d1eb      	bne.n	80034d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034f8:	4b27      	ldr	r3, [pc, #156]	; (8003598 <HAL_RCC_ClockConfig+0x1c0>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0307 	and.w	r3, r3, #7
 8003500:	683a      	ldr	r2, [r7, #0]
 8003502:	429a      	cmp	r2, r3
 8003504:	d210      	bcs.n	8003528 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003506:	4b24      	ldr	r3, [pc, #144]	; (8003598 <HAL_RCC_ClockConfig+0x1c0>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f023 0207 	bic.w	r2, r3, #7
 800350e:	4922      	ldr	r1, [pc, #136]	; (8003598 <HAL_RCC_ClockConfig+0x1c0>)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	4313      	orrs	r3, r2
 8003514:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003516:	4b20      	ldr	r3, [pc, #128]	; (8003598 <HAL_RCC_ClockConfig+0x1c0>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0307 	and.w	r3, r3, #7
 800351e:	683a      	ldr	r2, [r7, #0]
 8003520:	429a      	cmp	r2, r3
 8003522:	d001      	beq.n	8003528 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e032      	b.n	800358e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0304 	and.w	r3, r3, #4
 8003530:	2b00      	cmp	r3, #0
 8003532:	d008      	beq.n	8003546 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003534:	4b19      	ldr	r3, [pc, #100]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	4916      	ldr	r1, [pc, #88]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 8003542:	4313      	orrs	r3, r2
 8003544:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0308 	and.w	r3, r3, #8
 800354e:	2b00      	cmp	r3, #0
 8003550:	d009      	beq.n	8003566 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003552:	4b12      	ldr	r3, [pc, #72]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	00db      	lsls	r3, r3, #3
 8003560:	490e      	ldr	r1, [pc, #56]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 8003562:	4313      	orrs	r3, r2
 8003564:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003566:	f000 f821 	bl	80035ac <HAL_RCC_GetSysClockFreq>
 800356a:	4601      	mov	r1, r0
 800356c:	4b0b      	ldr	r3, [pc, #44]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	091b      	lsrs	r3, r3, #4
 8003572:	f003 030f 	and.w	r3, r3, #15
 8003576:	4a0a      	ldr	r2, [pc, #40]	; (80035a0 <HAL_RCC_ClockConfig+0x1c8>)
 8003578:	5cd3      	ldrb	r3, [r2, r3]
 800357a:	fa21 f303 	lsr.w	r3, r1, r3
 800357e:	4a09      	ldr	r2, [pc, #36]	; (80035a4 <HAL_RCC_ClockConfig+0x1cc>)
 8003580:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003582:	4b09      	ldr	r3, [pc, #36]	; (80035a8 <HAL_RCC_ClockConfig+0x1d0>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4618      	mov	r0, r3
 8003588:	f7fe fd16 	bl	8001fb8 <HAL_InitTick>

  return HAL_OK;
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	40022000 	.word	0x40022000
 800359c:	40021000 	.word	0x40021000
 80035a0:	08004910 	.word	0x08004910
 80035a4:	20000054 	.word	0x20000054
 80035a8:	20000058 	.word	0x20000058

080035ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035ac:	b490      	push	{r4, r7}
 80035ae:	b08a      	sub	sp, #40	; 0x28
 80035b0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80035b2:	4b2a      	ldr	r3, [pc, #168]	; (800365c <HAL_RCC_GetSysClockFreq+0xb0>)
 80035b4:	1d3c      	adds	r4, r7, #4
 80035b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80035bc:	4b28      	ldr	r3, [pc, #160]	; (8003660 <HAL_RCC_GetSysClockFreq+0xb4>)
 80035be:	881b      	ldrh	r3, [r3, #0]
 80035c0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035c2:	2300      	movs	r3, #0
 80035c4:	61fb      	str	r3, [r7, #28]
 80035c6:	2300      	movs	r3, #0
 80035c8:	61bb      	str	r3, [r7, #24]
 80035ca:	2300      	movs	r3, #0
 80035cc:	627b      	str	r3, [r7, #36]	; 0x24
 80035ce:	2300      	movs	r3, #0
 80035d0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80035d2:	2300      	movs	r3, #0
 80035d4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035d6:	4b23      	ldr	r3, [pc, #140]	; (8003664 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	f003 030c 	and.w	r3, r3, #12
 80035e2:	2b04      	cmp	r3, #4
 80035e4:	d002      	beq.n	80035ec <HAL_RCC_GetSysClockFreq+0x40>
 80035e6:	2b08      	cmp	r3, #8
 80035e8:	d003      	beq.n	80035f2 <HAL_RCC_GetSysClockFreq+0x46>
 80035ea:	e02d      	b.n	8003648 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035ec:	4b1e      	ldr	r3, [pc, #120]	; (8003668 <HAL_RCC_GetSysClockFreq+0xbc>)
 80035ee:	623b      	str	r3, [r7, #32]
      break;
 80035f0:	e02d      	b.n	800364e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	0c9b      	lsrs	r3, r3, #18
 80035f6:	f003 030f 	and.w	r3, r3, #15
 80035fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80035fe:	4413      	add	r3, r2
 8003600:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003604:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d013      	beq.n	8003638 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003610:	4b14      	ldr	r3, [pc, #80]	; (8003664 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	0c5b      	lsrs	r3, r3, #17
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800361e:	4413      	add	r3, r2
 8003620:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003624:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	4a0f      	ldr	r2, [pc, #60]	; (8003668 <HAL_RCC_GetSysClockFreq+0xbc>)
 800362a:	fb02 f203 	mul.w	r2, r2, r3
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	fbb2 f3f3 	udiv	r3, r2, r3
 8003634:	627b      	str	r3, [r7, #36]	; 0x24
 8003636:	e004      	b.n	8003642 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	4a0c      	ldr	r2, [pc, #48]	; (800366c <HAL_RCC_GetSysClockFreq+0xc0>)
 800363c:	fb02 f303 	mul.w	r3, r2, r3
 8003640:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003644:	623b      	str	r3, [r7, #32]
      break;
 8003646:	e002      	b.n	800364e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003648:	4b07      	ldr	r3, [pc, #28]	; (8003668 <HAL_RCC_GetSysClockFreq+0xbc>)
 800364a:	623b      	str	r3, [r7, #32]
      break;
 800364c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800364e:	6a3b      	ldr	r3, [r7, #32]
}
 8003650:	4618      	mov	r0, r3
 8003652:	3728      	adds	r7, #40	; 0x28
 8003654:	46bd      	mov	sp, r7
 8003656:	bc90      	pop	{r4, r7}
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	080048fc 	.word	0x080048fc
 8003660:	0800490c 	.word	0x0800490c
 8003664:	40021000 	.word	0x40021000
 8003668:	007a1200 	.word	0x007a1200
 800366c:	003d0900 	.word	0x003d0900

08003670 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003674:	4b02      	ldr	r3, [pc, #8]	; (8003680 <HAL_RCC_GetHCLKFreq+0x10>)
 8003676:	681b      	ldr	r3, [r3, #0]
}
 8003678:	4618      	mov	r0, r3
 800367a:	46bd      	mov	sp, r7
 800367c:	bc80      	pop	{r7}
 800367e:	4770      	bx	lr
 8003680:	20000054 	.word	0x20000054

08003684 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003688:	f7ff fff2 	bl	8003670 <HAL_RCC_GetHCLKFreq>
 800368c:	4601      	mov	r1, r0
 800368e:	4b05      	ldr	r3, [pc, #20]	; (80036a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	0a1b      	lsrs	r3, r3, #8
 8003694:	f003 0307 	and.w	r3, r3, #7
 8003698:	4a03      	ldr	r2, [pc, #12]	; (80036a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800369a:	5cd3      	ldrb	r3, [r2, r3]
 800369c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	40021000 	.word	0x40021000
 80036a8:	08004920 	.word	0x08004920

080036ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036b0:	f7ff ffde 	bl	8003670 <HAL_RCC_GetHCLKFreq>
 80036b4:	4601      	mov	r1, r0
 80036b6:	4b05      	ldr	r3, [pc, #20]	; (80036cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	0adb      	lsrs	r3, r3, #11
 80036bc:	f003 0307 	and.w	r3, r3, #7
 80036c0:	4a03      	ldr	r2, [pc, #12]	; (80036d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036c2:	5cd3      	ldrb	r3, [r2, r3]
 80036c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40021000 	.word	0x40021000
 80036d0:	08004920 	.word	0x08004920

080036d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036dc:	4b0a      	ldr	r3, [pc, #40]	; (8003708 <RCC_Delay+0x34>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a0a      	ldr	r2, [pc, #40]	; (800370c <RCC_Delay+0x38>)
 80036e2:	fba2 2303 	umull	r2, r3, r2, r3
 80036e6:	0a5b      	lsrs	r3, r3, #9
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	fb02 f303 	mul.w	r3, r2, r3
 80036ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036f0:	bf00      	nop
  }
  while (Delay --);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	1e5a      	subs	r2, r3, #1
 80036f6:	60fa      	str	r2, [r7, #12]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1f9      	bne.n	80036f0 <RCC_Delay+0x1c>
}
 80036fc:	bf00      	nop
 80036fe:	3714      	adds	r7, #20
 8003700:	46bd      	mov	sp, r7
 8003702:	bc80      	pop	{r7}
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	20000054 	.word	0x20000054
 800370c:	10624dd3 	.word	0x10624dd3

08003710 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003718:	2300      	movs	r3, #0
 800371a:	613b      	str	r3, [r7, #16]
 800371c:	2300      	movs	r3, #0
 800371e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0301 	and.w	r3, r3, #1
 8003728:	2b00      	cmp	r3, #0
 800372a:	d07d      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800372c:	2300      	movs	r3, #0
 800372e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003730:	4b4f      	ldr	r3, [pc, #316]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003732:	69db      	ldr	r3, [r3, #28]
 8003734:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10d      	bne.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800373c:	4b4c      	ldr	r3, [pc, #304]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	4a4b      	ldr	r2, [pc, #300]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003742:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003746:	61d3      	str	r3, [r2, #28]
 8003748:	4b49      	ldr	r3, [pc, #292]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003750:	60bb      	str	r3, [r7, #8]
 8003752:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003754:	2301      	movs	r3, #1
 8003756:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003758:	4b46      	ldr	r3, [pc, #280]	; (8003874 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003760:	2b00      	cmp	r3, #0
 8003762:	d118      	bne.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003764:	4b43      	ldr	r3, [pc, #268]	; (8003874 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a42      	ldr	r2, [pc, #264]	; (8003874 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800376a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800376e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003770:	f7fe fc64 	bl	800203c <HAL_GetTick>
 8003774:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003776:	e008      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003778:	f7fe fc60 	bl	800203c <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	2b64      	cmp	r3, #100	; 0x64
 8003784:	d901      	bls.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	e06d      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800378a:	4b3a      	ldr	r3, [pc, #232]	; (8003874 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003792:	2b00      	cmp	r3, #0
 8003794:	d0f0      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003796:	4b36      	ldr	r3, [pc, #216]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003798:	6a1b      	ldr	r3, [r3, #32]
 800379a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800379e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d02e      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d027      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037b4:	4b2e      	ldr	r3, [pc, #184]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037bc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037be:	4b2e      	ldr	r3, [pc, #184]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037c0:	2201      	movs	r2, #1
 80037c2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037c4:	4b2c      	ldr	r3, [pc, #176]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037ca:	4a29      	ldr	r2, [pc, #164]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d014      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037da:	f7fe fc2f 	bl	800203c <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037e0:	e00a      	b.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037e2:	f7fe fc2b 	bl	800203c <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d901      	bls.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	e036      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037f8:	4b1d      	ldr	r3, [pc, #116]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037fa:	6a1b      	ldr	r3, [r3, #32]
 80037fc:	f003 0302 	and.w	r3, r3, #2
 8003800:	2b00      	cmp	r3, #0
 8003802:	d0ee      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003804:	4b1a      	ldr	r3, [pc, #104]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	4917      	ldr	r1, [pc, #92]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003812:	4313      	orrs	r3, r2
 8003814:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003816:	7dfb      	ldrb	r3, [r7, #23]
 8003818:	2b01      	cmp	r3, #1
 800381a:	d105      	bne.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800381c:	4b14      	ldr	r3, [pc, #80]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800381e:	69db      	ldr	r3, [r3, #28]
 8003820:	4a13      	ldr	r2, [pc, #76]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003822:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003826:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d008      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003834:	4b0e      	ldr	r3, [pc, #56]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	490b      	ldr	r1, [pc, #44]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003842:	4313      	orrs	r3, r2
 8003844:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0310 	and.w	r3, r3, #16
 800384e:	2b00      	cmp	r3, #0
 8003850:	d008      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003852:	4b07      	ldr	r3, [pc, #28]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	4904      	ldr	r1, [pc, #16]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003860:	4313      	orrs	r3, r2
 8003862:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3718      	adds	r7, #24
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	40021000 	.word	0x40021000
 8003874:	40007000 	.word	0x40007000
 8003878:	42420440 	.word	0x42420440

0800387c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e076      	b.n	800397c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003892:	2b00      	cmp	r3, #0
 8003894:	d108      	bne.n	80038a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800389e:	d009      	beq.n	80038b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	61da      	str	r2, [r3, #28]
 80038a6:	e005      	b.n	80038b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d106      	bne.n	80038d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7fe f8fc 	bl	8001acc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80038fc:	431a      	orrs	r2, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003906:	431a      	orrs	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	691b      	ldr	r3, [r3, #16]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	431a      	orrs	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	f003 0301 	and.w	r3, r3, #1
 800391a:	431a      	orrs	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003924:	431a      	orrs	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	69db      	ldr	r3, [r3, #28]
 800392a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800392e:	431a      	orrs	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a1b      	ldr	r3, [r3, #32]
 8003934:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003938:	ea42 0103 	orr.w	r1, r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003940:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	430a      	orrs	r2, r1
 800394a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	699b      	ldr	r3, [r3, #24]
 8003950:	0c1a      	lsrs	r2, r3, #16
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f002 0204 	and.w	r2, r2, #4
 800395a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	69da      	ldr	r2, [r3, #28]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800396a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	3708      	adds	r7, #8
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b088      	sub	sp, #32
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	603b      	str	r3, [r7, #0]
 8003990:	4613      	mov	r3, r2
 8003992:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003994:	2300      	movs	r3, #0
 8003996:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d101      	bne.n	80039a6 <HAL_SPI_Transmit+0x22>
 80039a2:	2302      	movs	r3, #2
 80039a4:	e126      	b.n	8003bf4 <HAL_SPI_Transmit+0x270>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039ae:	f7fe fb45 	bl	800203c <HAL_GetTick>
 80039b2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80039b4:	88fb      	ldrh	r3, [r7, #6]
 80039b6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d002      	beq.n	80039ca <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80039c4:	2302      	movs	r3, #2
 80039c6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80039c8:	e10b      	b.n	8003be2 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d002      	beq.n	80039d6 <HAL_SPI_Transmit+0x52>
 80039d0:	88fb      	ldrh	r3, [r7, #6]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d102      	bne.n	80039dc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80039da:	e102      	b.n	8003be2 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2203      	movs	r2, #3
 80039e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	68ba      	ldr	r2, [r7, #8]
 80039ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	88fa      	ldrh	r2, [r7, #6]
 80039f4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	88fa      	ldrh	r2, [r7, #6]
 80039fa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a22:	d10f      	bne.n	8003a44 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a32:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a42:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a4e:	2b40      	cmp	r3, #64	; 0x40
 8003a50:	d007      	beq.n	8003a62 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a60:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a6a:	d14b      	bne.n	8003b04 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d002      	beq.n	8003a7a <HAL_SPI_Transmit+0xf6>
 8003a74:	8afb      	ldrh	r3, [r7, #22]
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d13e      	bne.n	8003af8 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7e:	881a      	ldrh	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8a:	1c9a      	adds	r2, r3, #2
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	3b01      	subs	r3, #1
 8003a98:	b29a      	uxth	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003a9e:	e02b      	b.n	8003af8 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d112      	bne.n	8003ad4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab2:	881a      	ldrh	r2, [r3, #0]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abe:	1c9a      	adds	r2, r3, #2
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	3b01      	subs	r3, #1
 8003acc:	b29a      	uxth	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	86da      	strh	r2, [r3, #54]	; 0x36
 8003ad2:	e011      	b.n	8003af8 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ad4:	f7fe fab2 	bl	800203c <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	683a      	ldr	r2, [r7, #0]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d803      	bhi.n	8003aec <HAL_SPI_Transmit+0x168>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003aea:	d102      	bne.n	8003af2 <HAL_SPI_Transmit+0x16e>
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d102      	bne.n	8003af8 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003af6:	e074      	b.n	8003be2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1ce      	bne.n	8003aa0 <HAL_SPI_Transmit+0x11c>
 8003b02:	e04c      	b.n	8003b9e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d002      	beq.n	8003b12 <HAL_SPI_Transmit+0x18e>
 8003b0c:	8afb      	ldrh	r3, [r7, #22]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d140      	bne.n	8003b94 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	330c      	adds	r3, #12
 8003b1c:	7812      	ldrb	r2, [r2, #0]
 8003b1e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b24:	1c5a      	adds	r2, r3, #1
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	3b01      	subs	r3, #1
 8003b32:	b29a      	uxth	r2, r3
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003b38:	e02c      	b.n	8003b94 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f003 0302 	and.w	r3, r3, #2
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d113      	bne.n	8003b70 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	330c      	adds	r3, #12
 8003b52:	7812      	ldrb	r2, [r2, #0]
 8003b54:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5a:	1c5a      	adds	r2, r3, #1
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	3b01      	subs	r3, #1
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	86da      	strh	r2, [r3, #54]	; 0x36
 8003b6e:	e011      	b.n	8003b94 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b70:	f7fe fa64 	bl	800203c <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	683a      	ldr	r2, [r7, #0]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d803      	bhi.n	8003b88 <HAL_SPI_Transmit+0x204>
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b86:	d102      	bne.n	8003b8e <HAL_SPI_Transmit+0x20a>
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d102      	bne.n	8003b94 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003b92:	e026      	b.n	8003be2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d1cd      	bne.n	8003b3a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	6839      	ldr	r1, [r7, #0]
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f000 f8b2 	bl	8003d0c <SPI_EndRxTxTransaction>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d002      	beq.n	8003bb4 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2220      	movs	r2, #32
 8003bb2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10a      	bne.n	8003bd2 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	613b      	str	r3, [r7, #16]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	613b      	str	r3, [r7, #16]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	613b      	str	r3, [r7, #16]
 8003bd0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d002      	beq.n	8003be0 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	77fb      	strb	r3, [r7, #31]
 8003bde:	e000      	b.n	8003be2 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003be0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2201      	movs	r2, #1
 8003be6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003bf2:	7ffb      	ldrb	r3, [r7, #31]
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3720      	adds	r7, #32
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b088      	sub	sp, #32
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	603b      	str	r3, [r7, #0]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c0c:	f7fe fa16 	bl	800203c <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c14:	1a9b      	subs	r3, r3, r2
 8003c16:	683a      	ldr	r2, [r7, #0]
 8003c18:	4413      	add	r3, r2
 8003c1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c1c:	f7fe fa0e 	bl	800203c <HAL_GetTick>
 8003c20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c22:	4b39      	ldr	r3, [pc, #228]	; (8003d08 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	015b      	lsls	r3, r3, #5
 8003c28:	0d1b      	lsrs	r3, r3, #20
 8003c2a:	69fa      	ldr	r2, [r7, #28]
 8003c2c:	fb02 f303 	mul.w	r3, r2, r3
 8003c30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c32:	e054      	b.n	8003cde <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c3a:	d050      	beq.n	8003cde <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c3c:	f7fe f9fe 	bl	800203c <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	69fa      	ldr	r2, [r7, #28]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d902      	bls.n	8003c52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d13d      	bne.n	8003cce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003c60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c6a:	d111      	bne.n	8003c90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c74:	d004      	beq.n	8003c80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c7e:	d107      	bne.n	8003c90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c98:	d10f      	bne.n	8003cba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ca8:	601a      	str	r2, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e017      	b.n	8003cfe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d101      	bne.n	8003cd8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	68ba      	ldr	r2, [r7, #8]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	bf0c      	ite	eq
 8003cee:	2301      	moveq	r3, #1
 8003cf0:	2300      	movne	r3, #0
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	79fb      	ldrb	r3, [r7, #7]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d19b      	bne.n	8003c34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003cfc:	2300      	movs	r3, #0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3720      	adds	r7, #32
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	20000054 	.word	0x20000054

08003d0c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af02      	add	r7, sp, #8
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	9300      	str	r3, [sp, #0]
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	2180      	movs	r1, #128	; 0x80
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f7ff ff6a 	bl	8003bfc <SPI_WaitFlagStateUntilTimeout>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d007      	beq.n	8003d3e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d32:	f043 0220 	orr.w	r2, r3, #32
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e000      	b.n	8003d40 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d101      	bne.n	8003d5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e041      	b.n	8003dde <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d106      	bne.n	8003d74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f7fe f830 	bl	8001dd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2202      	movs	r2, #2
 8003d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	3304      	adds	r3, #4
 8003d84:	4619      	mov	r1, r3
 8003d86:	4610      	mov	r0, r2
 8003d88:	f000 fa64 	bl	8004254 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3708      	adds	r7, #8
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
	...

08003de8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d001      	beq.n	8003e00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e03a      	b.n	8003e76 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2202      	movs	r2, #2
 8003e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68da      	ldr	r2, [r3, #12]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f042 0201 	orr.w	r2, r2, #1
 8003e16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a18      	ldr	r2, [pc, #96]	; (8003e80 <HAL_TIM_Base_Start_IT+0x98>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d00e      	beq.n	8003e40 <HAL_TIM_Base_Start_IT+0x58>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e2a:	d009      	beq.n	8003e40 <HAL_TIM_Base_Start_IT+0x58>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a14      	ldr	r2, [pc, #80]	; (8003e84 <HAL_TIM_Base_Start_IT+0x9c>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d004      	beq.n	8003e40 <HAL_TIM_Base_Start_IT+0x58>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a13      	ldr	r2, [pc, #76]	; (8003e88 <HAL_TIM_Base_Start_IT+0xa0>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d111      	bne.n	8003e64 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f003 0307 	and.w	r3, r3, #7
 8003e4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2b06      	cmp	r3, #6
 8003e50:	d010      	beq.n	8003e74 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f042 0201 	orr.w	r2, r2, #1
 8003e60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e62:	e007      	b.n	8003e74 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f042 0201 	orr.w	r2, r2, #1
 8003e72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3714      	adds	r7, #20
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bc80      	pop	{r7}
 8003e7e:	4770      	bx	lr
 8003e80:	40012c00 	.word	0x40012c00
 8003e84:	40000400 	.word	0x40000400
 8003e88:	40000800 	.word	0x40000800

08003e8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	f003 0302 	and.w	r3, r3, #2
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d122      	bne.n	8003ee8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d11b      	bne.n	8003ee8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f06f 0202 	mvn.w	r2, #2
 8003eb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	f003 0303 	and.w	r3, r3, #3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d003      	beq.n	8003ed6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 f9a4 	bl	800421c <HAL_TIM_IC_CaptureCallback>
 8003ed4:	e005      	b.n	8003ee2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 f997 	bl	800420a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f000 f9a6 	bl	800422e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	f003 0304 	and.w	r3, r3, #4
 8003ef2:	2b04      	cmp	r3, #4
 8003ef4:	d122      	bne.n	8003f3c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	f003 0304 	and.w	r3, r3, #4
 8003f00:	2b04      	cmp	r3, #4
 8003f02:	d11b      	bne.n	8003f3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f06f 0204 	mvn.w	r2, #4
 8003f0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2202      	movs	r2, #2
 8003f12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d003      	beq.n	8003f2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 f97a 	bl	800421c <HAL_TIM_IC_CaptureCallback>
 8003f28:	e005      	b.n	8003f36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 f96d 	bl	800420a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f000 f97c 	bl	800422e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	f003 0308 	and.w	r3, r3, #8
 8003f46:	2b08      	cmp	r3, #8
 8003f48:	d122      	bne.n	8003f90 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	f003 0308 	and.w	r3, r3, #8
 8003f54:	2b08      	cmp	r3, #8
 8003f56:	d11b      	bne.n	8003f90 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f06f 0208 	mvn.w	r2, #8
 8003f60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2204      	movs	r2, #4
 8003f66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	f003 0303 	and.w	r3, r3, #3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d003      	beq.n	8003f7e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 f950 	bl	800421c <HAL_TIM_IC_CaptureCallback>
 8003f7c:	e005      	b.n	8003f8a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 f943 	bl	800420a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 f952 	bl	800422e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	f003 0310 	and.w	r3, r3, #16
 8003f9a:	2b10      	cmp	r3, #16
 8003f9c:	d122      	bne.n	8003fe4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	f003 0310 	and.w	r3, r3, #16
 8003fa8:	2b10      	cmp	r3, #16
 8003faa:	d11b      	bne.n	8003fe4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f06f 0210 	mvn.w	r2, #16
 8003fb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2208      	movs	r2, #8
 8003fba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 f926 	bl	800421c <HAL_TIM_IC_CaptureCallback>
 8003fd0:	e005      	b.n	8003fde <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 f919 	bl	800420a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 f928 	bl	800422e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d10e      	bne.n	8004010 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d107      	bne.n	8004010 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f06f 0201 	mvn.w	r2, #1
 8004008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7fd fd00 	bl	8001a10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800401a:	2b80      	cmp	r3, #128	; 0x80
 800401c:	d10e      	bne.n	800403c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004028:	2b80      	cmp	r3, #128	; 0x80
 800402a:	d107      	bne.n	800403c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 fa6b 	bl	8004512 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004046:	2b40      	cmp	r3, #64	; 0x40
 8004048:	d10e      	bne.n	8004068 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004054:	2b40      	cmp	r3, #64	; 0x40
 8004056:	d107      	bne.n	8004068 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004060:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f8ec 	bl	8004240 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	f003 0320 	and.w	r3, r3, #32
 8004072:	2b20      	cmp	r3, #32
 8004074:	d10e      	bne.n	8004094 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	f003 0320 	and.w	r3, r3, #32
 8004080:	2b20      	cmp	r3, #32
 8004082:	d107      	bne.n	8004094 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f06f 0220 	mvn.w	r2, #32
 800408c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 fa36 	bl	8004500 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004094:	bf00      	nop
 8004096:	3708      	adds	r7, #8
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d101      	bne.n	80040b4 <HAL_TIM_ConfigClockSource+0x18>
 80040b0:	2302      	movs	r3, #2
 80040b2:	e0a6      	b.n	8004202 <HAL_TIM_ConfigClockSource+0x166>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2202      	movs	r2, #2
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80040d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	68fa      	ldr	r2, [r7, #12]
 80040e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2b40      	cmp	r3, #64	; 0x40
 80040ea:	d067      	beq.n	80041bc <HAL_TIM_ConfigClockSource+0x120>
 80040ec:	2b40      	cmp	r3, #64	; 0x40
 80040ee:	d80b      	bhi.n	8004108 <HAL_TIM_ConfigClockSource+0x6c>
 80040f0:	2b10      	cmp	r3, #16
 80040f2:	d073      	beq.n	80041dc <HAL_TIM_ConfigClockSource+0x140>
 80040f4:	2b10      	cmp	r3, #16
 80040f6:	d802      	bhi.n	80040fe <HAL_TIM_ConfigClockSource+0x62>
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d06f      	beq.n	80041dc <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80040fc:	e078      	b.n	80041f0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80040fe:	2b20      	cmp	r3, #32
 8004100:	d06c      	beq.n	80041dc <HAL_TIM_ConfigClockSource+0x140>
 8004102:	2b30      	cmp	r3, #48	; 0x30
 8004104:	d06a      	beq.n	80041dc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004106:	e073      	b.n	80041f0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004108:	2b70      	cmp	r3, #112	; 0x70
 800410a:	d00d      	beq.n	8004128 <HAL_TIM_ConfigClockSource+0x8c>
 800410c:	2b70      	cmp	r3, #112	; 0x70
 800410e:	d804      	bhi.n	800411a <HAL_TIM_ConfigClockSource+0x7e>
 8004110:	2b50      	cmp	r3, #80	; 0x50
 8004112:	d033      	beq.n	800417c <HAL_TIM_ConfigClockSource+0xe0>
 8004114:	2b60      	cmp	r3, #96	; 0x60
 8004116:	d041      	beq.n	800419c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004118:	e06a      	b.n	80041f0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800411a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800411e:	d066      	beq.n	80041ee <HAL_TIM_ConfigClockSource+0x152>
 8004120:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004124:	d017      	beq.n	8004156 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004126:	e063      	b.n	80041f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6818      	ldr	r0, [r3, #0]
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	6899      	ldr	r1, [r3, #8]
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	685a      	ldr	r2, [r3, #4]
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f000 f965 	bl	8004406 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800414a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68fa      	ldr	r2, [r7, #12]
 8004152:	609a      	str	r2, [r3, #8]
      break;
 8004154:	e04c      	b.n	80041f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6818      	ldr	r0, [r3, #0]
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	6899      	ldr	r1, [r3, #8]
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	685a      	ldr	r2, [r3, #4]
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	f000 f94e 	bl	8004406 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	689a      	ldr	r2, [r3, #8]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004178:	609a      	str	r2, [r3, #8]
      break;
 800417a:	e039      	b.n	80041f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6818      	ldr	r0, [r3, #0]
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	6859      	ldr	r1, [r3, #4]
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	461a      	mov	r2, r3
 800418a:	f000 f8c5 	bl	8004318 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2150      	movs	r1, #80	; 0x50
 8004194:	4618      	mov	r0, r3
 8004196:	f000 f91c 	bl	80043d2 <TIM_ITRx_SetConfig>
      break;
 800419a:	e029      	b.n	80041f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6818      	ldr	r0, [r3, #0]
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	6859      	ldr	r1, [r3, #4]
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	461a      	mov	r2, r3
 80041aa:	f000 f8e3 	bl	8004374 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2160      	movs	r1, #96	; 0x60
 80041b4:	4618      	mov	r0, r3
 80041b6:	f000 f90c 	bl	80043d2 <TIM_ITRx_SetConfig>
      break;
 80041ba:	e019      	b.n	80041f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6818      	ldr	r0, [r3, #0]
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	6859      	ldr	r1, [r3, #4]
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	461a      	mov	r2, r3
 80041ca:	f000 f8a5 	bl	8004318 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2140      	movs	r1, #64	; 0x40
 80041d4:	4618      	mov	r0, r3
 80041d6:	f000 f8fc 	bl	80043d2 <TIM_ITRx_SetConfig>
      break;
 80041da:	e009      	b.n	80041f0 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4619      	mov	r1, r3
 80041e6:	4610      	mov	r0, r2
 80041e8:	f000 f8f3 	bl	80043d2 <TIM_ITRx_SetConfig>
        break;
 80041ec:	e000      	b.n	80041f0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80041ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3710      	adds	r7, #16
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}

0800420a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800420a:	b480      	push	{r7}
 800420c:	b083      	sub	sp, #12
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	bc80      	pop	{r7}
 800421a:	4770      	bx	lr

0800421c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	bc80      	pop	{r7}
 800422c:	4770      	bx	lr

0800422e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004236:	bf00      	nop
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	bc80      	pop	{r7}
 800423e:	4770      	bx	lr

08004240 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr
	...

08004254 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004254:	b480      	push	{r7}
 8004256:	b085      	sub	sp, #20
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a29      	ldr	r2, [pc, #164]	; (800430c <TIM_Base_SetConfig+0xb8>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d00b      	beq.n	8004284 <TIM_Base_SetConfig+0x30>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004272:	d007      	beq.n	8004284 <TIM_Base_SetConfig+0x30>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a26      	ldr	r2, [pc, #152]	; (8004310 <TIM_Base_SetConfig+0xbc>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d003      	beq.n	8004284 <TIM_Base_SetConfig+0x30>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a25      	ldr	r2, [pc, #148]	; (8004314 <TIM_Base_SetConfig+0xc0>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d108      	bne.n	8004296 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800428a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	4313      	orrs	r3, r2
 8004294:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a1c      	ldr	r2, [pc, #112]	; (800430c <TIM_Base_SetConfig+0xb8>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d00b      	beq.n	80042b6 <TIM_Base_SetConfig+0x62>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042a4:	d007      	beq.n	80042b6 <TIM_Base_SetConfig+0x62>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a19      	ldr	r2, [pc, #100]	; (8004310 <TIM_Base_SetConfig+0xbc>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d003      	beq.n	80042b6 <TIM_Base_SetConfig+0x62>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a18      	ldr	r2, [pc, #96]	; (8004314 <TIM_Base_SetConfig+0xc0>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d108      	bne.n	80042c8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	68fa      	ldr	r2, [r7, #12]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	695b      	ldr	r3, [r3, #20]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	68fa      	ldr	r2, [r7, #12]
 80042da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	689a      	ldr	r2, [r3, #8]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a07      	ldr	r2, [pc, #28]	; (800430c <TIM_Base_SetConfig+0xb8>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d103      	bne.n	80042fc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	691a      	ldr	r2, [r3, #16]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	615a      	str	r2, [r3, #20]
}
 8004302:	bf00      	nop
 8004304:	3714      	adds	r7, #20
 8004306:	46bd      	mov	sp, r7
 8004308:	bc80      	pop	{r7}
 800430a:	4770      	bx	lr
 800430c:	40012c00 	.word	0x40012c00
 8004310:	40000400 	.word	0x40000400
 8004314:	40000800 	.word	0x40000800

08004318 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004318:	b480      	push	{r7}
 800431a:	b087      	sub	sp, #28
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	f023 0201 	bic.w	r2, r3, #1
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004342:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	011b      	lsls	r3, r3, #4
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	4313      	orrs	r3, r2
 800434c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	f023 030a 	bic.w	r3, r3, #10
 8004354:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	4313      	orrs	r3, r2
 800435c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	621a      	str	r2, [r3, #32]
}
 800436a:	bf00      	nop
 800436c:	371c      	adds	r7, #28
 800436e:	46bd      	mov	sp, r7
 8004370:	bc80      	pop	{r7}
 8004372:	4770      	bx	lr

08004374 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004374:	b480      	push	{r7}
 8004376:	b087      	sub	sp, #28
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	f023 0210 	bic.w	r2, r3, #16
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800439e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	031b      	lsls	r3, r3, #12
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	011b      	lsls	r3, r3, #4
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	697a      	ldr	r2, [r7, #20]
 80043c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	621a      	str	r2, [r3, #32]
}
 80043c8:	bf00      	nop
 80043ca:	371c      	adds	r7, #28
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bc80      	pop	{r7}
 80043d0:	4770      	bx	lr

080043d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b085      	sub	sp, #20
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
 80043da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043ea:	683a      	ldr	r2, [r7, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	f043 0307 	orr.w	r3, r3, #7
 80043f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	609a      	str	r2, [r3, #8]
}
 80043fc:	bf00      	nop
 80043fe:	3714      	adds	r7, #20
 8004400:	46bd      	mov	sp, r7
 8004402:	bc80      	pop	{r7}
 8004404:	4770      	bx	lr

08004406 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004406:	b480      	push	{r7}
 8004408:	b087      	sub	sp, #28
 800440a:	af00      	add	r7, sp, #0
 800440c:	60f8      	str	r0, [r7, #12]
 800440e:	60b9      	str	r1, [r7, #8]
 8004410:	607a      	str	r2, [r7, #4]
 8004412:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004420:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	021a      	lsls	r2, r3, #8
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	431a      	orrs	r2, r3
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	4313      	orrs	r3, r2
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	4313      	orrs	r3, r2
 8004432:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	609a      	str	r2, [r3, #8]
}
 800443a:	bf00      	nop
 800443c:	371c      	adds	r7, #28
 800443e:	46bd      	mov	sp, r7
 8004440:	bc80      	pop	{r7}
 8004442:	4770      	bx	lr

08004444 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004444:	b480      	push	{r7}
 8004446:	b085      	sub	sp, #20
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004454:	2b01      	cmp	r3, #1
 8004456:	d101      	bne.n	800445c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004458:	2302      	movs	r3, #2
 800445a:	e046      	b.n	80044ea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2202      	movs	r2, #2
 8004468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004482:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68fa      	ldr	r2, [r7, #12]
 800448a:	4313      	orrs	r3, r2
 800448c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a16      	ldr	r2, [pc, #88]	; (80044f4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d00e      	beq.n	80044be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044a8:	d009      	beq.n	80044be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a12      	ldr	r2, [pc, #72]	; (80044f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d004      	beq.n	80044be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a10      	ldr	r2, [pc, #64]	; (80044fc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d10c      	bne.n	80044d8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	68ba      	ldr	r2, [r7, #8]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	68ba      	ldr	r2, [r7, #8]
 80044d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3714      	adds	r7, #20
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bc80      	pop	{r7}
 80044f2:	4770      	bx	lr
 80044f4:	40012c00 	.word	0x40012c00
 80044f8:	40000400 	.word	0x40000400
 80044fc:	40000800 	.word	0x40000800

08004500 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	bc80      	pop	{r7}
 8004510:	4770      	bx	lr

08004512 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004512:	b480      	push	{r7}
 8004514:	b083      	sub	sp, #12
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800451a:	bf00      	nop
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	bc80      	pop	{r7}
 8004522:	4770      	bx	lr

08004524 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d101      	bne.n	8004536 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e03f      	b.n	80045b6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d106      	bne.n	8004550 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7fd fcac 	bl	8001ea8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2224      	movs	r2, #36	; 0x24
 8004554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68da      	ldr	r2, [r3, #12]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004566:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 f829 	bl	80045c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	691a      	ldr	r2, [r3, #16]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800457c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	695a      	ldr	r2, [r3, #20]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800458c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800459c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2220      	movs	r2, #32
 80045a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2220      	movs	r2, #32
 80045b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3708      	adds	r7, #8
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
	...

080045c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	68da      	ldr	r2, [r3, #12]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	430a      	orrs	r2, r1
 80045dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689a      	ldr	r2, [r3, #8]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	431a      	orrs	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	695b      	ldr	r3, [r3, #20]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80045fa:	f023 030c 	bic.w	r3, r3, #12
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	6812      	ldr	r2, [r2, #0]
 8004602:	68b9      	ldr	r1, [r7, #8]
 8004604:	430b      	orrs	r3, r1
 8004606:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	699a      	ldr	r2, [r3, #24]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	430a      	orrs	r2, r1
 800461c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a2c      	ldr	r2, [pc, #176]	; (80046d4 <UART_SetConfig+0x114>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d103      	bne.n	8004630 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004628:	f7ff f840 	bl	80036ac <HAL_RCC_GetPCLK2Freq>
 800462c:	60f8      	str	r0, [r7, #12]
 800462e:	e002      	b.n	8004636 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004630:	f7ff f828 	bl	8003684 <HAL_RCC_GetPCLK1Freq>
 8004634:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	4613      	mov	r3, r2
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	4413      	add	r3, r2
 800463e:	009a      	lsls	r2, r3, #2
 8004640:	441a      	add	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	fbb2 f3f3 	udiv	r3, r2, r3
 800464c:	4a22      	ldr	r2, [pc, #136]	; (80046d8 <UART_SetConfig+0x118>)
 800464e:	fba2 2303 	umull	r2, r3, r2, r3
 8004652:	095b      	lsrs	r3, r3, #5
 8004654:	0119      	lsls	r1, r3, #4
 8004656:	68fa      	ldr	r2, [r7, #12]
 8004658:	4613      	mov	r3, r2
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	4413      	add	r3, r2
 800465e:	009a      	lsls	r2, r3, #2
 8004660:	441a      	add	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	fbb2 f2f3 	udiv	r2, r2, r3
 800466c:	4b1a      	ldr	r3, [pc, #104]	; (80046d8 <UART_SetConfig+0x118>)
 800466e:	fba3 0302 	umull	r0, r3, r3, r2
 8004672:	095b      	lsrs	r3, r3, #5
 8004674:	2064      	movs	r0, #100	; 0x64
 8004676:	fb00 f303 	mul.w	r3, r0, r3
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	011b      	lsls	r3, r3, #4
 800467e:	3332      	adds	r3, #50	; 0x32
 8004680:	4a15      	ldr	r2, [pc, #84]	; (80046d8 <UART_SetConfig+0x118>)
 8004682:	fba2 2303 	umull	r2, r3, r2, r3
 8004686:	095b      	lsrs	r3, r3, #5
 8004688:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800468c:	4419      	add	r1, r3
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	4613      	mov	r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	4413      	add	r3, r2
 8004696:	009a      	lsls	r2, r3, #2
 8004698:	441a      	add	r2, r3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80046a4:	4b0c      	ldr	r3, [pc, #48]	; (80046d8 <UART_SetConfig+0x118>)
 80046a6:	fba3 0302 	umull	r0, r3, r3, r2
 80046aa:	095b      	lsrs	r3, r3, #5
 80046ac:	2064      	movs	r0, #100	; 0x64
 80046ae:	fb00 f303 	mul.w	r3, r0, r3
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	011b      	lsls	r3, r3, #4
 80046b6:	3332      	adds	r3, #50	; 0x32
 80046b8:	4a07      	ldr	r2, [pc, #28]	; (80046d8 <UART_SetConfig+0x118>)
 80046ba:	fba2 2303 	umull	r2, r3, r2, r3
 80046be:	095b      	lsrs	r3, r3, #5
 80046c0:	f003 020f 	and.w	r2, r3, #15
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	440a      	add	r2, r1
 80046ca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80046cc:	bf00      	nop
 80046ce:	3710      	adds	r7, #16
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40013800 	.word	0x40013800
 80046d8:	51eb851f 	.word	0x51eb851f

080046dc <__errno>:
 80046dc:	4b01      	ldr	r3, [pc, #4]	; (80046e4 <__errno+0x8>)
 80046de:	6818      	ldr	r0, [r3, #0]
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	20000060 	.word	0x20000060

080046e8 <__libc_init_array>:
 80046e8:	b570      	push	{r4, r5, r6, lr}
 80046ea:	2500      	movs	r5, #0
 80046ec:	4e0c      	ldr	r6, [pc, #48]	; (8004720 <__libc_init_array+0x38>)
 80046ee:	4c0d      	ldr	r4, [pc, #52]	; (8004724 <__libc_init_array+0x3c>)
 80046f0:	1ba4      	subs	r4, r4, r6
 80046f2:	10a4      	asrs	r4, r4, #2
 80046f4:	42a5      	cmp	r5, r4
 80046f6:	d109      	bne.n	800470c <__libc_init_array+0x24>
 80046f8:	f000 f8ee 	bl	80048d8 <_init>
 80046fc:	2500      	movs	r5, #0
 80046fe:	4e0a      	ldr	r6, [pc, #40]	; (8004728 <__libc_init_array+0x40>)
 8004700:	4c0a      	ldr	r4, [pc, #40]	; (800472c <__libc_init_array+0x44>)
 8004702:	1ba4      	subs	r4, r4, r6
 8004704:	10a4      	asrs	r4, r4, #2
 8004706:	42a5      	cmp	r5, r4
 8004708:	d105      	bne.n	8004716 <__libc_init_array+0x2e>
 800470a:	bd70      	pop	{r4, r5, r6, pc}
 800470c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004710:	4798      	blx	r3
 8004712:	3501      	adds	r5, #1
 8004714:	e7ee      	b.n	80046f4 <__libc_init_array+0xc>
 8004716:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800471a:	4798      	blx	r3
 800471c:	3501      	adds	r5, #1
 800471e:	e7f2      	b.n	8004706 <__libc_init_array+0x1e>
 8004720:	08004928 	.word	0x08004928
 8004724:	08004928 	.word	0x08004928
 8004728:	08004928 	.word	0x08004928
 800472c:	0800492c 	.word	0x0800492c

08004730 <memset>:
 8004730:	4603      	mov	r3, r0
 8004732:	4402      	add	r2, r0
 8004734:	4293      	cmp	r3, r2
 8004736:	d100      	bne.n	800473a <memset+0xa>
 8004738:	4770      	bx	lr
 800473a:	f803 1b01 	strb.w	r1, [r3], #1
 800473e:	e7f9      	b.n	8004734 <memset+0x4>

08004740 <srand>:
 8004740:	b538      	push	{r3, r4, r5, lr}
 8004742:	4b0d      	ldr	r3, [pc, #52]	; (8004778 <srand+0x38>)
 8004744:	4605      	mov	r5, r0
 8004746:	681c      	ldr	r4, [r3, #0]
 8004748:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800474a:	b97b      	cbnz	r3, 800476c <srand+0x2c>
 800474c:	2018      	movs	r0, #24
 800474e:	f000 f84f 	bl	80047f0 <malloc>
 8004752:	4a0a      	ldr	r2, [pc, #40]	; (800477c <srand+0x3c>)
 8004754:	4b0a      	ldr	r3, [pc, #40]	; (8004780 <srand+0x40>)
 8004756:	63a0      	str	r0, [r4, #56]	; 0x38
 8004758:	e9c0 2300 	strd	r2, r3, [r0]
 800475c:	4b09      	ldr	r3, [pc, #36]	; (8004784 <srand+0x44>)
 800475e:	2201      	movs	r2, #1
 8004760:	6083      	str	r3, [r0, #8]
 8004762:	230b      	movs	r3, #11
 8004764:	8183      	strh	r3, [r0, #12]
 8004766:	2300      	movs	r3, #0
 8004768:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800476c:	2200      	movs	r2, #0
 800476e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004770:	611d      	str	r5, [r3, #16]
 8004772:	615a      	str	r2, [r3, #20]
 8004774:	bd38      	pop	{r3, r4, r5, pc}
 8004776:	bf00      	nop
 8004778:	20000060 	.word	0x20000060
 800477c:	abcd330e 	.word	0xabcd330e
 8004780:	e66d1234 	.word	0xe66d1234
 8004784:	0005deec 	.word	0x0005deec

08004788 <rand>:
 8004788:	b538      	push	{r3, r4, r5, lr}
 800478a:	4b13      	ldr	r3, [pc, #76]	; (80047d8 <rand+0x50>)
 800478c:	681c      	ldr	r4, [r3, #0]
 800478e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004790:	b97b      	cbnz	r3, 80047b2 <rand+0x2a>
 8004792:	2018      	movs	r0, #24
 8004794:	f000 f82c 	bl	80047f0 <malloc>
 8004798:	4a10      	ldr	r2, [pc, #64]	; (80047dc <rand+0x54>)
 800479a:	4b11      	ldr	r3, [pc, #68]	; (80047e0 <rand+0x58>)
 800479c:	63a0      	str	r0, [r4, #56]	; 0x38
 800479e:	e9c0 2300 	strd	r2, r3, [r0]
 80047a2:	4b10      	ldr	r3, [pc, #64]	; (80047e4 <rand+0x5c>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	6083      	str	r3, [r0, #8]
 80047a8:	230b      	movs	r3, #11
 80047aa:	8183      	strh	r3, [r0, #12]
 80047ac:	2300      	movs	r3, #0
 80047ae:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80047b2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80047b4:	480c      	ldr	r0, [pc, #48]	; (80047e8 <rand+0x60>)
 80047b6:	690a      	ldr	r2, [r1, #16]
 80047b8:	694b      	ldr	r3, [r1, #20]
 80047ba:	4350      	muls	r0, r2
 80047bc:	4c0b      	ldr	r4, [pc, #44]	; (80047ec <rand+0x64>)
 80047be:	fb04 0003 	mla	r0, r4, r3, r0
 80047c2:	fba2 2304 	umull	r2, r3, r2, r4
 80047c6:	4403      	add	r3, r0
 80047c8:	1c54      	adds	r4, r2, #1
 80047ca:	f143 0500 	adc.w	r5, r3, #0
 80047ce:	e9c1 4504 	strd	r4, r5, [r1, #16]
 80047d2:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 80047d6:	bd38      	pop	{r3, r4, r5, pc}
 80047d8:	20000060 	.word	0x20000060
 80047dc:	abcd330e 	.word	0xabcd330e
 80047e0:	e66d1234 	.word	0xe66d1234
 80047e4:	0005deec 	.word	0x0005deec
 80047e8:	5851f42d 	.word	0x5851f42d
 80047ec:	4c957f2d 	.word	0x4c957f2d

080047f0 <malloc>:
 80047f0:	4b02      	ldr	r3, [pc, #8]	; (80047fc <malloc+0xc>)
 80047f2:	4601      	mov	r1, r0
 80047f4:	6818      	ldr	r0, [r3, #0]
 80047f6:	f000 b803 	b.w	8004800 <_malloc_r>
 80047fa:	bf00      	nop
 80047fc:	20000060 	.word	0x20000060

08004800 <_malloc_r>:
 8004800:	b570      	push	{r4, r5, r6, lr}
 8004802:	1ccd      	adds	r5, r1, #3
 8004804:	f025 0503 	bic.w	r5, r5, #3
 8004808:	3508      	adds	r5, #8
 800480a:	2d0c      	cmp	r5, #12
 800480c:	bf38      	it	cc
 800480e:	250c      	movcc	r5, #12
 8004810:	2d00      	cmp	r5, #0
 8004812:	4606      	mov	r6, r0
 8004814:	db01      	blt.n	800481a <_malloc_r+0x1a>
 8004816:	42a9      	cmp	r1, r5
 8004818:	d903      	bls.n	8004822 <_malloc_r+0x22>
 800481a:	230c      	movs	r3, #12
 800481c:	6033      	str	r3, [r6, #0]
 800481e:	2000      	movs	r0, #0
 8004820:	bd70      	pop	{r4, r5, r6, pc}
 8004822:	f000 f857 	bl	80048d4 <__malloc_lock>
 8004826:	4a21      	ldr	r2, [pc, #132]	; (80048ac <_malloc_r+0xac>)
 8004828:	6814      	ldr	r4, [r2, #0]
 800482a:	4621      	mov	r1, r4
 800482c:	b991      	cbnz	r1, 8004854 <_malloc_r+0x54>
 800482e:	4c20      	ldr	r4, [pc, #128]	; (80048b0 <_malloc_r+0xb0>)
 8004830:	6823      	ldr	r3, [r4, #0]
 8004832:	b91b      	cbnz	r3, 800483c <_malloc_r+0x3c>
 8004834:	4630      	mov	r0, r6
 8004836:	f000 f83d 	bl	80048b4 <_sbrk_r>
 800483a:	6020      	str	r0, [r4, #0]
 800483c:	4629      	mov	r1, r5
 800483e:	4630      	mov	r0, r6
 8004840:	f000 f838 	bl	80048b4 <_sbrk_r>
 8004844:	1c43      	adds	r3, r0, #1
 8004846:	d124      	bne.n	8004892 <_malloc_r+0x92>
 8004848:	230c      	movs	r3, #12
 800484a:	4630      	mov	r0, r6
 800484c:	6033      	str	r3, [r6, #0]
 800484e:	f000 f842 	bl	80048d6 <__malloc_unlock>
 8004852:	e7e4      	b.n	800481e <_malloc_r+0x1e>
 8004854:	680b      	ldr	r3, [r1, #0]
 8004856:	1b5b      	subs	r3, r3, r5
 8004858:	d418      	bmi.n	800488c <_malloc_r+0x8c>
 800485a:	2b0b      	cmp	r3, #11
 800485c:	d90f      	bls.n	800487e <_malloc_r+0x7e>
 800485e:	600b      	str	r3, [r1, #0]
 8004860:	18cc      	adds	r4, r1, r3
 8004862:	50cd      	str	r5, [r1, r3]
 8004864:	4630      	mov	r0, r6
 8004866:	f000 f836 	bl	80048d6 <__malloc_unlock>
 800486a:	f104 000b 	add.w	r0, r4, #11
 800486e:	1d23      	adds	r3, r4, #4
 8004870:	f020 0007 	bic.w	r0, r0, #7
 8004874:	1ac3      	subs	r3, r0, r3
 8004876:	d0d3      	beq.n	8004820 <_malloc_r+0x20>
 8004878:	425a      	negs	r2, r3
 800487a:	50e2      	str	r2, [r4, r3]
 800487c:	e7d0      	b.n	8004820 <_malloc_r+0x20>
 800487e:	684b      	ldr	r3, [r1, #4]
 8004880:	428c      	cmp	r4, r1
 8004882:	bf16      	itet	ne
 8004884:	6063      	strne	r3, [r4, #4]
 8004886:	6013      	streq	r3, [r2, #0]
 8004888:	460c      	movne	r4, r1
 800488a:	e7eb      	b.n	8004864 <_malloc_r+0x64>
 800488c:	460c      	mov	r4, r1
 800488e:	6849      	ldr	r1, [r1, #4]
 8004890:	e7cc      	b.n	800482c <_malloc_r+0x2c>
 8004892:	1cc4      	adds	r4, r0, #3
 8004894:	f024 0403 	bic.w	r4, r4, #3
 8004898:	42a0      	cmp	r0, r4
 800489a:	d005      	beq.n	80048a8 <_malloc_r+0xa8>
 800489c:	1a21      	subs	r1, r4, r0
 800489e:	4630      	mov	r0, r6
 80048a0:	f000 f808 	bl	80048b4 <_sbrk_r>
 80048a4:	3001      	adds	r0, #1
 80048a6:	d0cf      	beq.n	8004848 <_malloc_r+0x48>
 80048a8:	6025      	str	r5, [r4, #0]
 80048aa:	e7db      	b.n	8004864 <_malloc_r+0x64>
 80048ac:	200000f8 	.word	0x200000f8
 80048b0:	200000fc 	.word	0x200000fc

080048b4 <_sbrk_r>:
 80048b4:	b538      	push	{r3, r4, r5, lr}
 80048b6:	2300      	movs	r3, #0
 80048b8:	4c05      	ldr	r4, [pc, #20]	; (80048d0 <_sbrk_r+0x1c>)
 80048ba:	4605      	mov	r5, r0
 80048bc:	4608      	mov	r0, r1
 80048be:	6023      	str	r3, [r4, #0]
 80048c0:	f7fd f9b2 	bl	8001c28 <_sbrk>
 80048c4:	1c43      	adds	r3, r0, #1
 80048c6:	d102      	bne.n	80048ce <_sbrk_r+0x1a>
 80048c8:	6823      	ldr	r3, [r4, #0]
 80048ca:	b103      	cbz	r3, 80048ce <_sbrk_r+0x1a>
 80048cc:	602b      	str	r3, [r5, #0]
 80048ce:	bd38      	pop	{r3, r4, r5, pc}
 80048d0:	2000032c 	.word	0x2000032c

080048d4 <__malloc_lock>:
 80048d4:	4770      	bx	lr

080048d6 <__malloc_unlock>:
 80048d6:	4770      	bx	lr

080048d8 <_init>:
 80048d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048da:	bf00      	nop
 80048dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048de:	bc08      	pop	{r3}
 80048e0:	469e      	mov	lr, r3
 80048e2:	4770      	bx	lr

080048e4 <_fini>:
 80048e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048e6:	bf00      	nop
 80048e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ea:	bc08      	pop	{r3}
 80048ec:	469e      	mov	lr, r3
 80048ee:	4770      	bx	lr
