// Seed: 3250856373
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  wire id_4;
  supply0 id_5, id_6 = 1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_6;
  wire id_7, id_8 = 1;
  wire id_9;
  id_10(
      .id_0(1), .id_1(1), .id_2()
  );
  wire id_11;
  module_0(
      id_1, id_7, id_7
  );
  assign id_5 = 'b0 ^ 1'b0;
endmodule
