

================================================================
== Vivado HLS Report for 'setupLDPC_load_etaIndexM'
================================================================
* Date:           Fri Mar 23 18:05:29 2018

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        LDPC_INIT_DSP3
* Solution:       solution1
* Product family: spartan3adsp
* Target device:  xc3sd3400acs484-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.14|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  96803|  663587|  96803|  663587|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+--------+----------+-----------+-----------+--------------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        |  Loop Name  |  min  |   max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +-------------+-------+--------+----------+-----------+-----------+--------------+----------+
        |- Loop 1     |      8|       8|         1|          -|          -|             8|    no    |
        |- Loop 2     |     24|      24|         1|          -|          -|            24|    no    |
        |- Loop 3     |  96768|  663552|        18|          -|          -| 5376 ~ 36864 |    no    |
        | + Loop 3.1  |     16|      16|         1|          -|          -|            16|    no    |
        +-------------+-------+--------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48A|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      0|     84|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     58|
|Register         |        -|      -|     75|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     75|    142|
+-----------------+---------+-------+-------+-------+
|Available        |      126|    126|  47744|  47744|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48A| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |loop_3_fu_150_p2     |     +    |      0|  0|   4|           4|           1|
    |loop_4_fu_182_p2     |     +    |      0|  0|   5|           5|           1|
    |loop_5_fu_231_p2     |     +    |      0|  0|   5|           5|           1|
    |pos_1_fu_203_p2      |     +    |      0|  0|  16|          16|           1|
    |data_V_2_fu_249_p3   |  Select  |      0|  0|  16|           1|          16|
    |exitcond1_fu_144_p2  |   icmp   |      0|  0|   4|           4|           5|
    |exitcond2_fu_176_p2  |   icmp   |      0|  0|   4|           5|           5|
    |exitcond_fu_225_p2   |   icmp   |      0|  0|   4|           5|           6|
    |tmp_9_fu_198_p2      |   icmp   |      0|  0|  10|          17|          17|
    |data_V_1_fu_243_p2   |    or    |      0|  0|  16|          16|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  84|          78|          54|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   3|          6|    1|          6|
    |dout            |   1|          3|    1|          3|
    |loop_1_reg_98   |   5|          2|    5|         10|
    |loop_2_reg_133  |   5|          2|    5|         10|
    |loop_reg_76     |   4|          2|    4|          8|
    |p_s_reg_121     |  16|          2|   16|         32|
    |pos_reg_109     |  16|          2|   16|         32|
    |read_reg_87     |   8|          2|    8|         16|
    +----------------+----+-----------+-----+-----------+
    |Total           |  58|         21|   56|        117|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   5|   0|    5|          0|
    |loop_1_reg_98   |   5|   0|    5|          0|
    |loop_2_reg_133  |   5|   0|    5|          0|
    |loop_reg_76     |   4|   0|    4|          0|
    |p_s_reg_121     |  16|   0|   16|          0|
    |pos_1_reg_290   |  16|   0|   16|          0|
    |pos_reg_109     |  16|   0|   16|          0|
    |read_reg_87     |   8|   0|    8|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  75|   0|   75|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | setupLDPC_load_etaIndexM | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | setupLDPC_load_etaIndexM | return value |
|ap_start              |  in |    1| ap_ctrl_hs | setupLDPC_load_etaIndexM | return value |
|ap_done               | out |    1| ap_ctrl_hs | setupLDPC_load_etaIndexM | return value |
|ap_idle               | out |    1| ap_ctrl_hs | setupLDPC_load_etaIndexM | return value |
|ap_ready              | out |    1| ap_ctrl_hs | setupLDPC_load_etaIndexM | return value |
|num                   |  in |   17|   ap_none  |            num           |    scalar    |
|etaIndexM_V_address0  | out |   16|  ap_memory |        etaIndexM_V       |     array    |
|etaIndexM_V_ce0       | out |    1|  ap_memory |        etaIndexM_V       |     array    |
|etaIndexM_V_we0       | out |    1|  ap_memory |        etaIndexM_V       |     array    |
|etaIndexM_V_d0        | out |   16|  ap_memory |        etaIndexM_V       |     array    |
|dout                  | out |    1|   ap_vld   |           dout           |    pointer   |
|dout_ap_vld           | out |    1|   ap_vld   |           dout           |    pointer   |
|din                   |  in |    1|   ap_none  |            din           |    pointer   |
|cs                    | out |    1|   ap_vld   |            cs            |    pointer   |
|cs_ap_vld             | out |    1|   ap_vld   |            cs            |    pointer   |
|clk                   | out |    1|   ap_vld   |            clk           |    pointer   |
|clk_ap_vld            | out |    1|   ap_vld   |            clk           |    pointer   |
+----------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond1)
	2  / (!exitcond1)
3 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
4 --> 
	5  / (tmp_9)
5 --> 
	5  / (!exitcond)
	4  / (exitcond)
* FSM state operations: 

 <State 1>: 2.48ns
ST_1: num_read [1/1] 1.60ns
:0  %num_read = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %num)

ST_1: stg_7 [1/1] 2.48ns
:1  br label %1


 <State 2>: 4.79ns
ST_2: loop [1/1] 0.00ns
:0  %loop = phi i4 [ 0, %0 ], [ %loop_3, %2 ]

ST_2: read [1/1] 0.00ns
:1  %read = phi i8 [ 3, %0 ], [ %read_3, %2 ]

ST_2: exitcond1 [1/1] 2.71ns
:2  %exitcond1 = icmp eq i4 %loop, -8

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: loop_3 [1/1] 1.32ns
:4  %loop_3 = add i4 %loop, 1

ST_2: stg_13 [1/1] 2.08ns
:5  br i1 %exitcond1, label %.preheader110, label %2

ST_2: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %read, i32 7)

ST_2: stg_15 [1/1] 1.98ns
:1  store i1 %tmp, i1* @dout, align 1

ST_2: read_3 [1/1] 0.00ns
:2  %read_3 = shl i8 %read, 1

ST_2: stg_17 [1/1] 0.00ns
:3  br label %1


 <State 3>: 5.14ns
ST_3: loop_1 [1/1] 0.00ns
.preheader110:0  %loop_1 = phi i5 [ %loop_4, %3 ], [ 0, %1 ]

ST_3: exitcond2 [1/1] 2.87ns
.preheader110:1  %exitcond2 = icmp eq i5 %loop_1, -8

ST_3: empty_8 [1/1] 0.00ns
.preheader110:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_3: loop_4 [1/1] 3.65ns
.preheader110:3  %loop_4 = add i5 %loop_1, 1

ST_3: stg_22 [1/1] 2.27ns
.preheader110:4  br i1 %exitcond2, label %.preheader109, label %3

ST_3: stg_23 [1/1] 1.98ns
:0  store i1 false, i1* @dout, align 1

ST_3: stg_24 [1/1] 0.00ns
:1  br label %.preheader110


 <State 4>: 3.91ns
ST_4: pos [1/1] 0.00ns
.preheader109:0  %pos = phi i16 [ %pos_1, %4 ], [ 0, %.preheader110 ]

ST_4: pos_cast [1/1] 0.00ns
.preheader109:1  %pos_cast = zext i16 %pos to i17

ST_4: tmp_9 [1/1] 3.46ns
.preheader109:2  %tmp_9 = icmp slt i17 %pos_cast, %num_read

ST_4: empty_9 [1/1] 0.00ns
.preheader109:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5376, i64 36864, i64 0)

ST_4: pos_1 [1/1] 3.91ns
.preheader109:4  %pos_1 = add i16 %pos, 1

ST_4: stg_30 [1/1] 0.00ns
.preheader109:5  br i1 %tmp_9, label %.preheader.preheader, label %5

ST_4: din_load [1/1] 0.00ns
.preheader.preheader:0  %din_load = load i1* @din, align 1

ST_4: stg_32 [1/1] 2.27ns
.preheader.preheader:1  br label %.preheader

ST_4: stg_33 [1/1] 0.00ns
:0  store i1 true, i1* @cs, align 1

ST_4: stg_34 [1/1] 0.00ns
:1  store i1 false, i1* @clk, align 1

ST_4: stg_35 [1/1] 0.00ns
:2  ret void


 <State 5>: 3.65ns
ST_5: p_s [1/1] 0.00ns
.preheader:0  %p_s = phi i16 [ %data_V_2, %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ 0, %.preheader.preheader ]

ST_5: loop_2 [1/1] 0.00ns
.preheader:1  %loop_2 = phi i5 [ %loop_5, %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ 0, %.preheader.preheader ]

ST_5: exitcond [1/1] 2.87ns
.preheader:2  %exitcond = icmp eq i5 %loop_2, -16

ST_5: empty_10 [1/1] 0.00ns
.preheader:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_5: loop_5 [1/1] 3.65ns
.preheader:4  %loop_5 = add i5 %loop_2, 1

ST_5: stg_41 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %4, label %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_5: r_V [1/1] 0.00ns
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %r_V = shl i16 %p_s, 1

ST_5: data_V_1 [1/1] 0.00ns
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %data_V_1 = or i16 %r_V, 1

ST_5: data_V_2 [1/1] 2.00ns
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %data_V_2 = select i1 %din_load, i16 %data_V_1, i16 %r_V

ST_5: stg_45 [1/1] 0.00ns
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  br label %.preheader

ST_5: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i16 %pos to i64

ST_5: etaIndexM_V_addr [1/1] 0.00ns
:1  %etaIndexM_V_addr = getelementptr [36864 x i16]* %etaIndexM_V, i64 0, i64 %tmp_s

ST_5: stg_48 [1/1] 2.64ns
:2  store i16 %p_s, i16* %etaIndexM_V_addr, align 2

ST_5: stg_49 [1/1] 0.00ns
:3  br label %.preheader109



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1e3e124d5a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ etaIndexM_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x1e3e124e4d0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dout]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=1; dir=1; type=0; mode=0x1e3e124d360; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=1; dir=0; type=0; mode=0x1e3e124d870; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ cs]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=1; dir=1; type=0; mode=0x1e3e124e320; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=1; dir=1; type=0; mode=0x1e3e124d630; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_read         (read             ) [ 001111]
stg_7            (br               ) [ 011000]
loop             (phi              ) [ 001000]
read             (phi              ) [ 001000]
exitcond1        (icmp             ) [ 001000]
empty            (speclooptripcount) [ 000000]
loop_3           (add              ) [ 011000]
stg_13           (br               ) [ 001100]
tmp              (bitselect        ) [ 000000]
stg_15           (store            ) [ 000000]
read_3           (shl              ) [ 011000]
stg_17           (br               ) [ 011000]
loop_1           (phi              ) [ 000100]
exitcond2        (icmp             ) [ 000100]
empty_8          (speclooptripcount) [ 000000]
loop_4           (add              ) [ 001100]
stg_22           (br               ) [ 000111]
stg_23           (store            ) [ 000000]
stg_24           (br               ) [ 001100]
pos              (phi              ) [ 000011]
pos_cast         (zext             ) [ 000000]
tmp_9            (icmp             ) [ 000011]
empty_9          (speclooptripcount) [ 000000]
pos_1            (add              ) [ 000111]
stg_30           (br               ) [ 000000]
din_load         (load             ) [ 000001]
stg_32           (br               ) [ 000011]
stg_33           (store            ) [ 000000]
stg_34           (store            ) [ 000000]
stg_35           (ret              ) [ 000000]
p_s              (phi              ) [ 000001]
loop_2           (phi              ) [ 000001]
exitcond         (icmp             ) [ 000011]
empty_10         (speclooptripcount) [ 000000]
loop_5           (add              ) [ 000011]
stg_41           (br               ) [ 000000]
r_V              (shl              ) [ 000000]
data_V_1         (or               ) [ 000000]
data_V_2         (select           ) [ 000011]
stg_45           (br               ) [ 000011]
tmp_s            (zext             ) [ 000000]
etaIndexM_V_addr (getelementptr    ) [ 000000]
stg_48           (store            ) [ 000000]
stg_49           (br               ) [ 000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="etaIndexM_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="etaIndexM_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="clk">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="num_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="17" slack="0"/>
<pin id="60" dir="0" index="1" bw="17" slack="0"/>
<pin id="61" dir="1" index="2" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="etaIndexM_V_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="16" slack="0"/>
<pin id="68" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="etaIndexM_V_addr/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="stg_48_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="0"/>
<pin id="74" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_48/5 "/>
</bind>
</comp>

<comp id="76" class="1005" name="loop_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="1"/>
<pin id="78" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="loop (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="loop_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="read_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="1"/>
<pin id="89" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="read (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="read_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="loop_1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="1"/>
<pin id="100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_1 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="loop_1_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_1/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="pos_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="1"/>
<pin id="111" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pos (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="pos_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="p_s_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="1"/>
<pin id="123" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_s_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="loop_2_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="1"/>
<pin id="135" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_2 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="loop_2_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_2/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="exitcond1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="loop_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_3/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="stg_15_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_15/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="read_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="read_3/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="exitcond2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="loop_4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_4/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="stg_23_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_23/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="pos_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pos_cast/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_9_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="17" slack="0"/>
<pin id="200" dir="0" index="1" bw="17" slack="3"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="pos_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_1/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="din_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="din_load/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="stg_33_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_33/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="stg_34_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="exitcond_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="5" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="loop_5_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_5/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="r_V_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="data_V_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="data_V_1/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="data_V_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="0" index="2" bw="16" slack="0"/>
<pin id="253" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_V_2/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="261" class="1005" name="num_read_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="17" slack="3"/>
<pin id="263" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="num_read "/>
</bind>
</comp>

<comp id="269" class="1005" name="loop_3_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="read_3_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="read_3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="loop_4_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop_4 "/>
</bind>
</comp>

<comp id="290" class="1005" name="pos_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="pos_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="din_load_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="din_load "/>
</bind>
</comp>

<comp id="303" class="1005" name="loop_5_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop_5 "/>
</bind>
</comp>

<comp id="308" class="1005" name="data_V_2_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="data_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="48" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="71" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="80" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="80" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="91" pin="4"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="91" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="102" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="102" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="113" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="113" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="137" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="137" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="125" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="243" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="237" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="109" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="264"><net_src comp="58" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="272"><net_src comp="150" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="277"><net_src comp="170" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="285"><net_src comp="182" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="293"><net_src comp="203" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="298"><net_src comp="209" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="306"><net_src comp="231" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="311"><net_src comp="249" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="125" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: etaIndexM_V | {}
	Port: dout | {}
	Port: din | {}
	Port: cs | {}
	Port: clk | {}
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		loop_3 : 1
		stg_13 : 2
		tmp : 1
		stg_15 : 2
		read_3 : 1
	State 3
		exitcond2 : 1
		loop_4 : 1
		stg_22 : 2
	State 4
		pos_cast : 1
		tmp_9 : 2
		pos_1 : 1
		stg_30 : 3
	State 5
		exitcond : 1
		loop_5 : 1
		stg_41 : 2
		r_V : 1
		data_V_1 : 1
		data_V_2 : 1
		etaIndexM_V_addr : 1
		stg_48 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |    loop_3_fu_150    |    0    |    4    |
|    add   |    loop_4_fu_182    |    0    |    5    |
|          |     pos_1_fu_203    |    0    |    16   |
|          |    loop_5_fu_231    |    0    |    5    |
|----------|---------------------|---------|---------|
|          |   exitcond1_fu_144  |    0    |    3    |
|   icmp   |   exitcond2_fu_176  |    0    |    4    |
|          |     tmp_9_fu_198    |    0    |    10   |
|          |   exitcond_fu_225   |    0    |    4    |
|----------|---------------------|---------|---------|
|  select  |   data_V_2_fu_249   |    0    |    16   |
|----------|---------------------|---------|---------|
|   read   | num_read_read_fu_58 |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|      tmp_fu_156     |    0    |    0    |
|----------|---------------------|---------|---------|
|    shl   |    read_3_fu_170    |    0    |    0    |
|          |      r_V_fu_237     |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   pos_cast_fu_194   |    0    |    0    |
|          |     tmp_s_fu_256    |    0    |    0    |
|----------|---------------------|---------|---------|
|    or    |   data_V_1_fu_243   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    67   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|data_V_2_reg_308|   16   |
|din_load_reg_295|    1   |
|  loop_1_reg_98 |    5   |
| loop_2_reg_133 |    5   |
| loop_3_reg_269 |    4   |
| loop_4_reg_282 |    5   |
| loop_5_reg_303 |    5   |
|   loop_reg_76  |    4   |
|num_read_reg_261|   17   |
|   p_s_reg_121  |   16   |
|  pos_1_reg_290 |   16   |
|   pos_reg_109  |   16   |
| read_3_reg_274 |    8   |
|   read_reg_87  |    8   |
+----------------+--------+
|      Total     |   126  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| pos_reg_109 |  p0  |   2  |  16  |   32   ||    16   |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   32   ||  2.266  ||    16   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   67   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   16   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   126  |   83   |
+-----------+--------+--------+--------+
