Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Nov 26 01:12:39 2023
| Host         : OptiPlex7090 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clk_div_in/count_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_in/count_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.835        0.000                      0                  331        0.114        0.000                      0                  331        3.000        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_wiz_0_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 5.991}      11.982          83.456          
  clkfbout_clk_wiz_0         {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0               3.835        0.000                      0                  331        0.114        0.000                      0                  331        5.491        0.000                       0                   138  
  clkfbout_clk_wiz_0                                                                                                                                                          37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_in1
  To Clock:  clk_wiz_0_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_idx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 2.491ns (32.632%)  route 5.143ns (67.368%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 9.060 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.700    -2.322    vga_out_inst/CLK
    SLICE_X72Y100        FDRE                                         r  vga_out_inst/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.419    -1.903 f  vga_out_inst/curr_y_reg[1]/Q
                         net (fo=37, routed)          1.155    -0.748    vga_out_inst/Q[1]
    SLICE_X63Y101        LUT2 (Prop_lut2_I1_O)        0.296    -0.452 r  vga_out_inst/pacman_sprite_idx8_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.452    drawcon_inst/pacman_sprite_idx8_carry__0_1[0]
    SLICE_X63Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.080 r  drawcon_inst/pacman_sprite_idx8_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    drawcon_inst/pacman_sprite_idx8_carry_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.351 r  drawcon_inst/pacman_sprite_idx8_carry__0/CO[0]
                         net (fo=2, routed)           0.791     1.143    drawcon_inst/pacman_sprite_idx815_in
    SLICE_X66Y102        LUT4 (Prop_lut4_I2_O)        0.373     1.516 r  drawcon_inst/ghost_2_sprite_idx[6]_i_3/O
                         net (fo=6, routed)           0.947     2.462    drawcon_inst/ghost_2_sprite_idx[6]_i_3_n_0
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.586 f  drawcon_inst/r[3]_i_8/O
                         net (fo=6, routed)           0.808     3.394    drawcon_inst/r[3]_i_8_n_0
    SLICE_X70Y100        LUT5 (Prop_lut5_I4_O)        0.148     3.542 r  drawcon_inst/r[3]_i_3/O
                         net (fo=6, routed)           0.545     4.087    drawcon_inst/r[3]_i_3_n_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.328     4.415 r  drawcon_inst/ghost_2_sprite_idx[6]_i_1/O
                         net (fo=7, routed)           0.896     5.312    drawcon_inst/ghost_2_sprite_idx
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.509     9.060    drawcon_inst/clk_out1
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[0]/C
                         clock pessimism              0.410     9.470    
                         clock uncertainty           -0.154     9.316    
    SLICE_X62Y90         FDRE (Setup_fdre_C_CE)      -0.169     9.147    drawcon_inst/ghost_2_sprite_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_idx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 2.491ns (32.632%)  route 5.143ns (67.368%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 9.060 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.700    -2.322    vga_out_inst/CLK
    SLICE_X72Y100        FDRE                                         r  vga_out_inst/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.419    -1.903 f  vga_out_inst/curr_y_reg[1]/Q
                         net (fo=37, routed)          1.155    -0.748    vga_out_inst/Q[1]
    SLICE_X63Y101        LUT2 (Prop_lut2_I1_O)        0.296    -0.452 r  vga_out_inst/pacman_sprite_idx8_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.452    drawcon_inst/pacman_sprite_idx8_carry__0_1[0]
    SLICE_X63Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.080 r  drawcon_inst/pacman_sprite_idx8_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    drawcon_inst/pacman_sprite_idx8_carry_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.351 r  drawcon_inst/pacman_sprite_idx8_carry__0/CO[0]
                         net (fo=2, routed)           0.791     1.143    drawcon_inst/pacman_sprite_idx815_in
    SLICE_X66Y102        LUT4 (Prop_lut4_I2_O)        0.373     1.516 r  drawcon_inst/ghost_2_sprite_idx[6]_i_3/O
                         net (fo=6, routed)           0.947     2.462    drawcon_inst/ghost_2_sprite_idx[6]_i_3_n_0
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.586 f  drawcon_inst/r[3]_i_8/O
                         net (fo=6, routed)           0.808     3.394    drawcon_inst/r[3]_i_8_n_0
    SLICE_X70Y100        LUT5 (Prop_lut5_I4_O)        0.148     3.542 r  drawcon_inst/r[3]_i_3/O
                         net (fo=6, routed)           0.545     4.087    drawcon_inst/r[3]_i_3_n_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.328     4.415 r  drawcon_inst/ghost_2_sprite_idx[6]_i_1/O
                         net (fo=7, routed)           0.896     5.312    drawcon_inst/ghost_2_sprite_idx
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.509     9.060    drawcon_inst/clk_out1
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[1]/C
                         clock pessimism              0.410     9.470    
                         clock uncertainty           -0.154     9.316    
    SLICE_X62Y90         FDRE (Setup_fdre_C_CE)      -0.169     9.147    drawcon_inst/ghost_2_sprite_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_idx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 2.491ns (32.632%)  route 5.143ns (67.368%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 9.060 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.700    -2.322    vga_out_inst/CLK
    SLICE_X72Y100        FDRE                                         r  vga_out_inst/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.419    -1.903 f  vga_out_inst/curr_y_reg[1]/Q
                         net (fo=37, routed)          1.155    -0.748    vga_out_inst/Q[1]
    SLICE_X63Y101        LUT2 (Prop_lut2_I1_O)        0.296    -0.452 r  vga_out_inst/pacman_sprite_idx8_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.452    drawcon_inst/pacman_sprite_idx8_carry__0_1[0]
    SLICE_X63Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.080 r  drawcon_inst/pacman_sprite_idx8_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    drawcon_inst/pacman_sprite_idx8_carry_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.351 r  drawcon_inst/pacman_sprite_idx8_carry__0/CO[0]
                         net (fo=2, routed)           0.791     1.143    drawcon_inst/pacman_sprite_idx815_in
    SLICE_X66Y102        LUT4 (Prop_lut4_I2_O)        0.373     1.516 r  drawcon_inst/ghost_2_sprite_idx[6]_i_3/O
                         net (fo=6, routed)           0.947     2.462    drawcon_inst/ghost_2_sprite_idx[6]_i_3_n_0
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.586 f  drawcon_inst/r[3]_i_8/O
                         net (fo=6, routed)           0.808     3.394    drawcon_inst/r[3]_i_8_n_0
    SLICE_X70Y100        LUT5 (Prop_lut5_I4_O)        0.148     3.542 r  drawcon_inst/r[3]_i_3/O
                         net (fo=6, routed)           0.545     4.087    drawcon_inst/r[3]_i_3_n_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.328     4.415 r  drawcon_inst/ghost_2_sprite_idx[6]_i_1/O
                         net (fo=7, routed)           0.896     5.312    drawcon_inst/ghost_2_sprite_idx
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.509     9.060    drawcon_inst/clk_out1
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[3]/C
                         clock pessimism              0.410     9.470    
                         clock uncertainty           -0.154     9.316    
    SLICE_X62Y90         FDRE (Setup_fdre_C_CE)      -0.169     9.147    drawcon_inst/ghost_2_sprite_idx_reg[3]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_idx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 2.491ns (32.632%)  route 5.143ns (67.368%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 9.060 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.700    -2.322    vga_out_inst/CLK
    SLICE_X72Y100        FDRE                                         r  vga_out_inst/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.419    -1.903 f  vga_out_inst/curr_y_reg[1]/Q
                         net (fo=37, routed)          1.155    -0.748    vga_out_inst/Q[1]
    SLICE_X63Y101        LUT2 (Prop_lut2_I1_O)        0.296    -0.452 r  vga_out_inst/pacman_sprite_idx8_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.452    drawcon_inst/pacman_sprite_idx8_carry__0_1[0]
    SLICE_X63Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.080 r  drawcon_inst/pacman_sprite_idx8_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    drawcon_inst/pacman_sprite_idx8_carry_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.351 r  drawcon_inst/pacman_sprite_idx8_carry__0/CO[0]
                         net (fo=2, routed)           0.791     1.143    drawcon_inst/pacman_sprite_idx815_in
    SLICE_X66Y102        LUT4 (Prop_lut4_I2_O)        0.373     1.516 r  drawcon_inst/ghost_2_sprite_idx[6]_i_3/O
                         net (fo=6, routed)           0.947     2.462    drawcon_inst/ghost_2_sprite_idx[6]_i_3_n_0
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.586 f  drawcon_inst/r[3]_i_8/O
                         net (fo=6, routed)           0.808     3.394    drawcon_inst/r[3]_i_8_n_0
    SLICE_X70Y100        LUT5 (Prop_lut5_I4_O)        0.148     3.542 r  drawcon_inst/r[3]_i_3/O
                         net (fo=6, routed)           0.545     4.087    drawcon_inst/r[3]_i_3_n_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.328     4.415 r  drawcon_inst/ghost_2_sprite_idx[6]_i_1/O
                         net (fo=7, routed)           0.896     5.312    drawcon_inst/ghost_2_sprite_idx
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.509     9.060    drawcon_inst/clk_out1
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[4]/C
                         clock pessimism              0.410     9.470    
                         clock uncertainty           -0.154     9.316    
    SLICE_X62Y90         FDRE (Setup_fdre_C_CE)      -0.169     9.147    drawcon_inst/ghost_2_sprite_idx_reg[4]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_idx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 2.491ns (32.632%)  route 5.143ns (67.368%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 9.060 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.700    -2.322    vga_out_inst/CLK
    SLICE_X72Y100        FDRE                                         r  vga_out_inst/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.419    -1.903 f  vga_out_inst/curr_y_reg[1]/Q
                         net (fo=37, routed)          1.155    -0.748    vga_out_inst/Q[1]
    SLICE_X63Y101        LUT2 (Prop_lut2_I1_O)        0.296    -0.452 r  vga_out_inst/pacman_sprite_idx8_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.452    drawcon_inst/pacman_sprite_idx8_carry__0_1[0]
    SLICE_X63Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.080 r  drawcon_inst/pacman_sprite_idx8_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    drawcon_inst/pacman_sprite_idx8_carry_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.351 r  drawcon_inst/pacman_sprite_idx8_carry__0/CO[0]
                         net (fo=2, routed)           0.791     1.143    drawcon_inst/pacman_sprite_idx815_in
    SLICE_X66Y102        LUT4 (Prop_lut4_I2_O)        0.373     1.516 r  drawcon_inst/ghost_2_sprite_idx[6]_i_3/O
                         net (fo=6, routed)           0.947     2.462    drawcon_inst/ghost_2_sprite_idx[6]_i_3_n_0
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.586 f  drawcon_inst/r[3]_i_8/O
                         net (fo=6, routed)           0.808     3.394    drawcon_inst/r[3]_i_8_n_0
    SLICE_X70Y100        LUT5 (Prop_lut5_I4_O)        0.148     3.542 r  drawcon_inst/r[3]_i_3/O
                         net (fo=6, routed)           0.545     4.087    drawcon_inst/r[3]_i_3_n_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.328     4.415 r  drawcon_inst/ghost_2_sprite_idx[6]_i_1/O
                         net (fo=7, routed)           0.896     5.312    drawcon_inst/ghost_2_sprite_idx
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.509     9.060    drawcon_inst/clk_out1
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[5]/C
                         clock pessimism              0.410     9.470    
                         clock uncertainty           -0.154     9.316    
    SLICE_X62Y90         FDRE (Setup_fdre_C_CE)      -0.169     9.147    drawcon_inst/ghost_2_sprite_idx_reg[5]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_idx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 2.491ns (32.632%)  route 5.143ns (67.368%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 9.060 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.700    -2.322    vga_out_inst/CLK
    SLICE_X72Y100        FDRE                                         r  vga_out_inst/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.419    -1.903 f  vga_out_inst/curr_y_reg[1]/Q
                         net (fo=37, routed)          1.155    -0.748    vga_out_inst/Q[1]
    SLICE_X63Y101        LUT2 (Prop_lut2_I1_O)        0.296    -0.452 r  vga_out_inst/pacman_sprite_idx8_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.452    drawcon_inst/pacman_sprite_idx8_carry__0_1[0]
    SLICE_X63Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.080 r  drawcon_inst/pacman_sprite_idx8_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    drawcon_inst/pacman_sprite_idx8_carry_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.351 r  drawcon_inst/pacman_sprite_idx8_carry__0/CO[0]
                         net (fo=2, routed)           0.791     1.143    drawcon_inst/pacman_sprite_idx815_in
    SLICE_X66Y102        LUT4 (Prop_lut4_I2_O)        0.373     1.516 r  drawcon_inst/ghost_2_sprite_idx[6]_i_3/O
                         net (fo=6, routed)           0.947     2.462    drawcon_inst/ghost_2_sprite_idx[6]_i_3_n_0
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.586 f  drawcon_inst/r[3]_i_8/O
                         net (fo=6, routed)           0.808     3.394    drawcon_inst/r[3]_i_8_n_0
    SLICE_X70Y100        LUT5 (Prop_lut5_I4_O)        0.148     3.542 r  drawcon_inst/r[3]_i_3/O
                         net (fo=6, routed)           0.545     4.087    drawcon_inst/r[3]_i_3_n_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.328     4.415 r  drawcon_inst/ghost_2_sprite_idx[6]_i_1/O
                         net (fo=7, routed)           0.896     5.312    drawcon_inst/ghost_2_sprite_idx
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.509     9.060    drawcon_inst/clk_out1
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[6]/C
                         clock pessimism              0.410     9.470    
                         clock uncertainty           -0.154     9.316    
    SLICE_X62Y90         FDRE (Setup_fdre_C_CE)      -0.169     9.147    drawcon_inst/ghost_2_sprite_idx_reg[6]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_idx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 2.491ns (32.806%)  route 5.102ns (67.194%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 9.062 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.700    -2.322    vga_out_inst/CLK
    SLICE_X72Y100        FDRE                                         r  vga_out_inst/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.419    -1.903 f  vga_out_inst/curr_y_reg[1]/Q
                         net (fo=37, routed)          1.155    -0.748    vga_out_inst/Q[1]
    SLICE_X63Y101        LUT2 (Prop_lut2_I1_O)        0.296    -0.452 r  vga_out_inst/pacman_sprite_idx8_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.452    drawcon_inst/pacman_sprite_idx8_carry__0_1[0]
    SLICE_X63Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.080 r  drawcon_inst/pacman_sprite_idx8_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    drawcon_inst/pacman_sprite_idx8_carry_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.351 r  drawcon_inst/pacman_sprite_idx8_carry__0/CO[0]
                         net (fo=2, routed)           0.791     1.143    drawcon_inst/pacman_sprite_idx815_in
    SLICE_X66Y102        LUT4 (Prop_lut4_I2_O)        0.373     1.516 r  drawcon_inst/ghost_2_sprite_idx[6]_i_3/O
                         net (fo=6, routed)           0.947     2.462    drawcon_inst/ghost_2_sprite_idx[6]_i_3_n_0
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.586 f  drawcon_inst/r[3]_i_8/O
                         net (fo=6, routed)           0.808     3.394    drawcon_inst/r[3]_i_8_n_0
    SLICE_X70Y100        LUT5 (Prop_lut5_I4_O)        0.148     3.542 r  drawcon_inst/r[3]_i_3/O
                         net (fo=6, routed)           0.545     4.087    drawcon_inst/r[3]_i_3_n_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.328     4.415 r  drawcon_inst/ghost_2_sprite_idx[6]_i_1/O
                         net (fo=7, routed)           0.856     5.271    drawcon_inst/ghost_2_sprite_idx
    SLICE_X62Y93         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     9.062    drawcon_inst/clk_out1
    SLICE_X62Y93         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[2]/C
                         clock pessimism              0.410     9.472    
                         clock uncertainty           -0.154     9.318    
    SLICE_X62Y93         FDRE (Setup_fdre_C_CE)      -0.169     9.149    drawcon_inst/ghost_2_sprite_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 1.992ns (26.259%)  route 5.594ns (73.741%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 9.047 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.716    -2.305    vga_out_inst/CLK
    SLICE_X72Y98         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.419    -1.886 r  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=41, routed)          1.153    -0.734    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X63Y94         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.771     0.037 r  vga_out_inst/r_reg[3]_i_116/O[3]
                         net (fo=16, routed)          0.895     0.932    drawcon_inst/r[3]_i_53_0[2]
    SLICE_X62Y92         LUT3 (Prop_lut3_I2_O)        0.306     1.238 r  drawcon_inst/r_reg[3]_i_114/O
                         net (fo=1, routed)           0.744     1.983    drawcon_inst/r_reg[3]_i_114_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.107 f  drawcon_inst/r[3]_i_52/O
                         net (fo=1, routed)           0.994     3.100    drawcon_inst/r[3]_i_52_n_0
    SLICE_X63Y98         LUT5 (Prop_lut5_I2_O)        0.124     3.224 r  drawcon_inst/r[3]_i_22/O
                         net (fo=5, routed)           0.598     3.823    drawcon_inst/r[3]_i_22_n_0
    SLICE_X67Y98         LUT6 (Prop_lut6_I2_O)        0.124     3.947 f  drawcon_inst/r[1]_i_2/O
                         net (fo=5, routed)           1.210     5.156    drawcon_inst/r[1]_i_2_n_0
    SLICE_X69Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.280 r  drawcon_inst/r[1]_i_1/O
                         net (fo=1, routed)           0.000     5.280    drawcon_inst/r[1]_i_1_n_0
    SLICE_X69Y100        FDRE                                         r  drawcon_inst/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.497     9.047    drawcon_inst/clk_out1
    SLICE_X69Y100        FDRE                                         r  drawcon_inst/r_reg[1]/C
                         clock pessimism              0.410     9.457    
                         clock uncertainty           -0.154     9.303    
    SLICE_X69Y100        FDRE (Setup_fdre_C_D)        0.031     9.334    drawcon_inst/r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 1.992ns (26.294%)  route 5.584ns (73.706%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 9.047 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.716    -2.305    vga_out_inst/CLK
    SLICE_X72Y98         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.419    -1.886 r  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=41, routed)          1.153    -0.734    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X63Y94         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.771     0.037 r  vga_out_inst/r_reg[3]_i_116/O[3]
                         net (fo=16, routed)          0.895     0.932    drawcon_inst/r[3]_i_53_0[2]
    SLICE_X62Y92         LUT3 (Prop_lut3_I2_O)        0.306     1.238 r  drawcon_inst/r_reg[3]_i_114/O
                         net (fo=1, routed)           0.744     1.983    drawcon_inst/r_reg[3]_i_114_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.107 f  drawcon_inst/r[3]_i_52/O
                         net (fo=1, routed)           0.994     3.100    drawcon_inst/r[3]_i_52_n_0
    SLICE_X63Y98         LUT5 (Prop_lut5_I2_O)        0.124     3.224 r  drawcon_inst/r[3]_i_22/O
                         net (fo=5, routed)           0.598     3.823    drawcon_inst/r[3]_i_22_n_0
    SLICE_X67Y98         LUT6 (Prop_lut6_I2_O)        0.124     3.947 f  drawcon_inst/r[1]_i_2/O
                         net (fo=5, routed)           1.200     5.146    drawcon_inst/r[1]_i_2_n_0
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124     5.270 r  drawcon_inst/b[2]_i_1/O
                         net (fo=1, routed)           0.000     5.270    drawcon_inst/b[2]_i_1_n_0
    SLICE_X69Y100        FDRE                                         r  drawcon_inst/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.497     9.047    drawcon_inst/clk_out1
    SLICE_X69Y100        FDRE                                         r  drawcon_inst/b_reg[2]/C
                         clock pessimism              0.410     9.457    
                         clock uncertainty           -0.154     9.303    
    SLICE_X69Y100        FDRE (Setup_fdre_C_D)        0.029     9.332    drawcon_inst/b_reg[2]
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 1.992ns (26.297%)  route 5.583ns (73.703%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 9.047 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.233     1.233    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.716    -2.305    vga_out_inst/CLK
    SLICE_X72Y98         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.419    -1.886 r  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=41, routed)          1.153    -0.734    vga_out_inst/curr_x_reg[10]_0[1]
    SLICE_X63Y94         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.771     0.037 r  vga_out_inst/r_reg[3]_i_116/O[3]
                         net (fo=16, routed)          0.895     0.932    drawcon_inst/r[3]_i_53_0[2]
    SLICE_X62Y92         LUT3 (Prop_lut3_I2_O)        0.306     1.238 r  drawcon_inst/r_reg[3]_i_114/O
                         net (fo=1, routed)           0.744     1.983    drawcon_inst/r_reg[3]_i_114_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.107 f  drawcon_inst/r[3]_i_52/O
                         net (fo=1, routed)           0.994     3.100    drawcon_inst/r[3]_i_52_n_0
    SLICE_X63Y98         LUT5 (Prop_lut5_I2_O)        0.124     3.224 r  drawcon_inst/r[3]_i_22/O
                         net (fo=5, routed)           0.598     3.823    drawcon_inst/r[3]_i_22_n_0
    SLICE_X67Y98         LUT6 (Prop_lut6_I2_O)        0.124     3.947 f  drawcon_inst/r[1]_i_2/O
                         net (fo=5, routed)           1.199     5.145    drawcon_inst/r[1]_i_2_n_0
    SLICE_X69Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.269 r  drawcon_inst/b[3]_i_1/O
                         net (fo=1, routed)           0.000     5.269    drawcon_inst/b[3]_i_1_n_0
    SLICE_X69Y100        FDRE                                         r  drawcon_inst/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    13.144    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         1.497     9.047    drawcon_inst/clk_out1
    SLICE_X69Y100        FDRE                                         r  drawcon_inst/b_reg[3]/C
                         clock pessimism              0.410     9.457    
                         clock uncertainty           -0.154     9.303    
    SLICE_X69Y100        FDRE (Setup_fdre_C_D)        0.031     9.334    drawcon_inst/b_reg[3]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  4.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 drawcon_inst/pacman_sprite_idx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.405%)  route 0.217ns (60.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.593    -0.821    drawcon_inst/clk_out1
    SLICE_X72Y89         FDRE                                         r  drawcon_inst/pacman_sprite_idx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  drawcon_inst/pacman_sprite_idx_reg[5]/Q
                         net (fo=2, routed)           0.217    -0.463    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y36         RAMB18E1                                     r  drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.909    -1.201    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.441    -0.760    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.577    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 drawcon_inst/pacman_sprite_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.486%)  route 0.216ns (60.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.594    -0.820    drawcon_inst/clk_out1
    SLICE_X73Y90         FDRE                                         r  drawcon_inst/pacman_sprite_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  drawcon_inst/pacman_sprite_idx_reg[1]/Q
                         net (fo=2, routed)           0.216    -0.463    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y36         RAMB18E1                                     r  drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.909    -1.201    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.441    -0.760    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.577    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 drawcon_inst/pacman_sprite_idx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.405%)  route 0.217ns (60.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.593    -0.821    drawcon_inst/clk_out1
    SLICE_X72Y89         FDRE                                         r  drawcon_inst/pacman_sprite_idx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  drawcon_inst/pacman_sprite_idx_reg[5]/Q
                         net (fo=2, routed)           0.217    -0.463    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y36         RAMB18E1                                     r  drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.908    -1.202    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.441    -0.761    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.578    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 drawcon_inst/pacman_sprite_idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.939%)  route 0.221ns (61.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.593    -0.821    drawcon_inst/clk_out1
    SLICE_X72Y89         FDRE                                         r  drawcon_inst/pacman_sprite_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  drawcon_inst/pacman_sprite_idx_reg[4]/Q
                         net (fo=2, routed)           0.221    -0.459    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y36         RAMB18E1                                     r  drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.908    -1.202    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.441    -0.761    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.578    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 drawcon_inst/pacman_sprite_idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.772%)  route 0.223ns (61.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.593    -0.821    drawcon_inst/clk_out1
    SLICE_X72Y89         FDRE                                         r  drawcon_inst/pacman_sprite_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  drawcon_inst/pacman_sprite_idx_reg[4]/Q
                         net (fo=2, routed)           0.223    -0.457    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y36         RAMB18E1                                     r  drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.909    -1.201    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.441    -0.760    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.577    drawcon_inst/pacman_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga_out_inst/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_3_sprite_idx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.075%)  route 0.328ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.590    -0.824    vga_out_inst/CLK
    SLICE_X72Y100        FDRE                                         r  vga_out_inst/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.683 r  vga_out_inst/curr_y_reg[0]/Q
                         net (fo=36, routed)          0.328    -0.355    drawcon_inst/Q[0]
    SLICE_X74Y95         FDRE                                         r  drawcon_inst/ghost_3_sprite_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.870    -1.241    drawcon_inst/clk_out1
    SLICE_X74Y95         FDRE                                         r  drawcon_inst/ghost_3_sprite_idx_reg[0]/C
                         clock pessimism              0.697    -0.544    
    SLICE_X74Y95         FDRE (Hold_fdre_C_D)         0.059    -0.485    drawcon_inst/ghost_3_sprite_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_3_sprite_idx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.294%)  route 0.270ns (65.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.597    -0.817    drawcon_inst/clk_out1
    SLICE_X75Y95         FDRE                                         r  drawcon_inst/ghost_3_sprite_idx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  drawcon_inst/ghost_3_sprite_idx_reg[6]/Q
                         net (fo=2, routed)           0.270    -0.406    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y19         RAMB36E1                                     r  drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.910    -1.200    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.737    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.554    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_3_sprite_idx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.294%)  route 0.270ns (65.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.597    -0.817    drawcon_inst/clk_out1
    SLICE_X75Y95         FDRE                                         r  drawcon_inst/ghost_3_sprite_idx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  drawcon_inst/ghost_3_sprite_idx_reg[6]/Q
                         net (fo=2, routed)           0.270    -0.406    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y19         RAMB36E1                                     r  drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.909    -1.201    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.463    -0.738    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.555    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_2_sprite_idx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.911%)  route 0.227ns (58.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.567    -0.847    drawcon_inst/clk_out1
    SLICE_X62Y90         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  drawcon_inst/ghost_2_sprite_idx_reg[6]/Q
                         net (fo=2, routed)           0.227    -0.456    drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y18         RAMB36E1                                     r  drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.880    -1.230    drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.788    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.605    drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_4_sprite_idx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.911%)  route 0.227ns (58.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.568    -0.846    drawcon_inst/clk_out1
    SLICE_X62Y95         FDRE                                         r  drawcon_inst/ghost_4_sprite_idx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  drawcon_inst/ghost_4_sprite_idx_reg[6]/Q
                         net (fo=2, routed)           0.227    -0.455    drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y19         RAMB36E1                                     r  drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=136, routed)         0.881    -1.229    drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.787    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.604    drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.991 }
Period(ns):         11.982
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y34     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y34     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y18     drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y18     drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X2Y19     drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X2Y19     drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y19     drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y19     drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y17     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y17     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.982      201.378    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y90     drawcon_inst/ghost_2_sprite_idx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y90     drawcon_inst/ghost_2_sprite_idx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y93     drawcon_inst/ghost_2_sprite_idx_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y90     drawcon_inst/ghost_2_sprite_idx_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y90     drawcon_inst/ghost_2_sprite_idx_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y90     drawcon_inst/ghost_2_sprite_idx_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y90     drawcon_inst/ghost_2_sprite_idx_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X74Y95     drawcon_inst/ghost_3_sprite_idx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X74Y95     drawcon_inst/ghost_3_sprite_idx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X74Y95     drawcon_inst/ghost_3_sprite_idx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y93     drawcon_inst/ghost_2_sprite_idx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y95     drawcon_inst/ghost_4_sprite_idx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y95     drawcon_inst/ghost_4_sprite_idx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y94     drawcon_inst/ghost_4_sprite_idx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y95     drawcon_inst/ghost_4_sprite_idx_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y95     drawcon_inst/ghost_4_sprite_idx_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y95     drawcon_inst/ghost_4_sprite_idx_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y95     drawcon_inst/ghost_4_sprite_idx_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X66Y86     drawcon_inst/map_idx_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X66Y87     drawcon_inst/map_idx_x_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



