INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3186] cannot index into non-array type wire for 'true_sum' [/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.v:46]
WARNING: [VRFC 10-3186] cannot index into non-array type wire for 'true_sum' [/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.v:47]
INFO: [VRFC 10-311] analyzing module and_64_bit
INFO: [VRFC 10-311] analyzing module alu_old
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sim_1/new/alutest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAlu
