BIN_OP_AND_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 22 :
BIN_OP_AND_uint1_t_uint1_t main: rmii_rx_mac_instance MaxInputWidth= 1 num_instances= 2 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_AND[rmii_eth_mac_h_l44_c28_f2ef]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_AND[rmii_eth_mac_h_l45_c23_ab81]
BIN_OP_AND_uint1_t_uint1_t main: rmii_tx_mac_instance MaxInputWidth= 1 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_AND[rmii_eth_mac_h_l201_c38_eec7]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_AND[rmii_eth_mac_h_l258_c28_ea0c]
BIN_OP_AND_uint1_t_uint1_t main: rx_main MaxInputWidth= 1 num_instances= 10 :
rx_main/BIN_OP_AND[ethernet_top_c_l108_c30_7c1b]
rx_main/BIN_OP_AND[ethernet_top_c_l121_c29_2c69]
rx_main/BIN_OP_AND[ethernet_top_c_l121_c29_b722]
rx_main/BIN_OP_AND[ethernet_top_c_l142_c36_26ad]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_AND[eth_8_h_l89_c18_2663]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/axis8_max_len_limiter[ethernet_top_c_l77_c36_0b85]/BIN_OP_AND[axis_h_l282_c631_c4c1]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/axis8_max_len_limiter[ethernet_top_c_l77_c36_0b85]/BIN_OP_AND[axis_h_l282_c733_3479]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/axis8_max_len_limiter[ethernet_top_c_l77_c36_0b85]/BIN_OP_AND[axis_h_l282_c733_b837]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_95ff]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_eb5b]/BIN_OP_AND[ethernet_top_c_l77_c725_297d]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_95ff]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_eb5b]/BIN_OP_AND[ethernet_top_c_l77_c806_3d78]
BIN_OP_AND_uint1_t_uint1_t main: tx_main MaxInputWidth= 1 num_instances= 6 :
tx_main/BIN_OP_AND[ethernet_top_c_l168_c17_bea0]
tx_main/BIN_OP_AND[ethernet_top_c_l180_c29_e162]
tx_main/BIN_OP_AND[ethernet_top_c_l189_c37_b20b]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_AND[eth_8_h_l179_c8_58bc]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_AND[eth_8_h_l199_c8_f83f]
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/BIN_OP_AND[ethernet_top_c_l78_c682_dea2]
BIN_OP_AND_uint1_t_uint1_t main: work_pipeline_handshake MaxInputWidth= 1 num_instances= 2 :
work_pipeline_handshake/BIN_OP_AND[ethernet_top_c_l72_c667_7d08]
work_pipeline_handshake/BIN_OP_AND_uint1_t_uint1_t_ethernet_top_c_l72_DUPLICATE_4a49

BIN_OP_AND_uint32_t_uint8_t MaxInputWidth= 32 num_instances= 2 :
BIN_OP_AND_uint32_t_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_AND[rmii_eth_mac_h_l251_c35_775d]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_AND[rmii_eth_mac_h_l252_c35_464d]

BIN_OP_EQ_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_EQ_uint16_t_uint16_t main: rx_main MaxInputWidth= 16 num_instances= 1 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/axis8_max_len_limiter[ethernet_top_c_l77_c36_0b85]/BIN_OP_EQ[axis_h_l282_c372_e829]

BIN_OP_EQ_uint16_t_uint2_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_EQ_uint16_t_uint2_t main: tx_main MaxInputWidth= 16 num_instances= 1 :
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/BIN_OP_EQ[ethernet_top_c_l78_c616_e2d9]

BIN_OP_EQ_uint16_t_uint3_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_EQ_uint16_t_uint3_t main: tx_main MaxInputWidth= 16 num_instances= 1 :
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/BIN_OP_EQ[ethernet_top_c_l78_c995_5172]

BIN_OP_EQ_uint16_t_uint4_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_EQ_uint16_t_uint4_t main: rx_main MaxInputWidth= 16 num_instances= 1 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_95ff]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_eb5b]/BIN_OP_EQ[ethernet_top_c_l77_c1283_51a7]

BIN_OP_EQ_uint2_t_uint2_t MaxInputWidth= 2 num_instances= 7 :
BIN_OP_EQ_uint2_t_uint2_t main: rmii_rx_mac_instance MaxInputWidth= 2 num_instances= 7 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_EQ[rmii_eth_mac_h_l44_c53_f5f5]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_EQ[rmii_eth_mac_h_l45_c48_d1c6]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_EQ[rmii_eth_mac_h_l48_c6_8709]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_EQ[rmii_eth_mac_h_l59_c11_0ad8]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_EQ[rmii_eth_mac_h_l71_c11_cc88]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_EQ[rmii_eth_mac_h_l93_c11_8307]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_EQ[rmii_eth_mac_h_l99_c10_d611]

BIN_OP_EQ_uint3_t_uint1_t MaxInputWidth= 3 num_instances= 2 :
BIN_OP_EQ_uint3_t_uint1_t main: rx_main MaxInputWidth= 3 num_instances= 2 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_EQ[eth_8_h_l74_c10_8715]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_EQ[eth_8_h_l86_c37_155b]

BIN_OP_EQ_uint3_t_uint3_t MaxInputWidth= 3 num_instances= 17 :
BIN_OP_EQ_uint3_t_uint3_t main: rmii_rx_mac_instance MaxInputWidth= 3 num_instances= 1 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_EQ[rmii_eth_mac_h_l43_c22_3cba]
BIN_OP_EQ_uint3_t_uint3_t main: rmii_tx_mac_instance MaxInputWidth= 3 num_instances= 5 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_EQ[rmii_eth_mac_h_l167_c6_0674]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_EQ[rmii_eth_mac_h_l173_c11_6389]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_EQ[rmii_eth_mac_h_l184_c11_d16c]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_EQ[rmii_eth_mac_h_l194_c11_1571]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_EQ[rmii_eth_mac_h_l221_c11_5fda]
BIN_OP_EQ_uint3_t_uint3_t main: rx_main MaxInputWidth= 3 num_instances= 6 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_EQ[eth_8_h_l51_c6_f1bd]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_EQ[eth_8_h_l54_c10_80ea]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_EQ[eth_8_h_l61_c12_9566]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_EQ[eth_8_h_l64_c10_9275]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_EQ[eth_8_h_l71_c12_65f9]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_EQ[eth_8_h_l83_c11_2206]
BIN_OP_EQ_uint3_t_uint3_t main: tx_main MaxInputWidth= 3 num_instances= 5 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_EQ[eth_8_h_l128_c6_3297]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_EQ[eth_8_h_l146_c12_2896]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_EQ[eth_8_h_l158_c12_0b87]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_EQ[eth_8_h_l172_c11_a070]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_EQ[eth_8_h_l195_c11_ae46]

BIN_OP_EQ_uint48_t_uint48_t MaxInputWidth= 48 num_instances= 1 :
BIN_OP_EQ_uint48_t_uint48_t main: rx_main MaxInputWidth= 48 num_instances= 1 :
rx_main/BIN_OP_EQ[ethernet_top_c_l118_c23_71a6]

BIN_OP_EQ_uint6_t_uint1_t MaxInputWidth= 6 num_instances= 2 :
BIN_OP_EQ_uint6_t_uint1_t main: tx_main MaxInputWidth= 6 num_instances= 2 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_EQ[eth_8_h_l131_c10_413a]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_EQ[eth_8_h_l163_c10_9dac]

BIN_OP_EQ_uint6_t_uint3_t MaxInputWidth= 6 num_instances= 3 :
BIN_OP_EQ_uint6_t_uint3_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_EQ[rmii_eth_mac_h_l160_c32_44be]
BIN_OP_EQ_uint6_t_uint3_t main: tx_main MaxInputWidth= 6 num_instances= 2 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_EQ[eth_8_h_l138_c12_efe5]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_EQ[eth_8_h_l151_c10_f38a]

BIN_OP_EQ_uint6_t_uint5_t MaxInputWidth= 6 num_instances= 1 :
BIN_OP_EQ_uint6_t_uint5_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_EQ[rmii_eth_mac_h_l159_c26_214d]

BIN_OP_EQ_uint6_t_uint6_t MaxInputWidth= 6 num_instances= 1 :
BIN_OP_EQ_uint6_t_uint6_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_EQ[rmii_eth_mac_h_l158_c31_54c8]

BIN_OP_INFERRED_MULT_int8_t_int8_t MaxInputWidth= 8 num_instances= 8 :
BIN_OP_INFERRED_MULT_int8_t_int8_t main: work_pipeline_no_handshake MaxInputWidth= 8 num_instances= 8 :
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_0_FOR_work_h_l63_c9_d7e5_ITER_0_FOR_work_h_l66_c13_5760_ITER_0_BIN_OP_INFERRED_MULT[work_h_l68_c41_0caf]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_0_FOR_work_h_l63_c9_d7e5_ITER_0_FOR_work_h_l66_c13_5760_ITER_1_BIN_OP_INFERRED_MULT[work_h_l68_c41_0caf]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_0_FOR_work_h_l63_c9_d7e5_ITER_1_FOR_work_h_l66_c13_5760_ITER_0_BIN_OP_INFERRED_MULT[work_h_l68_c41_0caf]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_0_FOR_work_h_l63_c9_d7e5_ITER_1_FOR_work_h_l66_c13_5760_ITER_1_BIN_OP_INFERRED_MULT[work_h_l68_c41_0caf]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_1_FOR_work_h_l63_c9_d7e5_ITER_0_FOR_work_h_l66_c13_5760_ITER_0_BIN_OP_INFERRED_MULT[work_h_l68_c41_0caf]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_1_FOR_work_h_l63_c9_d7e5_ITER_0_FOR_work_h_l66_c13_5760_ITER_1_BIN_OP_INFERRED_MULT[work_h_l68_c41_0caf]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_1_FOR_work_h_l63_c9_d7e5_ITER_1_FOR_work_h_l66_c13_5760_ITER_0_BIN_OP_INFERRED_MULT[work_h_l68_c41_0caf]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_1_FOR_work_h_l63_c9_d7e5_ITER_1_FOR_work_h_l66_c13_5760_ITER_1_BIN_OP_INFERRED_MULT[work_h_l68_c41_0caf]

BIN_OP_LTE_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_LTE_uint16_t_uint16_t main: rx_main MaxInputWidth= 16 num_instances= 1 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/axis8_max_len_limiter[ethernet_top_c_l77_c36_0b85]/BIN_OP_LTE[axis_h_l282_c416_9cec]

BIN_OP_LT_uint16_t_uint3_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_LT_uint16_t_uint3_t main: work_pipeline_handshake MaxInputWidth= 16 num_instances= 1 :
work_pipeline_handshake/BIN_OP_LT[ethernet_top_c_l72_c87_2e45]

BIN_OP_LT_uint6_t_uint6_t MaxInputWidth= 6 num_instances= 1 :
BIN_OP_LT_uint6_t_uint6_t main: tx_main MaxInputWidth= 6 num_instances= 1 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_LT[eth_8_h_l124_c32_2059]

BIN_OP_MINUS_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 2 :
BIN_OP_MINUS_uint16_t_uint1_t main: rx_main MaxInputWidth= 16 num_instances= 1 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/axis8_max_len_limiter[ethernet_top_c_l77_c36_0b85]/BIN_OP_MINUS[axis_h_l282_c336_801e]
BIN_OP_MINUS_uint16_t_uint1_t main: work_pipeline_handshake MaxInputWidth= 16 num_instances= 1 :
work_pipeline_handshake/BIN_OP_MINUS[ethernet_top_c_l72_c719_d3b6]

BIN_OP_OR_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 3 :
BIN_OP_OR_uint1_t_uint1_t main: rmii_eth_mac_rx_fifo_wr_skid_in MaxInputWidth= 1 num_instances= 1 :
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_94e5]/BIN_OP_OR[rmii_eth_mac_c_l9_c949_8be6]
BIN_OP_OR_uint1_t_uint1_t main: rmii_eth_mac_tx_fifo_rd_skid_out MaxInputWidth= 1 num_instances= 1 :
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_0a14]/BIN_OP_OR[rmii_eth_mac_c_l14_c949_a869]
BIN_OP_OR_uint1_t_uint1_t main: tx_main MaxInputWidth= 1 num_instances= 1 :
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/BIN_OP_OR[ethernet_top_c_l78_c732_b1d8]

BIN_OP_PLUS_int8_t_int16_t MaxInputWidth= 16 num_instances= 8 :
BIN_OP_PLUS_int8_t_int16_t main: work_pipeline_no_handshake MaxInputWidth= 16 num_instances= 8 :
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_0_FOR_work_h_l63_c9_d7e5_ITER_0_FOR_work_h_l66_c13_5760_ITER_0_BIN_OP_PLUS[work_h_l68_c17_2466]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_0_FOR_work_h_l63_c9_d7e5_ITER_0_FOR_work_h_l66_c13_5760_ITER_1_BIN_OP_PLUS[work_h_l68_c17_5cdb]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_0_FOR_work_h_l63_c9_d7e5_ITER_1_FOR_work_h_l66_c13_5760_ITER_0_BIN_OP_PLUS[work_h_l68_c17_daa8]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_0_FOR_work_h_l63_c9_d7e5_ITER_1_FOR_work_h_l66_c13_5760_ITER_1_BIN_OP_PLUS[work_h_l68_c17_8ee7]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_1_FOR_work_h_l63_c9_d7e5_ITER_0_FOR_work_h_l66_c13_5760_ITER_0_BIN_OP_PLUS[work_h_l68_c17_3aa6]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_1_FOR_work_h_l63_c9_d7e5_ITER_0_FOR_work_h_l66_c13_5760_ITER_1_BIN_OP_PLUS[work_h_l68_c17_c097]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_1_FOR_work_h_l63_c9_d7e5_ITER_1_FOR_work_h_l66_c13_5760_ITER_0_BIN_OP_PLUS[work_h_l68_c17_d44c]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_7c6b]/FOR_work_h_l61_c5_fba5_ITER_1_FOR_work_h_l63_c9_d7e5_ITER_1_FOR_work_h_l66_c13_5760_ITER_1_BIN_OP_PLUS[work_h_l68_c17_40e2]

BIN_OP_PLUS_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 4 :
BIN_OP_PLUS_uint16_t_uint1_t main: rx_main MaxInputWidth= 16 num_instances= 2 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/axis8_max_len_limiter[ethernet_top_c_l77_c36_0b85]/BIN_OP_PLUS[axis_h_l282_c686_012e]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_95ff]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_eb5b]/BIN_OP_PLUS[ethernet_top_c_l77_c1258_53b7]
BIN_OP_PLUS_uint16_t_uint1_t main: tx_main MaxInputWidth= 16 num_instances= 1 :
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/BIN_OP_PLUS[ethernet_top_c_l78_c974_f18d]
BIN_OP_PLUS_uint16_t_uint1_t main: work_pipeline_handshake MaxInputWidth= 16 num_instances= 1 :
work_pipeline_handshake/BIN_OP_PLUS[ethernet_top_c_l72_c645_0b41]

BIN_OP_PLUS_uint25_t_uint1_t MaxInputWidth= 25 num_instances= 1 :
BIN_OP_PLUS_uint25_t_uint1_t main: blinky_main MaxInputWidth= 25 num_instances= 1 :
blinky_main/BIN_OP_PLUS[ethernet_top_c_l212_c3_c4cf]

BIN_OP_PLUS_uint2_t_uint1_t MaxInputWidth= 2 num_instances= 1 :
BIN_OP_PLUS_uint2_t_uint1_t main: rmii_rx_mac_instance MaxInputWidth= 2 num_instances= 1 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_PLUS[rmii_eth_mac_h_l103_c9_9b2b]

BIN_OP_PLUS_uint3_t_uint1_t MaxInputWidth= 3 num_instances= 4 :
BIN_OP_PLUS_uint3_t_uint1_t main: rx_main MaxInputWidth= 3 num_instances= 4 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_PLUS[eth_8_h_l58_c9_41ef]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_PLUS[eth_8_h_l68_c9_b707]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_PLUS[eth_8_h_l78_c9_1416]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/BIN_OP_PLUS[eth_8_h_l92_c9_43f6]

BIN_OP_PLUS_uint3_t_uint2_t MaxInputWidth= 3 num_instances= 2 :
BIN_OP_PLUS_uint3_t_uint2_t main: rmii_rx_mac_instance MaxInputWidth= 3 num_instances= 2 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_PLUS[rmii_eth_mac_h_l108_c7_a1a2]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/BIN_OP_PLUS[rmii_eth_mac_h_l89_c9_6cb5]

BIN_OP_PLUS_uint6_t_uint1_t MaxInputWidth= 6 num_instances= 5 :
BIN_OP_PLUS_uint6_t_uint1_t main: tx_main MaxInputWidth= 6 num_instances= 5 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_PLUS[eth_8_h_l142_c11_6d42]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_PLUS[eth_8_h_l155_c9_e29b]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_PLUS[eth_8_h_l167_c9_f596]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_PLUS[eth_8_h_l190_c9_715f]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/BIN_OP_PLUS[eth_8_h_l200_c7_15d7]

BIN_OP_PLUS_uint6_t_uint2_t MaxInputWidth= 6 num_instances= 1 :
BIN_OP_PLUS_uint6_t_uint2_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_PLUS_uint6_t_uint2_t_rmii_eth_mac_h_l232_l181_l217_DUPLICATE_8d02

BIN_OP_XOR_uint32_t_uint32_t MaxInputWidth= 32 num_instances= 2 :
BIN_OP_XOR_uint32_t_uint32_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_XOR[rmii_eth_mac_h_l251_c12_62f1]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_XOR[rmii_eth_mac_h_l252_c12_2e07]

BIN_OP_XOR_uint32_t_uint8_t MaxInputWidth= 32 num_instances= 2 :
BIN_OP_XOR_uint32_t_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_XOR[rmii_eth_mac_h_l251_c35_40a6]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/BIN_OP_XOR[rmii_eth_mac_h_l252_c35_f822]

CONST_SL_8_uint16_t MaxInputWidth= 16 num_instances= 1 :
CONST_SL_8_uint16_t main: tx_main MaxInputWidth= 16 num_instances= 1 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/CONST_SL_8[eth_8_h_l162_c26_2158]

CONST_SL_8_uint48_t MaxInputWidth= 48 num_instances= 2 :
CONST_SL_8_uint48_t main: tx_main MaxInputWidth= 48 num_instances= 2 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/CONST_SL_8[eth_8_h_l137_c26_2750]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/CONST_SL_8[eth_8_h_l150_c24_9160]

CONST_SR_0_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_0_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 8 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/CONST_SR_0[rmii_eth_mac_h_l251_c42_2af6]

CONST_SR_24_uint25_t MaxInputWidth= 25 num_instances= 1 :
CONST_SR_24_uint25_t main: blinky_main MaxInputWidth= 25 num_instances= 1 :
blinky_main/CONST_SR_24[ethernet_top_c_l209_c11_9b57]

CONST_SR_2_uint32_t MaxInputWidth= 32 num_instances= 2 :
CONST_SR_2_uint32_t main: rmii_rx_mac_instance MaxInputWidth= 32 num_instances= 1 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/CONST_SR_2[rmii_eth_mac_h_l96_c44_0b0c]
CONST_SR_2_uint32_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/CONST_SR_2[rmii_eth_mac_h_l233_c23_196e]

CONST_SR_2_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_2_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 8 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/CONST_SR_2[rmii_eth_mac_h_l218_c18_3f62]

CONST_SR_4_uint32_t MaxInputWidth= 32 num_instances= 2 :
CONST_SR_4_uint32_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/CONST_SR_4[rmii_eth_mac_h_l251_c12_d410]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/CONST_SR_4[rmii_eth_mac_h_l252_c12_7448]

CONST_SR_4_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_4_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 8 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/CONST_SR_4[rmii_eth_mac_h_l252_c42_11d2]

MUX_uint1_t_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 15 :
MUX_uint1_t_uint16_t_uint16_t main: rx_main MaxInputWidth= 16 num_instances= 8 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/header_ethertype_MUX[eth_8_h_l61_c9_451f]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/header_ethertype_MUX[eth_8_h_l71_c9_d565]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/header_ethertype_MUX[eth_8_h_l72_c5_474a]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/axis8_max_len_limiter[ethernet_top_c_l77_c36_0b85]/counter_MUX[axis_h_l282_c628_aa8e]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/axis8_max_len_limiter[ethernet_top_c_l77_c36_0b85]/counter_MUX[axis_h_l282_c675_4aa7]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/axis8_max_len_limiter[ethernet_top_c_l77_c36_0b85]/counter_MUX[axis_h_l282_c730_0096]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_95ff]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_eb5b]/out_counter_MUX[ethernet_top_c_l77_c722_24a5]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_95ff]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_eb5b]/out_counter_MUX[ethernet_top_c_l77_c803_5000]
MUX_uint1_t_uint16_t_uint16_t main: tx_main MaxInputWidth= 16 num_instances= 5 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/header_ethertype_MUX[eth_8_h_l146_c9_5a3c]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/header_ethertype_MUX[eth_8_h_l158_c9_e948]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/header_ethertype_MUX[eth_8_h_l161_c5_5fe4]
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/out_counter_MUX[ethernet_top_c_l78_c1059_b357]
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/out_counter_MUX[ethernet_top_c_l78_c765_7a39]
MUX_uint1_t_uint16_t_uint16_t main: work_pipeline_handshake MaxInputWidth= 16 num_instances= 2 :
work_pipeline_handshake/fifo_count_MUX[ethernet_top_c_l72_c592_22f0]
work_pipeline_handshake/fifo_count_MUX[ethernet_top_c_l72_c664_b4ff]

MUX_uint1_t_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 58 :
MUX_uint1_t_uint1_t_uint1_t main: rmii_eth_mac_rx_fifo_wr_skid_in MaxInputWidth= 1 num_instances= 5 :
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_94e5]/buff_valid_MUX[rmii_eth_mac_c_l9_c945_4ea1]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_94e5]/buff_valid_MUX[rmii_eth_mac_c_l9_c993_8d01]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_94e5]/output_is_skid_buff_MUX[rmii_eth_mac_c_l9_c945_4ea1]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_94e5]/skid_buff_valid_MUX[rmii_eth_mac_c_l9_c945_4ea1]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_94e5]/skid_buff_valid_MUX[rmii_eth_mac_c_l9_c993_8d01]
MUX_uint1_t_uint1_t_uint1_t main: rmii_eth_mac_tx_fifo_rd_skid_out MaxInputWidth= 1 num_instances= 5 :
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_0a14]/buff_valid_MUX[rmii_eth_mac_c_l14_c945_13fb]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_0a14]/buff_valid_MUX[rmii_eth_mac_c_l14_c993_c374]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_0a14]/output_is_skid_buff_MUX[rmii_eth_mac_c_l14_c945_13fb]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_0a14]/skid_buff_valid_MUX[rmii_eth_mac_c_l14_c945_13fb]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_0a14]/skid_buff_valid_MUX[rmii_eth_mac_c_l14_c993_c374]
MUX_uint1_t_uint1_t_uint1_t main: rmii_rx_mac_instance MaxInputWidth= 1 num_instances= 15 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/err_MUX[rmii_eth_mac_h_l48_c3_466c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/err_MUX[rmii_eth_mac_h_l54_c5_0347]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/err_MUX[rmii_eth_mac_h_l59_c8_d27c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/err_MUX[rmii_eth_mac_h_l60_c5_7ab9]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/err_MUX[rmii_eth_mac_h_l63_c10_55e0]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/last_MUX[rmii_eth_mac_h_l48_c3_466c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/last_MUX[rmii_eth_mac_h_l59_c8_d27c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/last_MUX[rmii_eth_mac_h_l71_c8_4f1f]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/last_MUX[rmii_eth_mac_h_l72_c5_cf82]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/last_MUX[rmii_eth_mac_h_l75_c7_0678]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/last_MUX[rmii_eth_mac_h_l82_c9_f48c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/valid_MUX[rmii_eth_mac_h_l48_c3_466c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/valid_MUX[rmii_eth_mac_h_l59_c8_d27c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/valid_MUX[rmii_eth_mac_h_l71_c8_4f1f]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/valid_MUX[rmii_eth_mac_h_l72_c5_cf82]
MUX_uint1_t_uint1_t_uint1_t main: rmii_tx_mac_instance MaxInputWidth= 1 num_instances= 10 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/last_byte_reg_MUX[rmii_eth_mac_h_l167_c3_7abf]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/last_byte_reg_MUX[rmii_eth_mac_h_l173_c8_d199]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/last_byte_reg_MUX[rmii_eth_mac_h_l184_c8_42a7]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/last_byte_reg_MUX[rmii_eth_mac_h_l194_c8_061e]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/last_byte_reg_MUX[rmii_eth_mac_h_l202_c5_59e0]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/last_byte_reg_MUX[rmii_eth_mac_h_l203_c7_45a3]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/o_tx_mac_input_ready_MUX[rmii_eth_mac_h_l202_c5_59e0]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/o_tx_mac_input_ready_MUX[rmii_eth_mac_h_l203_c7_45a3]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/o_tx_mac_output_valid_MUX[rmii_eth_mac_h_l221_c8_2615]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/reset_crc_MUX[rmii_eth_mac_h_l167_c3_7abf]
MUX_uint1_t_uint1_t_uint1_t main: rx_main MaxInputWidth= 1 num_instances= 16 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/o_frame_data_start_of_payload_MUX[eth_8_h_l51_c3_407e]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/o_frame_data_start_of_payload_MUX[eth_8_h_l61_c9_451f]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/o_frame_data_start_of_payload_MUX[eth_8_h_l71_c9_d565]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/o_frame_data_start_of_payload_MUX[eth_8_h_l83_c8_1c74]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/o_frame_valid_MUX[eth_8_h_l51_c3_407e]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/o_frame_valid_MUX[eth_8_h_l61_c9_451f]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/o_frame_valid_MUX[eth_8_h_l71_c9_d565]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/o_frame_valid_MUX[eth_8_h_l83_c8_1c74]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/o_overflow_MUX[eth_8_h_l51_c3_407e]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/o_overflow_MUX[eth_8_h_l61_c9_451f]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/o_overflow_MUX[eth_8_h_l71_c9_d565]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/o_overflow_MUX[eth_8_h_l83_c8_1c74]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/axis8_max_len_limiter[ethernet_top_c_l77_c36_0b85]/o_out_stream_data_tlast_MUX[axis_h_l282_c587_4da1]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_95ff]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_eb5b]/out_buffer_valid_MUX[ethernet_top_c_l77_c1280_06e5]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_95ff]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_eb5b]/out_buffer_valid_MUX[ethernet_top_c_l77_c722_24a5]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_95ff]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_eb5b]/out_buffer_valid_MUX[ethernet_top_c_l77_c803_5000]
MUX_uint1_t_uint1_t_uint1_t main: tx_main MaxInputWidth= 1 num_instances= 7 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/MUX[eth_8_h_l176_c29_7852]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/o_mac_axis_data_tlast_MUX[eth_8_h_l195_c8_3005]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/o_mac_axis_valid_MUX[eth_8_h_l130_c5_01d0]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/o_mac_axis_valid_MUX[eth_8_h_l195_c8_3005]
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/in_buffer_valid_MUX[ethernet_top_c_l78_c1059_b357]
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/in_buffer_valid_MUX[ethernet_top_c_l78_c765_7a39]
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/in_buffer_valid_MUX[ethernet_top_c_l78_c992_476a]

MUX_uint1_t_uint2_t_uint2_t MaxInputWidth= 2 num_instances= 7 :
MUX_uint1_t_uint2_t_uint2_t main: rmii_rx_mac_instance MaxInputWidth= 2 num_instances= 6 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/byte_counter_MUX[rmii_eth_mac_h_l48_c3_466c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/byte_counter_MUX[rmii_eth_mac_h_l59_c8_d27c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/byte_counter_MUX[rmii_eth_mac_h_l71_c8_4f1f]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/byte_counter_MUX[rmii_eth_mac_h_l93_c8_33ec]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/byte_counter_MUX[rmii_eth_mac_h_l98_c5_e9cd]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/byte_counter_MUX[rmii_eth_mac_h_l99_c7_bb7a]
MUX_uint1_t_uint2_t_uint2_t main: rmii_tx_mac_instance MaxInputWidth= 2 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/o_tx_mac_output_data_MUX[rmii_eth_mac_h_l221_c8_2615]

MUX_uint1_t_uint32_t_uint32_t MaxInputWidth= 32 num_instances= 12 :
MUX_uint1_t_uint32_t_uint32_t main: rmii_rx_mac_instance MaxInputWidth= 32 num_instances= 4 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/fcs_reg_MUX[rmii_eth_mac_h_l48_c3_466c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/fcs_reg_MUX[rmii_eth_mac_h_l59_c8_d27c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/fcs_reg_MUX[rmii_eth_mac_h_l71_c8_4f1f]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/fcs_reg_MUX[rmii_eth_mac_h_l93_c8_33ec]
MUX_uint1_t_uint32_t_uint32_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 8 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/crc_MUX[rmii_eth_mac_h_l250_c3_55e1]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/crc_MUX[rmii_eth_mac_h_l254_c3_fb76]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/crc_shift_reg_MUX[rmii_eth_mac_h_l167_c3_7abf]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/crc_shift_reg_MUX[rmii_eth_mac_h_l173_c8_d199]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/crc_shift_reg_MUX[rmii_eth_mac_h_l184_c8_42a7]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/crc_shift_reg_MUX[rmii_eth_mac_h_l194_c8_061e]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/crc_shift_reg_MUX[rmii_eth_mac_h_l221_c8_2615]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/crc_shift_reg_MUX[rmii_eth_mac_h_l226_c5_24d9]

MUX_uint1_t_uint3_t_uint3_t MaxInputWidth= 3 num_instances= 21 :
MUX_uint1_t_uint3_t_uint3_t main: rmii_rx_mac_instance MaxInputWidth= 3 num_instances= 8 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/bit_counter_MUX[rmii_eth_mac_h_l48_c3_466c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/bit_counter_MUX[rmii_eth_mac_h_l59_c8_d27c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/bit_counter_MUX[rmii_eth_mac_h_l71_c8_4f1f]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/bit_counter_MUX[rmii_eth_mac_h_l72_c5_cf82]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/bit_counter_MUX[rmii_eth_mac_h_l75_c7_0678]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/bit_counter_MUX[rmii_eth_mac_h_l82_c9_f48c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/bit_counter_MUX[rmii_eth_mac_h_l93_c8_33ec]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/bit_counter_MUX[rmii_eth_mac_h_l98_c5_e9cd]
MUX_uint1_t_uint3_t_uint3_t main: rx_main MaxInputWidth= 3 num_instances= 13 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l51_c3_407e]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l52_c5_4ece]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l54_c7_a8d9]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l61_c9_451f]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l62_c5_e538]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l64_c7_5d9a]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l71_c9_d565]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l72_c5_474a]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l74_c7_9dd4]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l83_c8_1c74]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l90_c5_7065]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l91_c7_fe89]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/counter_MUX[eth_8_h_l94_c7_99dd]

MUX_uint1_t_uint48_t_uint48_t MaxInputWidth= 48 num_instances= 6 :
MUX_uint1_t_uint48_t_uint48_t main: rx_main MaxInputWidth= 48 num_instances= 3 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/header_dst_mac_MUX[eth_8_h_l52_c5_4ece]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/header_src_mac_MUX[eth_8_h_l61_c9_451f]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/header_src_mac_MUX[eth_8_h_l62_c5_e538]
MUX_uint1_t_uint48_t_uint48_t main: tx_main MaxInputWidth= 48 num_instances= 3 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/header_dst_mac_MUX[eth_8_h_l136_c7_6d1b]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/header_src_mac_MUX[eth_8_h_l146_c9_5a3c]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/header_src_mac_MUX[eth_8_h_l149_c5_f7ae]

MUX_uint1_t_uint6_t_uint6_t MaxInputWidth= 6 num_instances= 27 :
MUX_uint1_t_uint6_t_uint6_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 9 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/bit_counter_MUX[rmii_eth_mac_h_l167_c3_7abf]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/bit_counter_MUX[rmii_eth_mac_h_l173_c8_d199]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/bit_counter_MUX[rmii_eth_mac_h_l176_c5_e0dd]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/bit_counter_MUX[rmii_eth_mac_h_l184_c8_42a7]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/bit_counter_MUX[rmii_eth_mac_h_l194_c8_061e]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/bit_counter_MUX[rmii_eth_mac_h_l202_c5_59e0]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/bit_counter_MUX[rmii_eth_mac_h_l203_c7_45a3]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/bit_counter_MUX[rmii_eth_mac_h_l221_c8_2615]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/bit_counter_MUX[rmii_eth_mac_h_l226_c5_24d9]
MUX_uint1_t_uint6_t_uint6_t main: tx_main MaxInputWidth= 6 num_instances= 18 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l128_c3_9063]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l130_c5_01d0]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l136_c7_6d1b]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l138_c9_374d]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l146_c9_5a3c]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l149_c5_f7ae]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l151_c7_9b4c]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l158_c9_e948]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l161_c5_5fe4]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l163_c7_e053]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l172_c8_2225]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l179_c5_6cd8]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l180_c7_47d7]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l182_c9_cf99]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l189_c7_9feb]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l195_c8_3005]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l199_c5_09c8]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/counter_MUX[eth_8_h_l201_c7_c716]

MUX_uint1_t_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 14 :
MUX_uint1_t_uint8_t_uint8_t main: rmii_rx_mac_instance MaxInputWidth= 8 num_instances= 5 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/data_out_reg_MUX[rmii_eth_mac_h_l48_c3_466c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/data_out_reg_MUX[rmii_eth_mac_h_l59_c8_d27c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/data_out_reg_MUX[rmii_eth_mac_h_l71_c8_4f1f]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/data_out_reg_MUX[rmii_eth_mac_h_l72_c5_cf82]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/data_out_reg_MUX[rmii_eth_mac_h_l93_c8_33ec]
MUX_uint1_t_uint8_t_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 8 num_instances= 6 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/data_reg_MUX[rmii_eth_mac_h_l167_c3_7abf]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/data_reg_MUX[rmii_eth_mac_h_l173_c8_d199]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/data_reg_MUX[rmii_eth_mac_h_l184_c8_42a7]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/data_reg_MUX[rmii_eth_mac_h_l194_c8_061e]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/data_reg_MUX[rmii_eth_mac_h_l202_c5_59e0]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/data_reg_MUX[rmii_eth_mac_h_l203_c7_45a3]
MUX_uint1_t_uint8_t_uint8_t main: tx_main MaxInputWidth= 8 num_instances= 3 :
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/in_buffer_0_MUX[ethernet_top_c_l78_c765_7a39]
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/in_buffer_1_MUX[ethernet_top_c_l78_c765_7a39]
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/in_buffer_2_MUX[ethernet_top_c_l78_c765_7a39]

UNARY_OP_NOT_uint1_t MaxInputWidth= 1 num_instances= 13 :
UNARY_OP_NOT_uint1_t main: rmii_eth_mac_rx_fifo_wr_skid_in MaxInputWidth= 1 num_instances= 4 :
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_94e5]/UNARY_OP_NOT[rmii_eth_mac_c_l9_c1087_549c]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_94e5]/UNARY_OP_NOT[rmii_eth_mac_c_l9_c757_cc57]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_94e5]/UNARY_OP_NOT[rmii_eth_mac_c_l9_c822_3f8b]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_94e5]/UNARY_OP_NOT[rmii_eth_mac_c_l9_c949_5e12]
UNARY_OP_NOT_uint1_t main: rmii_eth_mac_tx_fifo_rd_skid_out MaxInputWidth= 1 num_instances= 4 :
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_0a14]/UNARY_OP_NOT[rmii_eth_mac_c_l14_c1087_be7c]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_0a14]/UNARY_OP_NOT[rmii_eth_mac_c_l14_c757_c5fd]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_0a14]/UNARY_OP_NOT[rmii_eth_mac_c_l14_c822_2899]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_0a14]/UNARY_OP_NOT[rmii_eth_mac_c_l14_c949_bb5e]
UNARY_OP_NOT_uint1_t main: rmii_rx_mac_instance MaxInputWidth= 1 num_instances= 1 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_3c3d]/UNARY_OP_NOT[rmii_eth_mac_h_l82_c13_6fe8]
UNARY_OP_NOT_uint1_t main: rx_main MaxInputWidth= 1 num_instances= 2 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_3773]/UNARY_OP_NOT[eth_8_h_l89_c35_3af7]
rx_main/work_deserialize[ethernet_top_c_l128_c30_f350]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_95ff]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_eb5b]/UNARY_OP_NOT[ethernet_top_c_l77_c640_f502]
UNARY_OP_NOT_uint1_t main: tx_main MaxInputWidth= 1 num_instances= 2 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_2f32]/UNARY_OP_NOT[eth_8_h_l197_c30_85b7]
tx_main/work_serialize[ethernet_top_c_l159_c26_e8f3]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_6375]/UNARY_OP_NOT[ethernet_top_c_l78_c732_8290]

VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60 MaxInputWidth= 32 num_instances= 2 :
VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60 main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60[rmii_eth_mac_h_l251_c24_de5b]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_98d9]/VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60[rmii_eth_mac_h_l252_c24_0420]

__vhdl__ MaxInputWidth= 0 num_instances= 1 :
__vhdl__ main: work_pipeline_handshake MaxInputWidth= 0 num_instances= 1 :
work_pipeline_handshake/work_pipeline_FIFO[ethernet_top_c_l72_c443_bee9]/__vhdl__[ethernet_top_c_l72_c739_67db]

