<div id="pf1f6" class="pf w0 h0" data-page-no="1f6"><div class="pc pc1f6 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1f6.png"/><div class="t m0 x9 h1b y502 ff1 fsc fc0 sc0 ls0 ws0">28.6.1.1<span class="_ _b"> </span>Analog supply pins</div><div class="t m0 x9 hf y2c42 ff3 fs5 fc0 sc0 ls0 ws0">Depending on the device, the analog power and ground supplies, V<span class="fs8 ws198 vc">DDA</span> and V<span class="fs8 ws198 vc">SSA</span>, of the</div><div class="t m0 x9 hf y2c43 ff3 fs5 fc0 sc0 ls0 ws0">ADC module are available as:</div><div class="t m0 x33 hf y2c44 ff3 fs5 fc0 sc0 ls0 ws197">• V<span class="fs8 ws198 vc">DDA</span><span class="ws0"> and V<span class="fs8 ws198 vc">SSA</span> available as separate pins—When available on a separate pin, both</span></div><div class="t m0 x34 hf y2c45 ff3 fs5 fc0 sc0 ls0 ws1a6">V<span class="fs8 ws198 vc">DDA</span><span class="ws0"> and V<span class="fs8 ws198 vc">SSA</span> must be connected to the same voltage potential as their</span></div><div class="t m0 x34 hf y2c46 ff3 fs5 fc0 sc0 ls0 ws0">corresponding MCU digital supply, V<span class="fs8 ws198 vc">DD</span> and V<span class="fs8 ws198 vc">SS</span>, and must be routed carefully for</div><div class="t m0 x34 hf y2c47 ff3 fs5 fc0 sc0 ls0 ws0">maximum noise immunity and bypass capacitors placed as near as possible to the</div><div class="t m0 x34 hf y2c48 ff3 fs5 fc0 sc0 ls0">package.</div><div class="t m0 x33 hf y2c49 ff3 fs5 fc0 sc0 ls0 ws199">• V<span class="fs8 ws198 vc">SSA</span><span class="ws0"> is shared on the same pin as the MCU digital V<span class="fs8 ws198 vc">SS</span>.</span></div><div class="t m0 x33 hf ycae ff3 fs5 fc0 sc0 ls0 ws197">• V<span class="fs8 ws198 vc">SSA</span><span class="ws0"> and V<span class="fs8 ws198 vc">DDA</span> are shared with the MCU digital supply pins—In these cases, there</span></div><div class="t m0 x117 hf y2c4a ff3 fs5 fc0 sc0 ls0 ws0">are separate pads for the analog supplies bonded to the same pin as the corresponding</div><div class="t m0 x117 hf y2c4b ff3 fs5 fc0 sc0 ls0 ws0">digital supply so that some degree of isolation between the supplies is maintained.</div><div class="t m0 x9 hf y6e0 ff3 fs5 fc0 sc0 ls0 ws0">If separate power supplies are used for analog and digital power, the ground connection</div><div class="t m0 x9 hf y6e1 ff3 fs5 fc0 sc0 ls0 ws0">between these supplies must be at the V<span class="fs8 ws198 vc">SSA</span> pin. This must be the only ground connection</div><div class="t m0 x9 hf y2b12 ff3 fs5 fc0 sc0 ls0 ws0">between these supplies, if possible. V<span class="fs8 ws198 vc">SSA</span> makes a good single point ground location.</div><div class="t m0 x9 h1b y2c4c ff1 fsc fc0 sc0 ls0 ws0">28.6.1.2<span class="_ _b"> </span>Analog voltage reference pins</div><div class="t m0 x9 hf y1789 ff3 fs5 fc0 sc0 ls0 ws0">In addition to the analog supplies, the ADC module has connections for two reference</div><div class="t m0 x9 hf y178a ff3 fs5 fc0 sc0 ls0 ws0">voltage inputs used by the converter:</div><div class="t m0 x33 hf y1b16 ff3 fs5 fc0 sc0 ls0 ws197">• V<span class="fs8 ws198 vc">REFSH</span><span class="ws0"> is the high reference voltage for the converter.</span></div><div class="t m0 x33 hf y2c4d ff3 fs5 fc0 sc0 ls0 ws197">• V<span class="fs8 ws198 vc">REFSL</span><span class="ws0"> is the low reference voltage for the converter.</span></div><div class="t m0 x9 hf y2c4e ff3 fs5 fc0 sc0 ls0 ws0">The ADC can be configured to accept one of two voltage reference pairs for V<span class="fs8 ws198 vc">REFSH</span> and</div><div class="t m0 x9 hf y2c4f ff3 fs5 fc0 sc0 ls142">V<span class="fs8 ls0 ws198 vc">REFSL</span><span class="ls0 ws0">. Each pair contains a positive reference and a ground reference. The two pairs are</span></div><div class="t m0 x9 hf y2c50 ff3 fs5 fc0 sc0 ls0 ws0">external, V<span class="fs8 ws198 vc">REFH</span> and V<span class="fs8 ws198 vc">REFL</span> and alternate, V<span class="fs8 ws198 vc">ALTH</span> and V<span class="fs8 ws198 vc">ALTL</span>. These voltage references are</div><div class="t m0 x9 hf y2c51 ff3 fs5 fc0 sc0 ls0 ws0">selected using SC2[REFSEL]. The alternate voltage reference pair, V<span class="fs8 ws198 vc">ALTH</span> and V<span class="fs8 ws198 vc">ALTL</span>,</div><div class="t m0 x9 hf y1f6 ff3 fs5 fc0 sc0 ls0 ws0">may select additional external pins or internal sources based on MCU configuration. See</div><div class="t m0 x9 hf y2c52 ff3 fs5 fc0 sc0 ls0 ws0">the chip configuration information on the voltage references specific to this MCU.</div><div class="t m0 x9 hf y2c53 ff3 fs5 fc0 sc0 ls0 ws0">In some packages, the external or alternate pairs are connected in the package to V<span class="fs8 vc">DDA</span></div><div class="t m0 x9 hf y1337 ff3 fs5 fc0 sc0 ls0 ws0">and V<span class="fs8 ws198 vc">SSA</span>, respectively. One of these positive references may be shared on the same pin</div><div class="t m0 x9 hf y2c54 ff3 fs5 fc0 sc0 ls0 ws0">as V<span class="fs8 ws198 vc">DDA</span> on some devices. One of these ground references may be shared on the same pin</div><div class="t m0 x9 hf y2c55 ff3 fs5 fc0 sc0 ls0 ws0">as V<span class="fs8 ws198 vc">SSA</span> on some devices.</div><div class="t m0 x9 hf y2c56 ff3 fs5 fc0 sc0 ls0 ws0">If externally available, the positive reference may be connected to the same potential as</div><div class="t m0 x9 hf y2c57 ff3 fs5 fc0 sc0 ls0 ws1a6">V<span class="fs8 ws198 vc">DDA</span><span class="ws0"> or may be driven by an external source to a level between the minimum Ref</span></div><div class="t m0 x9 hf y2c58 ff3 fs5 fc0 sc0 ls0 ws0">Voltage High and the V<span class="fs8 ws198 vc">DDA</span> potential. The positive reference must never exceed V<span class="fs8 ws198 vc">DDA</span>. If</div><div class="t m0 x9 hf y2c59 ff3 fs5 fc0 sc0 ls0 ws0">externally available, the ground reference must be connected to the same voltage</div><div class="t m0 x9 hf y2c5a ff3 fs5 fc0 sc0 ls0 ws0">potential as V<span class="fs8 ws198 vc">SSA</span>. The voltage reference pairs must be routed carefully for maximum</div><div class="t m0 x9 hf y2c5b ff3 fs5 fc0 sc0 ls0 ws0">noise immunity and bypass capacitors placed as near as possible to the package.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Application information</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">502<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
