[{"DBLP title": "Automated simulation-based verification of power requirements for Systems-on-Chips.", "DBLP authors": ["Christoph Trummer", "Christoph M. Kirchsteiger", "Christian Steger", "Reinhold Weiss", "Markus Pistauer", "Damian Dalton"], "year": 2010, "MAG papers": [{"PaperId": 1997274978, "PaperTitle": "automated simulation based verification of power requirements for systems on chips", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, "graz university of technology", "university college dublin", "graz university of technology", "graz university of technology", "graz university of technology"]}], "source": "ES"}, {"DBLP title": "Noise determination of a current conveyor in an inverting voltage amplifier configuration.", "DBLP authors": ["Stylianos Siskos"], "year": 2010, "MAG papers": [{"PaperId": 2090609963, "PaperTitle": "noise determination of a current conveyor in an inverting voltage amplifier configuration", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["aristotle university of thessaloniki"]}], "source": "ES"}, {"DBLP title": "Utilizing the Bulk-driven technique in analog circuit design.", "DBLP authors": ["Fabian Khateb", "Dalibor Biolek", "Nabhan Khatib", "Jiri Vavra"], "year": 2010, "MAG papers": [{"PaperId": 2144543694, "PaperTitle": "utilizing the bulk driven technique in analog circuit design", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["brno university of technology", "brno university of technology", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Instruction reliability analysis for embedded processors.", "DBLP authors": ["Ali Azarpeyvand", "Mostafa E. Salehi", "Farshad Firouzi", "Amir Yazdanbakhsh", "Sied Mehdi Fakhraie"], "year": 2010, "MAG papers": [{"PaperId": 2165892937, "PaperTitle": "instruction reliability analysis for embedded processors", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of tehran", "university of tehran", "islamic azad university", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Automated SEU fault emulation using partial FPGA reconfiguration.", "DBLP authors": ["Uros Legat", "Anton Biasizzo", "Franc Novak"], "year": 2010, "MAG papers": [{"PaperId": 2029915748, "PaperTitle": "automated seu fault emulation using partial fpga reconfiguration", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Low-cost fault tolerance on the ALU in simple pipelined processors.", "DBLP authors": ["Nguyen Minh Huu", "Bruno Robisson", "Michel Agoyan", "Nathalie Drach"], "year": 2010, "MAG papers": [{"PaperId": 2045445931, "PaperTitle": "low cost fault tolerance on the alu in simple pipelined processors", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Design of a single layer programmable Structured ASIC library.", "DBLP authors": ["Thomas C. P. Chau", "David W. L. Wu", "Yanqing Ai", "Brian P. W. Chan", "Sam M. H. Ho", "Oscar K. L. Lau", "Steve C. L. Yuen", "Kong-Pang Pun", "Oliver C. S. Choy", "Philip Heng Wai Leong"], "year": 2010, "MAG papers": [{"PaperId": 2049999547, "PaperTitle": "design of a single layer programmable structured asic library", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "university of sydney", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "On the mitigation of SET broadening effects in integrated circuits.", "DBLP authors": ["Luca Sterpone", "Niccol\u00f2 Battezzati"], "year": 2010, "MAG papers": [{"PaperId": 2158466175, "PaperTitle": "on the mitigation of set broadening effects in integrated circuits", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "A software-based self-test and hardware reconfiguration solution for VLIW processors.", "DBLP authors": ["Tobias Koal", "Heinrich Theodor Vierhaus"], "year": 2010, "MAG papers": [{"PaperId": 2057882245, "PaperTitle": "a software based self test and hardware reconfiguration solution for vliw processors", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "A low power low voltage mixer for 2.4GHz applications in CMOS-90nm technology.", "DBLP authors": ["Alberto Villegas", "Diego V\u00e1zquez", "Adoraci\u00f3n Rueda"], "year": 2010, "MAG papers": [{"PaperId": 2154451007, "PaperTitle": "a low power low voltage mixer for 2 4ghz applications in cmos 90nm technology", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["spanish national research council", "spanish national research council", "spanish national research council"]}], "source": "ES"}, {"DBLP title": "Characterization of randomness sources in ring oscillator-based true random number generators in FPGAs.", "DBLP authors": ["Boyan Valtchanov", "Viktor Fischer", "Alain Aubert", "Florent Bernard"], "year": 2010, "MAG papers": [{"PaperId": 2117626487, "PaperTitle": "characterization of randomness sources in ring oscillator based true random number generators in fpgas", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of lyon", "university of lyon", "university of lyon", "university of lyon"]}], "source": "ES"}, {"DBLP title": "Efficient mapping of nondeterministic automata to FPGA for fast regular expression matching.", "DBLP authors": ["Jan Korenek", "Vlastimil Kosar"], "year": 2010, "MAG papers": [{"PaperId": 2117757016, "PaperTitle": "efficient mapping of nondeterministic automata to fpga for fast regular expression matching", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["brno university of technology", "cesnet"]}], "source": "ES"}, {"DBLP title": "Data compression in hardware - The Burrows-Wheeler approach.", "DBLP authors": ["Sebastian Arming", "Roman Fenkhuber", "Thomas Handl"], "year": 2010, "MAG papers": [{"PaperId": 2154605789, "PaperTitle": "data compression in hardware the burrows wheeler approach", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["vienna university of technology", "vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "Software-based self-repair of statically scheduled superscalar data paths.", "DBLP authors": ["Mario Sch\u00f6lzel"], "year": 2010, "MAG papers": [{"PaperId": 2107874053, "PaperTitle": "software based self repair of statically scheduled superscalar data paths", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["brandenburg university of technology"]}], "source": "ES"}, {"DBLP title": "Built-in Clock Domain Crossing (CDC) test and diagnosis in GALS systems.", "DBLP authors": ["Carlos Leong", "Pedro Machado", "Vasco Bexiga", "Jo\u00e3o Paulo Teixeira", "Isabel C. Teixeira", "J. C. Silva", "Pedro Lous\u00e3", "Jo\u00e3o Varela"], "year": 2010, "MAG papers": [{"PaperId": 2066746455, "PaperTitle": "built in clock domain crossing cdc test and diagnosis in gals systems", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["inesc id", "instituto superior tecnico", "instituto superior tecnico", null, null, "inesc id", "inesc id", null]}], "source": "ES"}, {"DBLP title": "A better-than-worst-case robustness measure.", "DBLP authors": ["Stefan Frehse", "G\u00f6rschwin Fey", "Rolf Drechsler"], "year": 2010, "MAG papers": [{"PaperId": 2054104494, "PaperTitle": "a better than worst case robustness measure", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "An integrated low power buck converter with a comparator controlled low-side switch.", "DBLP authors": ["Reinhard Enne", "Horst Zimmermann"], "year": 2010, "MAG papers": [{"PaperId": 2010359627, "PaperTitle": "an integrated low power buck converter with a comparator controlled low side switch", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "A Build-In Self-Test technique for RF Mixers.", "DBLP authors": ["Lambros Dermentzoglou", "Angela Arapoyanni", "Yiorgos Tsiatouhas"], "year": 2010, "MAG papers": [{"PaperId": 2087700511, "PaperTitle": "a build in self test technique for rf mixers", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national and kapodistrian university of athens", "national and kapodistrian university of athens", "university of ioannina"]}], "source": "ES"}, {"DBLP title": "Ultra low-voltage bidirectional current mirror using clocked semi-floating-gate transistors.", "DBLP authors": ["Yngvar Berg"], "year": 2010, "MAG papers": [{"PaperId": 2163448968, "PaperTitle": "ultra low voltage bidirectional current mirror using clocked semi floating gate transistors", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of oslo"]}], "source": "ES"}, {"DBLP title": "Combining de-stressing and self repair for long-term dependable systems.", "DBLP authors": ["Tobias Koal", "Heinrich Theodor Vierhaus"], "year": 2010, "MAG papers": [{"PaperId": 2007319683, "PaperTitle": "combining de stressing and self repair for long term dependable systems", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["brandenburg university of technology", "brandenburg university of technology"]}], "source": "ES"}, {"DBLP title": "Developing reconfigurable FIFOs to optimize power/performance of Voltage/Frequency Island-based networks-on-chip.", "DBLP authors": ["Amir-Mohammad Rahmani", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"], "year": 2010, "MAG papers": [{"PaperId": 1975088465, "PaperTitle": "developing reconfigurable fifos to optimize power performance of voltage frequency island based networks on chip", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["information technology university", "turku centre for computer science", "turku centre for computer science", "information technology university"]}], "source": "ES"}, {"DBLP title": "Exploration of the FlexRay signal integrity using a combined prototyping and simulation approach.", "DBLP authors": ["Martin Krammer", "Federico Clazzer", "Eric Armengaud", "Michael Karner", "Christian Steger", "Reinhold Weiss"], "year": 2010, "MAG papers": [{"PaperId": 1995354549, "PaperTitle": "exploration of the flexray signal integrity using a combined prototyping and simulation approach", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["graz university of technology", null, "graz university of technology", null, "graz university of technology", null]}], "source": "ES"}, {"DBLP title": "Partitioning methods for unicast/multicast traffic in 3D NoC architecture.", "DBLP authors": ["Masoumeh Ebrahimi", "Masoud Daneshtalab", "Pasi Liljeberg", "Hannu Tenhunen"], "year": 2010, "MAG papers": [{"PaperId": 2061639036, "PaperTitle": "partitioning methods for unicast multicast traffic in 3d noc architecture", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["information technology university", "turku centre for computer science", "information technology university", "turku centre for computer science"]}], "source": "ES"}, {"DBLP title": "SystemC-AMS SDF model synthesis for exploration of heterogeneous architectures.", "DBLP authors": ["Andreas Popp", "Andreas Herrholz", "Kim Gr\u00fcttner", "Yannick Le Moullec", "Peter Koch", "Wolfgang Nebel"], "year": 2010, "MAG papers": [{"PaperId": 2131870224, "PaperTitle": "systemc ams sdf model synthesis for exploration of heterogeneous architectures", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["offis", "aalborg university", null, "offis", "aalborg university", "aalborg university"]}], "source": "ES"}, {"DBLP title": "A fault-tolerant and congestion-aware routing algorithm for Networks-on-Chip.", "DBLP authors": ["Mojtaba Valinataj", "Siamak Mohammadi", "Juha Plosila", "Pasi Liljeberg"], "year": 2010, "MAG papers": [{"PaperId": 2040480406, "PaperTitle": "a fault tolerant and congestion aware routing algorithm for networks on chip", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["information technology university", "information technology university", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Computation reduction for statistical analysis of the effect of nano-CMOS variability on asynchronous circuits.", "DBLP authors": ["Zheng Xie", "Doug A. Edwards"], "year": 2010, "MAG papers": [{"PaperId": 2014502122, "PaperTitle": "computation reduction for statistical analysis of the effect of nano cmos variability on asynchronous circuits", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of manchester", "university of manchester"]}], "source": "ES"}, {"DBLP title": "Buffer-ring-based all-digital on-chip monitor for PMOS and NMOS process variability and aging effects.", "DBLP authors": ["Tetsuya Iizuka", "Toru Nakura", "Kunihiro Asada"], "year": 2010, "MAG papers": [{"PaperId": 2122439617, "PaperTitle": "buffer ring based all digital on chip monitor for pmos and nmos process variability and aging effects", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of tokyo", "university of tokyo", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "Tree-model based mapping for energy-efficient and low-latency Network-on-Chip.", "DBLP authors": ["Bo Yang", "Thomas Canhao Xu", "Tero S\u00e4ntti", "Juha Plosila"], "year": 2010, "MAG papers": [{"PaperId": 2073593819, "PaperTitle": "tree model based mapping for energy efficient and low latency network on chip", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["information technology university", "information technology university", "information technology university", "information technology university"]}], "source": "ES"}, {"DBLP title": "SREEP: Shift Register Equivalents Enumeration and Synthesis Program for secure scan design.", "DBLP authors": ["Katsuya Fujiwara", "Hideo Fujiwara", "Marie Engelene J. Obien", "Hideo Tamamoto"], "year": 2010, "MAG papers": [{"PaperId": 2044007453, "PaperTitle": "sreep shift register equivalents enumeration and synthesis program for secure scan design", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["nara institute of science and technology", "nara institute of science and technology", "akita university", "akita university"]}], "source": "ES"}, {"DBLP title": "A synthesis method to propagate false path information from RTL to gate level.", "DBLP authors": ["Satoshi Ohtake", "Hiroshi Iwata", "Hideo Fujiwara"], "year": 2010, "MAG papers": [{"PaperId": 2017814653, "PaperTitle": "a synthesis method to propagate false path information from rtl to gate level", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nara institute of science and technology", "nara institute of science and technology", "nara institute of science and technology"]}], "source": "ES"}, {"DBLP title": "How to reduce size of a signature-based diagnostic dictionary used for testing of connections.", "DBLP authors": ["Tomasz Garbolino", "Krzysztof Gucwa", "Andrzej Hlawiczka"], "year": 2010, "MAG papers": [{"PaperId": 2088422761, "PaperTitle": "how to reduce size of a signature based diagnostic dictionary used for testing of connections", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["silesian university of technology", "silesian university of technology", "silesian university of technology"]}], "source": "ES"}, {"DBLP title": "Highly linear down-conversion mixer in 65nm CMOS for a high supply voltage of 2.5V.", "DBLP authors": ["Kurt Schweiger", "Horst Zimmermann"], "year": 2010, "MAG papers": [{"PaperId": 2124842340, "PaperTitle": "highly linear down conversion mixer in 65nm cmos for a high supply voltage of 2 5v", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "A mixer-filter combination of a direct conversion receiver for DVB-H applications in 65nm CMOS.", "DBLP authors": ["Heimo Uhrmann", "Lukas D\u00f6rrer", "Franz Kuttner", "Kurt Schweiger", "Horst Zimmermann"], "year": 2010, "MAG papers": [{"PaperId": 1982208837, "PaperTitle": "a mixer filter combination of a direct conversion receiver for dvb h applications in 65nm cmos", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["vienna university of technology", "infineon technologies", "vienna university of technology", "vienna university of technology", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "A comparison of low voltage LNA architectures designed for multistandard GNSS in two 90 nm CMOS technologies.", "DBLP authors": ["Jacek Gradzki", "Tomasz Borejko", "Witold A. Pleskacz"], "year": 2010, "MAG papers": [{"PaperId": 2089558683, "PaperTitle": "a comparison of low voltage lna architectures designed for multistandard gnss in two 90 nm cmos technologies", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["warsaw university of technology", "warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Intelligent IGBT driver concept for three-phase electric drive diagnostics.", "DBLP authors": ["Bohumil Klima", "Jan Knobloch", "Martin Pochyla"], "year": 2010, "MAG papers": [{"PaperId": 2032811587, "PaperTitle": "intelligent igbt driver concept for three phase electric drive diagnostics", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["brno university of technology", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Theorem proving techniques for the formal verification of NoC communications with non-minimal adaptive routing.", "DBLP authors": ["Amr Helmy", "Laurence Pierre", "Axel Jantsch"], "year": 2010, "MAG papers": [{"PaperId": 2162643198, "PaperTitle": "theorem proving techniques for the formal verification of noc communications with non minimal adaptive routing", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["royal institute of technology", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "NoGapCL: A flexible common language for processor hardware description.", "DBLP authors": ["Wenbiao Zhou", "Per Karlstr\u00f6m", "Dake Liu"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Modeling temperature distribution in Networks-on-Chip using RC-circuits.", "DBLP authors": ["Andreas Tockhorn", "Claas Cornelius", "Hagen S\u00e4mrow", "Dirk Timmermann"], "year": 2010, "MAG papers": [{"PaperId": 2124214648, "PaperTitle": "modeling temperature distribution in networks on chip using rc circuits", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of rostock", "university of rostock", "university of rostock", "university of rostock"]}], "source": "ES"}, {"DBLP title": "Enhancing pipelined processor architectures with fast autonomous recovery of transient faults.", "DBLP authors": ["Marcus Jeitler", "Jakob Lechner", "Andreas Steininger"], "year": 2010, "MAG papers": [{"PaperId": 2117894319, "PaperTitle": "enhancing pipelined processor architectures with fast autonomous recovery of transient faults", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["vienna university of technology", "vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "Instruction set extensions for multi-threading in LEON3.", "DBLP authors": ["Martin Danek", "Leos Kafka", "Lukas Kohout", "Jaroslav Sykora"], "year": 2010, "MAG papers": [{"PaperId": 2090092300, "PaperTitle": "instruction set extensions for multi threading in leon3", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Wrapper design for a CDMA bus in SOC.", "DBLP authors": ["Tatjana R. Nikolic", "Mile K. Stojcev", "Zoran Stamenkovic"], "year": 2010, "MAG papers": [{"PaperId": 2291528885, "PaperTitle": "wrapper design for a cdma bus in soc", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of nis", null, "university of nis"]}], "source": "ES"}, {"DBLP title": "Evaluation of Radix-2 and Radix-4 FFT processing on a reconfigurable platform.", "DBLP authors": ["Waqar Hussain", "Fabio Garzia", "Jari Nurmi"], "year": 2010, "MAG papers": [{"PaperId": 2116968677, "PaperTitle": "evaluation of radix 2 and radix 4 fft processing on a reconfigurable platform", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["tampere university of technology", "tampere university of technology", "tampere university of technology"]}], "source": "ES"}, {"DBLP title": "Cumulative embedded memory failure bitmap display & analysis.", "DBLP authors": ["Nicola Campanelli", "Tamas Kerekes", "Paolo Bernardi", "Mauricio de Carvalho", "Alessandro Panariti", "Matteo Sonza Reorda", "Davide Appello", "Mario Barone"], "year": 2010, "MAG papers": [{"PaperId": 2128873416, "PaperTitle": "cumulative embedded memory failure bitmap display analysis", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "stmicroelectronics", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", null, "polytechnic university of turin", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Using a CISC microcontroller to test embedded memories.", "DBLP authors": ["A. J. van de Goor", "Said Hamdioui", "Georgi Gaydadjiev"], "year": 2010, "MAG papers": [{"PaperId": 2077507869, "PaperTitle": "using a cisc microcontroller to test embedded memories", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["delft university of technology", "delft university of technology", null]}], "source": "ES"}, {"DBLP title": "Memory elements based on minority-3 gates and inverters implemented in 90 nm CMOS.", "DBLP authors": ["Snorre Aunet", "Amir Hasanbegovic"], "year": 2010, "MAG papers": [{"PaperId": 2099695230, "PaperTitle": "memory elements based on minority 3 gates and inverters implemented in 90 nm cmos", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of oslo", "university of oslo"]}], "source": "ES"}, {"DBLP title": "Evaluation of transition untestable faults using a multi-cycle capture test generation method.", "DBLP authors": ["Masayoshi Yoshimura", "Hiroshi Ogawa", "Toshinori Hosokawa", "Koji Yamazaki"], "year": 2010, "MAG papers": [{"PaperId": 2007733675, "PaperTitle": "evaluation of transition untestable faults using a multi cycle capture test generation method", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["college of industrial technology", "kyushu university", "meiji university", "nihon university"]}], "source": "ES"}, {"DBLP title": "On analysis of fabricated polymorphic circuits.", "DBLP authors": ["Vaclav Simek", "Richard Ruzicka", "Luk\u00e1s Sekanina"], "year": 2010, "MAG papers": [{"PaperId": 2103145125, "PaperTitle": "on analysis of fabricated polymorphic circuits", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["brno university of technology", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop.", "DBLP authors": ["Kuo-Hsing Cheng", "Chang-Chien Hu", "Jen-Chieh Liu", "Hong-Yi Huang"], "year": 2010, "MAG papers": [{"PaperId": 2060138449, "PaperTitle": "a time to digital converter using multi phase sampling and time amplifier for all digital phase locked loop", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["national central university", "national taipei university", "national central university", "national central university"]}], "source": "ES"}, {"DBLP title": "A hardware accelerated framework for the generation of design validation programs for SMT processors.", "DBLP authors": ["Danilo Ravotto", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2010, "MAG papers": [{"PaperId": 2079458633, "PaperTitle": "a hardware accelerated framework for the generation of design validation programs for smt processors", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Non-disjoint decomposition of logic functions in Reed-Muller spectral domain.", "DBLP authors": ["Edward Hrynkiewicz", "Stefan Kolodzinski"], "year": 2010, "MAG papers": [{"PaperId": 2169517483, "PaperTitle": "non disjoint decomposition of logic functions in reed muller spectral domain", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["silesian university of technology", "pratt whitney"]}], "source": "ES"}, {"DBLP title": "Memory optimizations for packet classification algorithms in FPGA.", "DBLP authors": ["Viktor Pus", "Juraj Blaho", "Jan Korenek"], "year": 2010, "MAG papers": [{"PaperId": 2145009963, "PaperTitle": "memory optimizations for packet classification algorithms in fpga", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["brno university of technology", "brno university of technology", "cesnet"]}], "source": "ES"}, {"DBLP title": "A 0.4 V bulk-input pseudo amplifier in 90nm CMOS technology.", "DBLP authors": ["Arash Ahmadpour"], "year": 2010, "MAG papers": [{"PaperId": 2075489238, "PaperTitle": "a 0 4 v bulk input pseudo amplifier in 90nm cmos technology", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["islamic azad university"]}], "source": "ES"}, {"DBLP title": "A novel SRAM-based FPGA architecture for defect and fault tolerance of configurable logic blocks.", "DBLP authors": ["Farid Lahrach", "Abderrazek Abdaoui", "Abderrahim Doumar", "Eric Ch\u00e2telet"], "year": 2010, "MAG papers": [{"PaperId": 2082418834, "PaperTitle": "a novel sram based fpga architecture for defect and fault tolerance of configurable logic blocks", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Simulation-based sensitivity and worst-case analyses of automotive electronics.", "DBLP authors": ["Monica Rafaila", "Christian Decker", "Christoph Grimm", "Georg Pelz"], "year": 2010, "MAG papers": [{"PaperId": 1977528137, "PaperTitle": "simulation based sensitivity and worst case analyses of automotive electronics", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, "vienna university of technology", null, null]}], "source": "ES"}, {"DBLP title": "Synthesizing simulators for model checking microcontroller binary code.", "DBLP authors": ["Dominique G\u00fcckel", "Bastian Schlich", "J\u00f6rg Brauer", "Stefan Kowalewski"], "year": 2010, "MAG papers": [{"PaperId": 1973206941, "PaperTitle": "synthesizing simulators for model checking microcontroller binary code", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "A deterministic approach for hardware fault injection in asynchronous QDI logic.", "DBLP authors": ["Werner Friesenbichler", "Thomas Panhofer", "Andreas Steininger"], "year": 2010, "MAG papers": [{"PaperId": 2150047824, "PaperTitle": "a deterministic approach for hardware fault injection in asynchronous qdi logic", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["vienna university of technology", "vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "Test pattern generation for the combinational representation of asynchronous circuits.", "DBLP authors": ["Roland Dobai", "Elena Gramatov\u00e1"], "year": 2010, "MAG papers": [{"PaperId": 2093968635, "PaperTitle": "test pattern generation for the combinational representation of asynchronous circuits", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["slovak academy of sciences", "slovak academy of sciences"]}], "source": "ES"}, {"DBLP title": "Synthesis of asynchronous monitors for critical electronic systems.", "DBLP authors": ["Alexandre Porcher", "Katell Morin-Allory", "Laurent Fesquet"], "year": 2010, "MAG papers": [{"PaperId": 2018607512, "PaperTitle": "synthesis of asynchronous monitors for critical electronic systems", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Synthesizing multiplier in reversible logic.", "DBLP authors": ["Sebastian Offermann", "Robert Wille", "Gerhard W. Dueck", "Rolf Drechsler"], "year": 2010, "MAG papers": [{"PaperId": 2019042649, "PaperTitle": "synthesizing multiplier in reversible logic", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of bremen", "university of bremen", "university of new brunswick", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Window optimization of reversible and quantum circuits.", "DBLP authors": ["Mathias Soeken", "Robert Wille", "Gerhard W. Dueck", "Rolf Drechsler"], "year": 2010, "MAG papers": [{"PaperId": 2095430211, "PaperTitle": "window optimization of reversible and quantum circuits", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of bremen", "university of bremen", "university of new brunswick", "university of bremen"]}], "source": "ES"}, {"DBLP title": "On logic synthesis of conventionally hard to synthesize circuits using genetic programming.", "DBLP authors": ["Petr Fiser", "Jan Schmidt", "Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina"], "year": 2010, "MAG papers": [{"PaperId": 2007765940, "PaperTitle": "on logic synthesis of conventionally hard to synthesize circuits using genetic programming", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["brno university of technology", "brno university of technology", "czech technical university in prague", "czech technical university in prague"]}], "source": "ES"}, {"DBLP title": "Constraint-based test pattern generation at the Register-Transfer Level.", "DBLP authors": ["Taavi Viilukas", "Jaan Raik", "Maksim Jenihhin", "Raimund Ubar", "Anna Krivenko"], "year": 2010, "MAG papers": [{"PaperId": 2001084275, "PaperTitle": "constraint based test pattern generation at the register transfer level", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "tallinn university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Fault diagnosis of crosstalk induced glitches and delay faults.", "DBLP authors": ["Shehzad Hasan", "Ajoy Kumar Palit", "Walter Anheier"], "year": 2010, "MAG papers": [{"PaperId": 2063248162, "PaperTitle": "fault diagnosis of crosstalk induced glitches and delay faults", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Reduction of power dissipation through parallel optimization of test vector and scan register sequences.", "DBLP authors": ["Zdenek Kot\u00e1sek", "Jaroslav Skarvada", "Josef Strnadel"], "year": 2010, "MAG papers": [{"PaperId": 2090517561, "PaperTitle": "reduction of power dissipation through parallel optimization of test vector and scan register sequences", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["brno university of technology", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Comparison of jitter decomposition methods for BER analysis of high-speed serial links.", "DBLP authors": ["Stefan Erb", "Wolfgang Pribyl"], "year": 2010, "MAG papers": [{"PaperId": 2132834010, "PaperTitle": "comparison of jitter decomposition methods for ber analysis of high speed serial links", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["graz university of technology", "graz university of technology"]}], "source": "ES"}, {"DBLP title": "Analysis of power consumption and transition fault coverage for LOS and LOC testing schemes.", "DBLP authors": ["Fangmei Wu", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Junxia Ma", "Wei Zhao", "Mohammad Tehranipoor", "Xiaoqing Wen"], "year": 2010, "MAG papers": [{"PaperId": 1971295415, "PaperTitle": "analysis of power consumption and transition fault coverage for los and loc testing schemes", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of montpellier", "university of montpellier", "kyushu institute of technology", "university of connecticut", "university of montpellier", "university of montpellier", "university of montpellier", "university of montpellier", "university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Low-cost, customized and flexible SRAM MBIST engine.", "DBLP authors": ["A. J. van de Goor", "Christian Jung", "Said Hamdioui", "Georgi Gaydadjiev"], "year": 2010, "MAG papers": [{"PaperId": 2092372660, "PaperTitle": "low cost customized and flexible sram mbist engine", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, "delft university of technology", null, "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Decoupling capacitance study and optimization method for high-performance VLSIs.", "DBLP authors": ["Qing K. Zhu", "Joe Yong", "Tom Mozdzen"], "year": 2010, "MAG papers": [{"PaperId": 1968306380, "PaperTitle": "decoupling capacitance study and optimization method for high performance vlsis", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Versatile sub-bandgap reference IP core.", "DBLP authors": ["Tom\u00e1s Urban", "Ondrej Subrt", "Pravoslav Mart\u00ednek"], "year": 2010, "MAG papers": [{"PaperId": 2139878061, "PaperTitle": "versatile sub bandgap reference ip core", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "A 12-bit fully differential 2MS/s successive approximation analog-to-digital converter with reduced power consumption.", "DBLP authors": ["Milos Davidovic", "Gerald Zach", "Horst Zimmermann"], "year": 2010, "MAG papers": [{"PaperId": 2079170380, "PaperTitle": "a 12 bit fully differential 2ms s successive approximation analog to digital converter with reduced power consumption", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["vienna university of technology", "vienna university of technology", "vienna university of technology"]}], "source": "ES"}]