;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 31, #124
	JMP @12, #200
	SLT 210, 30
	SPL 26, #101
	JMP 26, #101
	JMZ <404, 20
	ADD 126, 103
	JMP <1, 6
	SPL 26, #101
	SUB @1, 6
	SUB 0, 1
	SUB @121, 103
	SLT 0, 200
	MOV -1, <-20
	MOV 401, 20
	MOV -1, <-20
	SUB 12, @10
	SUB @0, @2
	SUB @121, 103
	SLT 0, 200
	SUB 26, 103
	SUB 0, 1
	SUB 26, 101
	SUB 0, 1
	SUB @1, 6
	SUB @1, 6
	SUB @121, 106
	JMZ <404, 20
	SLT 0, 200
	SUB 12, @10
	ADD 26, 101
	JMP 26, #101
	JMP 26, #101
	ADD 210, 60
	JMZ 31, #124
	MOV 401, 20
	SUB @121, 103
	SUB @127, 100
	SUB @127, 100
	SUB #72, @200
	MOV -1, <-20
	CMP -207, <-120
	ADD #113, 29
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
