/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [17:0] _04_;
  wire [3:0] _05_;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [25:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_3z;
  wire [22:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [16:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[188] ? in_data[135] : in_data[150];
  assign celloutsig_0_13z = ~(celloutsig_0_3z[2] | celloutsig_0_6z[1]);
  assign celloutsig_0_5z = ~((in_data[51] | celloutsig_0_4z[0]) & celloutsig_0_3z[1]);
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_1z[5]) & (celloutsig_1_2z[6] | celloutsig_1_1z[0]));
  assign celloutsig_0_2z = ~((_00_ | _01_) & (in_data[13] | celloutsig_0_1z[0]));
  assign celloutsig_0_21z = celloutsig_0_3z[5] ^ celloutsig_0_13z;
  assign celloutsig_0_29z = celloutsig_0_15z ^ celloutsig_0_6z[0];
  assign celloutsig_1_7z = ~(celloutsig_1_5z ^ _02_);
  assign celloutsig_1_13z = ~(celloutsig_1_5z ^ _03_);
  assign celloutsig_0_9z = ~(celloutsig_0_6z[7] ^ in_data[91]);
  assign celloutsig_1_16z = { celloutsig_1_1z[1], celloutsig_1_7z, celloutsig_1_12z } + celloutsig_1_10z;
  reg [3:0] _17_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 4'h0;
    else _17_ <= in_data[4:1];
  assign { _00_, _05_[2], _01_, _05_[0] } = _17_;
  reg [5:0] _18_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 6'h00;
    else _18_ <= { celloutsig_0_28z[6:4], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z };
  assign out_data[5:0] = _18_;
  reg [17:0] _19_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 18'h00000;
    else _19_ <= { celloutsig_1_2z[4:2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign { _04_[17:11], _02_, _04_[9:5], _03_, _04_[3:0] } = _19_;
  assign celloutsig_1_1z = { in_data[153:149], celloutsig_1_0z } & { in_data[152:148], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[113:110], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } & { in_data[161:156], celloutsig_1_0z };
  assign celloutsig_0_1z = { _05_[2], _01_, _05_[0] } & in_data[28:26];
  assign celloutsig_1_8z = { _04_[8:5], celloutsig_1_0z } / { 1'h1, _04_[9:6] };
  assign celloutsig_0_4z = { in_data[53:38], celloutsig_0_2z, _00_, _05_[2], _01_, _05_[0], celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, in_data[19:15], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_15z = { celloutsig_0_4z[9:6], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z } === in_data[59:45];
  assign celloutsig_0_20z = { celloutsig_0_11z[3:1], celloutsig_0_5z } === { celloutsig_0_1z[1:0], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_5z = _04_[17:15] <= { _04_[5], _03_, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_1z[2:1], celloutsig_1_13z } <= { celloutsig_1_12z[4:3], celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_1z[1:0], _00_, _05_[2], _01_, _05_[0], celloutsig_0_5z } % { 1'h1, celloutsig_0_11z, in_data[0] };
  assign celloutsig_0_22z = { in_data[52:49], celloutsig_0_10z, celloutsig_0_21z } % { 1'h1, celloutsig_0_6z[0], celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_9z = - celloutsig_1_8z[4:1];
  assign celloutsig_0_3z = - { celloutsig_0_1z[1], celloutsig_0_2z, _00_, _05_[2], _01_, _05_[0], celloutsig_0_2z };
  assign celloutsig_0_6z = ~ { celloutsig_0_3z[2:1], celloutsig_0_1z, _00_, _05_[2], _01_, _05_[0] };
  assign celloutsig_1_10z = { in_data[127:125], celloutsig_1_9z } | { _04_[8:5], _03_, _04_[3:2] };
  assign celloutsig_0_32z = ~^ { celloutsig_0_22z[1], celloutsig_0_29z, celloutsig_0_1z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_17z[7:0], celloutsig_1_1z, celloutsig_1_16z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_6z[3:0], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_17z = { celloutsig_1_14z[14:10], celloutsig_1_9z } >> { _04_[13:11], _02_, _04_[9:5] };
  assign celloutsig_1_12z = { celloutsig_1_10z[2:0], celloutsig_1_0z, celloutsig_1_5z } <<< { _04_[7:5], _03_, _04_[3] };
  assign celloutsig_0_7z = { in_data[72:63], celloutsig_0_6z } <<< in_data[25:7];
  assign celloutsig_0_11z = celloutsig_0_7z[9:5] <<< celloutsig_0_4z[16:12];
  assign celloutsig_0_28z = { celloutsig_0_4z[12:6], celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_10z } <<< { celloutsig_0_4z[17], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_14z = in_data[115:99] >>> { _04_[17:11], _02_, _04_[9:5], _03_, _04_[3:1] };
  assign { _04_[10], _04_[4] } = { _02_, _03_ };
  assign { _05_[3], _05_[1] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z };
endmodule
