$date
	Sun Oct 23 01:40:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#613337
b10110 !
1"
#613338
b10110 &
b10110 %
1$
#613339
0"
#613342
b1011 &
b1011 %
#613346
b100010 &
b100010 %
#613350
b10001 &
b10001 %
#613354
b110100 &
b110100 %
#613358
b11010 &
b11010 %
#613362
b1101 &
b1101 %
#613366
b101000 &
b101000 %
#613370
b10100 &
b10100 %
#613374
b1010 &
b1010 %
#613378
b101 &
b101 %
#613382
b10000 &
b10000 %
#613386
b1000 &
b1000 %
#613390
b100 &
b100 %
#613394
b10 &
b10 %
#613398
b1 &
1#
b1 %
#613402
b0 &
b0 %
0#
0$
#1599147
b11100 !
1"
#1599150
b11100 &
b11100 %
1$
#1599151
0"
#1599154
b1110 &
b1110 %
#1599158
b111 &
b111 %
#1599162
b10110 &
b10110 %
#1599166
b1011 &
b1011 %
#1599170
b100010 &
b100010 %
#1599174
b10001 &
b10001 %
#1599178
b110100 &
b110100 %
#1599182
b11010 &
b11010 %
#1599186
b1101 &
b1101 %
#1599190
b101000 &
b101000 %
#1599194
b10100 &
b10100 %
#1599198
b1010 &
b1010 %
#1599202
b101 &
b101 %
#1599206
b10000 &
b10000 %
#1599210
b1000 &
b1000 %
#1599214
b100 &
b100 %
#1599218
b10 &
b10 %
#1599222
b1 &
1#
b1 %
#1599226
b0 &
b0 %
0#
0$
#2629167
b1 !
1"
#2629170
b1 &
b1 %
1$
#2629171
0"
#2629174
1#
#2629178
b0 &
b0 %
0#
0$
#4500012
