#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 21 12:36:57 2023
# Process ID: 81785
# Current directory: /home/ssddls1/ashutosh/ashufpga/fpga
# Command line: vivado
# Log file: /home/ssddls1/ashutosh/ashufpga/fpga/vivado.log
# Journal file: /home/ssddls1/ashutosh/ashufpga/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ssddls1/ashutosh/ashufpga/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketZCU102Config/ZCU102FPGATestHarness.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssddls1/ashutosh/ashufpga/fpga/generated-src/chipyard.fpga.zcu102.ZCU102FPGATestHarness.RocketZCU102Config/obj/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 6406.336 ; gain = 136.715 ; free physical = 8809 ; free virtual = 14675
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
set_property -dict [list CONFIG.C0_CLOCK_BOARD_INTERFACE {Custom} CONFIG.System_Clock {No_Buffer}] [get_ips zcu102mig]
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 21 15:10:14 2023...
