
<h1 align="center">
  KISS ğŸ’‹
</h1>

<p align="center">
  <strong>Keep It Simple, Silly - Handheld JTAG/SWD Fuzzing & Exploitation Tool</strong>
</p>

<p align="center">
  <img src="https://img.shields.io/badge/Platform-Raspberry%20Pi%20Pico%20W-black" alt="Platform"/>
  <img src="https://img.shields.io/badge/Language-C-blue" alt="Language"/>
  <img src="https://img.shields.io/badge/RTOS-FreeRTOS-black" alt="RTOS"/>
  <img src="https://img.shields.io/badge/License-MIT-darkblue" alt="License"/>s
  <img src="https://readthedocs.org/projects/kiss-fuzzer/badge/?version=latest" alt="Documentation Status"/>
</p>

---

## Project Overview

KISS Fuzzer is a compact, handheld JTAG/SWD fuzzing and exploitation tool built on the Raspberry Pi Pico W (RP2040). Designed with simplicity and portability in mind, it provides essential hardware debugging and security assessment capabilities in a sleek, Flipper Zero-inspired form factor.

### Key Features

- **ğŸ” Advanced JTAG/SWD Protocol Engine** - IEEE 1149.1 compliant with custom extensions, 10MHz operation via PIO
- **âš¡ Hardware Fault Injection** - Precision voltage/clock glitching with sub-microsecond timing control
- **ğŸ§  Intelligent Target Detection** - Automatic pinout discovery and device chain enumeration
- **ğŸŒ Remote Operation Capability** - Full-featured web interface with real-time control and monitoring
- **ğŸ’¾ Comprehensive Data Logging** - Structured logging with timestamped scan results and memory dumps
- **ğŸ”‹ Portable Power System** - 8+ hour battery life with USB-C fast charging and power management
- **ğŸ¯ Multi-Voltage Target Support** - Software-selectable 1.8V/3.3V/5V with current limiting protection

## Documentation

<div align="left">

### ğŸ“š Complete Documentation Hub
[![Documentation Status](https://readthedocs.org/projects/kiss-fuzzer/badge/?version=latest)](https://kiss-fuzzer.readthedocs.io/en/latest/?badge=latest)
[![Language Coverage](https://img.shields.io/badge/Languages-4-blue)](https://kiss-fuzzer.readthedocs.io/)
[![API Coverage](https://img.shields.io/badge/API%20Coverage-95%25-green)](https://kiss-fuzzer.readthedocs.io/en/latest/api-reference.html)

| Resource | Description | Status |
|:---------|:------------|:-------|
| ğŸ“– **[Getting Started](https://kiss-fuzzer.readthedocs.io/en/latest/getting-started.html)** | Quick setup and first scan | âœ… Complete |
| ğŸ”§ **[Hardware Guide](https://kiss-fuzzer.readthedocs.io/en/latest/hardware.html)** | Assembly, pinouts, specifications | âœ… Complete |
| ğŸ“ **[Tutorials](https://kiss-fuzzer.readthedocs.io/en/latest/tutorials.html)** | Step-by-step attack scenarios | âœ… Complete |
| ğŸ“‹ **[API Reference](https://kiss-fuzzer.readthedocs.io/en/latest/api-reference.html)** | Complete function documentation | âœ… Complete |
| ğŸ” **[Troubleshooting](https://kiss-fuzzer.readthedocs.io/en/latest/troubleshooting.html)** | Common issues and solutions | âœ… Complete |
| ğŸ‘¨â€ğŸ’» **[Development](https://kiss-fuzzer.readthedocs.io/en/latest/development.html)** | Contributing and extending | âœ… Complete |

</div>

### ğŸŒ Multi-Language Support

<div style="text-align: justify;">
Our comprehensive documentation system provides multi-language support through automated translation services, ensuring global accessibility for developers and security researchers worldwide. The documentation is automatically built and deployed across multiple language versions, maintaining consistency and up-to-date information across all supported languages.
</div>

| Language | Status | Link |
|:---------|:-------|:-----|
| ğŸ‡ºğŸ‡¸ **English** | Native | [Read the Docs](https://kiss-fuzzer.readthedocs.io/en/latest/) |
| ğŸ‡©ğŸ‡ª **Deutsch** | Auto-translated | [Dokumentation](https://kiss-fuzzer.readthedocs.io/de/latest/) |
| ğŸ‡«ğŸ‡· **FranÃ§ais** | Auto-translated | [Documentation](https://kiss-fuzzer.readthedocs.io/fr/latest/) |
| ğŸ‡¯ğŸ‡µ **æ—¥æœ¬èª** | Auto-translated | [ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆ](https://kiss-fuzzer.readthedocs.io/ja/latest/) |
| ğŸ‡·ğŸ‡º **Ğ ÑƒÑÑĞºĞ¸Ğ¹** | Auto-translated | [Ğ”Ğ¾ĞºÑƒĞ¼ĞµĞ½Ñ‚Ğ°Ñ†Ğ¸Ñ](https://kiss-fuzzer.readthedocs.io/ru/latest/) |

> **Note**: Non-English documentation is automatically translated. For technical accuracy, refer to the English version for critical implementations.

---

## System Architecture

### Power Management & Glitch Injection Architecture

```mermaid
flowchart LR
    subgraph INPUT [" Input Power "]
        USB["USB-C Input<br/>5V 3A Max<br/>PD Compatible"]
        BATT["Li-ion Battery<br/>3.7V 2000mAh<br/>JST-PH"]
    end
    
    subgraph MGMT [" Power Management "]
        CHARGER["Charging IC<br/>MCP73871<br/>Path Control"]
        PMGMT["Power Unit<br/>Source Select<br/>Monitor"]
        BOOST["Boost 5V<br/>TPS61200<br/>High Efficiency"]
    end
    
    subgraph RAILS [" Power Rails "]
        RAIL33["3.3V Rail<br/>System Logic<br/>RP2040"]
        RAIL18["1.8V Rail<br/>Low Power<br/>Shifters"]
        RAIL5V["5V Rail<br/>Target Power<br/>High Current"]
    end
    
    subgraph CONTROL [" Target Control "]
        LEVELSEL["Level Select<br/>GPIO Control<br/>1.8V-5V"]
        CURRENTLIM["Current Limit<br/>MAX4173<br/>500mA Max"]
        POWERSWITCH["Power Switch<br/>Load Control<br/>Protection"]
    end
    
    subgraph GLITCH [" Glitch System "]
        GLITCHCTRL["Glitch Control<br/>PIO Timing<br/>Patterns"]
        MOSFETDRV["MOSFET Driver<br/>TC4427<br/>Fast Switch"]
        POWERMOS["Power MOSFET<br/>Si7021<br/>Low RDS"]
    end
    
    subgraph TARGET [" Target Output "]
        TARGETPWR["Target VCC<br/>JTAG Pin 1<br/>Protected"]
        TARGETGND["Target GND<br/>JTAG Pin 8<br/>Reference"]
    end
    
    USB --> CHARGER
    BATT --> CHARGER
    CHARGER --> PMGMT
    PMGMT --> BOOST
    PMGMT --> RAIL33
    PMGMT --> RAIL18
    BOOST --> RAIL5V
    
    RAIL33 --> LEVELSEL
    RAIL18 --> LEVELSEL
    RAIL5V --> LEVELSEL
    LEVELSEL --> CURRENTLIM
    CURRENTLIM --> POWERSWITCH
    POWERSWITCH --> TARGETPWR
    
    RAIL33 --> GLITCHCTRL
    GLITCHCTRL --> MOSFETDRV
    MOSFETDRV --> POWERMOS
    POWERMOS -.-> TARGETPWR
    
    classDef input fill:#e3f2fd,stroke:#90caf9,stroke-width:2px
    classDef mgmt fill:#e1f5fe,stroke:#81d4fa,stroke-width:2px
    classDef rail fill:#e0f7fa,stroke:#80deea,stroke-width:2px
    classDef control fill:#e0f2f1,stroke:#80cbc4,stroke-width:2px
    classDef glitch fill:#fce4ec,stroke:#f8bbd9,stroke-width:2px
    classDef target fill:#f3e5f5,stroke:#ce93d8,stroke-width:2px
    
    class USB,BATT input
    class CHARGER,PMGMT,BOOST mgmt
    class RAIL33,RAIL18,RAIL5V rail
    class LEVELSEL,CURRENTLIM,POWERSWITCH control
    class GLITCHCTRL,MOSFETDRV,POWERMOS glitch
    class TARGETPWR,TARGETGND target
```

### Hardware Block Diagram

```mermaid
flowchart TB
    subgraph "User Interface Layer"
        direction LR
        J1[5-Way Joystick<br/>ğŸ•¹ï¸ Navigation] 
        USB[USB-C Port<br/>ğŸ”Œ Power/Data]
        WIFI[Wi-Fi Module<br/>ğŸ“¶ 802.11n]
    end
    
    subgraph "Processing Core"
        direction TB
        MCU[RP2040 MCU<br/>ğŸ§  Dual ARM Cortex-M0+<br/>133MHz â€¢ 264KB SRAM]
        PIO[PIO Engine<br/>âš¡ 8 State Machines<br/>High-Speed Protocol I/O]
        GPIO[GPIO Controller<br/>ğŸ”Œ 26 Configurable Pins<br/>3.3V Logic Level]
    end
    
    subgraph "Output & Debug"
        direction LR
        OLED[240Ã—64 OLED<br/>ğŸ“º Banner Display<br/>Real-time Status]
        JTAG[JTAG/SWD Port<br/>ğŸ” Debug Interface<br/>10MHz Max Speed]
        SD[MicroSD Card<br/>ğŸ’¾ Data Logging<br/>Scan Results]
    end
    
    subgraph "Power Management"
        direction TB
        BATT[Li-ion Battery<br/>ğŸ”‹ 3.7V 2000mAh<br/>USB-C Charging]
        PMGMT[Power Controller<br/>âš¡ LDO Regulators<br/>Voltage Monitoring]
        TPWR[Target Power<br/>ğŸ¯ 1.8V - 5V Output<br/>Selectable Levels]
    end
    
    subgraph "Protection & Control"
        direction LR
        PROTECT[Protection Circuit<br/>ğŸ›¡ï¸ Over-voltage<br/>Reverse Polarity]
        GLITCH[Glitch Generator<br/>âš¡ MOSFET Switch<br/>Fault Injection]
        LEDS[Status LEDs<br/>ğŸ’¡ Power/Activity<br/>Error Indication]
    end
    
    %% Connections
    J1 --> MCU
    USB --> BATT
    WIFI --> MCU
    
    MCU --> PIO
    MCU --> GPIO
    
    MCU --> OLED
    PIO --> JTAG
    GPIO --> SD
    
    BATT --> PMGMT
    PMGMT --> MCU
    PMGMT --> TPWR
    
    GPIO --> PROTECT
    GPIO --> GLITCH
    GPIO --> LEDS
    
    PROTECT --> JTAG
    GLITCH --> TPWR
    
    %% Styling
    classDef userInterface fill:#e3f2fd,stroke:#1976d2,stroke-width:2px,color:#000
    classDef processing fill:#e8f5e8,stroke:#388e3c,stroke-width:2px,color:#000
    classDef output fill:#fff3e0,stroke:#f57c00,stroke-width:2px,color:#000
    classDef power fill:#fce4ec,stroke:#c2185b,stroke-width:2px,color:#000
    classDef protection fill:#f3e5f5,stroke:#7b1fa2,stroke-width:2px,color:#000
    
    class J1,USB,WIFI userInterface
    class MCU,PIO,GPIO processing
    class OLED,JTAG,SD output
    class BATT,PMGMT,TPWR power
    class PROTECT,GLITCH,LEDS protection
```

### Software Architecture Flow

```mermaid
flowchart TD
    subgraph "Application Layer"
        direction TB
        APP1[UI System<br/>ğŸ–¥ï¸ Menu Navigation<br/>User Interaction]
        APP2[Wi-Fi Server<br/>ğŸŒ Web Interface<br/>HTTP API]
        APP3[JTAG Engine<br/>ğŸ” Protocol Handler<br/>Command Processing]
        APP4[Logging System<br/>ğŸ“ Event Recording<br/>File Management]
    end
    
    subgraph "FreeRTOS Kernel"
        direction LR
        RTOS1[Task Scheduler<br/>â±ï¸ Preemptive<br/>Priority-based]
        RTOS2[Memory Manager<br/>ğŸ’¾ Heap Management<br/>Stack Protection]
        RTOS3[IPC System<br/>ğŸ“¤ Queues & Semaphores<br/>Inter-task Comm.]
    end
    
    subgraph "Hardware Abstraction Layer"
        direction TB
        HAL1[Display Driver<br/>ğŸ“º SPI Interface<br/>Graphics Rendering]
        HAL2[Storage Driver<br/>ğŸ’¾ SD Card SPI<br/>File System]
        HAL3[Power Monitor<br/>ğŸ”‹ ADC Reading<br/>Battery Status]
        HAL4[JTAG Driver<br/>âš¡ PIO State Machines<br/>Protocol Timing]
        HAL5[Network Driver<br/>ğŸ“¶ Wi-Fi Stack<br/>TCP/IP Layer]
    end
    
    subgraph "Pico SDK Foundation"
        direction LR
        SDK1[Hardware APIs<br/>ğŸ”§ GPIO/SPI/PIO<br/>Low-level Control]
        SDK2[System Services<br/>âš™ï¸ Clocks/Timers<br/>Interrupt Handling]
        SDK3[Boot & Flash<br/>ğŸš€ System Init<br/>Flash Management]
    end
    
    %% Vertical connections (layered architecture)
    APP1 --> RTOS1
    APP2 --> RTOS1
    APP3 --> RTOS1
    APP4 --> RTOS1
    
    RTOS1 --> HAL1
    RTOS1 --> HAL2
    RTOS1 --> HAL3
    RTOS1 --> HAL4
    RTOS1 --> HAL5
    
    HAL1 --> SDK1
    HAL2 --> SDK1
    HAL3 --> SDK1
    HAL4 --> SDK1
    HAL5 --> SDK1
    
    %% Horizontal connections (inter-component)
    APP1 -.-> RTOS3
    APP2 -.-> RTOS3
    APP3 -.-> RTOS3
    APP4 -.-> RTOS3
    
    RTOS1 -.-> RTOS2
    RTOS2 -.-> RTOS3
    
    SDK1 -.-> SDK2
    SDK2 -.-> SDK3
    
    %% Styling
    classDef application fill:#e3f2fd,stroke:#1976d2,stroke-width:2px,color:#000
    classDef rtos fill:#e8f5e8,stroke:#388e3c,stroke-width:2px,color:#000
    classDef hal fill:#fff3e0,stroke:#f57c00,stroke-width:2px,color:#000
    classDef sdk fill:#fce4ec,stroke:#c2185b,stroke-width:2px,color:#000
    
    class APP1,APP2,APP3,APP4 application
    class RTOS1,RTOS2,RTOS3 rtos
    class HAL1,HAL2,HAL3,HAL4,HAL5 hal
    class SDK1,SDK2,SDK3 sdk
```

### JTAG/SWD Operation Flow

```mermaid
flowchart TD
    Start([ğŸš€ Power On<br/>System Boot]) --> Init[âš™ï¸ Initialize Hardware<br/>GPIO â€¢ SPI â€¢ PIO â€¢ Wi-Fi]
    Init --> SelfTest[ğŸ”§ Self Test<br/>Display â€¢ SD Card â€¢ Battery]
    SelfTest --> Menu{ğŸ  Main Menu<br/>Select Operation}
    
    Menu -->|1ï¸âƒ£| AutoScan[ğŸ” Auto JTAG Scan<br/>Smart Detection]
    Menu -->|2ï¸âƒ£| Manual[ğŸ› ï¸ Manual Mode<br/>Expert Operations]
    Menu -->|3ï¸âƒ£| Glitch[âš¡ Power Glitch<br/>Fault Injection]
    Menu -->|4ï¸âƒ£| Network[ğŸŒ Network Operations<br/>Wi-Fi & Web UI]
    Menu -->|5ï¸âƒ£| Settings[âš™ï¸ Configuration<br/>System Settings]
    
    %% Auto Scan Flow
    AutoScan --> CheckTarget[ğŸ¯ Check Target<br/>Power & Connectivity]
    CheckTarget --> PinDetect[ğŸ”Œ Detect JTAG Pins<br/>TCK â€¢ TMS â€¢ TDI â€¢ TDO]
    PinDetect --> ValidateChain[âœ… Validate Chain<br/>TAP Response Test]
    ValidateChain --> ScanDevices[ğŸ“Š Scan JTAG Chain<br/>Read Device IDCODEs]
    ScanDevices --> ChainAnalysis[ğŸ”¬ Chain Analysis<br/>Device Count & Types]
    ChainAnalysis --> DisplayResults[ğŸ“º Show Results<br/>OLED Display]
    
    %% Manual Mode Flow
    Manual --> SelectOp{ğŸ›ï¸ Select Operation<br/>Choose Command Type}
    SelectOp -->|ğŸ“–| MemDump[ğŸ’¾ Memory Dump<br/>Read Flash/RAM]
    SelectOp -->|ğŸ”| BoundaryScan[ğŸ§ª Boundary Scan<br/>IEEE 1149.1 Test]
    SelectOp -->|âŒ¨ï¸| CustomCmd[ğŸ› ï¸ Custom Commands<br/>Direct JTAG Access]
    SelectOp -->|ğŸ”„| MemWrite[âœï¸ Memory Write<br/>Program Flash]
    
    %% Glitch Attack Flow
    Glitch --> GlitchSetup[âš™ï¸ Setup Parameters<br/>Timing â€¢ Voltage â€¢ Count]
    GlitchSetup --> GlitchArm[ğŸ¯ Arm Trigger<br/>Wait for Target State]
    GlitchArm --> GlitchFire[âš¡ Execute Glitch<br/>MOSFET Pulse]
    GlitchFire --> GlitchAnalyze[ğŸ“Š Analyze Response<br/>Success Detection]
    GlitchAnalyze --> GlitchRepeat{ğŸ”„ Repeat Attack?<br/>Continue Campaign}
    GlitchRepeat -->|Yes| GlitchArm
    GlitchRepeat -->|No| DisplayResults
    
    %% Network Operations
    Network --> WebStart[ğŸŒ Start Web Server<br/>HTTP on Port 80]
    WebStart --> WebInterface[ğŸ“± Web Interface<br/>Remote Control]
    WebInterface --> WebLogs[ğŸ“‹ Live Logs<br/>Real-time Status]
    
    %% Common Flow
    DisplayResults --> LogSD[ğŸ’¾ Save to SD Card<br/>Timestamped Results]
    MemDump --> LogSD
    BoundaryScan --> LogSD
    CustomCmd --> LogSD
    MemWrite --> LogSD
    GlitchAnalyze --> LogSD
    WebLogs --> LogSD
    
    LogSD --> WebUpdate[ğŸŒ Update Web Interface<br/>Refresh Dashboard]
    WebUpdate --> BattCheck[ğŸ”‹ Battery Check<br/>Power Management]
    BattCheck --> BackToMenu{ğŸ  Return to Menu?<br/>Continue Operation}
    BackToMenu -->|Yes| Menu
    BackToMenu -->|No| Shutdown[â¹ï¸ System Shutdown<br/>Safe Power Down]
    
    Settings --> ConfigNetwork[ğŸ“¶ Wi-Fi Settings<br/>SSID â€¢ Password]
    Settings --> ConfigTarget[ğŸ¯ Target Config<br/>Voltage â€¢ Speed]
    Settings --> ConfigSystem[âš™ï¸ System Config<br/>Display â€¢ Logging]
    ConfigNetwork --> Menu
    ConfigTarget --> Menu
    ConfigSystem --> Menu
    
    %% Error Handling
    PinDetect -->|âŒ Failed| ErrorHandler[âŒ Error Handler<br/>Display Issue]
    ValidateChain -->|âŒ Failed| ErrorHandler
    ScanDevices -->|âŒ Failed| ErrorHandler
    ErrorHandler --> Menu
    
    %% Styling
    classDef startEnd fill:#4caf50,stroke:#2e7d32,stroke-width:3px,color:#fff
    classDef menu fill:#2196f3,stroke:#1565c0,stroke-width:2px,color:#fff
    classDef operation fill:#ff9800,stroke:#ef6c00,stroke-width:2px,color:#000
    classDef storage fill:#9c27b0,stroke:#6a1b9a,stroke-width:2px,color:#fff
    classDef network fill:#00bcd4,stroke:#00838f,stroke-width:2px,color:#000
    classDef error fill:#f44336,stroke:#c62828,stroke-width:2px,color:#fff
    classDef glitch fill:#e91e63,stroke:#ad1457,stroke-width:2px,color:#fff
    
    class Start,Shutdown startEnd
    class Menu,BackToMenu menu
    class AutoScan,Manual,PinDetect,ScanDevices,MemDump,BoundaryScan,CustomCmd,MemWrite operation
    class LogSD,WebUpdate,DisplayResults storage
    class Network,WebStart,WebInterface,WebLogs,ConfigNetwork network
    class ErrorHandler error
    class Glitch,GlitchSetup,GlitchArm,GlitchFire,GlitchAnalyze,GlitchRepeat glitch
```

### Task Architecture & Communication

```mermaid
flowchart LR
    subgraph CRITICAL [" Critical Priority 5 "]
        SYS["System Monitor<br/>Stack 2KB<br/>Watchdog Health"]
    end
    
    subgraph HIGH [" High Priority 4 "]
        WIFI["Wi-Fi Task<br/>Stack 8KB<br/>HTTP Server"]
        JTAG["JTAG Task<br/>Stack 4KB<br/>Protocol Engine"]
    end
    
    subgraph MEDIUM [" Medium Priority 3 "]
        UI["UI Task<br/>Stack 3KB<br/>Display Input"]
    end
    
    subgraph LOW [" Low Priority 2 "]
        PWR["Power Task<br/>Stack 1KB<br/>Battery Monitor"]
        STORE["Storage Task<br/>Stack 2KB<br/>SD Card"]
    end
    
    subgraph QUEUES [" Message Queues "]
        Q1["JTAG Queue<br/>16 messages"]
        Q2["UI Queue<br/>8 messages"]
        Q3["Log Queue<br/>32 messages"]
    end
    
    subgraph SYNC [" Synchronization "]
        S1["WiFi Mutex<br/>1000ms timeout"]
        S2["SD Mutex<br/>5000ms timeout"]
        S3["Display Mutex<br/>100ms timeout"]
    end
    
    WIFI --> Q1
    UI --> Q1
    Q1 --> JTAG
    Q2 --> UI
    Q3 --> STORE
    
    JTAG --> Q3
    SYS --> Q3
    PWR --> Q2
    
    WIFI -.-> S1
    STORE -.-> S2
    UI -.-> S3
    
    classDef critical fill:#ffcdd2,stroke:#f8bbd9,stroke-width:2px
    classDef high fill:#e1f5fe,stroke:#81d4fa,stroke-width:2px
    classDef medium fill:#e3f2fd,stroke:#90caf9,stroke-width:2px
    classDef low fill:#e0f7fa,stroke:#80deea,stroke-width:2px
    classDef queue fill:#e8f5e8,stroke:#a5d6a7,stroke-width:2px
    classDef sync fill:#fff3e0,stroke:#ffcc02,stroke-width:2px
    
    class SYS critical
    class WIFI,JTAG high
    class UI medium
    class PWR,STORE low
    class Q1,Q2,Q3 queue
    class S1,S2,S3 sync
```

---

## Components & Specifications

### Core Hardware
- **MCU**: Raspberry Pi Pico W (RP2040)
  - Dual-core ARM Cortex-M0+ @ 133MHz
  - 264KB SRAM, 2MB Flash
  - 8 PIO state machines for high-speed protocols
- **Display**: 240Ã—64 OLED (Banner style)
- **Input**: 5-way joystick with center press
- **Power**: 3.7V Li-ion battery with USB-C charging
- **Storage**: MicroSD card slot
- **Connectivity**: Wi-Fi 802.11n (2.4GHz)

### JTAG/SWD Interface
- **Protocols**: JTAG (IEEE 1149.1), SWD (Serial Wire Debug)
- **Speed**: Up to 10 MHz using PIO
- **Pins**: TCK, TDI, TDO, TMS, TRST, RESET
- **Voltage Levels**: 1.8V - 5V (configurable)
- **Protection**: Over-voltage and reverse polarity protection

### Additional Features
- **Power Glitch**: Optional MOSFET-based voltage glitching
- **Target Power**: 3.3V/5V output with current limiting
- **Status LEDs**: Power, Activity, Error indication
- **Case**: Translucent purple SLA 3D printed

---

## Capabilities

### JTAG/SWD Operations
- **Device Scanning**: Automatic JTAG chain detection
- **Pinout Detection**: Smart pin identification
- **Boundary Scan**: IEEE 1149.1 boundary scan testing
- **Memory Operations**: Read/Write/Dump target memory
- **Debug Interface**: Basic debugging capabilities
- **Custom Protocols**: Extensible for proprietary interfaces

### Security Features
- **Fuzzing Engine**: Protocol and data fuzzing
- **Power Glitching**: Fault injection attacks
- **Flash Extraction**: Firmware dumping
- **Bypass Techniques**: Debug protection circumvention
- **Side-channel**: Basic timing and power analysis

### User Interface
- **Local Control**: Joystick navigation with OLED feedback
- **Web Interface**: Mobile-friendly remote control
- **Logging**: Real-time status and comprehensive logging
- **File Management**: SD card file operations via web UI

---

## ğŸš€ Getting Started

### Prerequisites
- Raspberry Pi Pico SDK
- FreeRTOS Kernel
- CMake 3.13+
- GCC ARM toolchain

### Building the Firmware

```bash
# Clone the repository
git clone https://github.com/your-username/KISS-Fuzzer.git
cd KISS-Fuzzer

# Initialize submodules
git submodule update --init --recursive

# Create build directory
mkdir build && cd build

# Configure and build
cmake ..
make -j4

# Flash to Pico W
cp kiss_fuzzer.uf2 /path/to/pico/mount/
```

### First Boot Setup

1. **Power On**: Connect USB-C cable or insert charged battery
2. **Wi-Fi Setup**: Use joystick to navigate to Wi-Fi settings
3. **Web Access**: Connect to `http://kiss-fuzzer.local` or displayed IP
4. **Target Connection**: Connect JTAG/SWD cables to target device
5. **Start Scanning**: Use local UI or web interface to begin operations

---

## Usage

### Local Interface Navigation

```mermaid
flowchart LR
    subgraph MAIN [" Main Menu "]
        HOME["KISS Fuzzer v1.0<br/>Select Operation"]
    end
    
    subgraph SCAN [" Scan Operations "]
        AUTO["Auto Detect<br/>Smart Pin Scan"]
        MANUAL_SCAN["Pin Scan<br/>Manual Config"]
        CHAIN["Chain Analysis<br/>Device Enum"]
    end
    
    subgraph MANUAL [" Manual Operations "]
        MEMOPS["Memory Ops<br/>Read Write Dump"]
        BOUNDARY["Boundary Scan<br/>IEEE 1149.1"]
        CUSTOM["Custom Cmds<br/>Direct Access"]
    end
    
    subgraph GLITCH [" Glitch Attacks "]
        VOLT["Voltage Glitch<br/>Power Fault"]
        CLOCK["Clock Glitch<br/>Timing Attack"]
        SETUP["Attack Setup<br/>Parameters"]
    end
    
    subgraph NETWORK [" Network "]
        WIFI["WiFi Status<br/>Connection"]
        WEB["Web Server<br/>Remote Control"]
        CONFIG["Net Config<br/>SSID Password"]
    end
    
    subgraph SYSTEM [" System "]
        LOGS["View Logs<br/>Export Data"]
        SETTINGS["Settings<br/>Configuration"]
        ABOUT["About Info<br/>Version"]
    end
    
    HOME --> AUTO
    HOME --> MEMOPS
    HOME --> VOLT
    HOME --> WIFI
    HOME --> LOGS
    
    AUTO --> MANUAL_SCAN
    AUTO --> CHAIN
    
    MEMOPS --> BOUNDARY
    MEMOPS --> CUSTOM
    
    VOLT --> CLOCK
    VOLT --> SETUP
    
    WIFI --> WEB
    WIFI --> CONFIG
    
    LOGS --> SETTINGS
    LOGS --> ABOUT
    
    classDef main fill:#e3f2fd,stroke:#90caf9,stroke-width:3px
    classDef scan fill:#e1f5fe,stroke:#81d4fa,stroke-width:2px
    classDef manual fill:#e0f7fa,stroke:#80deea,stroke-width:2px
    classDef glitch fill:#fce4ec,stroke:#f8bbd9,stroke-width:2px
    classDef network fill:#e8f5e8,stroke:#a5d6a7,stroke-width:2px
    classDef system fill:#fff3e0,stroke:#ffcc02,stroke-width:2px
    
    class HOME main
    class AUTO,MANUAL_SCAN,CHAIN scan
    class MEMOPS,BOUNDARY,CUSTOM manual
    class VOLT,CLOCK,SETUP glitch
    class WIFI,WEB,CONFIG network
    class LOGS,SETTINGS,ABOUT system
```

### Web Interface Features
- **Dashboard**: Real-time status and battery level
- **Scan Control**: Start/stop operations remotely
- **Log Viewer**: Live log streaming and filtering
- **File Manager**: Download scan results and dumps
- **Settings**: Wi-Fi, target voltage, scan parameters

### Command Examples

**Basic JTAG Scan:**
```
Navigate: Main Menu â†’ Scan JTAG â†’ Auto Detect
Result: Displays detected devices and IDCODE
```

**Memory Dump:**
```
Navigate: Main Menu â†’ Manual Mode â†’ Memory Ops â†’ Dump
Config: Start Address: 0x08000000, Size: 64KB
Result: Saves firmware.bin to SD card
```

**Power Glitch Attack:**
```
Navigate: Main Menu â†’ Glitch Tool â†’ Voltage Glitch
Config: Delay: 1000Âµs, Width: 10Âµs, Repeat: 1000
Result: Attempts to bypass security checks
```

### Usage Workflow Sequence

```mermaid
sequenceDiagram
    participant User
    participant UI
    participant JTAG
    participant Storage
    participant Target
    
    Note over User,Target: Basic JTAG Scan Workflow
    
    User->>UI: Power on device
    UI->>UI: Initialize system
    UI->>User: Show main menu
    
    User->>UI: Select Scan JTAG
    UI->>JTAG: Start scan command
    JTAG->>Target: Test pin connectivity
    Target-->>JTAG: Pin responses
    
    loop Device Detection
        JTAG->>Target: Read device IDCODE
        Target-->>JTAG: Return IDCODE data
        JTAG->>UI: Device found event
    end
    
    JTAG->>Storage: Save scan results
    JTAG->>UI: Scan complete
    UI->>User: Display results
```

---

## Pin Configuration & GPIO Mapping

### JTAG/SWD Connector Pinout

```mermaid
flowchart LR
    subgraph "JTAG/SWD 8-Pin Connector"
        direction TB
        
        subgraph "Top Row (1-4)"
            P1[ğŸ”´ Pin 1: VCC<br/>Target Power Supply<br/>1.8V / 3.3V / 5.0V<br/>Max: 500mA]
            P2[ğŸ”µ Pin 2: TCK/SWCLK<br/>Test Clock<br/>SWD Clock<br/>Max: 10MHz]
            P3[ğŸŸ¢ Pin 3: TDI<br/>Test Data Input<br/>JTAG Only<br/>3.3V Logic]
            P4[ğŸŸ¡ Pin 4: TDO/SWO<br/>Test Data Output<br/>SWD Trace Output<br/>3.3V Logic]
        end
        
        subgraph "Bottom Row (5-8)"
            P5[ğŸŸ  Pin 5: TMS/SWDIO<br/>Test Mode Select<br/>SWD Data I/O<br/>Bidirectional]
            P6[ğŸŸ£ Pin 6: TRST<br/>Test Reset<br/>Optional Signal<br/>Active Low]
            P7[âš« Pin 7: NRST<br/>System Reset<br/>Target Reset<br/>Open Drain]
            P8[âšª Pin 8: GND<br/>Ground Reference<br/>Common Ground<br/>Shield Connection]
        end
    end
    
    subgraph "Signal Types"
        direction TB
        PWR[ğŸ”´ Power Signals<br/>â€¢ VCC: Configurable voltage<br/>â€¢ GND: Reference ground]
        CLK[ğŸ”µ Clock Signals<br/>â€¢ TCK: JTAG test clock<br/>â€¢ SWCLK: SWD clock]
        DATA[ğŸŸ¢ğŸŸ¡ğŸŸ  Data Signals<br/>â€¢ TDI/TDO: JTAG data<br/>â€¢ TMS/SWDIO: Mode/Data<br/>â€¢ SWO: Trace output]
        CTL[ğŸŸ£âš« Control Signals<br/>â€¢ TRST: Test reset<br/>â€¢ NRST: System reset]
    end
    
    subgraph "Protocol Support"
        direction LR
        JTAG_MODE[ğŸ” JTAG Mode<br/>IEEE 1149.1<br/>Uses: TCK, TMS, TDI, TDO<br/>Optional: TRST]
        SWD_MODE[âš¡ SWD Mode<br/>ARM Serial Wire Debug<br/>Uses: SWCLK, SWDIO<br/>Optional: SWO, NRST]
    end
    
    %% Pin to signal type mapping
    P1 --> PWR
    P8 --> PWR
    P2 --> CLK
    P3 --> DATA
    P4 --> DATA
    P5 --> DATA
    P6 --> CTL
    P7 --> CTL
    
    %% Protocol usage
    JTAG_MODE -.-> P2
    JTAG_MODE -.-> P3
    JTAG_MODE -.-> P4
    JTAG_MODE -.-> P5
    JTAG_MODE -.-> P6
    
    SWD_MODE -.-> P2
    SWD_MODE -.-> P4
    SWD_MODE -.-> P5
    SWD_MODE -.-> P7
    
    %% Styling
    classDef power fill:#ffcdd2,stroke:#d32f2f,stroke-width:2px,color:#000
    classDef clock fill:#c8e6c9,stroke:#388e3c,stroke-width:2px,color:#000
    classDef data fill:#fff9c4,stroke:#f57f17,stroke-width:2px,color:#000
    classDef control fill:#e1bee7,stroke:#7b1fa2,stroke-width:2px,color:#000
    classDef ground fill:#f5f5f5,stroke:#424242,stroke-width:2px,color:#000
    classDef protocol fill:#e3f2fd,stroke:#1976d2,stroke-width:2px,color:#000
    
    class P1 power
    class P2 clock
    class P3,P4,P5 data
    class P6,P7 control
    class P8 ground
    class JTAG_MODE,SWD_MODE protocol
```

### Internal GPIO Mapping

```mermaid
flowchart TD
    subgraph "RP2040 GPIO Allocation"
        direction TB
        
        subgraph "Display Interface (SPI0)"
            direction LR
            G0[ğŸ“º GPIO 0<br/>SPI0 SCK<br/>OLED Clock]
            G1[ğŸ“º GPIO 1<br/>SPI0 TX<br/>OLED Data]
            G2[ğŸ“º GPIO 2<br/>SPI0 RX<br/>OLED Unused]
            G3[ğŸ“º GPIO 3<br/>SPI0 CS<br/>OLED Select]
            G9[ğŸ“º GPIO 9<br/>DC Control<br/>Data/Command]
        end
        
        subgraph "User Interface Controls"
            direction LR
            G4[ğŸ•¹ï¸ GPIO 4<br/>Joystick Up<br/>Pull-up Input]
            G5[ğŸ•¹ï¸ GPIO 5<br/>Joystick Down<br/>Pull-up Input]
            G6[ğŸ•¹ï¸ GPIO 6<br/>Joystick Left<br/>Pull-up Input]
            G7[ğŸ•¹ï¸ GPIO 7<br/>Joystick Right<br/>Pull-up Input]
            G8[ğŸ•¹ï¸ GPIO 8<br/>Joystick OK<br/>Pull-up Input]
        end
        
        subgraph "JTAG/SWD Interface"
            direction LR
            G10[ğŸ” GPIO 10<br/>TCK/SWCLK<br/>Test Clock]
            G11[ğŸ” GPIO 11<br/>TMS/SWDIO<br/>Mode Select/Data]
            G12[ğŸ” GPIO 12<br/>TDI<br/>Test Data In]
            G13[ğŸ” GPIO 13<br/>TDO/SWO<br/>Test Data Out]
            G14[ğŸ” GPIO 14<br/>TRST<br/>Test Reset]
            G15[ğŸ” GPIO 15<br/>NRST<br/>System Reset]
        end
        
        subgraph "Storage Interface (SPI1)"
            direction LR
            G16[ğŸ’¾ GPIO 16<br/>SPI1 SCK<br/>SD Clock]
            G17[ğŸ’¾ GPIO 17<br/>SPI1 TX<br/>SD Data Out]
            G18[ğŸ’¾ GPIO 18<br/>SPI1 RX<br/>SD Data In]
            G19[ğŸ’¾ GPIO 19<br/>SPI1 CS<br/>SD Select]
        end
        
        subgraph "Power & Control Systems"
            direction LR
            G20[âš¡ GPIO 20<br/>Target Power<br/>Enable Control]
            G21[âš¡ GPIO 21<br/>Glitch Control<br/>MOSFET Gate]
            G22[âš¡ GPIO 22<br/>Voltage Select<br/>Level Shifter]
            G23[âš¡ GPIO 23<br/>Current Sense<br/>Protection Monitor]
        end
        
        subgraph "Status & Monitoring"
            direction LR
            G24[ğŸ’¡ GPIO 24<br/>Error LED<br/>Red Status]
            G25[ğŸ’¡ GPIO 25<br/>Activity LED<br/>Built-in LED]
            G26[ğŸ”‹ GPIO 26<br/>Battery ADC<br/>Voltage Monitor]
            G27[ğŸ’¡ GPIO 27<br/>Status LED<br/>Green Status]
            G28[ğŸ”‹ GPIO 28<br/>Charge Detect<br/>USB Power]
        end
    end
    
    subgraph "External Hardware Connections"
        direction TB
        
        subgraph "User Interface Hardware"
            OLED[ğŸ“º 240Ã—64 OLED Display<br/>SSD1322 Controller<br/>SPI Interface]
            JOYSTICK[ğŸ•¹ï¸ 5-Way Joystick<br/>Tactile Switches<br/>Center + 4 Directions]
        end
        
        subgraph "Debug & Test Hardware"
            JTAG_CONN[ğŸ” JTAG/SWD Connector<br/>8-pin Debug Header<br/>2.54mm Pitch]
            LEVEL_SHIFT[âš¡ Level Shifters<br/>1.8V - 5V Support<br/>Bidirectional]
        end
        
        subgraph "Storage & Connectivity"
            SD_CARD[ğŸ’¾ MicroSD Card Slot<br/>Push-push Socket<br/>SPI Mode]
            WIFI_MOD[ğŸ“¶ Wi-Fi Module<br/>Built-in RP2040W<br/>802.11n 2.4GHz]
        end
        
        subgraph "Power Management"
            BATTERY[ğŸ”‹ Li-ion Battery<br/>3.7V 2000mAh<br/>JST Connector]
            CHARGE_IC[ğŸ”Œ Charging IC<br/>USB-C PD Controller<br/>MCP73871]
            POWER_MGMT[âš¡ Power Management<br/>LDO Regulators<br/>Protection Circuit]
            GLITCH_HW[âš¡ Glitch Hardware<br/>MOSFET Switch<br/>Precision Timing]
        end
        
        subgraph "Status Indication"
            LED_STATUS[ğŸ’¡ Status LEDs<br/>RGB Indicators<br/>System Status]
            LED_ACTIVITY[ğŸ’¡ Activity LED<br/>Operation Indicator<br/>Built-in RP2040]
        end
    end
    
    %% GPIO to Hardware Connections
    G0 --> OLED
    G1 --> OLED
    G2 --> OLED
    G3 --> OLED
    G9 --> OLED
    
    G4 --> JOYSTICK
    G5 --> JOYSTICK
    G6 --> JOYSTICK
    G7 --> JOYSTICK
    G8 --> JOYSTICK
    
    G10 --> JTAG_CONN
    G11 --> JTAG_CONN
    G12 --> JTAG_CONN
    G13 --> JTAG_CONN
    G14 --> JTAG_CONN
    G15 --> JTAG_CONN
    
    G16 --> SD_CARD
    G17 --> SD_CARD
    G18 --> SD_CARD
    G19 --> SD_CARD
    
    G20 --> POWER_MGMT
    G21 --> GLITCH_HW
    G22 --> LEVEL_SHIFT
    G23 --> POWER_MGMT
    
    G24 --> LED_STATUS
    G25 --> LED_ACTIVITY
    G26 --> BATTERY
    G27 --> LED_STATUS
    G28 --> CHARGE_IC
    
    %% Hardware interconnections
    JTAG_CONN --> LEVEL_SHIFT
    LEVEL_SHIFT -.-> POWER_MGMT
    BATTERY --> CHARGE_IC
    CHARGE_IC --> POWER_MGMT
    POWER_MGMT -.-> GLITCH_HW
    
    %% Styling
    classDef gpio fill:#e3f2fd,stroke:#1976d2,stroke-width:1px,color:#000
    classDef display fill:#e8f5e8,stroke:#388e3c,stroke-width:2px,color:#000
    classDef ui fill:#fff3e0,stroke:#f57c00,stroke-width:2px,color:#000
    classDef debug fill:#fce4ec,stroke:#c2185b,stroke-width:2px,color:#000
    classDef storage fill:#f3e5f5,stroke:#7b1fa2,stroke-width:2px,color:#000
    classDef power fill:#ffebee,stroke:#d32f2f,stroke-width:2px,color:#000
    classDef status fill:#e0f2f1,stroke:#00695c,stroke-width:2px,color:#000
    
    class G0,G1,G2,G3,G4,G5,G6,G7,G8,G9,G10,G11,G12,G13,G14,G15,G16,G17,G18,G19,G20,G21,G22,G23,G24,G25,G26,G27,G28 gpio
    class OLED display
    class JOYSTICK ui
    class JTAG_CONN,LEVEL_SHIFT debug
    class SD_CARD,WIFI_MOD storage
    class BATTERY,CHARGE_IC,POWER_MGMT,GLITCH_HW power
    class LED_STATUS,LED_ACTIVITY status
```
 8 â”‚ GND    â”‚ Ground
```

### Internal GPIO Mapping
- **Display**: SPI0 (GPIO 0-3)
- **Joystick**: GPIO 4-8 (Up/Down/Left/Right/OK)
- **JTAG**: GPIO 10-15
- **SD Card**: SPI1 (GPIO 16-19)
- **Power Control**: GPIO 20-22
- **Status LEDs**: GPIO 25-27

---

## Development

### Project Structure
```
KISS-Fuzzer/
â”œâ”€â”€ src/                    # Source code
â”‚   â”œâ”€â”€ main.c             # Main application entry
â”‚   â”œâ”€â”€ display.c/h        # OLED display driver
â”‚   â”œâ”€â”€ ui.c/h            # User interface system
â”‚   â”œâ”€â”€ jtag.c/h          # JTAG/SWD implementation
â”‚   â”œâ”€â”€ wifi.c/h          # Wi-Fi and web server
â”‚   â”œâ”€â”€ power.c/h         # Power management
â”‚   â”œâ”€â”€ storage.c/h       # SD card operations
â”‚   â””â”€â”€ jtag.pio          # PIO assembly for JTAG
â”œâ”€â”€ res/                   # Resources
â”‚   â””â”€â”€ img/              # Images and graphics
â”œâ”€â”€ hardware/             # PCB design files
â”œâ”€â”€ case/                 # 3D printable case files
â”œâ”€â”€ CMakeLists.txt        # Build configuration
â””â”€â”€ README.md            # This file
```

### Development Workflow

```mermaid
flowchart TD
    Start([ğŸš€ Start Development<br/>New Feature/Bug Fix]) --> Clone[ğŸ“¥ Clone Repository<br/>git clone + submodules]
    Clone --> Setup[âš™ï¸ Run Setup Script<br/>Platform Detection<br/>Tool Installation]
    Setup --> Branch[ğŸŒ¿ Create Feature Branch<br/>git checkout -b feature/name]
    
    Branch --> Code{ğŸ’» Development Tasks<br/>Choose Development Type}
    
    %% Development paths
    Code -->|ğŸ†• New Feature| NewMod[ğŸ“¦ Create New Module<br/>Add .c/.h files<br/>Update CMakeLists.txt]
    Code -->|ğŸ› Bug Fix| Debug[ğŸ” Debug Existing Code<br/>Identify Root Cause<br/>Analyze Stack Traces]
    Code -->|âœ¨ Enhancement| Enhance[âš¡ Modify Existing Feature<br/>Improve Performance<br/>Add Functionality]
    Code -->|ğŸ“š Documentation| DocUpdate[ğŸ“– Update Documentation<br/>README â€¢ Sphinx Docs<br/>Code Comments]
    
    NewMod --> WriteCode[âŒ¨ï¸ Write C Code<br/>Follow Coding Standards<br/>Add Doxygen Comments]
    Debug --> WriteCode
    Enhance --> WriteCode
    DocUpdate --> WriteCode
    
    WriteCode --> AddTests[ğŸ§ª Add Unit Tests<br/>Create Test Cases<br/>Mock Hardware Dependencies]
    AddTests --> LocalBuild[ğŸ”¨ Local Build & Test<br/>cmake + make<br/>Run Unit Tests]
    
    LocalBuild --> BuildPass{âœ… Build Success?<br/>No Compilation Errors}
    BuildPass -->|âŒ No| FixBuild[ğŸ”§ Fix Build Errors<br/>Resolve Dependencies<br/>Correct Syntax]
    FixBuild --> LocalBuild
    
    BuildPass -->|âœ… Yes| RunQuality[ğŸ” Run Quality Checks<br/>â€¢ clang-format<br/>â€¢ clang-tidy<br/>â€¢ cppcheck<br/>â€¢ pre-commit hooks]
    
    RunQuality --> QualityPass{ğŸ“Š Quality Checks OK?<br/>No Style/Static Issues}
    QualityPass -->|âŒ No| FixIssues[ğŸ› ï¸ Fix Code Issues<br/>Format Code<br/>Address Warnings<br/>Security Issues]
    FixIssues --> RunQuality
    
    QualityPass -->|âœ… Yes| HWTest[ğŸ”§ Hardware Testing<br/>Flash to Pico W<br/>Test on Real Hardware]
    
    HWTest --> HWPass{ğŸ¯ Hardware Test OK?<br/>Functions Work Correctly}
    HWPass -->|âŒ No| DebugHW[ğŸ› Debug Hardware Issues<br/>Logic Analyzer<br/>Serial Debug Output]
    DebugHW --> WriteCode
    
    HWPass -->|âœ… Yes| Document[ğŸ“ Update Documentation<br/>â€¢ API Reference<br/>â€¢ User Guides<br/>â€¢ Change Log]
    Document --> SecurityAudit[ğŸ”’ Security Audit<br/>Run audit-security.sh<br/>Check for Secrets]
    
    SecurityAudit --> SecurityPass{ğŸ›¡ï¸ Security OK?<br/>No Sensitive Data}
    SecurityPass -->|âŒ No| FixSecurity[ğŸš¨ Fix Security Issues<br/>Remove Secrets<br/>Update .gitignore]
    FixSecurity --> SecurityAudit
    
    SecurityPass -->|âœ… Yes| Commit[ğŸ“‹ Commit Changes<br/>git add + commit<br/>Descriptive Message]
    Commit --> Push[ğŸ“¤ Push to Repository<br/>git push origin<br/>Feature Branch]
    Push --> PR[ğŸ”„ Create Pull Request<br/>GitHub PR<br/>Template & Description]
    
    PR --> CIBuild[ğŸ¤– CI/CD Pipeline<br/>â€¢ GitHub Actions<br/>â€¢ Build Matrix<br/>â€¢ Automated Tests]
    CIBuild --> CIPass{ğŸ¯ CI Success?<br/>All Checks Pass}
    CIPass -->|âŒ No| FixCI[ğŸ”§ Fix CI Issues<br/>Build Failures<br/>Test Failures]
    FixCI --> WriteCode
    
    CIPass -->|âœ… Yes| Review[ğŸ‘¥ Code Review<br/>Peer Review<br/>Maintainer Approval]
    Review --> ReviewPass{ğŸ“‹ Review Approved?<br/>No Change Requests}
    ReviewPass -->|âŒ No| AddressComments[ğŸ’¬ Address Comments<br/>Make Requested Changes<br/>Update Documentation]
    AddressComments --> WriteCode
    
    ReviewPass -->|âœ… Yes| FinalTest[ğŸ§ª Final Integration Test<br/>Full System Test<br/>Regression Testing]
    FinalTest --> TestPass{âœ… Integration OK?<br/>No Regressions}
    TestPass -->|âŒ No| FixIntegration[ğŸ”§ Fix Integration Issues<br/>Resolve Conflicts<br/>Update Dependencies]
    FixIntegration --> WriteCode
    
    TestPass -->|âœ… Yes| Merge[ğŸ¯ Merge to Main<br/>Squash & Merge<br/>Update Version]
    Merge --> Release[ğŸš€ Create Release<br/>Tag Version<br/>Generate Changelog<br/>Build Artifacts]
    Release --> Deploy[ğŸ“¦ Deploy/Distribute<br/>GitHub Releases<br/>Documentation Update]
    Deploy --> End([âœ… Development Complete<br/>Feature Live])
    
    %% Parallel documentation workflow
    DocUpdate --> DocBuild[ğŸ“š Build Documentation<br/>Sphinx Build<br/>Check Links]
    DocBuild --> DocDeploy[ğŸŒ Deploy to Read the Docs<br/>Automatic Deployment<br/>Version Control]
    DocDeploy --> Document
    
    %% Emergency hotfix path
    Code -->|ğŸš¨ Hotfix| Hotfix[ğŸš¨ Emergency Hotfix<br/>Critical Bug Fix<br/>Security Patch]
    Hotfix --> HotfixTest[âš¡ Quick Testing<br/>Minimal Viable Fix<br/>Risk Assessment]
    HotfixTest --> HotfixDeploy[ğŸš€ Emergency Deploy<br/>Fast-track Merge<br/>Immediate Release]
    HotfixDeploy --> End
    
    %% Styling
    classDef start fill:#4caf50,stroke:#2e7d32,stroke-width:3px,color:#fff
    classDef development fill:#2196f3,stroke:#1565c0,stroke-width:2px,color:#fff
    classDef testing fill:#ff9800,stroke:#ef6c00,stroke-width:2px,color:#000
    classDef quality fill:#9c27b0,stroke:#6a1b9a,stroke-width:2px,color:#fff
    classDef review fill:#00bcd4,stroke:#00838f,stroke-width:2px,color:#000
    classDef deploy fill:#4caf50,stroke:#2e7d32,stroke-width:2px,color:#fff
    classDef error fill:#f44336,stroke:#c62828,stroke-width:2px,color:#fff
    classDef decision fill:#ffc107,stroke:#f57f17,stroke-width:2px,color:#000
    classDef hotfix fill:#e91e63,stroke:#ad1457,stroke-width:2px,color:#fff
    classDef documentation fill:#795548,stroke:#5d4037,stroke-width:2px,color:#fff
    
    class Start,End start
    class Code,NewMod,Debug,Enhance,WriteCode development
    class AddTests,LocalBuild,HWTest,FinalTest testing
    class RunQuality,SecurityAudit quality
    class Review,PR review
    class Merge,Release,Deploy deploy
    class FixBuild,FixIssues,DebugHW,FixSecurity,FixCI,FixIntegration error
    class BuildPass,QualityPass,HWPass,SecurityPass,CIPass,ReviewPass,TestPass decision
    class Hotfix,HotfixTest,HotfixDeploy hotfix
    class DocUpdate,Document,DocBuild,DocDeploy documentation
```

### Quality Assurance Process

```mermaid
flowchart LR
    subgraph "Pre-Commit Validation"
        direction TB
        PC1[ğŸ¨ clang-format<br/>Code Formatting<br/>Consistent Style]
        PC2[ğŸ” cppcheck<br/>Static Analysis<br/>Bug Detection]
        PC3[âš¡ clang-tidy<br/>Linting & Modernization<br/>Best Practices]
        PC4[ğŸ§ª Unit Tests<br/>Automated Testing<br/>Code Coverage]
        PC5[ğŸ”’ Security Scan<br/>Credential Detection<br/>Vulnerability Check]
        
        PC1 --> PC2
        PC2 --> PC3
        PC3 --> PC4
        PC4 --> PC5
    end
    
    subgraph "Continuous Integration Pipeline"
        direction TB
        CI1[ğŸ”¨ Multi-Platform Build<br/>â€¢ macOS (ARM64)<br/>â€¢ Linux (x86_64)<br/>â€¢ Windows (MSVC)]
        CI2[ğŸ§ª Automated Test Suite<br/>â€¢ Unit Tests<br/>â€¢ Integration Tests<br/>â€¢ Hardware Mocks]
        CI3[ğŸ“Š Static Analysis<br/>â€¢ Code Quality Metrics<br/>â€¢ Complexity Analysis<br/>â€¢ Maintainability Index]
        CI4[ğŸ“¦ Artifact Generation<br/>â€¢ Firmware Binary (.uf2)<br/>â€¢ Documentation (HTML)<br/>â€¢ Release Package]
        CI5[ğŸ›¡ï¸ Security Validation<br/>â€¢ Dependency Scanning<br/>â€¢ SAST Analysis<br/>â€¢ License Compliance]
        
        CI1 --> CI2
        CI2 --> CI3
        CI3 --> CI4
        CI4 --> CI5
    end
    
    subgraph "Manual Testing & Validation"
        direction TB
        MT1[ğŸ”§ Hardware-in-Loop Tests<br/>â€¢ Real Pico W Testing<br/>â€¢ JTAG Target Validation<br/>â€¢ Power System Verification]
        MT2[âš¡ Performance Testing<br/>â€¢ JTAG Speed Benchmarks<br/>â€¢ Memory Usage Analysis<br/>â€¢ Battery Life Testing]
        MT3[ğŸ”’ Security Assessment<br/>â€¢ Penetration Testing<br/>â€¢ Vulnerability Assessment<br/>â€¢ Compliance Validation]
        MT4[ğŸ‘¥ User Acceptance Testing<br/>â€¢ UI/UX Validation<br/>â€¢ Documentation Review<br/>â€¢ Field Testing]
        MT5[ğŸŒ Compatibility Testing<br/>â€¢ Target Device Matrix<br/>â€¢ Protocol Compliance<br/>â€¢ Interoperability]
        
        MT1 --> MT2
        MT2 --> MT3
        MT3 --> MT4
        MT4 --> MT5
    end
    
    subgraph "Quality Gates & Metrics"
        direction TB
        QG1[ğŸ“ˆ Code Coverage<br/>Minimum: 80%<br/>Target: 90%+]
        QG2[ğŸ¯ Performance Goals<br/>â€¢ Boot Time: <3s<br/>â€¢ JTAG Speed: 10MHz<br/>â€¢ Battery: 8+ hours]
        QG3[ğŸ› Bug Density<br/>Maximum: 1 bug/KLOC<br/>Critical: 0 bugs]
        QG4[ğŸ“š Documentation<br/>â€¢ API Coverage: 100%<br/>â€¢ User Guide: Complete<br/>â€¢ Examples: Working]
        QG5[ğŸ”’ Security Score<br/>â€¢ No High/Critical CVEs<br/>â€¢ Secrets Scanning: Pass<br/>â€¢ Static Analysis: Pass]
        
        QG1 --> QG2
        QG2 --> QG3
        QG3 --> QG4
        QG4 --> QG5
    end
    
    subgraph "Release Readiness Checklist"
        direction TB
        RC1[âœ… All Tests Pass<br/>â€¢ Unit Tests: 100%<br/>â€¢ Integration: 100%<br/>â€¢ Hardware: Validated]
        RC2[âœ… Quality Metrics Met<br/>â€¢ Coverage Goals<br/>â€¢ Performance Targets<br/>â€¢ Security Standards]
        RC3[âœ… Documentation Complete<br/>â€¢ User Guides Updated<br/>â€¢ API Reference Current<br/>â€¢ Change Log Prepared]
        RC4[âœ… Security Validated<br/>â€¢ No Known Vulnerabilities<br/>â€¢ Penetration Test Pass<br/>â€¢ Compliance Verified]
        RC5[âœ… Stakeholder Approval<br/>â€¢ Code Review Complete<br/>â€¢ Product Owner Sign-off<br/>â€¢ Legal Clearance]
        
        RC1 --> RC2
        RC2 --> RC3
        RC3 --> RC4
        RC4 --> RC5
    end
    
    %% Flow connections
    PC5 --> CI1
    CI5 --> MT1
    MT5 --> QG1
    QG5 --> RC1
    RC5 --> RELEASE[ğŸš€ Release Ready<br/>Deploy to Production]
    
    %% Failure paths
    PC1 -.->|âŒ Fails| FIX1[ğŸ”§ Fix Formatting<br/>Auto-format Code]
    PC2 -.->|âŒ Fails| FIX2[ğŸ”§ Fix Static Issues<br/>Address Warnings]
    PC3 -.->|âŒ Fails| FIX3[ğŸ”§ Fix Linting Issues<br/>Modern C++ Practices]
    PC4 -.->|âŒ Fails| FIX4[ğŸ”§ Fix Test Failures<br/>Debug & Update Tests]
    
    CI1 -.->|âŒ Fails| FIX5[ğŸ”§ Fix Build Issues<br/>Platform Compatibility]
    CI2 -.->|âŒ Fails| FIX6[ğŸ”§ Fix Test Issues<br/>Environment Setup]
    CI3 -.->|âŒ Fails| FIX7[ğŸ”§ Fix Quality Issues<br/>Code Refactoring]
    
    MT1 -.->|âŒ Fails| FIX8[ğŸ”§ Fix Hardware Issues<br/>Hardware Debugging]
    MT3 -.->|âŒ Fails| FIX9[ğŸ”§ Fix Security Issues<br/>Vulnerability Remediation]
    
    FIX1 --> PC1
    FIX2 --> PC2
    FIX3 --> PC3
    FIX4 --> PC4
    FIX5 --> CI1
    FIX6 --> CI2
    FIX7 --> CI3
    FIX8 --> MT1
    FIX9 --> MT3
    
    %% Styling
    classDef precommit fill:#e3f2fd,stroke:#1976d2,stroke-width:2px,color:#000
    classDef ci fill:#e8f5e8,stroke:#388e3c,stroke-width:2px,color:#000
    classDef manual fill:#fff3e0,stroke:#f57c00,stroke-width:2px,color:#000
    classDef quality fill:#fce4ec,stroke:#c2185b,stroke-width:2px,color:#000
    classDef release fill:#f3e5f5,stroke:#7b1fa2,stroke-width:2px,color:#000
    classDef fix fill:#ffebee,stroke:#d32f2f,stroke-width:1px,color:#000
    classDef ready fill:#4caf50,stroke:#2e7d32,stroke-width:3px,color:#fff
    
    class PC1,PC2,PC3,PC4,PC5 precommit
    class CI1,CI2,CI3,CI4,CI5 ci
    class MT1,MT2,MT3,MT4,MT5 manual
    class QG1,QG2,QG3,QG4,QG5 quality
    class RC1,RC2,RC3,RC4,RC5 release
    class FIX1,FIX2,FIX3,FIX4,FIX5,FIX6,FIX7,FIX8,FIX9 fix
    class RELEASE ready
```

### Adding New Features

1. **Create Module**: Add new .c/.h files in `src/`
2. **Update CMake**: Add sources to `CMakeLists.txt`
3. **FreeRTOS Task**: Create dedicated task for new functionality
4. **Inter-task Communication**: Use queues/semaphores for data sharing
5. **Documentation**: Add Doxygen comments for all functions

### Coding Standards
- **Language**: C99 with GCC extensions
- **Style**: 4-space indentation, snake_case naming
- **Documentation**: Doxygen-style comments for all public functions
- **Error Handling**: Always check return values and handle errors gracefully
- **Memory Management**: Use FreeRTOS heap, avoid dynamic allocation in ISRs

---

## Hardware Assembly

### PCB Specifications
- **Layers**: 4-layer PCB with controlled impedance
- **Size**: 85mm Ã— 55mm (credit card size)
- **Thickness**: 1.6mm with HASL finish
- **Components**: All surface-mount for compact design

### Case Design
- **Material**: Translucent purple resin (SLA 3D printing)
- **Finish**: Smooth surface with minimal layer lines
- **Features**: Snap-fit assembly, integrated button caps
- **Cutouts**: Precise tolerances for connectors and display

### Assembly Steps
1. **PCB Population**: Solder all SMD components (use stencil for efficiency)
2. **Programming**: Flash bootloader and test firmware
3. **Case Preparation**: Remove support material, test fit
4. **Final Assembly**: Install PCB, battery, and close case
5. **Quality Control**: Test all functions and calibrate display

---

## Technical Deep Dive

### PIO Implementation
The RP2040's Programmable I/O (PIO) enables high-speed, deterministic JTAG/SWD communication:

```asm
; JTAG Clock Generation - 10 MHz
.program jtag_clock
    set pins, 1    ; TCK high
    wait 1 gpio 0  ; Wait for ready signal  
    set pins, 0    ; TCK low
    wait 0 gpio 0  ; Wait for ready signal
```

### Memory Management
FreeRTOS heap configuration optimized for embedded constraints:
- **Heap Size**: 128KB for tasks and buffers
- **Stack Sizes**: UI (2KB), JTAG (4KB), Wi-Fi (8KB)
- **DMA Buffers**: Dedicated regions for high-speed transfers

### Power Optimization
- **Sleep Modes**: Automatic CPU scaling based on activity
- **Wi-Fi Management**: Connection keep-alive with power saving
- **Display**: Automatic timeout and brightness control
- **Battery Life**: 8+ hours typical usage, 48+ hours standby

---

## ğŸ¤ Contributing

We welcome contributions from the hardware hacking and embedded development community!

### How to Contribute
1. **Fork** the repository
2. **Create** a feature branch (`git checkout -b feature/amazing-feature`)
3. **Commit** your changes (`git commit -m 'Add amazing feature'`)
4. **Push** to the branch (`git push origin feature/amazing-feature`)
5. **Open** a Pull Request

### Development Areas
- **Protocol Support**: Additional debug interfaces (SPI, I2C, UART)
- **Fuzzing Algorithms**: Advanced fuzzing strategies
- **Hardware Mods**: Power glitching improvements
- **Web Interface**: Enhanced UI/UX features
- **Documentation**: Tutorials and use cases

---

## Legal & Disclaimer

### Educational Purpose
KISS Fuzzer is designed for:
- **Security Research**: Authorized penetration testing
- **Education**: Learning hardware security concepts  
- **Development**: Debugging embedded systems
- **Compliance**: Security assessment and validation

### Responsible Use
- Only use on systems you own or have explicit permission to test
- Respect local laws and regulations regarding security tools
- Follow responsible disclosure for any vulnerabilities found
- Do not use for malicious purposes or unauthorized access

### License
This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

---

## ğŸ“ Support & Community

### Getting Help
- **Documentation**: Check this README and inline code comments
- **Issues**: Report bugs and request features on GitHub Issues
- **Discussions**: Join the community discussion forum
- **Discord**: Real-time chat with other users and developers

### Links
- **GitHub**: [https://github.com/your-username/KISS-Fuzzer](https://github.com/your-username/KISS-Fuzzer)
- **Documentation**: [https://kiss-fuzzer.readthedocs.io](https://kiss-fuzzer.readthedocs.io)
- **Hardware Files**: Available in the `hardware/` directory
- **3D Models**: STL files in the `case/` directory

---

<p align="center">
  Made with ğŸ’œ by the hardware security community<br>
  <em>"Keep It Simple, Silly - but make it powerful"</em>
</p>
