design_1_processing_system7_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_2/sim/design_1_axi_gpio_0_2.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_1/sim/design_1_axi_gpio_1_1.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_2/sim/design_1_axi_gpio_1_2.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_3/sim/design_1_axi_gpio_1_3.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_4.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_4/sim/design_1_axi_gpio_1_4.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_5.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_5/sim/design_1_axi_gpio_1_5.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_6.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_6/sim/design_1_axi_gpio_1_6.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_7.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_7/sim/design_1_axi_gpio_1_7.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_ALU_0_4.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ALU_0_4/sim/design_1_ALU_0_4.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_xbar_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_rst_ps7_0_100M_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_1/sim/design_1_rst_ps7_0_100M_1.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
