#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Nov  4 17:03:40 2023
# Process ID: 8200
# Current directory: G:/FPGA/FIFO/vivado_prj/FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14248 G:\FPGA\FIFO\vivado_prj\FIFO\FIFO.xpr
# Log file: G:/FPGA/FIFO/vivado_prj/FIFO/vivado.log
# Journal file: G:/FPGA/FIFO/vivado_prj/FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.xpr
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {256} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {256} CONFIG.Enable_ECC {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Use_Dout_Reset {true} CONFIG.Almost_Full_Flag {true} CONFIG.Almost_Empty_Flag {true} CONFIG.Data_Count_Width {8} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {8} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {8} CONFIG.Full_Threshold_Assert_Value {253} CONFIG.Full_Threshold_Negate_Value {252} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files g:/FPGA/FIFO/vivado_prj/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target all [get_files  g:/FPGA/FIFO/vivado_prj/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files g:/FPGA/FIFO/vivado_prj/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/FPGA/FIFO/vivado_prj/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs fifo_generator_0_synth_1 -jobs 16
wait_on_run fifo_generator_0_synth_1
export_simulation -of_objects [get_files g:/FPGA/FIFO/vivado_prj/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.ip_user_files/sim_scripts -ip_user_files_dir G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.ip_user_files -ipstatic_source_dir G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.cache/compile_simlib/modelsim} {questa=G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.cache/compile_simlib/questa} {riviera=G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.cache/compile_simlib/riviera} {activehdl=G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.USE_LOCKED {true} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {151.636} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files g:/FPGA/FIFO/vivado_prj/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  g:/FPGA/FIFO/vivado_prj/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files g:/FPGA/FIFO/vivado_prj/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/FPGA/FIFO/vivado_prj/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 16
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files g:/FPGA/FIFO/vivado_prj/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.ip_user_files/sim_scripts -ip_user_files_dir G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.ip_user_files -ipstatic_source_dir G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.cache/compile_simlib/modelsim} {questa=G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.cache/compile_simlib/questa} {riviera=G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.cache/compile_simlib/riviera} {activehdl=G:/FPGA/FIFO/vivado_prj/FIFO/FIFO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {G:/FPGA/FIFO/rtl/fifo_rd.v G:/FPGA/FIFO/rtl/fifo.v G:/FPGA/FIFO/rtl/fifo_wr.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse G:/FPGA/FIFO/sim/tb_fifo.v
update_compile_order -fileset sim_1
launch_simulation
source fifo.tcl
relaunch_sim
relaunch_sim
set_property source_mgmt_mode All [current_project]
launch_simulation
update_compile_order -fileset sim_1
relaunch_sim
relaunch_sim
reset_simulation -simset sim_1 -mode behavioral
relaunch_sim
close_sim
