\doxysection{stm32f4xx\+\_\+dma.\+c File Reference}
\hypertarget{stm32f4xx__dma_8c}{}\label{stm32f4xx__dma_8c}\index{stm32f4xx\_dma.c@{stm32f4xx\_dma.c}}


This file provides firmware functions to manage the following functionalities of the Direct Memory Access controller (DMA)\+: ~\newline
  


{\ttfamily \#include "{}stm32f4xx\+\_\+dma.\+h"{}}\newline
{\ttfamily \#include "{}stm32f4xx\+\_\+rcc.\+h"{}}\newline
{\ttfamily \#include "{}stm32f4xx\+\_\+conf.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a_ga65f8cdee3cc2302bafb0a32a15692a81}{TRANSFER\+\_\+\+IT\+\_\+\+ENABLE\+\_\+\+MASK}}
\item 
\#define \mbox{\hyperlink{group___d_m_a_ga0a11ce367da8e19eb27cf7f129da4b3d}{DMA\+\_\+\+Stream0\+\_\+\+IT\+\_\+\+MASK}}
\item 
\#define \mbox{\hyperlink{group___d_m_a_ga145798f7c0cffc0effe3b6588f7a5812}{DMA\+\_\+\+Stream1\+\_\+\+IT\+\_\+\+MASK}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___d_m_a_ga0a11ce367da8e19eb27cf7f129da4b3d}{DMA\+\_\+\+Stream0\+\_\+\+IT\+\_\+\+MASK}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___d_m_a_gab7e71eaed70613ad592acfb37eb37777}{DMA\+\_\+\+Stream2\+\_\+\+IT\+\_\+\+MASK}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___d_m_a_ga0a11ce367da8e19eb27cf7f129da4b3d}{DMA\+\_\+\+Stream0\+\_\+\+IT\+\_\+\+MASK}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___d_m_a_ga83a5c838038ce61242f8beaf8d9fff43}{DMA\+\_\+\+Stream3\+\_\+\+IT\+\_\+\+MASK}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___d_m_a_ga0a11ce367da8e19eb27cf7f129da4b3d}{DMA\+\_\+\+Stream0\+\_\+\+IT\+\_\+\+MASK}} $<$$<$ 22)
\item 
\#define \mbox{\hyperlink{group___d_m_a_ga55d28ead27e0af7d17db2b749695abe2}{DMA\+\_\+\+Stream4\+\_\+\+IT\+\_\+\+MASK}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___d_m_a_ga0a11ce367da8e19eb27cf7f129da4b3d}{DMA\+\_\+\+Stream0\+\_\+\+IT\+\_\+\+MASK}} \texorpdfstring{$\vert$}{|} (uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a_gaceb30b7dcde1275d843ea932a00f44d7}{DMA\+\_\+\+Stream5\+\_\+\+IT\+\_\+\+MASK}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___d_m_a_ga145798f7c0cffc0effe3b6588f7a5812}{DMA\+\_\+\+Stream1\+\_\+\+IT\+\_\+\+MASK}} \texorpdfstring{$\vert$}{|} (uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a_ga085aa754247e62f4b95111ea4ebf4f6f}{DMA\+\_\+\+Stream6\+\_\+\+IT\+\_\+\+MASK}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___d_m_a_gab7e71eaed70613ad592acfb37eb37777}{DMA\+\_\+\+Stream2\+\_\+\+IT\+\_\+\+MASK}} \texorpdfstring{$\vert$}{|} (uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a_ga1fe8cb133c442e62bd082adee93a890e}{DMA\+\_\+\+Stream7\+\_\+\+IT\+\_\+\+MASK}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___d_m_a_ga83a5c838038ce61242f8beaf8d9fff43}{DMA\+\_\+\+Stream3\+\_\+\+IT\+\_\+\+MASK}} \texorpdfstring{$\vert$}{|} (uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___d_m_a_ga802b72c1de784e703af80a6910592a5e}{TRANSFER\+\_\+\+IT\+\_\+\+MASK}}~(uint32\+\_\+t)0x0\+F3\+C0\+F3C
\item 
\#define \mbox{\hyperlink{group___d_m_a_ga375c64407de662589e2b12ac4e5e0489}{HIGH\+\_\+\+ISR\+\_\+\+MASK}}~(uint32\+\_\+t)0x20000000
\item 
\#define \mbox{\hyperlink{group___d_m_a_ga1092a089e682f72660b95df5ee92a167}{RESERVED\+\_\+\+MASK}}~(uint32\+\_\+t)0x0\+F7\+D0\+F7D
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___d_m_a___group1_ga38d4a4ab8990299f8a6cf064e1e811d0}{DMA\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx)
\begin{DoxyCompactList}\small\item\em Deinitialize the DMAy Streamx registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___group1_gaced8a4149acfb0a50b50e63273a87148}{DMA\+\_\+\+Init}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMA\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the DMAy Streamx according to the specified parameters in the DMA\+\_\+\+Init\+Struct structure. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___group1_ga0f7f95f750a90a6824f4e9b6f58adc7e}{DMA\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMA\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each DMA\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___group1_gab2bea22f9f6dc62fdd7afb385a0c1f73}{DMA\+\_\+\+Cmd}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified DMAy Streamx. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___group1_ga210a9861460b3c9b3fa14fdc1a949744}{DMA\+\_\+\+Periph\+Inc\+Offset\+Size\+Config}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+Pincos)
\begin{DoxyCompactList}\small\item\em Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-\/bit aligned addresses). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___group1_ga77f7628f6be9d6d088127eceb090b8b2}{DMA\+\_\+\+Flow\+Controller\+Config}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+Flow\+Ctrl)
\begin{DoxyCompactList}\small\item\em Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___group2_ga6a11a2c951cff59b125ba8857d44e3f3}{DMA\+\_\+\+Set\+Curr\+Data\+Counter}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint16\+\_\+t Counter)
\begin{DoxyCompactList}\small\item\em Writes the number of data units to be transferred on the DMAy Streamx. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___d_m_a___group2_ga4a76444a92423f5f15a4328738d6dc46}{DMA\+\_\+\+Get\+Curr\+Data\+Counter}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx)
\begin{DoxyCompactList}\small\item\em Returns the number of remaining data units in the current DMAy Streamx transfer. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___group3_ga8d0957e50302efaf48a16c62d14c9ca8}{DMA\+\_\+\+Double\+Buffer\+Mode\+Config}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t Memory1\+Base\+Addr, uint32\+\_\+t DMA\+\_\+\+Current\+Memory)
\begin{DoxyCompactList}\small\item\em Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___group3_ga7fe09e62ea3125db384829dab59ebe3e}{DMA\+\_\+\+Double\+Buffer\+Mode\+Cmd}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the double buffer mode for the selected DMA stream. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___group3_ga4ebcffd32eb6968ac61cfb64a6bae258}{DMA\+\_\+\+Memory\+Target\+Config}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t Memory\+Base\+Addr, uint32\+\_\+t DMA\+\_\+\+Memory\+Target)
\begin{DoxyCompactList}\small\item\em Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the DMA Stream is enabled and when the transfer is ongoing. ~\newline
 \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___d_m_a___group3_ga74b6624f9faa2f43c9369ddbdeab241c}{DMA\+\_\+\+Get\+Current\+Memory\+Target}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx)
\begin{DoxyCompactList}\small\item\em Returns the current memory target used by double buffer transfer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} \mbox{\hyperlink{group___d_m_a___group4_gaa4d631cdd6cd020106435f30c0c6fb15}{DMA\+\_\+\+Get\+Cmd\+Status}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx)
\begin{DoxyCompactList}\small\item\em Returns the status of EN bit for the specified DMAy Streamx. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___d_m_a___group4_ga9893809a7067861ec111f7d712ebf28d}{DMA\+\_\+\+Get\+FIFOStatus}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx)
\begin{DoxyCompactList}\small\item\em Returns the current DMAy Streamx FIFO filled level. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status}} \mbox{\hyperlink{group___d_m_a___group4_ga10cfc0fe31d64a1fd8fb3efb4ae2a411}{DMA\+\_\+\+Get\+Flag\+Status}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified DMAy Streamx flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___group4_ga510d62b4051f5a5de164e84b266b851d}{DMA\+\_\+\+Clear\+Flag}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the DMAy Streamx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___group4_gab9c469a3f5d4aca5c97dee798ffc2f05}{DMA\+\_\+\+ITConfig}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+IT, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified DMAy Streamx interrupts. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga39d4411201fb731279ad5a409b2b80d7}{ITStatus}} \mbox{\hyperlink{group___d_m_a___group4_gad0ccf5f6548bd7cf8f2cae30393bb716}{DMA\+\_\+\+Get\+ITStatus}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified DMAy Streamx interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___d_m_a___group4_gad5433018889cd36140d98bb380c4e76e}{DMA\+\_\+\+Clear\+ITPending\+Bit}} (\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the DMAy Streamx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file provides firmware functions to manage the following functionalities of the Direct Memory Access controller (DMA)\+: ~\newline
 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011
\begin{DoxyItemize}
\item Initialization and Configuration
\item Data Counter
\item Double Buffer mode configuration and command ~\newline

\item Interrupts and flags management
\end{DoxyItemize}
\end{DoxyDate}
\begin{DoxyVerb}*      
*          ===================================================================      
*                                 How to use this driver
*          =================================================================== 
*          1. Enable The DMA controller clock using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA1, ENABLE)
*             function for DMA1 or using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2, ENABLE)
*             function for DMA2.
*
*          2. Enable and configure the peripheral to be connected to the DMA Stream
*             (except for internal SRAM / FLASH memories: no initialization is 
*             necessary). 
*        
*          3. For a given Stream, program the required configuration through following parameters:   
*             Source and Destination addresses, Transfer Direction, Transfer size, Source and Destination 
*             data formats, Circular or Normal mode, Stream Priority level, Source and Destination 
*             Incrementation mode, FIFO mode and its Threshold (if needed), Burst mode for Source and/or 
*             Destination (if needed) using the DMA_Init() function.
*             To avoid filling un-nesecessary fields, you can call DMA_StructInit() function
*             to initialize a given structure with default values (reset values), the modify
*             only necessary fields (ie. Source and Destination addresses, Transfer size and Data Formats).
*
*          4. Enable the NVIC and the corresponding interrupt(s) using the function 
*             DMA_ITConfig() if you need to use DMA interrupts. 
*
*          5. Optionally, if the Circular mode is enabled, you can use the Double buffer mode by configuring 
*             the second Memory address and the first Memory to be used through the function 
*             DMA_DoubleBufferModeConfig(). Then enable the Double buffer mode through the function
*             DMA_DoubleBufferModeCmd(). These operations must be done before step 6.
*    
*          6. Enable the DMA stream using the DMA_Cmd() function. 
*                
*          7. Activate the needed Stream Request using PPP_DMACmd() function for
*             any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...)
*             The function allowing this operation is provided in each PPP peripheral
*             driver (ie. SPI_DMACmd for SPI peripheral).
*             Once the Stream is enabled, it is not possible to modify its configuration
*             unless the stream is stopped and disabled.
*             After enabling the Stream, it is advised to monitor the EN bit status using
*             the function DMA_GetCmdStatus(). In case of configuration errors or bus errors
*             this bit will remain reset and all transfers on this Stream will remain on hold.      
*
*          8. Optionally, you can configure the number of data to be transferred
*             when the Stream is disabled (ie. after each Transfer Complete event
*             or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter().
*             And you can get the number of remaining data to be transferred using 
*             the function DMA_GetCurrDataCounter() at run time (when the DMA Stream is
*             enabled and running).  
*                   
*          9. To control DMA events you can use one of the following 
*              two methods:
*               a- Check on DMA Stream flags using the function DMA_GetFlagStatus().  
*               b- Use DMA interrupts through the function DMA_ITConfig() at initialization
*                  phase and DMA_GetITStatus() function into interrupt routines in
*                  communication phase.  
*              After checking on a flag you should clear it using DMA_ClearFlag()
*              function. And after checking on an interrupt event you should 
*              clear it using DMA_ClearITPendingBit() function.    
*              
*          10. Optionally, if Circular mode and Double Buffer mode are enabled, you can modify
*              the Memory Addresses using the function DMA_MemoryTargetConfig(). Make sure that
*              the Memory Address to be modified is not the one currently in use by DMA Stream.
*              This condition can be monitored using the function DMA_GetCurrentMemoryTarget().
*              
*          11. Optionally, Pause-Resume operations may be performed:
*              The DMA_Cmd() function may be used to perform Pause-Resume operation. When a 
*              transfer is ongoing, calling this function to disable the Stream will cause the 
*              transfer to be paused. All configuration registers and the number of remaining 
*              data will be preserved. When calling again this function to re-enable the Stream, 
*              the transfer will be resumed from the point where it was paused.          
*                 
* @note   Memory-to-Memory transfer is possible by setting the address of the memory into
*         the Peripheral registers. In this mode, Circular mode and Double Buffer mode
*         are not allowed.
*  
* @note   The FIFO is used mainly to reduce bus usage and to allow data packing/unpacking: it is
*         possible to set different Data Sizes for the Peripheral and the Memory (ie. you can set
*         Half-Word data size for the peripheral to access its data register and set Word data size
*         for the Memory to gain in access time. Each two Half-words will be packed and written in
*         a single access to a Word in the Memory).
*    
* @note  When FIFO is disabled, it is not allowed to configure different Data Sizes for Source
*        and Destination. In this case the Peripheral Data Size will be applied to both Source
*        and Destination.               
*
*  \end{DoxyVerb}


\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }