make -C  ../..//Tests/elf_to_hex
make[1]: Entering directory '/home/michal/CHERI_FPGA/Flute/Tests/elf_to_hex'
make[1]: 'elf_to_hex' is up to date.
make[1]: Leaving directory '/home/michal/CHERI_FPGA/Flute/Tests/elf_to_hex'
../..//Tests/elf_to_hex/elf_to_hex  /home/michal/CHERI_FPGA/Flute/Tests/isa/riscv-example  Mem.hex
c_mem_load_elf: /home/michal/CHERI_FPGA/Flute/Tests/isa/riscv-example is a 64-bit ELF file
Section .text           : addr         80000000 to addr         800000ec; size 0x      ec (= 236) bytes
Section .rodata         : addr         800000f0 to addr         800000fe; size 0x       e (= 14) bytes
Section .sdata          : addr         80000100 to addr         80000108; size 0x       8 (= 8) bytes
Section .riscv.attributes: Ignored
Section .comment        : Ignored
Section .symtab         : Searching for addresses of '_start', 'exit' and 'tohost' symbols
Writing symbols to:    symbol_table.txt
    No 'exit' label found
    No 'tohost' symbol found
Section .strtab         : Ignored
Section .shstrtab       : Ignored
Min addr:                    80000000 (hex)
Max addr:                    80000107 (hex)
Writing mem hex to file 'Mem.hex'
Subtracting 0x80000000 base from addresses
./exe_HW_sim  +v1  +exit
Enabling waves into vcd/vlt_dump.vcd...
1:TOP.mkTop_HW_Side.soc_top.rl_reset_start_initial ...
1: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.ma_ddr4_ready: Enabling MMU_Cache
================================================================
Bluespec RISC-V WindSoC simulation v1.2
Copyright (c) 2017-2020 Bluespec, Inc. All Rights Reserved.
================================================================
INFO: watch_tohost = 0, tohost_addr = 0x0
1: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.ma_ddr4_ready: Enabling MMU_Cache
1: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.set_watch_tohost: watch 0, addr 0
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
2: Core.rl_cpu_hart0_reset_from_soc_start
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
CPU: Bluespec  RISC-V  Flute  v3.0 (RV64)
Copyright (c) 2016-2020 Bluespec, Inc. All Rights Reserved.
================================================================
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
4: Near_Mem.rl_reset
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
5: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.cache_tlb.rl_flush
5: I_MMU_Cache: cache size 8 KB, associativity 2, line size 32 bytes (= 4 XLEN words)
5: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.cache_tlb.rl_flush
5: D_MMU_Cache: cache size 8 KB, associativity 2, line size 32 bytes (= 4 XLEN words)
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
69: I_MMU_Cache.rl_reset: 64 sets x 2 ways: all tag states reset to CTAG_EMPTY
69: D_MMU_Cache.rl_reset: 64 sets x 2 ways: all tag states reset to CTAG_EMPTY
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
70: Near_Mem.rl_reset_complete
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
MapLookup - index: 01, key: 00000
MMU_Cache req for addr 0000000000001000, data_not_instruction 0, resetting 0
513: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x1000 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
512: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_reset_complete: restart at PC = 0x1000
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x1000  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    fa_stageF_redirect: minstret:0  new_pc:1000  new_is_cap_mode:0  cur_priv:3, epoch 0->1
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
514: Near_Mem_IO_AXI4.set_addr_map: addr_base 0x2000000 addr_lim 0x200c000
514: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1000
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x0  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_EMPTY, --)
        CSet 0x0, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001000, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Read Miss: -> CACHE_START_REFILL.
514: Core.rl_cpu_hart0_reset_complete
================================================================
513: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
513: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
515: Mem_Controller.set_addr_map: addr_base 0x80000000 addr_lim 0xc0000000
  SoC address map:
  Boot ROM:        0x1000 .. 0x2000
  Mem0 Controller: 0x80000000 .. 0xc0000000
  UART0:           0xc0000000 .. 0xc0000080
515:TOP.mkTop_HW_Side.soc_top.rl_reset_complete_initial
515: I_MMU_Cache.rl_start_cache_refill: 
5150            To fabric: AXI4_ARFlit { arid: 'h00, araddr: 'h0000000000001000, arlen: 'h07, arsize: AXI4_Size { val: 'h3 }, arburst: INCR, arlock: NORMAL, arcache: 'h0, arprot: 'h0, arqos: 'h0, arregion: 'h0, aruser: 'h0 }
    Victim way 1; => CACHE_REFILL
================================================================
514: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
514: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
515: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
515: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
516: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
516: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
517: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
517: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
518: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
518: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
519: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
519: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
520: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
520: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
521: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
521: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
522: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
522: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
523: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
523: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
524: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
524: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
525: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
525: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
526: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
526: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
527: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
527: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
528: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
528: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
529: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
529: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
530: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
530: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
================================================================
531: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
531: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    => CACHE_REREQ
================================================================
532: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
532: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
533: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000000001000
----------------
533: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
MapLookup - index: 01, key: 00000
MMU_Cache req for addr 0000000000001004, data_not_instruction 0, resetting 0
535: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1000
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x0  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001000, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
535: I_MMU_Cache.drive_mem_rsp: addr 0x1000 ld_val 0x182b283f14025730202859300000297 st_amo_val 0x0
        Read-hit: addr 0x1000 centry 0x182b283f14025730202859300000297
535: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x1004 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
534: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001000 is_cap_mode:0  priv:3  epoch:1  instr:00000297  pred_fetch_addr:0000000000001004  pred_is_cap_mode:0}
----------------
534: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x1004  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x0aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
MapLookup - index: 01, key: 00000
MMU_Cache req for addr 0000000000001008, data_not_instruction 0, resetting 0
536: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1004
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x0  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001004, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
536: I_MMU_Cache.drive_mem_rsp: addr 0x1004 ld_val 0x182b283f14025730202859300000297 st_amo_val 0x0
        Read-hit: addr 0x1004 centry 0x182b283f14025730202859300000297
536: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x1008 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
535: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0xfe0002aaaaaaaaaa instr 0x55555555 priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:1000 cap_mode:0  priv:3  epoch:1  instr:297  pred_fetch_addr:1004  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001004 is_cap_mode:0  priv:3  epoch:1  instr:02028593  pred_fetch_addr:0000000000001008  pred_is_cap_mode:0}
----------------
535: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x1008  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000000010000003fffc7ffffd10000003f00000000000000000
MapLookup - index: 01, key: 00000
MMU_Cache req for addr 000000000000100c, data_not_instruction 0, resetting 0
537: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1008
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x0  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001008, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
537: I_MMU_Cache.drive_mem_rsp: addr 0x1008 ld_val 0x182b283f14025730202859300000297 st_amo_val 0x0
        Read-hit: addr 0x1008 centry 0x182b283f14025730202859300000297
537: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x100c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
536: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0xfe0002aaaaaaaaaa instr 0xaaaaaaaa priv 1
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001000 instr 0x00000297 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000000001000  instr:00000297  priv:3
            op_stage2:OP_Stage2_ALU  rd:5
            addr:0000000000000000  val1:00000000000001000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:1004 cap_mode:0  priv:3  epoch:1  instr:2028593  pred_fetch_addr:1008  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001008 is_cap_mode:0  priv:3  epoch:1  instr:f1402573  pred_fetch_addr:000000000000100c  pred_is_cap_mode:0}
----------------
536: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
5370    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000000001000  instr:00000297  priv:3
            op_stage2:OP_Stage2_ALU  rd:5
            addr:0000000000000000  val1:00000000000001000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x100c  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000000010040003fffc7ffffd10000003f00000000000000000
MapLookup - index: 01, key: 00000
MMU_Cache req for addr 0000000000001010, data_not_instruction 0, resetting 0
538: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 100c
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x0  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000000000100c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
538: I_MMU_Cache.drive_mem_rsp: addr 0x100c ld_val 0x182b283f14025730202859300000297 st_amo_val 0x0
        Read-hit: addr 0x100c centry 0x182b283f14025730202859300000297
538: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x1010 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
537: Pipeline State:  minstret:0  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001000 instr 0x00000297 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000000001000  instr:00000297  priv:3
        rd_valid:True  grd:5  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000001000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000001000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 5 rd_val:v: False a: 'h0000000000001000 o: 'h0000000000001000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001004 instr 0x02028593 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000000001004  instr:02028593  priv:3
            op_stage2:OP_Stage2_ALU  rd:11
            addr:0000000000001000  val1:00000000000001020000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:1008 cap_mode:0  priv:3  epoch:1  instr:f1402573  pred_fetch_addr:100c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000000000100c is_cap_mode:0  priv:3  epoch:1  instr:0182b283  pred_fetch_addr:0000000000001010  pred_is_cap_mode:0}
----------------
537: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000000001000  instr:00000297  priv:3
        rd_valid:True  grd:5  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000001000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000001000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:0  PC:0x1000  instr:0x297  priv:3
5380    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000000001004  instr:02028593  priv:3
            op_stage2:OP_Stage2_ALU  rd:11
            addr:0000000000001000  val1:00000000000001020000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x1010  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000000010080003fffc7ffffd10000003f00000000000000000
539: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1010
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001010, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
539: I_MMU_Cache.drive_mem_rsp: addr 0x1010 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1010 centry 0x800000000000000000028067
================================================================
538: Pipeline State:  minstret:1  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 5 rd_val:v: False a: 'h0000000000001000 o: 'h0000000000001000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001004 instr 0x02028593 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000000001004  instr:02028593  priv:3
        rd_valid:True  grd:11  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000001020 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000001020} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 11 rd_val:v: False a: 'h0000000000001020 o: 'h0000000000001020 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001008 instr 0xf1402573 priv 3
        Output_Stage1 NONPIPE: pc:0000000000001008 CONTROL_CSRR_S_or_C Trap_Info_Pipe { epcc: <v: True a: 'h0000000000001008 o: 'h0000000000001008 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0,'h0000000000000000>, cheri_exc_code: 'h00, cheri_exc_reg: 'h20, exc_code: 'h02, tval: 'h00000000f1402573 }
        Output_StageD PIPE: data_to_Stage1 {pc:100c cap_mode:0  priv:3  epoch:1  instr:182b283  pred_fetch_addr:1010  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001010 is_cap_mode:0  priv:3  epoch:1  instr:00028067  pred_fetch_addr:0000000000001014  pred_is_cap_mode:0}
----------------
538: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x5, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000001000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000001000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000000001004  instr:02028593  priv:3
        rd_valid:True  grd:11  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000001020 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000001020} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:1  PC:0x1004  instr:0x2028593  priv:3
    CPU_Stage1 PC: 0x100000000000010080003fffc7ffffd10000003f00000000000000000
540: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1010
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001010, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
540: I_MMU_Cache.drive_mem_rsp: addr 0x1010 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1010 centry 0x800000000000000000028067
================================================================
539: Pipeline State:  minstret:2  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 11 rd_val:v: False a: 'h0000000000001020 o: 'h0000000000001020 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001004 instr 0x02028593 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001008 instr 0xf1402573 priv 3
        Output_Stage1 NONPIPE: pc:0000000000001008 CONTROL_CSRR_S_or_C Trap_Info_Pipe { epcc: <v: True a: 'h0000000000001008 o: 'h0000000000001008 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0,'h0000000000000000>, cheri_exc_code: 'h00, cheri_exc_reg: 'h20, exc_code: 'h02, tval: 'h00000000f1402573 }
        Output_StageD PIPE: data_to_Stage1 {pc:100c cap_mode:0  priv:3  epoch:1  instr:182b283  pred_fetch_addr:1010  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001010 is_cap_mode:0  priv:3  epoch:1  instr:00028067  pred_fetch_addr:0000000000001014  pred_is_cap_mode:0}
----------------
539: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xb, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000001020 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000001020} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000000010080003fffc7ffffd10000003f00000000000000000
541: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1010
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001010, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
541: I_MMU_Cache.drive_mem_rsp: addr 0x1010 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1010 centry 0x800000000000000000028067
================================================================
540: Pipeline State:  minstret:2  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001004 instr 0x02028593 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001008 instr 0xf1402573 priv 3
        Output_Stage1 NONPIPE: pc:0000000000001008 CONTROL_CSRR_S_or_C Trap_Info_Pipe { epcc: <v: True a: 'h0000000000001008 o: 'h0000000000001008 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0,'h0000000000000000>, cheri_exc_code: 'h00, cheri_exc_reg: 'h20, exc_code: 'h02, tval: 'h00000000f1402573 }
        Output_StageD PIPE: data_to_Stage1 {pc:100c cap_mode:0  priv:3  epoch:1  instr:182b283  pred_fetch_addr:1010  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001010 is_cap_mode:0  priv:3  epoch:1  instr:00028067  pred_fetch_addr:0000000000001014  pred_is_cap_mode:0}
----------------
540: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_stage1_CSRR_S_or_C
    CPU_Stage1 PC: 0x100000000000010080003fffc7ffffd10000003f00000000000000000
542: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1010
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001010, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
542: I_MMU_Cache.drive_mem_rsp: addr 0x1010 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1010 centry 0x800000000000000000028067
================================================================
541: Pipeline State:  minstret:2  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_CSRR_S_or_C_2
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001004 instr 0x02028593 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001008 instr 0xf1402573 priv 3
        Output_Stage1 NONPIPE: pc:0000000000001008 CONTROL_CSRR_S_or_C Trap_Info_Pipe { epcc: <v: True a: 'h0000000000001008 o: 'h0000000000001008 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0,'h0000000000000000>, cheri_exc_code: 'h00, cheri_exc_reg: 'h20, exc_code: 'h02, tval: 'h00000000f1402573 }
        Output_StageD PIPE: data_to_Stage1 {pc:100c cap_mode:0  priv:3  epoch:1  instr:182b283  pred_fetch_addr:1010  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001010 is_cap_mode:0  priv:3  epoch:1  instr:00028067  pred_fetch_addr:0000000000001014  pred_is_cap_mode:0}
----------------
541: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_stage1_CSRR_S_or_C_2
instret:2  PC:0x1008  instr:0xf1402573  priv:3
    S1: write CSRR_S_or_C: Rs1 0 Rs1_val 0x0 csr 0xf14 csr_val 0x0 Rd 10
    CPU_Stage1 PC: 0x100000000000010080003fffc7ffffd10000003f00000000000000000
MapLookup - index: 01, key: 00000
MMU_Cache req for addr 000000000000100c, data_not_instruction 0, resetting 0
543: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1010
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001010, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
543: I_MMU_Cache.drive_mem_rsp: addr 0x1010 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1010 centry 0x800000000000000000028067
543: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x100c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
542: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_CSRRX_RESTART
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001004 instr 0x02028593 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001008 instr 0xf1402573 priv 3
        Output_Stage1 NONPIPE: pc:0000000000001008 CONTROL_CSRR_S_or_C Trap_Info_Pipe { epcc: <v: True a: 'h0000000000001008 o: 'h0000000000001008 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0,'h0000000000000000>, cheri_exc_code: 'h00, cheri_exc_reg: 'h20, exc_code: 'h02, tval: 'h00000000f1402573 }
        Output_StageD PIPE: data_to_Stage1 {pc:100c cap_mode:0  priv:3  epoch:1  instr:182b283  pred_fetch_addr:1010  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001010 is_cap_mode:0  priv:3  epoch:1  instr:00028067  pred_fetch_addr:0000000000001014  pred_is_cap_mode:0}
----------------
542: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_stage1_restart_after_csrrx
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x100c  is_cap_mode:0  epoch:2  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    fa_stageF_redirect: minstret:3  new_pc:100c  new_is_cap_mode:0  cur_priv:3, epoch 1->2
    CPU_Stage1 PC: 0x100000000000010080003fffc7ffffd10000003f00000000000000000
MapLookup - index: 01, key: 00000
MMU_Cache req for addr 0000000000001010, data_not_instruction 0, resetting 0
544: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 100c
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x0  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000000000100c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
544: I_MMU_Cache.drive_mem_rsp: addr 0x100c ld_val 0x182b283f14025730202859300000297 st_amo_val 0x0
        Read-hit: addr 0x100c centry 0x182b283f14025730202859300000297
544: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x1010 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
543: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001004 instr 0x02028593 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001008 instr 0xf1402573 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000000000100c is_cap_mode:0  priv:3  epoch:2  instr:0182b283  pred_fetch_addr:0000000000001010  pred_is_cap_mode:0}
----------------
543: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x1010  is_cap_mode:0  epoch:2  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000000010080003fffc7ffffd10000003f00000000000000000
MapLookup - index: 01, key: 00000
MMU_Cache req for addr 0000000000001014, data_not_instruction 0, resetting 0
545: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1010
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001010, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
545: I_MMU_Cache.drive_mem_rsp: addr 0x1010 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1010 centry 0x800000000000000000028067
545: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x1014 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
544: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001004 instr 0x02028593 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001008 instr 0xf1402573 priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:100c cap_mode:0  priv:3  epoch:2  instr:182b283  pred_fetch_addr:1010  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001010 is_cap_mode:0  priv:3  epoch:2  instr:00028067  pred_fetch_addr:0000000000001014  pred_is_cap_mode:0}
----------------
544: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x1014  is_cap_mode:0  epoch:2  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000000000100c0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 01, key: 00000
MMU_Cache req for addr 0000000000001014, data_not_instruction 0, resetting 0
546: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
546: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
546: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x1014 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
MapLookup - index: 01, key: 00000
MMU_Cache req for addr 0000000000001018, data_not_instruction 1, resetting 0
546: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x1018 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
545: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001004 instr 0x02028593 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000000000100c  instr:0182b283  priv:3
            op_stage2:OP_Stage2_LD  rd:5
            addr:0000000000001018  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000000001018 - 0x00000000000001020) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:1010 cap_mode:0  priv:3  epoch:2  instr:28067  pred_fetch_addr:1014  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001014 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001016  pred_is_cap_mode:0}
----------------
545: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
5460    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000000000100c  instr:0182b283  priv:3
            op_stage2:OP_Stage2_LD  rd:5
            addr:0000000000001018  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000000001018 - 0x00000000000001020) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x1016  is_cap_mode:0  epoch:2  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
547: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
547: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
547: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1018
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_EMPTY, --)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001018, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Read Miss: -> CACHE_START_REFILL.
================================================================
546: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
546: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
548: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
548: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
548: D_MMU_Cache.rl_start_cache_refill: 
5480            To fabric: AXI4_ARFlit { arid: 'h0, araddr: 'h0000000000001000, arlen: 'h07, arsize: AXI4_Size { val: 'h3 }, arburst: INCR, arlock: NORMAL, arcache: 'h0, arprot: 'h0, arqos: 'h0, arregion: 'h0, aruser: 'h0 }
    Victim way 1; => CACHE_REFILL
================================================================
547: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
547: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
549: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
549: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
548: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
548: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
550: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
550: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
549: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
549: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
551: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
551: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
550: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
550: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
552: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
552: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
551: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
551: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
553: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
553: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
552: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
552: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
554: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
554: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
553: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
553: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
555: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
555: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
554: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
554: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
556: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
556: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
555: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
555: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
557: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
557: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
556: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
556: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
558: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
558: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
557: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
557: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
559: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
559: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
558: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
558: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
560: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
560: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
559: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
559: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
561: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
561: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
560: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
560: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
562: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
562: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
561: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
561: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
563: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
563: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
562: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
562: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
564: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
564: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
563: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
563: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
565: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
565: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
================================================================
564: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
564: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
566: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
566: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
    => CACHE_REREQ
================================================================
565: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
565: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
567: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
567: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
566: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 BUSY: pc:100c
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
566: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
568: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
568: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
568: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1018
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001018, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
568: D_MMU_Cache.drive_mem_rsp: addr 0x1018 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1018 centry 0x800000000000000000028067
================================================================
567: Pipeline State:  minstret:3  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000000000100c  instr:0182b283  priv:3
        rd_valid:True  grd:5  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 5 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 BUSY pc:0000000000001010
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
567: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:000000000000100c  instr:0182b283  priv:3
        rd_valid:True  grd:5  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:3  PC:0x100c  instr:0x182b283  priv:3
    CPU_Stage1 PC: 0x100000000000010100003fffc7ffffd10000003f00000000000000000
569: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
569: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
569: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1018
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001018, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
569: D_MMU_Cache.drive_mem_rsp: addr 0x1018 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1018 centry 0x800000000000000000028067
================================================================
568: Pipeline State:  minstret:4  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 5 rd_val:v: False a: 'h0000000080000000 o: 'h0000000080000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000000000100c instr 0x0182b283 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JALR [0000000000001010->0000000080000000/0000000000001014]}data_to_Stage 2 {pc:0000000000001010  instr:00028067  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000080000000  val1:00000000000001014000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000000 - 0x00000000080000002) within 0x20
              0x20 = v: True a: 'h0000000000001010 o: 'h0000000000001010 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        redirect next_pc:0000000080000000
        Output_StageD PIPE: data_to_Stage1 {pc:1014 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1016  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000000001016 is_cap_mode:0  priv:3  epoch:2  instr:00000000  pred_fetch_addr:0000000000001018  pred_is_cap_mode:0}
----------------
568: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x5, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
5690    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000000001010  instr:00028067  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000080000000  val1:00000000000001014000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000000 - 0x00000000080000002) within 0x20
              0x20 = v: True a: 'h0000000000001010 o: 'h0000000000001010 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000000, data_not_instruction 0, resetting 0
570: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 1014
        eaddr = {CTag 0x1  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000000001014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
570: I_MMU_Cache.drive_mem_rsp: addr 0x1014 ld_val 0x800000000000000000028067 st_amo_val 0x0
        Read-hit: addr 0x1014 centry 0x800000000000000000028067
570: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000000 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
569: Pipeline State:  minstret:4  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_START_TRAP_HANDLER
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000000001010  instr:00028067  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000001014 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000001014} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000001014 o: 'h0000000000001014 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 NONPIPE: pc:0000000080000000 CONTROL_TRAP Trap_Info_Pipe { epcc: <v: True a: 'h0000000080000000 o: 'h0000000080000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0,'h0000000000000000>, cheri_exc_code: 'h00, cheri_exc_reg: 'h21, exc_code: 'h02, tval: 'h0000000000000000 }
        redirect next_pc:0000000080000002
        Output_StageD PIPE: data_to_Stage1 {pc:1016 cap_mode:0  priv:3  epoch:2  instr_C:0  instr:0  pred_fetch_addr:1018  pred_is_cap_mode:0}
        Output_StageF EMPTY
----------------
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000000  is_cap_mode:0  epoch:3  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    fa_stageF_redirect: minstret:4  new_pc:80000000  new_is_cap_mode:0  cur_priv:3, epoch 2->3
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
571: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000000
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x0  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000000, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Read Miss: -> CACHE_START_REFILL.
================================================================
570: Pipeline State:  minstret:4  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000000001010  instr:00028067  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000001014 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000001014} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000001014 o: 'h0000000000001014 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 PIPE: CONTROL_DISCARD {CF_None}data_to_Stage 2 {pc:0000000080000000  instr:00000000  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        redirect next_pc:0000000080000002
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
570: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000000001010  instr:00028067  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000001014 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000001014} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:4  PC:0x1010  instr:0x28067  priv:3
    rl_pipe: Discarding stage1 due to redirection
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
572: I_MMU_Cache.rl_start_cache_refill: 
5720            To fabric: AXI4_ARFlit { arid: 'h00, araddr: 'h0000000080000000, arlen: 'h07, arsize: AXI4_Size { val: 'h3 }, arburst: INCR, arlock: NORMAL, arcache: 'h0, arprot: 'h0, arqos: 'h0, arregion: 'h0, aruser: 'h0 }
    Victim way 0; => CACHE_REFILL
================================================================
571: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000001014 o: 'h0000000000001014 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
571: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000001014 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000001014} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
572: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
572: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
573: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
573: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
574: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
574: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
575: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
575: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
576: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
576: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
577: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
577: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
578: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
578: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
579: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
579: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
580: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
580: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
581: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
581: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
582: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
582: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
583: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
583: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
584: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
584: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
585: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
585: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
586: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
586: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
587: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
587: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
588: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
588: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
589: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
589: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
590: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
590: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
591: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
591: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
592: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
592: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
593: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
593: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
================================================================
594: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
594: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
    => CACHE_REREQ
================================================================
595: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
595: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
596: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000000
----------------
596: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000004, data_not_instruction 0, resetting 0
598: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000000
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x0  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0x900101130000111700029863f14022f3 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000000, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
598: I_MMU_Cache.drive_mem_rsp: addr 0x80000000 ld_val 0x900101130000111700029863f14022f3 st_amo_val 0x0
        Read-hit: addr 0x80000000 centry 0x900101130000111700029863f14022f3
598: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000004 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
597: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000000 is_cap_mode:0  priv:3  epoch:3  instr:f14022f3  pred_fetch_addr:0000000080000004  pred_is_cap_mode:0}
----------------
597: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000004  is_cap_mode:0  epoch:3  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000008, data_not_instruction 0, resetting 0
599: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000004
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x0  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0x900101130000111700029863f14022f3 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000004, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
599: I_MMU_Cache.drive_mem_rsp: addr 0x80000004 ld_val 0x900101130000111700029863f14022f3 st_amo_val 0x0
        Read-hit: addr 0x80000004 centry 0x900101130000111700029863f14022f3
599: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000008 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
598: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0x00000000 priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:80000000 cap_mode:0  priv:3  epoch:3  instr:f14022f3  pred_fetch_addr:80000004  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000004 is_cap_mode:0  priv:3  epoch:3  instr:00029863  pred_fetch_addr:0000000080000008  pred_is_cap_mode:0}
----------------
598: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000008  is_cap_mode:0  epoch:3  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
600: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000008
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x0  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0x900101130000111700029863f14022f3 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000008, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
600: I_MMU_Cache.drive_mem_rsp: addr 0x80000008 ld_val 0x900101130000111700029863f14022f3 st_amo_val 0x0
        Read-hit: addr 0x80000008 centry 0x900101130000111700029863f14022f3
================================================================
599: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0xf14022f3 priv 3
        Output_Stage1 NONPIPE: pc:0000000080000000 CONTROL_CSRR_S_or_C Trap_Info_Pipe { epcc: <v: True a: 'h0000000080000000 o: 'h0000000080000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0,'h0000000000000000>, cheri_exc_code: 'h00, cheri_exc_reg: 'h20, exc_code: 'h02, tval: 'h00000000f14022f3 }
        Output_StageD PIPE: data_to_Stage1 {pc:80000004 cap_mode:0  priv:3  epoch:3  instr:29863  pred_fetch_addr:80000008  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000008 is_cap_mode:0  priv:3  epoch:3  instr:00001117  pred_fetch_addr:000000008000000c  pred_is_cap_mode:0}
----------------
599: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_stage1_CSRR_S_or_C
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
601: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000008
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x0  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0x900101130000111700029863f14022f3 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000008, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
601: I_MMU_Cache.drive_mem_rsp: addr 0x80000008 ld_val 0x900101130000111700029863f14022f3 st_amo_val 0x0
        Read-hit: addr 0x80000008 centry 0x900101130000111700029863f14022f3
================================================================
600: Pipeline State:  minstret:5  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_CSRR_S_or_C_2
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0xf14022f3 priv 3
        Output_Stage1 NONPIPE: pc:0000000080000000 CONTROL_CSRR_S_or_C Trap_Info_Pipe { epcc: <v: True a: 'h0000000080000000 o: 'h0000000080000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0,'h0000000000000000>, cheri_exc_code: 'h00, cheri_exc_reg: 'h20, exc_code: 'h02, tval: 'h00000000f14022f3 }
        Output_StageD PIPE: data_to_Stage1 {pc:80000004 cap_mode:0  priv:3  epoch:3  instr:29863  pred_fetch_addr:80000008  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000008 is_cap_mode:0  priv:3  epoch:3  instr:00001117  pred_fetch_addr:000000008000000c  pred_is_cap_mode:0}
----------------
600: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_stage1_CSRR_S_or_C_2
instret:5  PC:0x80000000  instr:0xf14022f3  priv:3
    S1: write CSRR_S_or_C: Rs1 0 Rs1_val 0x0 csr 0xf14 csr_val 0x0 Rd 5
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000004, data_not_instruction 0, resetting 0
602: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000008
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x0  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0x900101130000111700029863f14022f3 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000008, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
602: I_MMU_Cache.drive_mem_rsp: addr 0x80000008 ld_val 0x900101130000111700029863f14022f3 st_amo_val 0x0
        Read-hit: addr 0x80000008 centry 0x900101130000111700029863f14022f3
602: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000004 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
601: Pipeline State:  minstret:6  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_CSRRX_RESTART
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0xf14022f3 priv 3
        Output_Stage1 NONPIPE: pc:0000000080000000 CONTROL_CSRR_S_or_C Trap_Info_Pipe { epcc: <v: True a: 'h0000000080000000 o: 'h0000000080000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0,'h0000000000000000>, cheri_exc_code: 'h00, cheri_exc_reg: 'h20, exc_code: 'h02, tval: 'h00000000f14022f3 }
        Output_StageD PIPE: data_to_Stage1 {pc:80000004 cap_mode:0  priv:3  epoch:3  instr:29863  pred_fetch_addr:80000008  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000008 is_cap_mode:0  priv:3  epoch:3  instr:00001117  pred_fetch_addr:000000008000000c  pred_is_cap_mode:0}
----------------
601: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_stage1_restart_after_csrrx
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000004  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    fa_stageF_redirect: minstret:6  new_pc:80000004  new_is_cap_mode:0  cur_priv:3, epoch 3->0
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000008, data_not_instruction 0, resetting 0
603: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000004
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x0  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0x900101130000111700029863f14022f3 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000004, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
603: I_MMU_Cache.drive_mem_rsp: addr 0x80000004 ld_val 0x900101130000111700029863f14022f3 st_amo_val 0x0
        Read-hit: addr 0x80000004 centry 0x900101130000111700029863f14022f3
603: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000008 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
602: Pipeline State:  minstret:6  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0xf14022f3 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000004 is_cap_mode:0  priv:3  epoch:0  instr:00029863  pred_fetch_addr:0000000080000008  pred_is_cap_mode:0}
----------------
602: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000008  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000000003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000000c, data_not_instruction 0, resetting 0
604: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000008
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x0  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0x900101130000111700029863f14022f3 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000008, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
604: I_MMU_Cache.drive_mem_rsp: addr 0x80000008 ld_val 0x900101130000111700029863f14022f3 st_amo_val 0x0
        Read-hit: addr 0x80000008 centry 0x900101130000111700029863f14022f3
604: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000000c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
603: Pipeline State:  minstret:6  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000000 instr 0xf14022f3 priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:80000004 cap_mode:0  priv:3  epoch:0  instr:29863  pred_fetch_addr:80000008  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000008 is_cap_mode:0  priv:3  epoch:0  instr:00001117  pred_fetch_addr:000000008000000c  pred_is_cap_mode:0}
----------------
603: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000000c  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000040003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000010, data_not_instruction 0, resetting 0
605: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000000c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x0  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0x900101130000111700029863f14022f3 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000000c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
605: I_MMU_Cache.drive_mem_rsp: addr 0x8000000c ld_val 0x900101130000111700029863f14022f3 st_amo_val 0x0
        Read-hit: addr 0x8000000c centry 0x900101130000111700029863f14022f3
605: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000010 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
604: Pipeline State:  minstret:6  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000000001010 instr 0x00028067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000004 instr 0x00029863 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {BR fallthru [0000000080000004->0000000080000008 0000000080000014]}data_to_Stage 2 {pc:0000000080000004  instr:00029863  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000080000008  val1:00000000000000000000000007ffffd10000003f0  val2:00000000080000014000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000008 cap_mode:0  priv:3  epoch:0  instr:1117  pred_fetch_addr:8000000c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000000c is_cap_mode:0  priv:3  epoch:0  instr:90010113  pred_fetch_addr:0000000080000010  pred_is_cap_mode:0}
----------------
604: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
6050    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000004  instr:00029863  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000080000008  val1:00000000000000000000000007ffffd10000003f0  val2:00000000080000014000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000010  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000080003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000014, data_not_instruction 0, resetting 0
606: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000010
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000010, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
606: I_MMU_Cache.drive_mem_rsp: addr 0x80000010 ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x80000010 centry 0x1000ec221101bff5105000730840006f
606: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000014 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
605: Pipeline State:  minstret:6  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000004 instr 0x00029863 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000004  instr:00029863  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000008 instr 0x00001117 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000008  instr:00001117  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:0000000000000000  val1:00000000080001008000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000000c cap_mode:0  priv:3  epoch:0  instr:90010113  pred_fetch_addr:80000010  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000010 is_cap_mode:0  priv:3  epoch:0  instr:0840006f  pred_fetch_addr:0000000080000014  pred_is_cap_mode:0}
----------------
605: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000004  instr:00029863  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:6  PC:0x80000004  instr:0x29863  priv:3
6060    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000008  instr:00001117  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:0000000000000000  val1:00000000080001008000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000014  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000000c0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000018, data_not_instruction 0, resetting 0
607: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000014
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000014, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
607: I_MMU_Cache.drive_mem_rsp: addr 0x80000014 ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x80000014 centry 0x1000ec221101bff5105000730840006f
607: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000018 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
606: Pipeline State:  minstret:7  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000008 instr 0x00001117 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000008  instr:00001117  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080001008 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080001008} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h0000000080001008 o: 'h0000000080001008 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000000c instr 0x90010113 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000000c  instr:90010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:0000000080001008  val1:00000000080000908000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000010 cap_mode:0  priv:3  epoch:0  instr:840006f  pred_fetch_addr:80000014  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000014 is_cap_mode:0  priv:3  epoch:0  instr:10500073  pred_fetch_addr:0000000080000018  pred_is_cap_mode:0}
----------------
606: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000008  instr:00001117  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080001008 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080001008} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:7  PC:0x80000008  instr:0x1117  priv:3
6070    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000000c  instr:90010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:0000000080001008  val1:00000000080000908000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000018  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000100003fffc7ffffd10000003f00000000000000000
608: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000018
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000018, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
608: I_MMU_Cache.drive_mem_rsp: addr 0x80000018 ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x80000018 centry 0x1000ec221101bff5105000730840006f
================================================================
607: Pipeline State:  minstret:8  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h0000000080001008 o: 'h0000000080001008 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000000c instr 0x90010113 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000000c  instr:90010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h0000000080000908 o: 'h0000000080000908 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JAL [0000000080000010->0000000080000094/0000000080000014]}data_to_Stage 2 {pc:0000000080000010  instr:0840006f  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000080000094  val1:00000000080000014000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000094 - 0x00000000080000096) within 0x20
              0x20 = v: True a: 'h0000000080000010 o: 'h0000000080000010 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        redirect next_pc:0000000080000094
        Output_StageD PIPE: data_to_Stage1 {pc:80000014 cap_mode:0  priv:3  epoch:0  instr:10500073  pred_fetch_addr:80000018  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000018 is_cap_mode:0  priv:3  epoch:0  instr:0000bff5  pred_fetch_addr:000000008000001a  pred_is_cap_mode:0}
----------------
607: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x2, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080001008 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080001008} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000000c  instr:90010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:8  PC:0x8000000c  instr:0x90010113  priv:3
6080    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000010  instr:0840006f  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000080000094  val1:00000000080000014000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000094 - 0x00000000080000096) within 0x20
              0x20 = v: True a: 'h0000000080000010 o: 'h0000000080000010 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000094, data_not_instruction 0, resetting 0
609: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000018
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000018, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
609: I_MMU_Cache.drive_mem_rsp: addr 0x80000018 ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x80000018 centry 0x1000ec221101bff5105000730840006f
609: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000094 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x9]
================================================================
608: Pipeline State:  minstret:9  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_START_TRAP_HANDLER
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h0000000080000908 o: 'h0000000080000908 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000010  instr:0840006f  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000014 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000014} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000080000014 o: 'h0000000080000014 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 NONPIPE: pc:0000000080000094 CONTROL_WFI Trap_Info_Pipe { epcc: <v: True a: 'h0000000080000094 o: 'h0000000080000094 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0,'h0000000000000000>, cheri_exc_code: 'h00, cheri_exc_reg: 'h20, exc_code: 'h02, tval: 'h0000000010500073 }
        redirect next_pc:0000000080000098
        Output_StageD PIPE: data_to_Stage1 {pc:80000018 cap_mode:0  priv:3  epoch:0  instr_C:bff5  instr:ffdff06f  pred_fetch_addr:8000001a  pred_is_cap_mode:0}
        Output_StageF EMPTY
----------------
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000094  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    fa_stageF_redirect: minstret:9  new_pc:80000094  new_is_cap_mode:0  cur_priv:3, epoch 0->1
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
610: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000094
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x1  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_EMPTY, --)
        CSet 0x2, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000094, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Read Miss: -> CACHE_START_REFILL.
================================================================
609: Pipeline State:  minstret:9  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h0000000080000908 o: 'h0000000080000908 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000010  instr:0840006f  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000014 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000014} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000080000014 o: 'h0000000080000014 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 PIPE: CONTROL_DISCARD {CF_None}data_to_Stage 2 {pc:0000000080000094  instr:10500073  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        redirect next_pc:0000000080000098
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
609: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x2, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000010  instr:0840006f  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000014 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000014} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:9  PC:0x80000010  instr:0x840006f  priv:3
    rl_pipe: Discarding stage1 due to redirection
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
611: I_MMU_Cache.rl_start_cache_refill: 
6110            To fabric: AXI4_ARFlit { arid: 'h00, araddr: 'h0000000080000080, arlen: 'h07, arsize: AXI4_Size { val: 'h3 }, arburst: INCR, arlock: NORMAL, arcache: 'h0, arprot: 'h0, arqos: 'h0, arregion: 'h0, aruser: 'h0 }
    Victim way 1; => CACHE_REFILL
================================================================
610: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000080000014 o: 'h0000000080000014 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
610: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000014 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000014} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
611: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
611: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
612: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
612: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
613: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
613: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
614: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
614: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
615: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
615: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
616: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
616: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
617: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
617: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
618: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
618: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
619: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
619: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
620: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
620: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
621: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
621: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
622: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
622: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
623: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
623: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
624: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
624: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
625: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
625: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
626: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
626: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
627: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
627: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
628: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
628: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
629: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
629: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
630: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
630: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
631: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
631: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
632: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
632: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
633: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
633: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
634: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
634: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
635: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
635: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
636: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
636: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
================================================================
637: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
637: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
    => CACHE_REREQ
================================================================
638: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
638: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
    fa_req_ram_B tagCSet [0x2] cword_set [0x9]
================================================================
639: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000094
----------------
639: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000094, data_not_instruction 0, resetting 0
641: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000094
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x1  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x2e2387aa1800f022f406717980820141
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000094, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
641: I_MMU_Cache.drive_mem_rsp: addr 0x80000094 ld_val 0x2e2387aa1800f022f406717980820141 st_amo_val 0x0
        Read-hit: addr 0x80000094 centry 0x2e2387aa1800f022f406717980820141
641: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000094 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x9]
================================================================
640: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000094 is_cap_mode:0  priv:3  epoch:1  instr:00007179  pred_fetch_addr:0000000080000096  pred_is_cap_mode:0}
----------------
640: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000096  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000098, data_not_instruction 0, resetting 0
642: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000094
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x1  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x2e2387aa1800f022f406717980820141
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000094, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
642: I_MMU_Cache.drive_mem_rsp: addr 0x80000094 ld_val 0x2e2387aa1800f022f406717980820141 st_amo_val 0x0
        Read-hit: addr 0x80000094 centry 0x2e2387aa1800f022f406717980820141
642: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000098 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x9]
================================================================
641: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0x10500073 priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:80000094 cap_mode:0  priv:3  epoch:1  instr_C:7179  instr:fd010113  pred_fetch_addr:80000096  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000096 is_cap_mode:0  priv:3  epoch:1  instr:0000f406  pred_fetch_addr:0000000080000098  pred_is_cap_mode:0}
----------------
641: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000098  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000940003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000098, data_not_instruction 0, resetting 0
643: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000098
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x1  Byte 0x8}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x2e2387aa1800f022f406717980820141
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000098, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
643: I_MMU_Cache.drive_mem_rsp: addr 0x80000098 ld_val 0x2e2387aa1800f022f406717980820141 st_amo_val 0x0
        Read-hit: addr 0x80000098 centry 0x2e2387aa1800f022f406717980820141
643: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000098 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x9]
================================================================
642: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000010 instr 0x0840006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000094 instr 0xfd010113 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000094  instr:fd010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:0000000080000908  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000096 cap_mode:0  priv:3  epoch:1  instr_C:f406  instr:2113423  pred_fetch_addr:80000098  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000098 is_cap_mode:0  priv:3  epoch:1  instr:0000f022  pred_fetch_addr:000000008000009a  pred_is_cap_mode:0}
----------------
642: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
6430    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000094  instr:fd010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:0000000080000908  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000009a  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000960003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000009c, data_not_instruction 0, resetting 0
644: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000098
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x1  Byte 0x8}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x2e2387aa1800f022f406717980820141
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000098, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
644: I_MMU_Cache.drive_mem_rsp: addr 0x80000098 ld_val 0x2e2387aa1800f022f406717980820141 st_amo_val 0x0
        Read-hit: addr 0x80000098 centry 0x2e2387aa1800f022f406717980820141
644: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000009c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x9]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000900, data_not_instruction 1, resetting 0
644: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:3 addr:0x80000900 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x24] cword_set [0x144]
================================================================
643: Pipeline State:  minstret:10  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000094 instr 0xfd010113 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000094  instr:fd010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000096 instr 0x02113423 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000096  instr:02113423  priv:3
            op_stage2:OP_Stage2_ST  rd:8
            addr:0000000080000900  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000900 - 0x00000000080000908) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000098 cap_mode:0  priv:3  epoch:1  instr_C:f022  instr:2813023  pred_fetch_addr:8000009a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000009a is_cap_mode:0  priv:3  epoch:1  instr:00001800  pred_fetch_addr:000000008000009c  pred_is_cap_mode:0}
----------------
643: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000094  instr:fd010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:10  PC:0x80000094  instr:0xfd010113  priv:3
6440    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000096  instr:02113423  priv:3
            op_stage2:OP_Stage2_ST  rd:8
            addr:0000000080000900  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000900 - 0x00000000080000908) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000009c  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000980003fffc7ffffd10000003f00000000000000000
645: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000009c
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x1  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x2e2387aa1800f022f406717980820141
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000009c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
645: I_MMU_Cache.drive_mem_rsp: addr 0x8000009c ld_val 0x2e2387aa1800f022f406717980820141 st_amo_val 0x0
        Read-hit: addr 0x8000009c centry 0x2e2387aa1800f022f406717980820141
645: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000900
        eaddr = {CTag 0x80000  CSet 0x24  CWord 0x0  Byte 0x0}
        CSet 0x24: (state, tag): (CTAG_EMPTY, --) (CTAG_EMPTY, --)
        CSet 0x24, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000900, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Miss: pa 0x80000900 word128 0x0
        Write-Cache-Hit/Miss: eaddr 0x80000900 word128 0x0
        => rl_write_response
================================================================
644: Pipeline State:  minstret:11  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000096 instr 0x02113423 priv 3
        Output_Stage2 BUSY: pc:80000096
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000098 instr 0x02813023 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000098  instr:02813023  priv:3
            op_stage2:OP_Stage2_ST  rd:0
            addr:00000000800008f8  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f8 - 0x00000000080000900) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:8000009a cap_mode:0  priv:3  epoch:1  instr_C:1800  instr:3010413  pred_fetch_addr:8000009c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000009c is_cap_mode:0  priv:3  epoch:1  instr:000087aa  pred_fetch_addr:000000008000009e  pred_is_cap_mode:0}
----------------
644: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x2, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000980003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000a0, data_not_instruction 0, resetting 0
646: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000009c
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x1  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x1:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x2e2387aa1800f022f406717980820141
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000009c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
646: I_MMU_Cache.drive_mem_rsp: addr 0x8000009c ld_val 0x2e2387aa1800f022f406717980820141 st_amo_val 0x0
        Read-hit: addr 0x8000009c centry 0x2e2387aa1800f022f406717980820141
646: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000a0 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x10]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f8, data_not_instruction 1, resetting 0
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h0000000080000900, awlen: 'h00, awsize: AXI4_Size { val: 'h3 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h0000000000000000, wstrb: 'hff, wlast: True, wuser: 'h0 }
646: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:3 addr:0x800008f8 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
645: Pipeline State:  minstret:11  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000096 instr 0x02113423 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000096  instr:02113423  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000098 instr 0x02813023 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000098  instr:02813023  priv:3
            op_stage2:OP_Stage2_ST  rd:0
            addr:00000000800008f8  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f8 - 0x00000000080000900) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:8000009a cap_mode:0  priv:3  epoch:1  instr_C:1800  instr:3010413  pred_fetch_addr:8000009c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000009c is_cap_mode:0  priv:3  epoch:1  instr:000087aa  pred_fetch_addr:000000008000009e  pred_is_cap_mode:0}
----------------
645: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000096  instr:02113423  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:11  PC:0x80000096  instr:0x2113423  priv:3
6460    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000098  instr:02813023  priv:3
            op_stage2:OP_Stage2_ST  rd:0
            addr:00000000800008f8  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f8 - 0x00000000080000900) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000009e  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000009a0003fffc7ffffd10000003f00000000000000000
647: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000a0
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x2  Byte 0x0}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x2:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa821fef4342304e7879300000797fcf4
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000a0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
647: I_MMU_Cache.drive_mem_rsp: addr 0x800000a0 ld_val 0xa821fef4342304e7879300000797fcf4 st_amo_val 0x0
        Read-hit: addr 0x800000a0 centry 0xa821fef4342304e7879300000797fcf4
647: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f8
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x8}
        CSet 0x23: (state, tag): (CTAG_EMPTY, --) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f8, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Miss: pa 0x800008f8 word128 0x0
        Write-Cache-Hit/Miss: eaddr 0x800008f8 word128 0x0
        => rl_write_response
================================================================
646: Pipeline State:  minstret:12  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000098 instr 0x02813023 priv 3
        Output_Stage2 BUSY: pc:80000098
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000009a instr 0x03010413 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000009a  instr:03010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008d8  val1:00000000080000908000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000009c cap_mode:0  priv:3  epoch:1  instr_C:87aa  instr:a007b3  pred_fetch_addr:8000009e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000009e is_cap_mode:0  priv:3  epoch:1  instr:fcf42e23  pred_fetch_addr:00000000800000a2  pred_is_cap_mode:0}
----------------
646: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x1000000008000009a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000a4, data_not_instruction 0, resetting 0
648: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000a0
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x2  Byte 0x0}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x2:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa821fef4342304e7879300000797fcf4
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000a0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
648: I_MMU_Cache.drive_mem_rsp: addr 0x800000a0 ld_val 0xa821fef4342304e7879300000797fcf4 st_amo_val 0x0
        Read-hit: addr 0x800000a0 centry 0xa821fef4342304e7879300000797fcf4
648: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000a4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x10]
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008f8, awlen: 'h00, awsize: AXI4_Size { val: 'h3 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h0000000000000000, wstrb: 'hff, wlast: True, wuser: 'h0 }
================================================================
647: Pipeline State:  minstret:12  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000098 instr 0x02813023 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000098  instr:02813023  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000009a instr 0x03010413 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000009a  instr:03010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008d8  val1:00000000080000908000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000009c cap_mode:0  priv:3  epoch:1  instr_C:87aa  instr:a007b3  pred_fetch_addr:8000009e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000009e is_cap_mode:0  priv:3  epoch:1  instr:fcf42e23  pred_fetch_addr:00000000800000a2  pred_is_cap_mode:0}
----------------
647: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000098  instr:02813023  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:12  PC:0x80000098  instr:0x2813023  priv:3
6480    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000009a  instr:03010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008d8  val1:00000000080000908000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000a2  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000009c0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000a8, data_not_instruction 0, resetting 0
649: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000a4
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x2  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x2:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa821fef4342304e7879300000797fcf4
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000a4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
649: I_MMU_Cache.drive_mem_rsp: addr 0x800000a4 ld_val 0xa821fef4342304e7879300000797fcf4 st_amo_val 0x0
        Read-hit: addr 0x800000a4 centry 0xa821fef4342304e7879300000797fcf4
649: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000a8 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x10]
================================================================
648: Pipeline State:  minstret:13  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000009a instr 0x03010413 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000009a  instr:03010413  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 8 rd_val:v: False a: 'h0000000080000908 o: 'h0000000080000908 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000009c instr 0x00a007b3 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000009c  instr:00a007b3  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000009e cap_mode:0  priv:3  epoch:1  instr:fcf42e23  pred_fetch_addr:800000a2  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000a2 is_cap_mode:0  priv:3  epoch:1  instr:00000797  pred_fetch_addr:00000000800000a6  pred_is_cap_mode:0}
----------------
648: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000009a  instr:03010413  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:13  PC:0x8000009a  instr:0x3010413  priv:3
6490    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000009c  instr:00a007b3  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000a6  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000009e0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000ac, data_not_instruction 0, resetting 0
650: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000a8
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x2  Byte 0x8}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x2:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa821fef4342304e7879300000797fcf4
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000a8, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
650: I_MMU_Cache.drive_mem_rsp: addr 0x800000a8 ld_val 0xa821fef4342304e7879300000797fcf4 st_amo_val 0x0
        Read-hit: addr 0x800000a8 centry 0xa821fef4342304e7879300000797fcf4
650: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000ac st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x10]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008e4, data_not_instruction 1, resetting 0
650: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:2 addr:0x800008e4 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x2
    fa_req_ram_B tagCSet [0x23] cword_set [0x142]
================================================================
649: Pipeline State:  minstret:14  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 8 rd_val:v: False a: 'h0000000080000908 o: 'h0000000080000908 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000009c instr 0x00a007b3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000009c  instr:00a007b3  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000009e instr 0xfcf42e23 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000009e  instr:fcf42e23  priv:3
            op_stage2:OP_Stage2_ST  rd:28
            addr:00000000800008e4  val1:00000000080000908000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008e4 - 0x000000000800008e8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000a2 cap_mode:0  priv:3  epoch:1  instr:797  pred_fetch_addr:800000a6  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000a6 is_cap_mode:0  priv:3  epoch:1  instr:04e78793  pred_fetch_addr:00000000800000aa  pred_is_cap_mode:0}
----------------
649: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x8, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000009c  instr:00a007b3  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:14  PC:0x8000009c  instr:0xa007b3  priv:3
6500    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000009e  instr:fcf42e23  priv:3
            op_stage2:OP_Stage2_ST  rd:28
            addr:00000000800008e4  val1:00000000080000908000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008e4 - 0x000000000800008e8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000aa  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000a20003fffc7ffffd10000003f00000000000000000
651: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000ac
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x2  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x2:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa821fef4342304e7879300000797fcf4
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000ac, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
651: I_MMU_Cache.drive_mem_rsp: addr 0x800000ac ld_val 0xa821fef4342304e7879300000797fcf4 st_amo_val 0x0
        Read-hit: addr 0x800000ac centry 0xa821fef4342304e7879300000797fcf4
651: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008e4
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x2  Byte 0x4}
        CSet 0x23: (state, tag): (CTAG_EMPTY, --) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x2:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008e4, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Miss: pa 0x800008e4 word128 0x0
        Write-Cache-Hit/Miss: eaddr 0x800008e4 word128 0x0
        => rl_write_response
================================================================
650: Pipeline State:  minstret:15  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000009e instr 0xfcf42e23 priv 3
        Output_Stage2 BUSY: pc:8000009e
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000a2 instr 0x00000797 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000a2  instr:00000797  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:000000000800000a2000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:800000a6 cap_mode:0  priv:3  epoch:1  instr:4e78793  pred_fetch_addr:800000aa  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000aa is_cap_mode:0  priv:3  epoch:1  instr:fef43423  pred_fetch_addr:00000000800000ae  pred_is_cap_mode:0}
----------------
650: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000a20003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000ac, data_not_instruction 0, resetting 0
652: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000ac
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x2  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x2:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa821fef4342304e7879300000797fcf4
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000ac, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
652: I_MMU_Cache.drive_mem_rsp: addr 0x800000ac ld_val 0xa821fef4342304e7879300000797fcf4 st_amo_val 0x0
        Read-hit: addr 0x800000ac centry 0xa821fef4342304e7879300000797fcf4
652: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000ac st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x10]
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008e4, awlen: 'h00, awsize: AXI4_Size { val: 'h2 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h0000000000000000, wstrb: 'hf0, wlast: True, wuser: 'h0 }
================================================================
651: Pipeline State:  minstret:15  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000009e instr 0xfcf42e23 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000009e  instr:fcf42e23  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000a2 instr 0x00000797 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000a2  instr:00000797  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:000000000800000a2000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:800000a6 cap_mode:0  priv:3  epoch:1  instr:4e78793  pred_fetch_addr:800000aa  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000aa is_cap_mode:0  priv:3  epoch:1  instr:fef43423  pred_fetch_addr:00000000800000ae  pred_is_cap_mode:0}
----------------
651: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:000000008000009e  instr:fcf42e23  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:15  PC:0x8000009e  instr:0xfcf42e23  priv:3
6520    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000a2  instr:00000797  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:000000000800000a2000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000ae  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000a60003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b0, data_not_instruction 0, resetting 0
653: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000ac
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x2  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x2:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa821fef4342304e7879300000797fcf4
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000ac, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
653: I_MMU_Cache.drive_mem_rsp: addr 0x800000ac ld_val 0xa821fef4342304e7879300000797fcf4 st_amo_val 0x0
        Read-hit: addr 0x800000ac centry 0xa821fef4342304e7879300000797fcf4
653: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b0 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
================================================================
652: Pipeline State:  minstret:16  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000a2 instr 0x00000797 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000a2  instr:00000797  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000a2 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000a2} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000800000a2 o: 'h00000000800000a2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000a6 instr 0x04e78793 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000a6  instr:04e78793  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:00000000800000a2  val1:000000000800000f0000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:800000aa cap_mode:0  priv:3  epoch:1  instr:fef43423  pred_fetch_addr:800000ae  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000ae is_cap_mode:0  priv:3  epoch:1  instr:0000a821  pred_fetch_addr:00000000800000b0  pred_is_cap_mode:0}
----------------
652: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000a2  instr:00000797  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000a2 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000a2} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:16  PC:0x800000a2  instr:0x797  priv:3
6530    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000a6  instr:04e78793  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:00000000800000a2  val1:000000000800000f0000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b0  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000aa0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b4, data_not_instruction 0, resetting 0
654: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b0
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x0}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
654: I_MMU_Cache.drive_mem_rsp: addr 0x800000b0 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b0 centry 0x7c783fee4342300178713fe843783
654: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
654: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:3 addr:0x800008f0 st_value:0x800000f0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x2
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
653: Pipeline State:  minstret:17  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000800000a2 o: 'h00000000800000a2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000a6 instr 0x04e78793 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000a6  instr:04e78793  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000800000f0 o: 'h00000000800000f0 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000aa instr 0xfef43423 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000aa  instr:fef43423  priv:3
            op_stage2:OP_Stage2_ST  rd:8
            addr:00000000800008f0  val1:00000000080000908000000007ffffd10000003f0  val2:000000000800000f0000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000ae cap_mode:0  priv:3  epoch:1  instr_C:a821  instr:180006f  pred_fetch_addr:800000b0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b0 is_cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:00000000800000b4  pred_is_cap_mode:0}
----------------
653: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000a2 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000a2} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000a6  instr:04e78793  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:17  PC:0x800000a6  instr:0x4e78793  priv:3
6540    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000aa  instr:fef43423  priv:3
            op_stage2:OP_Stage2_ST  rd:8
            addr:00000000800008f0  val1:00000000080000908000000007ffffd10000003f0  val2:000000000800000f0000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b4  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000ae0003fffc7ffffd10000003f00000000000000000
655: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b4
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
655: I_MMU_Cache.drive_mem_rsp: addr 0x800000b4 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b4 centry 0x7c783fee4342300178713fe843783
655: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_EMPTY, --) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Miss: pa 0x800008f0 word128 0x800000f0
        Write-Cache-Hit/Miss: eaddr 0x800008f0 word128 0x800000f0
        => rl_write_response
================================================================
654: Pipeline State:  minstret:18  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000800000f0 o: 'h00000000800000f0 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000aa instr 0xfef43423 priv 3
        Output_Stage2 BUSY: pc:800000aa
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JAL [00000000800000ae->00000000800000c6/00000000800000b0]}data_to_Stage 2 {pc:00000000800000ae  instr:0180006f  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000c6  val1:000000000800000b0000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000c6 - 0x000000000800000c8) within 0x20
              0x20 = v: True a: 'h00000000800000ae o: 'h00000000800000ae b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        redirect next_pc:00000000800000c6
        Output_StageD PIPE: data_to_Stage1 {pc:800000b0 cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:800000b4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b4 is_cap_mode:0  priv:3  epoch:1  instr:00178713  pred_fetch_addr:00000000800000b8  pred_is_cap_mode:0}
----------------
654: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000ae0003fffc7ffffd10000003f00000000000000000
656: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b4
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
656: I_MMU_Cache.drive_mem_rsp: addr 0x800000b4 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b4 centry 0x7c783fee4342300178713fe843783
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008f0, awlen: 'h00, awsize: AXI4_Size { val: 'h3 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h00000000800000f0, wstrb: 'hff, wlast: True, wuser: 'h0 }
================================================================
655: Pipeline State:  minstret:18  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000aa instr 0xfef43423 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000aa  instr:fef43423  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JAL [00000000800000ae->00000000800000c6/00000000800000b0]}data_to_Stage 2 {pc:00000000800000ae  instr:0180006f  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000c6  val1:000000000800000b0000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000c6 - 0x000000000800000c8) within 0x20
              0x20 = v: True a: 'h00000000800000ae o: 'h00000000800000ae b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        redirect next_pc:00000000800000c6
        Output_StageD PIPE: data_to_Stage1 {pc:800000b0 cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:800000b4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b4 is_cap_mode:0  priv:3  epoch:1  instr:00178713  pred_fetch_addr:00000000800000b8  pred_is_cap_mode:0}
----------------
655: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000aa  instr:fef43423  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:18  PC:0x800000aa  instr:0xfef43423  priv:3
6560    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000ae  instr:0180006f  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000c6  val1:000000000800000b0000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000c6 - 0x000000000800000c8) within 0x20
              0x20 = v: True a: 'h00000000800000ae o: 'h00000000800000ae b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c4, data_not_instruction 0, resetting 0
657: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b4
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
657: I_MMU_Cache.drive_mem_rsp: addr 0x800000b4 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b4 centry 0x7c783fee4342300178713fe843783
657: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
================================================================
656: Pipeline State:  minstret:19  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_START_TRAP_HANDLER
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000ae  instr:0180006f  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000b0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000b0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h00000000800000b0 o: 'h00000000800000b0 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000c6  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        redirect next_pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000b4 cap_mode:0  priv:3  epoch:1  instr:178713  pred_fetch_addr:800000b8  pred_is_cap_mode:0}
        Output_StageF EMPTY
----------------
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c6  is_cap_mode:0  epoch:2  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    fa_stageF_redirect: minstret:19  new_pc:800000c6  new_is_cap_mode:0  cur_priv:3, epoch 1->2
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
658: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Read Miss: -> CACHE_START_REFILL.
================================================================
657: Pipeline State:  minstret:19  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000ae  instr:0180006f  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000b0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000b0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h00000000800000b0 o: 'h00000000800000b0 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 PIPE: CONTROL_DISCARD {CF_None}data_to_Stage 2 {pc:00000000800000c6  instr:fe843783  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        redirect next_pc:00000000800000ca
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
657: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000ae  instr:0180006f  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000b0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000b0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:19  PC:0x800000ae  instr:0x180006f  priv:3
    rl_pipe: Discarding stage1 due to redirection
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
659: I_MMU_Cache.rl_start_cache_refill: 
6590            To fabric: AXI4_ARFlit { arid: 'h00, araddr: 'h00000000800000c0, arlen: 'h07, arsize: AXI4_Size { val: 'h3 }, arburst: INCR, arlock: NORMAL, arcache: 'h0, arprot: 'h0, arqos: 'h0, arregion: 'h0, aruser: 'h0 }
    Victim way 0; => CACHE_REFILL
================================================================
658: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h00000000800000b0 o: 'h00000000800000b0 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
658: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000b0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000b0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
659: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
659: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
660: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
660: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
661: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
661: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
662: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
662: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
664: D_MMU_Cache.rl_discard_write_rsp: pending 4 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
663: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
663: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
664: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
664: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
665: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
665: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
666: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
666: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
667: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
667: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
668: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
668: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
669: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
669: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
670: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
670: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
671: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
671: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
672: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
672: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
673: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
673: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
674: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
674: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
675: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
675: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
676: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
676: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
677: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
677: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
678: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
678: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
679: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
679: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
680: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
680: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
681: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
681: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
682: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
682: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
683: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
683: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
684: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
684: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
685: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
685: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
686: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
686: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
687: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
687: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
688: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
688: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
689: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
689: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
690: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
690: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
691: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
691: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
692: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
692: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
693: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
693: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
694: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
694: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
695: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
695: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
696: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
696: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
697: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
697: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
================================================================
698: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
698: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
    => CACHE_REREQ
================================================================
699: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
699: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
================================================================
700: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
700: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c8, data_not_instruction 0, resetting 0
702: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
702: I_MMU_Cache.drive_mem_rsp: addr 0x800000c4 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c4 centry 0xf3ed0007c783fe843783f59ff0ef853e
702: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c8 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
================================================================
701: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
701: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000cc, data_not_instruction 0, resetting 0
703: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c8
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x8}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c8, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
703: I_MMU_Cache.drive_mem_rsp: addr 0x800000c8 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c8 centry 0xf3ed0007c783fe843783f59ff0ef853e
703: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000cc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
================================================================
702: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c6 is_cap_mode:0  priv:3  epoch:2  instr:fe843783  pred_fetch_addr:00000000800000ca  pred_is_cap_mode:0}
----------------
702: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000ca  is_cap_mode:0  epoch:2  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000cc, data_not_instruction 0, resetting 0
704: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000cc
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0xc}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000cc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
704: I_MMU_Cache.drive_mem_rsp: addr 0x800000cc ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000cc centry 0xf3ed0007c783fe843783f59ff0ef853e
704: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000cc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
================================================================
703: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:800000c6 cap_mode:0  priv:3  epoch:2  instr:fe843783  pred_fetch_addr:800000ca  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000ca is_cap_mode:0  priv:3  epoch:2  instr:0007c783  pred_fetch_addr:00000000800000ce  pred_is_cap_mode:0}
----------------
703: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000ce  is_cap_mode:0  epoch:2  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000d0, data_not_instruction 0, resetting 0
705: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000cc
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0xc}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000cc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
705: I_MMU_Cache.drive_mem_rsp: addr 0x800000cc ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000cc centry 0xf3ed0007c783fe843783f59ff0ef853e
705: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000d0 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x13]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
705: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x800008f0 st_value:0x80000908
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
704: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ae instr 0x0180006f priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000c6  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000ca cap_mode:0  priv:3  epoch:2  instr:7c783  pred_fetch_addr:800000ce  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000ce is_cap_mode:0  priv:3  epoch:2  instr:0000f3ed  pred_fetch_addr:00000000800000d0  pred_is_cap_mode:0}
----------------
704: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
7050    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000c6  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000d0  is_cap_mode:0  epoch:2  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
706: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
706: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
706: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_EMPTY, --) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Read Miss: -> CACHE_START_REFILL.
================================================================
705: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
705: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
707: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
707: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
706: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
706: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
708: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
708: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
707: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
707: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
709: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
709: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
708: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
708: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
710: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
710: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
710: D_MMU_Cache.rl_discard_write_rsp: pending 3 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
709: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
709: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
711: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
711: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
710: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
710: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
712: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
712: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
711: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
711: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
713: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
713: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
712: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
712: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
714: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
714: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
713: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
713: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
715: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
715: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
714: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
714: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
716: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
716: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
716: D_MMU_Cache.rl_discard_write_rsp: pending 2 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
715: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
715: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
717: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
717: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
716: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
716: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
718: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
718: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
717: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
717: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
719: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
719: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
718: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
718: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
720: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
720: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
719: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
719: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
721: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
721: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
720: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
720: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
722: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
722: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
722: D_MMU_Cache.rl_discard_write_rsp: pending 1 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
721: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
721: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
723: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
723: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
723: D_MMU_Cache.rl_start_cache_refill: 
7230            To fabric: AXI4_ARFlit { arid: 'h0, araddr: 'h00000000800008c0, arlen: 'h07, arsize: AXI4_Size { val: 'h3 }, arburst: INCR, arlock: NORMAL, arcache: 'h0, arprot: 'h0, arqos: 'h0, arregion: 'h0, aruser: 'h0 }
    Victim way 0; => CACHE_REFILL
================================================================
722: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
722: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
724: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
724: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
723: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
723: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
725: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
725: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
724: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
724: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
726: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
726: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
725: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
725: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
727: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
727: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
726: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
726: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
728: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
728: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
727: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
727: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
729: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
729: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
728: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
728: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
730: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
730: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
729: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
729: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
731: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
731: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
730: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
730: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
732: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
732: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
731: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
731: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
733: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
733: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
732: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
732: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
734: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
734: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
733: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
733: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
735: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
735: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
734: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
734: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
736: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
736: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
735: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
735: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
737: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
737: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
736: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
736: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
738: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
738: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
737: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
737: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
739: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
739: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
738: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
738: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
740: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
740: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
739: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
739: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
741: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
741: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
740: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
740: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
742: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
742: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
741: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
741: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
743: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
743: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
742: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
742: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
744: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
744: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
743: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
743: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
745: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
745: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
744: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
744: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
746: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
746: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
745: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
745: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
747: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
747: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
746: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
746: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
748: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
748: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
747: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
747: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
749: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
749: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
748: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
748: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
750: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
750: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
749: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
749: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
751: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
751: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
    => CACHE_REREQ
================================================================
750: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
750: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
752: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
752: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
751: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 BUSY: pc:800000c6
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
751: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
753: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
753: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
753: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f0 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
753: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f0 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f0
================================================================
752: Pipeline State:  minstret:20  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c6  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
752: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000c6  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:20  PC:0x800000c6  instr:0xfe843783  priv:3
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000d4, data_not_instruction 0, resetting 0
754: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
754: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
754: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000d4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x13]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000f0, data_not_instruction 1, resetting 0
754: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f0 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
754: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f0 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f0
754: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:0 addr:0x800000f0 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x0
    fa_req_ram_B tagCSet [0x3] cword_set [0x15]
================================================================
753: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000800000f0 o: 'h00000000800000f0 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000ca  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f0  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f0 - 0x000000000800000f1) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:2  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
753: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
7540    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000ca  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f0  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f0 - 0x000000000800000f1) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000d4  is_cap_mode:0  epoch:2  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
755: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
755: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
755: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Read Miss: -> CACHE_START_REFILL.
================================================================
754: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
754: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
756: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
756: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
756: D_MMU_Cache.rl_start_cache_refill: 
7560            To fabric: AXI4_ARFlit { arid: 'h0, araddr: 'h00000000800000c0, arlen: 'h07, arsize: AXI4_Size { val: 'h3 }, arburst: INCR, arlock: NORMAL, arcache: 'h0, arprot: 'h0, arqos: 'h0, arregion: 'h0, aruser: 'h0 }
    Victim way 1; => CACHE_REFILL
================================================================
755: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
755: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
757: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
757: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
756: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
756: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
758: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
758: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
757: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
757: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
759: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
759: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
758: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
758: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
760: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
760: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
759: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
759: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
761: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
761: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
760: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
760: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
762: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
762: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
761: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
761: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
763: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
763: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
762: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
762: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
764: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
764: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
763: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
763: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
765: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
765: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
764: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
764: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
766: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
766: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
765: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
765: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
767: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
767: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
766: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
766: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
768: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
768: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
767: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
767: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
769: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
769: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
768: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
768: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
770: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
770: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
769: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
769: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
771: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
771: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
770: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
770: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
772: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
772: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
771: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
771: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
773: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
773: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
772: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
772: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
774: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
774: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
773: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
773: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
775: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
775: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
774: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
774: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
776: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
776: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
775: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
775: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
777: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
777: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
776: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
776: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
778: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
778: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
777: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
777: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
779: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
779: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
778: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
778: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
780: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
780: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
779: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
779: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
781: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
781: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
780: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
780: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
782: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
782: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
781: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
781: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
783: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
783: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
================================================================
782: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
782: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
784: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
784: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
    => CACHE_REREQ
================================================================
783: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
783: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
785: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
785: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
    fa_req_ram_B tagCSet [0x3] cword_set [0x15]
================================================================
784: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 BUSY: pc:800000ca
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
784: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
786: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
786: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
786: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
786: D_MMU_Cache.drive_mem_rsp: addr 0x800000f0 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f0 centry 0xa216d6172676f72702077654e
================================================================
785: Pipeline State:  minstret:21  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000ca  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
785: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000ca  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:21  PC:0x800000ca  instr:0x7c783  priv:3
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
787: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
787: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
787: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
787: D_MMU_Cache.drive_mem_rsp: addr 0x800000f0 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f0 centry 0xa216d6172676f72702077654e
================================================================
786: Pipeline State:  minstret:22  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h000000000000004e o: 'h000000000000004e b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {BR taken [00000000800000ce->00000000800000d0 00000000800000b0]}data_to_Stage 2 {pc:00000000800000ce  instr:fe0791e3  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000b0  val1:00000000000000000000000007ffffd10000003f0  val2:000000000800000b0000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000b0 - 0x000000000800000b2) within 0x20
              0x20 = v: True a: 'h00000000800000ce o: 'h00000000800000ce b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        redirect next_pc:00000000800000b0
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:2  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:2  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
786: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
7870    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000ce  instr:fe0791e3  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000b0  val1:00000000000000000000000007ffffd10000003f0  val2:000000000800000b0000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000b0 - 0x000000000800000b2) within 0x20
              0x20 = v: True a: 'h00000000800000ce o: 'h00000000800000ce b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    CPU_Stage1 PC: 0x100000000800000b00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b0, data_not_instruction 0, resetting 0
788: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
788: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
788: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b0 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
================================================================
787: Pipeline State:  minstret:22  cur_priv:3  mstatus:a00002000  epoch:2 rg_stage:CPU_START_TRAP_HANDLER
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000ce  instr:fe0791e3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b0 instr 0xf95ff0ef priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JAL [00000000800000b0->0000000080000044/00000000800000b4]}data_to_Stage 2 {pc:00000000800000b0  instr:f95ff0ef  priv:3
            op_stage2:OP_Stage2_ALU  rd:1
            addr:0000000080000044  val1:000000000800000b4000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000044 - 0x00000000080000046) within 0x20
              0x20 = v: True a: 'h00000000800000b0 o: 'h00000000800000b0 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        redirect next_pc:0000000080000044
        Output_StageD PIPE: data_to_Stage1 {pc:800000d4 cap_mode:0  priv:3  epoch:2  instr_C:87aa  instr:a007b3  pred_fetch_addr:800000d6  pred_is_cap_mode:0}
        Output_StageF EMPTY
----------------
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b0  is_cap_mode:0  epoch:3  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    fa_stageF_redirect: minstret:22  new_pc:800000b0  new_is_cap_mode:0  cur_priv:3, epoch 2->3
    CPU_Stage1 PC: 0x100000000800000b00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b4, data_not_instruction 0, resetting 0
789: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b0
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x0}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
789: I_MMU_Cache.drive_mem_rsp: addr 0x800000b0 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b0 centry 0x7c783fee4342300178713fe843783
789: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
================================================================
788: Pipeline State:  minstret:22  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000ce  instr:fe0791e3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b0 instr 0xf95ff0ef priv 3
        Output_Stage1 PIPE: CONTROL_DISCARD {JAL [00000000800000b0->0000000080000044/00000000800000b4]}data_to_Stage 2 {pc:00000000800000b0  instr:f95ff0ef  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000080000044  val1:000000000800000b4000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        redirect next_pc:0000000080000044
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b0 is_cap_mode:0  priv:3  epoch:3  instr:fe843783  pred_fetch_addr:00000000800000b4  pred_is_cap_mode:0}
----------------
788: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000ce  instr:fe0791e3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:22  PC:0x800000ce  instr:0xfe0791e3  priv:3
    rl_pipe: Discarding stage1 due to redirection
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b4  is_cap_mode:0  epoch:3  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b8, data_not_instruction 0, resetting 0
790: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b4
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
790: I_MMU_Cache.drive_mem_rsp: addr 0x800000b4 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b4 centry 0x7c783fee4342300178713fe843783
790: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b8 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
================================================================
789: Pipeline State:  minstret:23  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b0 instr 0xf95ff0ef priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:800000b0 cap_mode:0  priv:3  epoch:3  instr:fe843783  pred_fetch_addr:800000b4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b4 is_cap_mode:0  priv:3  epoch:3  instr:00178713  pred_fetch_addr:00000000800000b8  pred_is_cap_mode:0}
----------------
789: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b8  is_cap_mode:0  epoch:3  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000bc, data_not_instruction 0, resetting 0
791: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b8
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x8}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b8, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
791: I_MMU_Cache.drive_mem_rsp: addr 0x800000b8 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b8 centry 0x7c783fee4342300178713fe843783
791: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000bc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
791: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x800008f0 st_value:0x80000908
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
790: Pipeline State:  minstret:23  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b0 instr 0xfe843783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000b0  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000b4 cap_mode:0  priv:3  epoch:3  instr:178713  pred_fetch_addr:800000b8  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b8 is_cap_mode:0  priv:3  epoch:3  instr:fee43423  pred_fetch_addr:00000000800000bc  pred_is_cap_mode:0}
----------------
790: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
7910    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000b0  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000bc  is_cap_mode:0  epoch:3  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b40003fffc7ffffd10000003f00000000000000000
792: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000bc
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000bc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
792: I_MMU_Cache.drive_mem_rsp: addr 0x800000bc ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000bc centry 0x7c783fee4342300178713fe843783
792: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f0 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
792: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f0 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f0
================================================================
791: Pipeline State:  minstret:23  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b0 instr 0xfe843783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000b0  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b4 instr 0x00178713 priv 3
        Output_Stage1 BUSY pc:00000000800000b4
        Output_StageD PIPE: data_to_Stage1 {pc:800000b8 cap_mode:0  priv:3  epoch:3  instr:fee43423  pred_fetch_addr:800000bc  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000bc is_cap_mode:0  priv:3  epoch:3  instr:0007c783  pred_fetch_addr:00000000800000c0  pred_is_cap_mode:0}
----------------
791: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000b0  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:23  PC:0x800000b0  instr:0xfe843783  priv:3
    CPU_Stage1 PC: 0x100000000800000b40003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c0, data_not_instruction 0, resetting 0
793: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000bc
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000bc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
793: I_MMU_Cache.drive_mem_rsp: addr 0x800000bc ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000bc centry 0x7c783fee4342300178713fe843783
793: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c0 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
793: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f0 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
793: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f0 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f0
================================================================
792: Pipeline State:  minstret:24  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000800000f0 o: 'h00000000800000f0 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b0 instr 0xfe843783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b4 instr 0x00178713 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000b4  instr:00178713  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:00000000800000f0  val1:000000000800000f1000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:800000b8 cap_mode:0  priv:3  epoch:3  instr:fee43423  pred_fetch_addr:800000bc  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000bc is_cap_mode:0  priv:3  epoch:3  instr:0007c783  pred_fetch_addr:00000000800000c0  pred_is_cap_mode:0}
----------------
792: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f0 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f0} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
7930    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000b4  instr:00178713  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:00000000800000f0  val1:000000000800000f1000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c0  is_cap_mode:0  epoch:3  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b80003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c4, data_not_instruction 0, resetting 0
794: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
794: I_MMU_Cache.drive_mem_rsp: addr 0x800000c0 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c0 centry 0xf3ed0007c783fe843783f59ff0ef853e
794: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
794: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:3 addr:0x800008f0 st_value:0x800000f1
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
793: Pipeline State:  minstret:24  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b4 instr 0x00178713 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000b4  instr:00178713  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f1 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f1} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h00000000800000f1 o: 'h00000000800000f1 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b8 instr 0xfee43423 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000b8  instr:fee43423  priv:3
            op_stage2:OP_Stage2_ST  rd:8
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:000000000800000f1000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000bc cap_mode:0  priv:3  epoch:3  instr:7c783  pred_fetch_addr:800000c0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c0 is_cap_mode:0  priv:3  epoch:3  instr:0000853e  pred_fetch_addr:00000000800000c2  pred_is_cap_mode:0}
----------------
793: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000b4  instr:00178713  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f1 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f1} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:24  PC:0x800000b4  instr:0x178713  priv:3
7940    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000b8  instr:fee43423  priv:3
            op_stage2:OP_Stage2_ST  rd:8
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:000000000800000f1000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c2  is_cap_mode:0  epoch:3  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000bc0003fffc7ffffd10000003f00000000000000000
795: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
795: I_MMU_Cache.drive_mem_rsp: addr 0x800000c4 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c4 centry 0xf3ed0007c783fe843783f59ff0ef853e
795: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f0 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Hit: pa 0x800008f0 word128 0x800000f1
        New Word128_Set:        CSet 0x23, CWord 0x3:  0x800000f1 0x155555555555555555555555555555555
        Write-Cache-Hit/Miss: eaddr 0x800008f0 word128 0x800000f1
        => rl_write_response
================================================================
794: Pipeline State:  minstret:25  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h00000000800000f1 o: 'h00000000800000f1 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b8 instr 0xfee43423 priv 3
        Output_Stage2 BUSY: pc:800000b8
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000bc  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f0  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f0 - 0x000000000800000f1) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000c0 cap_mode:0  priv:3  epoch:3  instr_C:853e  instr:f00533  pred_fetch_addr:800000c2  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c2 is_cap_mode:0  priv:3  epoch:3  instr:f59ff0ef  pred_fetch_addr:00000000800000c6  pred_is_cap_mode:0}
----------------
794: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xe, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f1 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f1} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000bc0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c8, data_not_instruction 0, resetting 0
796: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
796: I_MMU_Cache.drive_mem_rsp: addr 0x800000c4 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c4 centry 0xf3ed0007c783fe843783f59ff0ef853e
796: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c8 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000f0, data_not_instruction 1, resetting 0
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008f0, awlen: 'h00, awsize: AXI4_Size { val: 'h3 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h00000000800000f1, wstrb: 'hff, wlast: True, wuser: 'h0 }
796: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:0 addr:0x800000f0 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x0
    fa_req_ram_B tagCSet [0x3] cword_set [0x15]
================================================================
795: Pipeline State:  minstret:25  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b8 instr 0xfee43423 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000b8  instr:fee43423  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000bc  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f0  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f0 - 0x000000000800000f1) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000c0 cap_mode:0  priv:3  epoch:3  instr_C:853e  instr:f00533  pred_fetch_addr:800000c2  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c2 is_cap_mode:0  priv:3  epoch:3  instr:f59ff0ef  pred_fetch_addr:00000000800000c6  pred_is_cap_mode:0}
----------------
795: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000b8  instr:fee43423  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:25  PC:0x800000b8  instr:0xfee43423  priv:3
7960    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000bc  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f0  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f0 - 0x000000000800000f1) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c6  is_cap_mode:0  epoch:3  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c00003fffc7ffffd10000003f00000000000000000
797: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c8
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x8}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c8, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
797: I_MMU_Cache.drive_mem_rsp: addr 0x800000c8 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c8 centry 0xf3ed0007c783fe843783f59ff0ef853e
797: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
797: D_MMU_Cache.drive_mem_rsp: addr 0x800000f0 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f0 centry 0xa216d6172676f72702077654e
================================================================
796: Pipeline State:  minstret:26  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000bc  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c0 instr 0x00f00533 priv 3
        Output_Stage1 BUSY pc:00000000800000c0
        Output_StageD PIPE: data_to_Stage1 {pc:800000c2 cap_mode:0  priv:3  epoch:3  instr:f59ff0ef  pred_fetch_addr:800000c6  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c6 is_cap_mode:0  priv:3  epoch:3  instr:fe843783  pred_fetch_addr:00000000800000ca  pred_is_cap_mode:0}
----------------
796: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000bc  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:26  PC:0x800000bc  instr:0x7c783  priv:3
    CPU_Stage1 PC: 0x100000000800000c00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000cc, data_not_instruction 0, resetting 0
798: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c8
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x8}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c8, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
798: I_MMU_Cache.drive_mem_rsp: addr 0x800000c8 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c8 centry 0xf3ed0007c783fe843783f59ff0ef853e
798: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000cc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
798: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
798: D_MMU_Cache.drive_mem_rsp: addr 0x800000f0 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f0 centry 0xa216d6172676f72702077654e
================================================================
797: Pipeline State:  minstret:27  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h000000000000004e o: 'h000000000000004e b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c0 instr 0x00f00533 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000c0  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:0000000000000004e000000007ffffd10000003f0  val2:0000000000000004e000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:800000c2 cap_mode:0  priv:3  epoch:3  instr:f59ff0ef  pred_fetch_addr:800000c6  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c6 is_cap_mode:0  priv:3  epoch:3  instr:fe843783  pred_fetch_addr:00000000800000ca  pred_is_cap_mode:0}
----------------
797: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
7980    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000c0  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:0000000000000004e000000007ffffd10000003f0  val2:0000000000000004e000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000ca  is_cap_mode:0  epoch:3  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c20003fffc7ffffd10000003f00000000000000000
799: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000cc
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0xc}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000cc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
799: I_MMU_Cache.drive_mem_rsp: addr 0x800000cc ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000cc centry 0xf3ed0007c783fe843783f59ff0ef853e
================================================================
798: Pipeline State:  minstret:27  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c0 instr 0x00f00533 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c0  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h000000000000004e o: 'h000000000000004e b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c2 instr 0xf59ff0ef priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JAL [00000000800000c2->000000008000001a/00000000800000c6]}data_to_Stage 2 {pc:00000000800000c2  instr:f59ff0ef  priv:3
            op_stage2:OP_Stage2_ALU  rd:1
            addr:000000008000001a  val1:000000000800000c6000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x000000008000001a - 0x0000000008000001c) within 0x20
              0x20 = v: True a: 'h00000000800000c2 o: 'h00000000800000c2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        redirect next_pc:000000008000001a
        Output_StageD PIPE: data_to_Stage1 {pc:800000c6 cap_mode:0  priv:3  epoch:3  instr:fe843783  pred_fetch_addr:800000ca  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000ca is_cap_mode:0  priv:3  epoch:3  instr:0007c783  pred_fetch_addr:00000000800000ce  pred_is_cap_mode:0}
----------------
798: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000c0  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:27  PC:0x800000c0  instr:0xf00533  priv:3
7990    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000c2  instr:f59ff0ef  priv:3
            op_stage2:OP_Stage2_ALU  rd:1
            addr:000000008000001a  val1:000000000800000c6000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x000000008000001a - 0x0000000008000001c) within 0x20
              0x20 = v: True a: 'h00000000800000c2 o: 'h00000000800000c2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    CPU_Stage1 PC: 0x1000000008000001a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000018, data_not_instruction 0, resetting 0
800: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000cc
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0xc}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000cc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
800: I_MMU_Cache.drive_mem_rsp: addr 0x800000cc ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000cc centry 0xf3ed0007c783fe843783f59ff0ef853e
800: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000018 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
799: Pipeline State:  minstret:28  cur_priv:3  mstatus:a00002000  epoch:3 rg_stage:CPU_START_TRAP_HANDLER
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h000000000000004e o: 'h000000000000004e b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c2 instr 0xf59ff0ef priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c2  instr:f59ff0ef  priv:3
        rd_valid:True  grd:1  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 1 rd_val:v: False a: 'h00000000800000c6 o: 'h00000000800000c6 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001a instr 0xfe843783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001a  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        redirect next_pc:000000008000001e
        Output_StageD PIPE: data_to_Stage1 {pc:800000ca cap_mode:0  priv:3  epoch:3  instr:7c783  pred_fetch_addr:800000ce  pred_is_cap_mode:0}
        Output_StageF EMPTY
----------------
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000001a  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    fa_stageF_redirect: minstret:28  new_pc:8000001a  new_is_cap_mode:0  cur_priv:3, epoch 3->0
    CPU_Stage1 PC: 0x1000000008000001a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000001c, data_not_instruction 0, resetting 0
801: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000018
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000018, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
801: I_MMU_Cache.drive_mem_rsp: addr 0x80000018 ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x80000018 centry 0x1000ec221101bff5105000730840006f
801: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000001c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
800: Pipeline State:  minstret:28  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h000000000000004e o: 'h000000000000004e b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c2 instr 0xf59ff0ef priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c2  instr:f59ff0ef  priv:3
        rd_valid:True  grd:1  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 1 rd_val:v: False a: 'h00000000800000c6 o: 'h00000000800000c6 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001a instr 0xfe843783 priv 3
        Output_Stage1 PIPE: CONTROL_DISCARD {CF_None}data_to_Stage 2 {pc:000000008000001a  instr:fe843783  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        redirect next_pc:000000008000001e
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001a is_cap_mode:0  priv:3  epoch:0  instr:00001101  pred_fetch_addr:000000008000001c  pred_is_cap_mode:0}
----------------
800: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xa, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000c2  instr:f59ff0ef  priv:3
        rd_valid:True  grd:1  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:28  PC:0x800000c2  instr:0xf59ff0ef  priv:3
    rl_pipe: Discarding stage1 due to redirection
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000001c  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000001c, data_not_instruction 0, resetting 0
802: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000001c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000001c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
802: I_MMU_Cache.drive_mem_rsp: addr 0x8000001c ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x8000001c centry 0x1000ec221101bff5105000730840006f
802: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000001c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
801: Pipeline State:  minstret:29  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 1 rd_val:v: False a: 'h00000000800000c6 o: 'h00000000800000c6 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c2 instr 0xf59ff0ef priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001a instr 0xfe843783 priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:8000001a cap_mode:0  priv:3  epoch:0  instr_C:1101  instr:fe010113  pred_fetch_addr:8000001c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001c is_cap_mode:0  priv:3  epoch:0  instr:0000ec22  pred_fetch_addr:000000008000001e  pred_is_cap_mode:0}
----------------
801: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x1, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000001e  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000020, data_not_instruction 0, resetting 0
803: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000001c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000001c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
803: I_MMU_Cache.drive_mem_rsp: addr 0x8000001c ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x8000001c centry 0x1000ec221101bff5105000730840006f
803: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000020 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
================================================================
802: Pipeline State:  minstret:29  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c2 instr 0xf59ff0ef priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001a instr 0xfe010113 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001a  instr:fe010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008d8  val1:000000000800008b8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000001c cap_mode:0  priv:3  epoch:0  instr_C:ec22  instr:813c23  pred_fetch_addr:8000001e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001e is_cap_mode:0  priv:3  epoch:0  instr:00001000  pred_fetch_addr:0000000080000020  pred_is_cap_mode:0}
----------------
802: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
8030    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000001a  instr:fe010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008d8  val1:000000000800008b8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000020  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001c0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000024, data_not_instruction 0, resetting 0
804: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000020
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000020, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
804: I_MMU_Cache.drive_mem_rsp: addr 0x80000020 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000020 centry 0x639c0da7879300000797fef407a387aa
804: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000024 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008d0, data_not_instruction 1, resetting 0
804: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:3 addr:0x800008d0 st_value:0x80000908
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x141]
================================================================
803: Pipeline State:  minstret:29  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001a instr 0xfe010113 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000001a  instr:fe010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008b8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008b8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008b8 o: 'h00000000800008b8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001c instr 0x00813c23 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001c  instr:00813c23  priv:3
            op_stage2:OP_Stage2_ST  rd:24
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:8000001e cap_mode:0  priv:3  epoch:0  instr_C:1000  instr:2010413  pred_fetch_addr:80000020  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000020 is_cap_mode:0  priv:3  epoch:0  instr:000087aa  pred_fetch_addr:0000000080000022  pred_is_cap_mode:0}
----------------
803: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:000000008000001a  instr:fe010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008b8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008b8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:29  PC:0x8000001a  instr:0xfe010113  priv:3
8040    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000001c  instr:00813c23  priv:3
            op_stage2:OP_Stage2_ST  rd:24
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000022  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001e0003fffc7ffffd10000003f00000000000000000
805: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000024
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000024, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
805: I_MMU_Cache.drive_mem_rsp: addr 0x80000024 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000024 centry 0x639c0da7879300000797fef407a387aa
805: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008d0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x1  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x1:  0x0 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008d0, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Hit: pa 0x800008d0 word128 0x80000908
        New Word128_Set:        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
        Write-Cache-Hit/Miss: eaddr 0x800008d0 word128 0x80000908
        => rl_write_response
================================================================
804: Pipeline State:  minstret:30  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008b8 o: 'h00000000800008b8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001c instr 0x00813c23 priv 3
        Output_Stage2 BUSY: pc:8000001c
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001e instr 0x02010413 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001e  instr:02010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000020 cap_mode:0  priv:3  epoch:0  instr_C:87aa  instr:a007b3  pred_fetch_addr:80000022  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000022 is_cap_mode:0  priv:3  epoch:0  instr:fef407a3  pred_fetch_addr:0000000080000026  pred_is_cap_mode:0}
----------------
804: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x2, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008b8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008b8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x1000000008000001e0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000028, data_not_instruction 0, resetting 0
806: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000024
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000024, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
806: I_MMU_Cache.drive_mem_rsp: addr 0x80000024 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000024 centry 0x639c0da7879300000797fef407a387aa
806: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000028 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008d0, awlen: 'h00, awsize: AXI4_Size { val: 'h3 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h0000000080000908, wstrb: 'hff, wlast: True, wuser: 'h0 }
================================================================
805: Pipeline State:  minstret:30  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001c instr 0x00813c23 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000001c  instr:00813c23  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001e instr 0x02010413 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001e  instr:02010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000020 cap_mode:0  priv:3  epoch:0  instr_C:87aa  instr:a007b3  pred_fetch_addr:80000022  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000022 is_cap_mode:0  priv:3  epoch:0  instr:fef407a3  pred_fetch_addr:0000000080000026  pred_is_cap_mode:0}
----------------
805: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:000000008000001c  instr:00813c23  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:30  PC:0x8000001c  instr:0x813c23  priv:3
8060    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000001e  instr:02010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000026  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000200003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000002c, data_not_instruction 0, resetting 0
807: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000028
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000028, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
807: I_MMU_Cache.drive_mem_rsp: addr 0x80000028 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000028 centry 0x639c0da7879300000797fef407a387aa
807: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000002c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
================================================================
806: Pipeline State:  minstret:31  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001e instr 0x02010413 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000001e  instr:02010413  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 8 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000020 instr 0x00a007b3 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000020  instr:00a007b3  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:0000000000000004e000000007ffffd10000003f0  val2:0000000000000004e000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000022 cap_mode:0  priv:3  epoch:0  instr:fef407a3  pred_fetch_addr:80000026  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000026 is_cap_mode:0  priv:3  epoch:0  instr:00000797  pred_fetch_addr:000000008000002a  pred_is_cap_mode:0}
----------------
806: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000001e  instr:02010413  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:31  PC:0x8000001e  instr:0x2010413  priv:3
8070    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000020  instr:00a007b3  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:0000000000000004e000000007ffffd10000003f0  val2:0000000000000004e000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000002a  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000220003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000002c, data_not_instruction 0, resetting 0
808: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000002c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000002c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
808: I_MMU_Cache.drive_mem_rsp: addr 0x8000002c ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x8000002c centry 0x639c0da7879300000797fef407a387aa
808: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000002c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008c7, data_not_instruction 1, resetting 0
808: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:0 addr:0x800008c7 st_value:0x4e
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x16
    fa_req_ram_B tagCSet [0x23] cword_set [0x140]
================================================================
807: Pipeline State:  minstret:32  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 8 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000020 instr 0x00a007b3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000020  instr:00a007b3  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h000000000000004e o: 'h000000000000004e b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000022 instr 0xfef407a3 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000022  instr:fef407a3  priv:3
            op_stage2:OP_Stage2_ST  rd:15
            addr:00000000800008c7  val1:000000000800008d8000000007ffffd10000003f0  val2:0000000000000004e000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008c7 - 0x000000000800008c8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000026 cap_mode:0  priv:3  epoch:0  instr:797  pred_fetch_addr:8000002a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000002a is_cap_mode:0  priv:3  epoch:0  instr:0da78793  pred_fetch_addr:000000008000002e  pred_is_cap_mode:0}
----------------
807: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x8, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000020  instr:00a007b3  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:32  PC:0x80000020  instr:0xa007b3  priv:3
8080    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000022  instr:fef407a3  priv:3
            op_stage2:OP_Stage2_ST  rd:15
            addr:00000000800008c7  val1:000000000800008d8000000007ffffd10000003f0  val2:0000000000000004e000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008c7 - 0x000000000800008c8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000002e  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000260003fffc7ffffd10000003f00000000000000000
809: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000002c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000002c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
809: I_MMU_Cache.drive_mem_rsp: addr 0x8000002c ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x8000002c centry 0x639c0da7879300000797fef407a387aa
809: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008c7
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x0  Byte 0x7}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x0:  0x0 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008c7, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Hit: pa 0x800008c7 word128 0x4e
        New Word128_Set:        CSet 0x23, CWord 0x0:  0x4e00000000000000 0x155555555555555555555555555555555
        Write-Cache-Hit/Miss: eaddr 0x800008c7 word128 0x4e
        => rl_write_response
================================================================
808: Pipeline State:  minstret:33  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h000000000000004e o: 'h000000000000004e b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000022 instr 0xfef407a3 priv 3
        Output_Stage2 BUSY: pc:80000022
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000026 instr 0x00000797 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000026  instr:00000797  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000080000026000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000002a cap_mode:0  priv:3  epoch:0  instr:da78793  pred_fetch_addr:8000002e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000002e is_cap_mode:0  priv:3  epoch:0  instr:0000639c  pred_fetch_addr:0000000080000030  pred_is_cap_mode:0}
----------------
808: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000260003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000030, data_not_instruction 0, resetting 0
810: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000002c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000002c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
810: I_MMU_Cache.drive_mem_rsp: addr 0x8000002c ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x8000002c centry 0x639c0da7879300000797fef407a387aa
810: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000030 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008c7, awlen: 'h00, awsize: AXI4_Size { val: 'h0 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h4e00000000000000, wstrb: 'h80, wlast: True, wuser: 'h0 }
================================================================
809: Pipeline State:  minstret:33  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000022 instr 0xfef407a3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000022  instr:fef407a3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000026 instr 0x00000797 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000026  instr:00000797  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000080000026000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000002a cap_mode:0  priv:3  epoch:0  instr:da78793  pred_fetch_addr:8000002e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000002e is_cap_mode:0  priv:3  epoch:0  instr:0000639c  pred_fetch_addr:0000000080000030  pred_is_cap_mode:0}
----------------
809: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000022  instr:fef407a3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:33  PC:0x80000022  instr:0xfef407a3  priv:3
8100    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000026  instr:00000797  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000080000026000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000030  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000002a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000034, data_not_instruction 0, resetting 0
811: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000030
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000030, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
811: I_MMU_Cache.drive_mem_rsp: addr 0x80000030 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000030 centry 0x61056462853e0001c3982701fef44703
811: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000034 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
================================================================
810: Pipeline State:  minstret:34  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000026 instr 0x00000797 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000026  instr:00000797  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000026 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000026} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000080000026 o: 'h0000000080000026 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000002a instr 0x0da78793 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000002a  instr:0da78793  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000080000026  val1:00000000080000100000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000002e cap_mode:0  priv:3  epoch:0  instr_C:639c  instr:7b783  pred_fetch_addr:80000030  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000030 is_cap_mode:0  priv:3  epoch:0  instr:fef44703  pred_fetch_addr:0000000080000034  pred_is_cap_mode:0}
----------------
810: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000026  instr:00000797  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000026 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000026} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:34  PC:0x80000026  instr:0x797  priv:3
8110    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000002a  instr:0da78793  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000080000026  val1:00000000080000100000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000034  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000002e0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000034, data_not_instruction 0, resetting 0
812: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
812: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
812: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000034 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000100, data_not_instruction 1, resetting 0
812: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x80000100 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x0
    fa_req_ram_B tagCSet [0x4] cword_set [0x16]
================================================================
811: Pipeline State:  minstret:35  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000080000026 o: 'h0000000080000026 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002a instr 0x0da78793 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000002a  instr:0da78793  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000100 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000100} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000080000100 o: 'h0000000080000100 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000002e  instr:0007b783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:0000000080000100  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000100 - 0x00000000080000108) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000030 cap_mode:0  priv:3  epoch:0  instr:fef44703  pred_fetch_addr:80000034  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000034 is_cap_mode:0  priv:3  epoch:0  instr:00002701  pred_fetch_addr:0000000080000036  pred_is_cap_mode:0}
----------------
811: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000026 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000026} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000002a  instr:0da78793  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000100 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000100} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:35  PC:0x8000002a  instr:0xda78793  priv:3
8120    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000002e  instr:0007b783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:0000000080000100  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000100 - 0x00000000080000108) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000036  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
813: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
813: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
813: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000100
        eaddr = {CTag 0x80000  CSet 0x4  CWord 0x0  Byte 0x0}
        CSet 0x4: (state, tag): (CTAG_EMPTY, --) (CTAG_EMPTY, --)
        CSet 0x4, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000100, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Read Miss: -> CACHE_START_REFILL.
================================================================
812: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000080000100 o: 'h0000000080000100 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
812: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000100 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000100} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
814: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
814: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
814: D_MMU_Cache.rl_discard_write_rsp: pending 3 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
813: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
813: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
815: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
815: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
814: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
814: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
816: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
816: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
815: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
815: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
817: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
817: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
816: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
816: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
818: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
818: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
817: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
817: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
819: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
819: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
818: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
818: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
820: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
820: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
819: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
819: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
821: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
821: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
820: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
820: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
822: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
822: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
821: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
821: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
823: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
823: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
822: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
822: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
824: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
824: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
824: D_MMU_Cache.rl_discard_write_rsp: pending 2 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
823: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
823: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
825: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
825: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
824: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
824: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
826: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
826: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
825: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
825: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
827: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
827: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
826: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
826: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
828: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
828: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
827: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
827: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
829: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
829: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
828: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
828: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
830: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
830: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
830: D_MMU_Cache.rl_discard_write_rsp: pending 1 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
829: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
829: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
831: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
831: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
831: D_MMU_Cache.rl_start_cache_refill: 
8310            To fabric: AXI4_ARFlit { arid: 'h0, araddr: 'h0000000080000100, arlen: 'h07, arsize: AXI4_Size { val: 'h3 }, arburst: INCR, arlock: NORMAL, arcache: 'h0, arprot: 'h0, arqos: 'h0, arregion: 'h0, aruser: 'h0 }
    Victim way 0; => CACHE_REFILL
================================================================
830: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
830: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
832: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
832: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
831: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
831: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
833: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
833: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
832: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
832: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
834: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
834: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
833: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
833: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
835: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
835: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
834: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
834: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
836: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
836: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
835: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
835: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
837: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
837: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
836: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
836: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
838: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
838: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
837: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
837: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
839: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
839: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
838: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
838: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
840: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
840: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
839: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
839: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
841: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
841: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
840: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
840: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
842: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
842: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
841: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
841: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
843: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
843: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
842: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
842: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
844: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
844: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
843: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
843: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
845: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
845: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
844: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
844: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
846: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
846: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
845: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
845: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
847: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
847: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
846: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
846: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
848: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
848: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
847: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
847: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
849: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
849: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
848: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
848: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
850: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
850: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
849: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
849: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
851: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
851: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
850: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
850: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
852: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
852: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
851: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
851: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
853: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
853: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
852: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
852: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
854: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
854: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
853: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
853: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
855: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
855: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
854: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
854: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
856: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
856: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
855: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
855: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
857: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
857: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
856: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
856: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
858: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
858: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
================================================================
857: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
857: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
859: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
859: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
    => CACHE_REREQ
================================================================
858: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
858: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
860: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
860: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
    fa_req_ram_B tagCSet [0x4] cword_set [0x16]
================================================================
859: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 BUSY: pc:8000002e
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
859: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
861: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
861: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
861: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000100
        eaddr = {CTag 0x80000  CSet 0x4  CWord 0x0  Byte 0x0}
        CSet 0x4: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x4, CWord 0x0:  0xc0000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000100, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
861: D_MMU_Cache.drive_mem_rsp: addr 0x80000100 ld_val 0xc0000000 st_amo_val 0x0
        Read-hit: addr 0x80000100 centry 0xc0000000
================================================================
860: Pipeline State:  minstret:36  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000002e  instr:0007b783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
860: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:000000008000002e  instr:0007b783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:36  PC:0x8000002e  instr:0x7b783  priv:3
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000038, data_not_instruction 0, resetting 0
862: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
862: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
862: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000038 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008c7, data_not_instruction 1, resetting 0
862: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000100
        eaddr = {CTag 0x80000  CSet 0x4  CWord 0x0  Byte 0x0}
        CSet 0x4: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x4, CWord 0x0:  0xc0000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000100, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
862: D_MMU_Cache.drive_mem_rsp: addr 0x80000100 ld_val 0xc0000000 st_amo_val 0x0
        Read-hit: addr 0x80000100 centry 0xc0000000
862: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:0 addr:0x800008c7 st_value:0xc0000000
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x16
    fa_req_ram_B tagCSet [0x23] cword_set [0x140]
================================================================
861: Pipeline State:  minstret:37  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000c0000000 o: 'h00000000c0000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000030  instr:fef44703  priv:3
            op_stage2:OP_Stage2_LD  rd:14
            addr:00000000800008c7  val1:000000000800008d8000000007ffffd10000003f0  val2:000000000c0000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008c7 - 0x000000000800008c8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:0  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:0  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
861: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
8620    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000030  instr:fef44703  priv:3
            op_stage2:OP_Stage2_LD  rd:14
            addr:00000000800008c7  val1:000000000800008d8000000007ffffd10000003f0  val2:000000000c0000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008c7 - 0x000000000800008c8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000038  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000340003fffc7ffffd10000003f00000000000000000
863: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000038
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000038, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
863: I_MMU_Cache.drive_mem_rsp: addr 0x80000038 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000038 centry 0x61056462853e0001c3982701fef44703
863: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008c7
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x0  Byte 0x7}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x0:  0x4e00000000000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008c7, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
863: D_MMU_Cache.drive_mem_rsp: addr 0x800008c7 ld_val 0x4e00000000000000 st_amo_val 0x0
        Read-hit: addr 0x800008c7 centry 0x4e00000000000000
================================================================
862: Pipeline State:  minstret:37  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000030  instr:fef44703  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 14 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000034 instr 0x0007071b priv 3
        Output_Stage1 BUSY pc:0000000080000034
        Output_StageD PIPE: data_to_Stage1 {pc:80000036 cap_mode:0  priv:3  epoch:0  instr_C:c398  instr:e7a023  pred_fetch_addr:80000038  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000038 is_cap_mode:0  priv:3  epoch:0  instr:00000001  pred_fetch_addr:000000008000003a  pred_is_cap_mode:0}
----------------
862: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000030  instr:fef44703  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:37  PC:0x80000030  instr:0xfef44703  priv:3
    CPU_Stage1 PC: 0x100000000800000340003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000038, data_not_instruction 0, resetting 0
864: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000038
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000038, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
864: I_MMU_Cache.drive_mem_rsp: addr 0x80000038 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000038 centry 0x61056462853e0001c3982701fef44703
864: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000038 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
864: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008c7
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x0  Byte 0x7}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x0:  0x4e00000000000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008c7, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
864: D_MMU_Cache.drive_mem_rsp: addr 0x800008c7 ld_val 0x4e00000000000000 st_amo_val 0x0
        Read-hit: addr 0x800008c7 centry 0x4e00000000000000
================================================================
863: Pipeline State:  minstret:38  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h000000000000004e o: 'h000000000000004e b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000034 instr 0x0007071b priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000034  instr:0007071b  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:000000000000004e  val1:0000000000000004e000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000036 cap_mode:0  priv:3  epoch:0  instr_C:c398  instr:e7a023  pred_fetch_addr:80000038  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000038 is_cap_mode:0  priv:3  epoch:0  instr:00000001  pred_fetch_addr:000000008000003a  pred_is_cap_mode:0}
----------------
863: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xe, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
8640    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000034  instr:0007071b  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:000000000000004e  val1:0000000000000004e000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000003a  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000360003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000003c, data_not_instruction 0, resetting 0
865: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000038
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000038, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
865: I_MMU_Cache.drive_mem_rsp: addr 0x80000038 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000038 centry 0x61056462853e0001c3982701fef44703
865: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000003c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
MapLookup - index: 00, key: 00c00
MMU_Cache req for addr 00000000c0000000, data_not_instruction 1, resetting 0
865: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:2 addr:0xc0000000 st_value:0x4e
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
864: Pipeline State:  minstret:38  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000034 instr 0x0007071b priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000034  instr:0007071b  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h000000000000004e o: 'h000000000000004e b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000036 instr 0x00e7a023 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000036  instr:00e7a023  priv:3
            op_stage2:OP_Stage2_ST  rd:0
            addr:00000000c0000000  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:0000000000000004e000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000c0000000 - 0x000000000c0000004) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000038 cap_mode:0  priv:3  epoch:0  instr_C:1  instr:13  pred_fetch_addr:8000003a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003a is_cap_mode:0  priv:3  epoch:0  instr:0000853e  pred_fetch_addr:000000008000003c  pred_is_cap_mode:0}
----------------
864: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000034  instr:0007071b  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:38  PC:0x80000034  instr:0x7071b  priv:3
8650    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000036  instr:00e7a023  priv:3
            op_stage2:OP_Stage2_ST  rd:0
            addr:00000000c0000000  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:0000000000000004e000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000c0000000 - 0x000000000c0000004) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000003c  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000380003fffc7ffffd10000003f00000000000000000
866: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000003c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000003c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
866: I_MMU_Cache.drive_mem_rsp: addr 0x8000003c ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x8000003c centry 0x61056462853e0001c3982701fef44703
866: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr c0000000
        eaddr = {CTag 0xc0000  CSet 0x0  CWord 0x0  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000c0000000, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
    => IO_REQ
================================================================
865: Pipeline State:  minstret:39  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h000000000000004e o: 'h000000000000004e b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000036 instr 0x00e7a023 priv 3
        Output_Stage2 BUSY: pc:80000036
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000038 instr 0x00000013 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000038  instr:00000013  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003a cap_mode:0  priv:3  epoch:0  instr_C:853e  instr:f00533  pred_fetch_addr:8000003c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003c is_cap_mode:0  priv:3  epoch:0  instr:00006462  pred_fetch_addr:000000008000003e  pred_is_cap_mode:0}
----------------
865: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xe, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x000000000000004e addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x000000000000004e} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000380003fffc7ffffd10000003f00000000000000000
867: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000003c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000003c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
867: I_MMU_Cache.drive_mem_rsp: addr 0x8000003c ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x8000003c centry 0x61056462853e0001c3982701fef44703
867: D_MMU_Cache: rl_io_write_req; width_code 0x2  vaddr c0000000  paddr c0000000  word64 0x4e
    => rl_ST_AMO_response
================================================================
866: Pipeline State:  minstret:39  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000036 instr 0x00e7a023 priv 3
        Output_Stage2 BUSY: pc:80000036
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000038 instr 0x00000013 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000038  instr:00000013  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003a cap_mode:0  priv:3  epoch:0  instr_C:853e  instr:f00533  pred_fetch_addr:8000003c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003c is_cap_mode:0  priv:3  epoch:0  instr:00006462  pred_fetch_addr:000000008000003e  pred_is_cap_mode:0}
----------------
866: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000380003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000003c, data_not_instruction 0, resetting 0
868: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000003c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000003c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
868: I_MMU_Cache.drive_mem_rsp: addr 0x8000003c ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x8000003c centry 0x61056462853e0001c3982701fef44703
868: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000003c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000c0000000, awlen: 'h00, awsize: AXI4_Size { val: 'h2 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h000000000000004e, wstrb: 'h0f, wlast: True, wuser: 'h0 }
================================================================
867: Pipeline State:  minstret:39  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000036 instr 0x00e7a023 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000036  instr:00e7a023  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000038 instr 0x00000013 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000038  instr:00000013  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003a cap_mode:0  priv:3  epoch:0  instr_C:853e  instr:f00533  pred_fetch_addr:8000003c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003c is_cap_mode:0  priv:3  epoch:0  instr:00006462  pred_fetch_addr:000000008000003e  pred_is_cap_mode:0}
----------------
867: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000036  instr:00e7a023  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:39  PC:0x80000036  instr:0xe7a023  priv:3
8680    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000038  instr:00000013  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000003e  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000003a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000040, data_not_instruction 0, resetting 0
869: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000003c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000003c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
869: I_MMU_Cache.drive_mem_rsp: addr 0x8000003c ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x8000003c centry 0x61056462853e0001c3982701fef44703
869: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000040 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x1] cword_set [0x4]
================================================================
868: Pipeline State:  minstret:40  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000038 instr 0x00000013 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000038  instr:00000013  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000003a instr 0x00f00533 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000003a  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:000000000c0000000000000007ffffd10000003f0  val2:000000000c0000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003c cap_mode:0  priv:3  epoch:0  instr_C:6462  instr:1813403  pred_fetch_addr:8000003e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003e is_cap_mode:0  priv:3  epoch:0  instr:00006105  pred_fetch_addr:0000000080000040  pred_is_cap_mode:0}
----------------
868: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000038  instr:00000013  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:40  PC:0x80000038  instr:0x13  priv:3
8690    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000003a  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:000000000c0000000000000007ffffd10000003f0  val2:000000000c0000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000040  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000003c0003fffc7ffffd10000003f00000000000000000
870: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000040
        eaddr = {CTag 0x80000  CSet 0x1  CWord 0x0  Byte 0x0}
        CSet 0x1: (state, tag): (CTAG_EMPTY, --) (CTAG_EMPTY, --)
        CSet 0x1, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000040, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Read Miss: -> CACHE_START_REFILL.
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008d0, data_not_instruction 1, resetting 0
870: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x800008d0 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x141]
================================================================
869: Pipeline State:  minstret:41  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003a instr 0x00f00533 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000003a  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h00000000c0000000 o: 'h00000000c0000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000003c instr 0x01813403 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000003c  instr:01813403  priv:3
            op_stage2:OP_Stage2_LD  rd:8
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003e cap_mode:0  priv:3  epoch:0  instr_C:6105  instr:2010113  pred_fetch_addr:80000040  pred_is_cap_mode:0}
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
869: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000003a  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:41  PC:0x8000003a  instr:0xf00533  priv:3
8700    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000003c  instr:01813403  priv:3
            op_stage2:OP_Stage2_LD  rd:8
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_Stage1 PC: 0x1000000008000003e0003fffc7ffffd10000003f00000000000000000
871: I_MMU_Cache.rl_start_cache_refill: 
8710            To fabric: AXI4_ARFlit { arid: 'h00, araddr: 'h0000000080000040, arlen: 'h07, arsize: AXI4_Size { val: 'h3 }, arburst: INCR, arlock: NORMAL, arcache: 'h0, arprot: 'h0, arqos: 'h0, arregion: 'h0, aruser: 'h0 }
    Victim way 1; => CACHE_REFILL
871: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008d0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x1  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008d0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
871: D_MMU_Cache.drive_mem_rsp: addr 0x800008d0 ld_val 0x80000908 st_amo_val 0x0
        Read-hit: addr 0x800008d0 centry 0x80000908
================================================================
870: Pipeline State:  minstret:42  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h00000000c0000000 o: 'h00000000c0000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003c instr 0x01813403 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000003c  instr:01813403  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 8 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000003e  instr:02010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
870: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xa, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000003c  instr:01813403  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:42  PC:0x8000003c  instr:0x1813403  priv:3
8710    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000003e  instr:02010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
872: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008d0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x1  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008d0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
872: D_MMU_Cache.drive_mem_rsp: addr 0x800008d0 ld_val 0x80000908 st_amo_val 0x0
        Read-hit: addr 0x800008d0 centry 0x80000908
================================================================
871: Pipeline State:  minstret:43  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 8 rd_val:v: False a: 'h0000000080000908 o: 'h0000000080000908 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000003e  instr:02010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
871: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x8, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000003e  instr:02010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:43  PC:0x8000003e  instr:0x2010113  priv:3
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
872: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
872: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x2, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
873: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
873: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
N================================================================
874: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
874: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
875: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
875: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
877: D_MMU_Cache.rl_discard_write_rsp: pending 1 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
876: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
876: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
877: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
877: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
878: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
878: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
879: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
879: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
880: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
880: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
881: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
881: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
882: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
882: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
883: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
883: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
884: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
884: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
885: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
885: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
886: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
886: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
887: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
887: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
888: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
888: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
889: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
889: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
890: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
890: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
891: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
891: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
892: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
892: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
893: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
893: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
894: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
894: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
895: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
895: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
896: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
896: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
================================================================
897: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
897: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
    => CACHE_REREQ
================================================================
898: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
898: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
    fa_req_ram_B tagCSet [0x1] cword_set [0x4]
================================================================
899: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF BUSY: fetch_addr:0000000080000040
----------------
899: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c4, data_not_instruction 0, resetting 0
901: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000040
        eaddr = {CTag 0x80000  CSet 0x1  CWord 0x0  Byte 0x0}
        CSet 0x1: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x1, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xb878793000007970800e42211418082
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000040, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
901: I_MMU_Cache.drive_mem_rsp: addr 0x80000040 ld_val 0xb878793000007970800e42211418082 st_amo_val 0x0
        Read-hit: addr 0x80000040 centry 0xb878793000007970800e42211418082
901: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
================================================================
900: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000040 is_cap_mode:0  priv:3  epoch:0  instr:00008082  pred_fetch_addr:00000000800000c6  pred_is_cap_mode:0}
----------------
900: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c6  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c8, data_not_instruction 0, resetting 0
902: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
902: I_MMU_Cache.drive_mem_rsp: addr 0x800000c4 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c4 centry 0xf3ed0007c783fe843783f59ff0ef853e
902: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c8 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
================================================================
901: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x02010113 priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:80000040 cap_mode:0  priv:3  epoch:0  instr_C:8082  instr:8067  pred_fetch_addr:800000c6  pred_is_cap_mode:0}
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
901: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000cc, data_not_instruction 0, resetting 0
903: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c8
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x8}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c8, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
903: I_MMU_Cache.drive_mem_rsp: addr 0x800000c8 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c8 centry 0xf3ed0007c783fe843783f59ff0ef853e
903: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000cc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
================================================================
902: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x00008067 priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JALR [0000000080000040->00000000800000c6/0000000080000042]}data_to_Stage 2 {pc:0000000080000040  instr:00008067  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000c6  val1:00000000080000042000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000c6 - 0x000000000800000c8) within 0x20
              0x20 = v: True a: 'h0000000080000040 o: 'h0000000080000040 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c6 is_cap_mode:0  priv:3  epoch:0  instr:fe843783  pred_fetch_addr:00000000800000ca  pred_is_cap_mode:0}
----------------
902: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
9030    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000040  instr:00008067  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000c6  val1:00000000080000042000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000c6 - 0x000000000800000c8) within 0x20
              0x20 = v: True a: 'h0000000080000040 o: 'h0000000080000040 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000ca  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000cc, data_not_instruction 0, resetting 0
904: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000cc
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0xc}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000cc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
904: I_MMU_Cache.drive_mem_rsp: addr 0x800000cc ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000cc centry 0xf3ed0007c783fe843783f59ff0ef853e
904: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000cc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
================================================================
903: Pipeline State:  minstret:44  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000040 instr 0x00008067 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000040  instr:00008067  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000042 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000042} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000080000042 o: 'h0000000080000042 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0x00008067 priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:800000c6 cap_mode:0  priv:3  epoch:0  instr:fe843783  pred_fetch_addr:800000ca  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000ca is_cap_mode:0  priv:3  epoch:0  instr:0007c783  pred_fetch_addr:00000000800000ce  pred_is_cap_mode:0}
----------------
903: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000040  instr:00008067  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000042 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000042} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:44  PC:0x80000040  instr:0x8067  priv:3
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000ce  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000d0, data_not_instruction 0, resetting 0
905: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000cc
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0xc}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000cc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
905: I_MMU_Cache.drive_mem_rsp: addr 0x800000cc ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000cc centry 0xf3ed0007c783fe843783f59ff0ef853e
905: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000d0 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x13]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
905: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x800008f0 st_value:0x80000908
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
904: Pipeline State:  minstret:45  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000080000042 o: 'h0000000080000042 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000040 instr 0x00008067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000c6  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000ca cap_mode:0  priv:3  epoch:0  instr:7c783  pred_fetch_addr:800000ce  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000ce is_cap_mode:0  priv:3  epoch:0  instr:0000f3ed  pred_fetch_addr:00000000800000d0  pred_is_cap_mode:0}
----------------
904: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000042 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000042} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9050    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000c6  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000d0  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
906: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
906: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
906: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f1 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
906: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f1 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f1
================================================================
905: Pipeline State:  minstret:45  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c6  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f1 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f1} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:0  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:0  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
905: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000c6  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f1 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f1} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:45  PC:0x800000c6  instr:0xfe843783  priv:3
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000d4, data_not_instruction 0, resetting 0
907: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
907: I_MMU_Cache.drive_mem_rsp: addr 0x800000d0 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d0 centry 0x2785fe744783fef403a387aaf95ff0ef
907: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000d4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x13]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000f1, data_not_instruction 1, resetting 0
907: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f1 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
907: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f1 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f1
907: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:0 addr:0x800000f1 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x0
    fa_req_ram_B tagCSet [0x3] cword_set [0x15]
================================================================
906: Pipeline State:  minstret:46  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000800000f1 o: 'h00000000800000f1 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000ca  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f1  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f1 - 0x000000000800000f2) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:0  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000d0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d0 is_cap_mode:0  priv:3  epoch:0  instr:f95ff0ef  pred_fetch_addr:00000000800000d4  pred_is_cap_mode:0}
----------------
906: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f1 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f1} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9070    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000ca  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f1  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f1 - 0x000000000800000f2) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000d4  is_cap_mode:0  epoch:0  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
908: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
908: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
908: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f1
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x1}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f1, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
908: D_MMU_Cache.drive_mem_rsp: addr 0x800000f1 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f1 centry 0xa216d6172676f72702077654e
================================================================
907: Pipeline State:  minstret:46  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000ca  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:0  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:0  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
907: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000ca  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:46  PC:0x800000ca  instr:0x7c783  priv:3
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
909: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
909: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
909: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f1
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x1}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f1, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
909: D_MMU_Cache.drive_mem_rsp: addr 0x800000f1 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f1 centry 0xa216d6172676f72702077654e
================================================================
908: Pipeline State:  minstret:47  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000000000065 o: 'h0000000000000065 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {BR taken [00000000800000ce->00000000800000d0 00000000800000b0]}data_to_Stage 2 {pc:00000000800000ce  instr:fe0791e3  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000b0  val1:00000000000000000000000007ffffd10000003f0  val2:000000000800000b0000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000b0 - 0x000000000800000b2) within 0x20
              0x20 = v: True a: 'h00000000800000ce o: 'h00000000800000ce b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        redirect next_pc:00000000800000b0
        Output_StageD PIPE: data_to_Stage1 {pc:800000d0 cap_mode:0  priv:3  epoch:0  instr:f95ff0ef  pred_fetch_addr:800000d4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000d4 is_cap_mode:0  priv:3  epoch:0  instr:000087aa  pred_fetch_addr:00000000800000d6  pred_is_cap_mode:0}
----------------
908: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9090    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000ce  instr:fe0791e3  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000b0  val1:00000000000000000000000007ffffd10000003f0  val2:000000000800000b0000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000b0 - 0x000000000800000b2) within 0x20
              0x20 = v: True a: 'h00000000800000ce o: 'h00000000800000ce b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    CPU_Stage1 PC: 0x100000000800000b00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b0, data_not_instruction 0, resetting 0
910: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000d4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x1  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x1:  0x2785fe744783fef403a387aaf95ff0ef 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000d4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
910: I_MMU_Cache.drive_mem_rsp: addr 0x800000d4 ld_val 0x2785fe744783fef403a387aaf95ff0ef st_amo_val 0x0
        Read-hit: addr 0x800000d4 centry 0x2785fe744783fef403a387aaf95ff0ef
910: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b0 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
================================================================
909: Pipeline State:  minstret:47  cur_priv:3  mstatus:a00002000  epoch:0 rg_stage:CPU_START_TRAP_HANDLER
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000ce  instr:fe0791e3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b0 instr 0xf95ff0ef priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JAL [00000000800000b0->0000000080000044/00000000800000b4]}data_to_Stage 2 {pc:00000000800000b0  instr:f95ff0ef  priv:3
            op_stage2:OP_Stage2_ALU  rd:1
            addr:0000000080000044  val1:000000000800000b4000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000044 - 0x00000000080000046) within 0x20
              0x20 = v: True a: 'h00000000800000b0 o: 'h00000000800000b0 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        redirect next_pc:0000000080000044
        Output_StageD PIPE: data_to_Stage1 {pc:800000d4 cap_mode:0  priv:3  epoch:0  instr_C:87aa  instr:a007b3  pred_fetch_addr:800000d6  pred_is_cap_mode:0}
        Output_StageF EMPTY
----------------
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b0  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    fa_stageF_redirect: minstret:47  new_pc:800000b0  new_is_cap_mode:0  cur_priv:3, epoch 0->1
    CPU_Stage1 PC: 0x100000000800000b00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b4, data_not_instruction 0, resetting 0
911: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b0
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x0}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
911: I_MMU_Cache.drive_mem_rsp: addr 0x800000b0 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b0 centry 0x7c783fee4342300178713fe843783
911: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
================================================================
910: Pipeline State:  minstret:47  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000ce  instr:fe0791e3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b0 instr 0xf95ff0ef priv 3
        Output_Stage1 PIPE: CONTROL_DISCARD {JAL [00000000800000b0->0000000080000044/00000000800000b4]}data_to_Stage 2 {pc:00000000800000b0  instr:f95ff0ef  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000080000044  val1:000000000800000b4000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        redirect next_pc:0000000080000044
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b0 is_cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:00000000800000b4  pred_is_cap_mode:0}
----------------
910: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000ce  instr:fe0791e3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:47  PC:0x800000ce  instr:0xfe0791e3  priv:3
    rl_pipe: Discarding stage1 due to redirection
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b4  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b8, data_not_instruction 0, resetting 0
912: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b4
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
912: I_MMU_Cache.drive_mem_rsp: addr 0x800000b4 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b4 centry 0x7c783fee4342300178713fe843783
912: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b8 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
================================================================
911: Pipeline State:  minstret:48  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b0 instr 0xf95ff0ef priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:800000b0 cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:800000b4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b4 is_cap_mode:0  priv:3  epoch:1  instr:00178713  pred_fetch_addr:00000000800000b8  pred_is_cap_mode:0}
----------------
911: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b8  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000bc, data_not_instruction 0, resetting 0
913: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b8
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x8}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b8, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
913: I_MMU_Cache.drive_mem_rsp: addr 0x800000b8 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b8 centry 0x7c783fee4342300178713fe843783
913: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000bc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
913: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x800008f0 st_value:0x80000908
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
912: Pipeline State:  minstret:48  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b0 instr 0xfe843783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000b0  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000b4 cap_mode:0  priv:3  epoch:1  instr:178713  pred_fetch_addr:800000b8  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b8 is_cap_mode:0  priv:3  epoch:1  instr:fee43423  pred_fetch_addr:00000000800000bc  pred_is_cap_mode:0}
----------------
912: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
9130    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000b0  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000bc  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b40003fffc7ffffd10000003f00000000000000000
914: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000bc
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000bc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
914: I_MMU_Cache.drive_mem_rsp: addr 0x800000bc ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000bc centry 0x7c783fee4342300178713fe843783
914: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f1 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
914: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f1 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f1
================================================================
913: Pipeline State:  minstret:48  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b0 instr 0xfe843783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000b0  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f1 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f1} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b4 instr 0x00178713 priv 3
        Output_Stage1 BUSY pc:00000000800000b4
        Output_StageD PIPE: data_to_Stage1 {pc:800000b8 cap_mode:0  priv:3  epoch:1  instr:fee43423  pred_fetch_addr:800000bc  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000bc is_cap_mode:0  priv:3  epoch:1  instr:0007c783  pred_fetch_addr:00000000800000c0  pred_is_cap_mode:0}
----------------
913: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000b0  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f1 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f1} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:48  PC:0x800000b0  instr:0xfe843783  priv:3
    CPU_Stage1 PC: 0x100000000800000b40003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c0, data_not_instruction 0, resetting 0
915: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000bc
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000bc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
915: I_MMU_Cache.drive_mem_rsp: addr 0x800000bc ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000bc centry 0x7c783fee4342300178713fe843783
915: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c0 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
915: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f1 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
915: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f1 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f1
================================================================
914: Pipeline State:  minstret:49  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000800000f1 o: 'h00000000800000f1 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b0 instr 0xfe843783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b4 instr 0x00178713 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000b4  instr:00178713  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:00000000800000f1  val1:000000000800000f2000000007ffffd10000003f0  val2:000000000800000c6000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:800000b8 cap_mode:0  priv:3  epoch:1  instr:fee43423  pred_fetch_addr:800000bc  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000bc is_cap_mode:0  priv:3  epoch:1  instr:0007c783  pred_fetch_addr:00000000800000c0  pred_is_cap_mode:0}
----------------
914: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f1 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f1} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9150    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000b4  instr:00178713  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:00000000800000f1  val1:000000000800000f2000000007ffffd10000003f0  val2:000000000800000c6000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c0  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b80003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c4, data_not_instruction 0, resetting 0
916: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
916: I_MMU_Cache.drive_mem_rsp: addr 0x800000c0 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c0 centry 0xf3ed0007c783fe843783f59ff0ef853e
916: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
916: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:3 addr:0x800008f0 st_value:0x800000f2
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
915: Pipeline State:  minstret:49  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b4 instr 0x00178713 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000b4  instr:00178713  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f2 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f2} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h00000000800000f2 o: 'h00000000800000f2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b8 instr 0xfee43423 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000b8  instr:fee43423  priv:3
            op_stage2:OP_Stage2_ST  rd:8
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:000000000800000f2000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000bc cap_mode:0  priv:3  epoch:1  instr:7c783  pred_fetch_addr:800000c0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c0 is_cap_mode:0  priv:3  epoch:1  instr:0000853e  pred_fetch_addr:00000000800000c2  pred_is_cap_mode:0}
----------------
915: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000b4  instr:00178713  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f2 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f2} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:49  PC:0x800000b4  instr:0x178713  priv:3
9160    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000b8  instr:fee43423  priv:3
            op_stage2:OP_Stage2_ST  rd:8
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:000000000800000f2000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c2  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000bc0003fffc7ffffd10000003f00000000000000000
917: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
917: I_MMU_Cache.drive_mem_rsp: addr 0x800000c4 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c4 centry 0xf3ed0007c783fe843783f59ff0ef853e
917: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f1 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Hit: pa 0x800008f0 word128 0x800000f2
        New Word128_Set:        CSet 0x23, CWord 0x3:  0x800000f2 0x155555555555555555555555555555555
        Write-Cache-Hit/Miss: eaddr 0x800008f0 word128 0x800000f2
        => rl_write_response
================================================================
916: Pipeline State:  minstret:50  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h00000000800000f2 o: 'h00000000800000f2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b8 instr 0xfee43423 priv 3
        Output_Stage2 BUSY: pc:800000b8
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000bc  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f1  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f1 - 0x000000000800000f2) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000c0 cap_mode:0  priv:3  epoch:1  instr_C:853e  instr:f00533  pred_fetch_addr:800000c2  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c2 is_cap_mode:0  priv:3  epoch:1  instr:f59ff0ef  pred_fetch_addr:000000008000001a  pred_is_cap_mode:0}
----------------
916: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xe, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f2 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f2} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000bc0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000018, data_not_instruction 0, resetting 0
918: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
918: I_MMU_Cache.drive_mem_rsp: addr 0x800000c4 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c4 centry 0xf3ed0007c783fe843783f59ff0ef853e
918: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000018 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000f1, data_not_instruction 1, resetting 0
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008f0, awlen: 'h00, awsize: AXI4_Size { val: 'h3 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h00000000800000f2, wstrb: 'hff, wlast: True, wuser: 'h0 }
918: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:0 addr:0x800000f1 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x0
    fa_req_ram_B tagCSet [0x3] cword_set [0x15]
================================================================
917: Pipeline State:  minstret:50  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b8 instr 0xfee43423 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000b8  instr:fee43423  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000bc  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f1  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f1 - 0x000000000800000f2) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000c0 cap_mode:0  priv:3  epoch:1  instr_C:853e  instr:f00533  pred_fetch_addr:800000c2  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c2 is_cap_mode:0  priv:3  epoch:1  instr:f59ff0ef  pred_fetch_addr:000000008000001a  pred_is_cap_mode:0}
----------------
917: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000b8  instr:fee43423  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:50  PC:0x800000b8  instr:0xfee43423  priv:3
9180    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000bc  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f1  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f1 - 0x000000000800000f2) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000001a  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c00003fffc7ffffd10000003f00000000000000000
919: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000018
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000018, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
919: I_MMU_Cache.drive_mem_rsp: addr 0x80000018 ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x80000018 centry 0x1000ec221101bff5105000730840006f
919: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f1
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x1}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f1, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
919: D_MMU_Cache.drive_mem_rsp: addr 0x800000f1 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f1 centry 0xa216d6172676f72702077654e
================================================================
918: Pipeline State:  minstret:51  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000bc  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c0 instr 0x00f00533 priv 3
        Output_Stage1 BUSY pc:00000000800000c0
        Output_StageD PIPE: data_to_Stage1 {pc:800000c2 cap_mode:0  priv:3  epoch:1  instr:f59ff0ef  pred_fetch_addr:8000001a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001a is_cap_mode:0  priv:3  epoch:1  instr:00001101  pred_fetch_addr:000000008000001c  pred_is_cap_mode:0}
----------------
918: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000bc  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:51  PC:0x800000bc  instr:0x7c783  priv:3
    CPU_Stage1 PC: 0x100000000800000c00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000001c, data_not_instruction 0, resetting 0
920: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000018
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000018, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
920: I_MMU_Cache.drive_mem_rsp: addr 0x80000018 ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x80000018 centry 0x1000ec221101bff5105000730840006f
920: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000001c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
920: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f1
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x1}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f1, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
920: D_MMU_Cache.drive_mem_rsp: addr 0x800000f1 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f1 centry 0xa216d6172676f72702077654e
================================================================
919: Pipeline State:  minstret:52  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000000000065 o: 'h0000000000000065 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c0 instr 0x00f00533 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000c0  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:00000000000000065000000007ffffd10000003f0  val2:00000000000000065000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:800000c2 cap_mode:0  priv:3  epoch:1  instr:f59ff0ef  pred_fetch_addr:8000001a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001a is_cap_mode:0  priv:3  epoch:1  instr:00001101  pred_fetch_addr:000000008000001c  pred_is_cap_mode:0}
----------------
919: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9200    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000c0  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:00000000000000065000000007ffffd10000003f0  val2:00000000000000065000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000001c  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c20003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000001c, data_not_instruction 0, resetting 0
921: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000001c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000001c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
921: I_MMU_Cache.drive_mem_rsp: addr 0x8000001c ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x8000001c centry 0x1000ec221101bff5105000730840006f
921: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000001c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
920: Pipeline State:  minstret:52  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c0 instr 0x00f00533 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c0  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h0000000000000065 o: 'h0000000000000065 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c2 instr 0xf59ff0ef priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JAL [00000000800000c2->000000008000001a/00000000800000c6]}data_to_Stage 2 {pc:00000000800000c2  instr:f59ff0ef  priv:3
            op_stage2:OP_Stage2_ALU  rd:1
            addr:000000008000001a  val1:000000000800000c6000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x000000008000001a - 0x0000000008000001c) within 0x20
              0x20 = v: True a: 'h00000000800000c2 o: 'h00000000800000c2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:8000001a cap_mode:0  priv:3  epoch:1  instr_C:1101  instr:fe010113  pred_fetch_addr:8000001c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001c is_cap_mode:0  priv:3  epoch:1  instr:0000ec22  pred_fetch_addr:000000008000001e  pred_is_cap_mode:0}
----------------
920: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000c0  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:52  PC:0x800000c0  instr:0xf00533  priv:3
9210    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000c2  instr:f59ff0ef  priv:3
            op_stage2:OP_Stage2_ALU  rd:1
            addr:000000008000001a  val1:000000000800000c6000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x000000008000001a - 0x0000000008000001c) within 0x20
              0x20 = v: True a: 'h00000000800000c2 o: 'h00000000800000c2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000001e  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000020, data_not_instruction 0, resetting 0
922: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000001c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000001c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
922: I_MMU_Cache.drive_mem_rsp: addr 0x8000001c ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x8000001c centry 0x1000ec221101bff5105000730840006f
922: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000020 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
================================================================
921: Pipeline State:  minstret:53  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h0000000000000065 o: 'h0000000000000065 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c2 instr 0xf59ff0ef priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c2  instr:f59ff0ef  priv:3
        rd_valid:True  grd:1  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 1 rd_val:v: False a: 'h00000000800000c6 o: 'h00000000800000c6 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001a instr 0xfe010113 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001a  instr:fe010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008d8  val1:000000000800008b8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000001c cap_mode:0  priv:3  epoch:1  instr_C:ec22  instr:813c23  pred_fetch_addr:8000001e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001e is_cap_mode:0  priv:3  epoch:1  instr:00001000  pred_fetch_addr:0000000080000020  pred_is_cap_mode:0}
----------------
921: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xa, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000c2  instr:f59ff0ef  priv:3
        rd_valid:True  grd:1  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:53  PC:0x800000c2  instr:0xf59ff0ef  priv:3
9220    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000001a  instr:fe010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008d8  val1:000000000800008b8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000020  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001c0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000024, data_not_instruction 0, resetting 0
923: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000020
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000020, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
923: I_MMU_Cache.drive_mem_rsp: addr 0x80000020 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000020 centry 0x639c0da7879300000797fef407a387aa
923: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000024 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008d0, data_not_instruction 1, resetting 0
923: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:3 addr:0x800008d0 st_value:0x80000908
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x141]
================================================================
922: Pipeline State:  minstret:54  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 1 rd_val:v: False a: 'h00000000800000c6 o: 'h00000000800000c6 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001a instr 0xfe010113 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000001a  instr:fe010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008b8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008b8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008b8 o: 'h00000000800008b8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001c instr 0x00813c23 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001c  instr:00813c23  priv:3
            op_stage2:OP_Stage2_ST  rd:24
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:8000001e cap_mode:0  priv:3  epoch:1  instr_C:1000  instr:2010413  pred_fetch_addr:80000020  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000020 is_cap_mode:0  priv:3  epoch:1  instr:000087aa  pred_fetch_addr:0000000080000022  pred_is_cap_mode:0}
----------------
922: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x1, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000001a  instr:fe010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008b8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008b8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:54  PC:0x8000001a  instr:0xfe010113  priv:3
9230    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000001c  instr:00813c23  priv:3
            op_stage2:OP_Stage2_ST  rd:24
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000022  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001e0003fffc7ffffd10000003f00000000000000000
924: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000024
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000024, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
924: I_MMU_Cache.drive_mem_rsp: addr 0x80000024 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000024 centry 0x639c0da7879300000797fef407a387aa
924: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008d0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x1  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008d0, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Hit: pa 0x800008d0 word128 0x80000908
        New Word128_Set:        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
        Write-Cache-Hit/Miss: eaddr 0x800008d0 word128 0x80000908
        => rl_write_response
================================================================
923: Pipeline State:  minstret:55  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008b8 o: 'h00000000800008b8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001c instr 0x00813c23 priv 3
        Output_Stage2 BUSY: pc:8000001c
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001e instr 0x02010413 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001e  instr:02010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000020 cap_mode:0  priv:3  epoch:1  instr_C:87aa  instr:a007b3  pred_fetch_addr:80000022  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000022 is_cap_mode:0  priv:3  epoch:1  instr:fef407a3  pred_fetch_addr:0000000080000026  pred_is_cap_mode:0}
----------------
923: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x2, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008b8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008b8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x1000000008000001e0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000028, data_not_instruction 0, resetting 0
925: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000024
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000024, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
925: I_MMU_Cache.drive_mem_rsp: addr 0x80000024 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000024 centry 0x639c0da7879300000797fef407a387aa
925: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000028 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008d0, awlen: 'h00, awsize: AXI4_Size { val: 'h3 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h0000000080000908, wstrb: 'hff, wlast: True, wuser: 'h0 }
================================================================
924: Pipeline State:  minstret:55  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001c instr 0x00813c23 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000001c  instr:00813c23  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001e instr 0x02010413 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001e  instr:02010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000020 cap_mode:0  priv:3  epoch:1  instr_C:87aa  instr:a007b3  pred_fetch_addr:80000022  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000022 is_cap_mode:0  priv:3  epoch:1  instr:fef407a3  pred_fetch_addr:0000000080000026  pred_is_cap_mode:0}
----------------
924: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:000000008000001c  instr:00813c23  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:55  PC:0x8000001c  instr:0x813c23  priv:3
9250    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000001e  instr:02010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000026  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000200003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000002c, data_not_instruction 0, resetting 0
926: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000028
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000028, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
926: I_MMU_Cache.drive_mem_rsp: addr 0x80000028 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000028 centry 0x639c0da7879300000797fef407a387aa
926: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000002c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
================================================================
925: Pipeline State:  minstret:56  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001e instr 0x02010413 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000001e  instr:02010413  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 8 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000020 instr 0x00a007b3 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000020  instr:00a007b3  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000000000065000000007ffffd10000003f0  val2:00000000000000065000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000022 cap_mode:0  priv:3  epoch:1  instr:fef407a3  pred_fetch_addr:80000026  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000026 is_cap_mode:0  priv:3  epoch:1  instr:00000797  pred_fetch_addr:000000008000002a  pred_is_cap_mode:0}
----------------
925: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000001e  instr:02010413  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:56  PC:0x8000001e  instr:0x2010413  priv:3
9260    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000020  instr:00a007b3  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000000000065000000007ffffd10000003f0  val2:00000000000000065000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000002a  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000220003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000002c, data_not_instruction 0, resetting 0
927: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000002c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000002c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
927: I_MMU_Cache.drive_mem_rsp: addr 0x8000002c ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x8000002c centry 0x639c0da7879300000797fef407a387aa
927: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000002c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008c7, data_not_instruction 1, resetting 0
927: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:0 addr:0x800008c7 st_value:0x65
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x16
    fa_req_ram_B tagCSet [0x23] cword_set [0x140]
================================================================
926: Pipeline State:  minstret:57  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 8 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000020 instr 0x00a007b3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000020  instr:00a007b3  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000000000065 o: 'h0000000000000065 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000022 instr 0xfef407a3 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000022  instr:fef407a3  priv:3
            op_stage2:OP_Stage2_ST  rd:15
            addr:00000000800008c7  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000065000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008c7 - 0x000000000800008c8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000026 cap_mode:0  priv:3  epoch:1  instr:797  pred_fetch_addr:8000002a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000002a is_cap_mode:0  priv:3  epoch:1  instr:0da78793  pred_fetch_addr:000000008000002e  pred_is_cap_mode:0}
----------------
926: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x8, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000020  instr:00a007b3  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:57  PC:0x80000020  instr:0xa007b3  priv:3
9270    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000022  instr:fef407a3  priv:3
            op_stage2:OP_Stage2_ST  rd:15
            addr:00000000800008c7  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000065000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008c7 - 0x000000000800008c8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000002e  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000260003fffc7ffffd10000003f00000000000000000
928: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000002c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000002c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
928: I_MMU_Cache.drive_mem_rsp: addr 0x8000002c ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x8000002c centry 0x639c0da7879300000797fef407a387aa
928: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008c7
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x0  Byte 0x7}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x0:  0x4e00000000000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008c7, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Hit: pa 0x800008c7 word128 0x65
        New Word128_Set:        CSet 0x23, CWord 0x0:  0x6500000000000000 0x155555555555555555555555555555555
        Write-Cache-Hit/Miss: eaddr 0x800008c7 word128 0x65
        => rl_write_response
================================================================
927: Pipeline State:  minstret:58  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000000000065 o: 'h0000000000000065 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000022 instr 0xfef407a3 priv 3
        Output_Stage2 BUSY: pc:80000022
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000026 instr 0x00000797 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000026  instr:00000797  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000080000026000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000002a cap_mode:0  priv:3  epoch:1  instr:da78793  pred_fetch_addr:8000002e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000002e is_cap_mode:0  priv:3  epoch:1  instr:0000639c  pred_fetch_addr:0000000080000030  pred_is_cap_mode:0}
----------------
927: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000260003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000030, data_not_instruction 0, resetting 0
929: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000002c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000002c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
929: I_MMU_Cache.drive_mem_rsp: addr 0x8000002c ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x8000002c centry 0x639c0da7879300000797fef407a387aa
929: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000030 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008c7, awlen: 'h00, awsize: AXI4_Size { val: 'h0 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h6500000000000000, wstrb: 'h80, wlast: True, wuser: 'h0 }
================================================================
928: Pipeline State:  minstret:58  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000022 instr 0xfef407a3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000022  instr:fef407a3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000026 instr 0x00000797 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000026  instr:00000797  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000080000026000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000002a cap_mode:0  priv:3  epoch:1  instr:da78793  pred_fetch_addr:8000002e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000002e is_cap_mode:0  priv:3  epoch:1  instr:0000639c  pred_fetch_addr:0000000080000030  pred_is_cap_mode:0}
----------------
928: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000022  instr:fef407a3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:58  PC:0x80000022  instr:0xfef407a3  priv:3
9290    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000026  instr:00000797  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000080000026000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000030  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000002a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000034, data_not_instruction 0, resetting 0
930: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000030
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000030, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
930: I_MMU_Cache.drive_mem_rsp: addr 0x80000030 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000030 centry 0x61056462853e0001c3982701fef44703
930: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000034 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
================================================================
929: Pipeline State:  minstret:59  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000026 instr 0x00000797 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000026  instr:00000797  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000026 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000026} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000080000026 o: 'h0000000080000026 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000002a instr 0x0da78793 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000002a  instr:0da78793  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000080000026  val1:00000000080000100000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000002e cap_mode:0  priv:3  epoch:1  instr_C:639c  instr:7b783  pred_fetch_addr:80000030  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000030 is_cap_mode:0  priv:3  epoch:1  instr:fef44703  pred_fetch_addr:0000000080000034  pred_is_cap_mode:0}
----------------
929: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000026  instr:00000797  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000026 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000026} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:59  PC:0x80000026  instr:0x797  priv:3
9300    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000002a  instr:0da78793  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000080000026  val1:00000000080000100000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000034  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000002e0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000034, data_not_instruction 0, resetting 0
931: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
931: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
931: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000034 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000100, data_not_instruction 1, resetting 0
931: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x80000100 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x0
    fa_req_ram_B tagCSet [0x4] cword_set [0x16]
================================================================
930: Pipeline State:  minstret:60  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000080000026 o: 'h0000000080000026 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002a instr 0x0da78793 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000002a  instr:0da78793  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000100 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000100} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000080000100 o: 'h0000000080000100 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000002e  instr:0007b783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:0000000080000100  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000100 - 0x00000000080000108) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000030 cap_mode:0  priv:3  epoch:1  instr:fef44703  pred_fetch_addr:80000034  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000034 is_cap_mode:0  priv:3  epoch:1  instr:00002701  pred_fetch_addr:0000000080000036  pred_is_cap_mode:0}
----------------
930: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000026 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000026} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000002a  instr:0da78793  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000100 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000100} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:60  PC:0x8000002a  instr:0xda78793  priv:3
9310    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000002e  instr:0007b783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:0000000080000100  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000100 - 0x00000000080000108) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000036  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
932: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
932: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
932: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000100
        eaddr = {CTag 0x80000  CSet 0x4  CWord 0x0  Byte 0x0}
        CSet 0x4: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x4, CWord 0x0:  0xc0000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000100, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
932: D_MMU_Cache.drive_mem_rsp: addr 0x80000100 ld_val 0xc0000000 st_amo_val 0x0
        Read-hit: addr 0x80000100 centry 0xc0000000
================================================================
931: Pipeline State:  minstret:61  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000080000100 o: 'h0000000080000100 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000002e  instr:0007b783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:1  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:1  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
931: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000100 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000100} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000002e  instr:0007b783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:61  PC:0x8000002e  instr:0x7b783  priv:3
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000038, data_not_instruction 0, resetting 0
933: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
933: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
933: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000038 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008c7, data_not_instruction 1, resetting 0
933: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000100
        eaddr = {CTag 0x80000  CSet 0x4  CWord 0x0  Byte 0x0}
        CSet 0x4: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x4, CWord 0x0:  0xc0000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000100, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
933: D_MMU_Cache.drive_mem_rsp: addr 0x80000100 ld_val 0xc0000000 st_amo_val 0x0
        Read-hit: addr 0x80000100 centry 0xc0000000
933: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:0 addr:0x800008c7 st_value:0xc0000000
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x16
    fa_req_ram_B tagCSet [0x23] cword_set [0x140]
================================================================
932: Pipeline State:  minstret:62  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000c0000000 o: 'h00000000c0000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000030  instr:fef44703  priv:3
            op_stage2:OP_Stage2_LD  rd:14
            addr:00000000800008c7  val1:000000000800008d8000000007ffffd10000003f0  val2:000000000c0000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008c7 - 0x000000000800008c8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:1  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:1  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
932: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9330    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000030  instr:fef44703  priv:3
            op_stage2:OP_Stage2_LD  rd:14
            addr:00000000800008c7  val1:000000000800008d8000000007ffffd10000003f0  val2:000000000c0000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008c7 - 0x000000000800008c8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000038  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000340003fffc7ffffd10000003f00000000000000000
934: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000038
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000038, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
934: I_MMU_Cache.drive_mem_rsp: addr 0x80000038 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000038 centry 0x61056462853e0001c3982701fef44703
934: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008c7
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x0  Byte 0x7}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x0:  0x6500000000000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008c7, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
934: D_MMU_Cache.drive_mem_rsp: addr 0x800008c7 ld_val 0x6500000000000000 st_amo_val 0x0
        Read-hit: addr 0x800008c7 centry 0x6500000000000000
================================================================
933: Pipeline State:  minstret:62  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000030  instr:fef44703  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 14 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000034 instr 0x0007071b priv 3
        Output_Stage1 BUSY pc:0000000080000034
        Output_StageD PIPE: data_to_Stage1 {pc:80000036 cap_mode:0  priv:3  epoch:1  instr_C:c398  instr:e7a023  pred_fetch_addr:80000038  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000038 is_cap_mode:0  priv:3  epoch:1  instr:00000001  pred_fetch_addr:000000008000003a  pred_is_cap_mode:0}
----------------
933: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000030  instr:fef44703  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:62  PC:0x80000030  instr:0xfef44703  priv:3
    CPU_Stage1 PC: 0x100000000800000340003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000038, data_not_instruction 0, resetting 0
935: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000038
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000038, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
935: I_MMU_Cache.drive_mem_rsp: addr 0x80000038 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000038 centry 0x61056462853e0001c3982701fef44703
935: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000038 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
935: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008c7
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x0  Byte 0x7}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x0:  0x6500000000000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008c7, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
935: D_MMU_Cache.drive_mem_rsp: addr 0x800008c7 ld_val 0x6500000000000000 st_amo_val 0x0
        Read-hit: addr 0x800008c7 centry 0x6500000000000000
================================================================
934: Pipeline State:  minstret:63  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h0000000000000065 o: 'h0000000000000065 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000034 instr 0x0007071b priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000034  instr:0007071b  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:0000000000000065  val1:00000000000000065000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000036 cap_mode:0  priv:3  epoch:1  instr_C:c398  instr:e7a023  pred_fetch_addr:80000038  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000038 is_cap_mode:0  priv:3  epoch:1  instr:00000001  pred_fetch_addr:000000008000003a  pred_is_cap_mode:0}
----------------
934: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xe, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9350    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000034  instr:0007071b  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:0000000000000065  val1:00000000000000065000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000003a  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000360003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000003c, data_not_instruction 0, resetting 0
936: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000038
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000038, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
936: I_MMU_Cache.drive_mem_rsp: addr 0x80000038 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000038 centry 0x61056462853e0001c3982701fef44703
936: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000003c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
MapLookup - index: 00, key: 00c00
MMU_Cache req for addr 00000000c0000000, data_not_instruction 1, resetting 0
936: D_MMU_Cache.rl_discard_write_rsp: pending 3 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
936: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:2 addr:0xc0000000 st_value:0x65
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
935: Pipeline State:  minstret:63  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000034 instr 0x0007071b priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000034  instr:0007071b  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h0000000000000065 o: 'h0000000000000065 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000036 instr 0x00e7a023 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000036  instr:00e7a023  priv:3
            op_stage2:OP_Stage2_ST  rd:0
            addr:00000000c0000000  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000065000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000c0000000 - 0x000000000c0000004) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000038 cap_mode:0  priv:3  epoch:1  instr_C:1  instr:13  pred_fetch_addr:8000003a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003a is_cap_mode:0  priv:3  epoch:1  instr:0000853e  pred_fetch_addr:000000008000003c  pred_is_cap_mode:0}
----------------
935: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000034  instr:0007071b  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:63  PC:0x80000034  instr:0x7071b  priv:3
9360    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000036  instr:00e7a023  priv:3
            op_stage2:OP_Stage2_ST  rd:0
            addr:00000000c0000000  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000065000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000c0000000 - 0x000000000c0000004) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000003c  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000380003fffc7ffffd10000003f00000000000000000
937: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000003c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000003c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
937: I_MMU_Cache.drive_mem_rsp: addr 0x8000003c ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x8000003c centry 0x61056462853e0001c3982701fef44703
937: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr c0000000
        eaddr = {CTag 0xc0000  CSet 0x0  CWord 0x0  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000c0000000, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
    => IO_REQ
================================================================
936: Pipeline State:  minstret:64  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h0000000000000065 o: 'h0000000000000065 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000036 instr 0x00e7a023 priv 3
        Output_Stage2 BUSY: pc:80000036
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000038 instr 0x00000013 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000038  instr:00000013  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003a cap_mode:0  priv:3  epoch:1  instr_C:853e  instr:f00533  pred_fetch_addr:8000003c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003c is_cap_mode:0  priv:3  epoch:1  instr:00006462  pred_fetch_addr:000000008000003e  pred_is_cap_mode:0}
----------------
936: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xe, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000065 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000065} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000380003fffc7ffffd10000003f00000000000000000
938: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000003c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000003c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
938: I_MMU_Cache.drive_mem_rsp: addr 0x8000003c ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x8000003c centry 0x61056462853e0001c3982701fef44703
938: D_MMU_Cache: rl_io_write_req; width_code 0x2  vaddr c0000000  paddr c0000000  word64 0x65
    => rl_ST_AMO_response
================================================================
937: Pipeline State:  minstret:64  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000036 instr 0x00e7a023 priv 3
        Output_Stage2 BUSY: pc:80000036
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000038 instr 0x00000013 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000038  instr:00000013  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003a cap_mode:0  priv:3  epoch:1  instr_C:853e  instr:f00533  pred_fetch_addr:8000003c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003c is_cap_mode:0  priv:3  epoch:1  instr:00006462  pred_fetch_addr:000000008000003e  pred_is_cap_mode:0}
----------------
937: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000380003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000003c, data_not_instruction 0, resetting 0
939: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000003c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000003c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
939: I_MMU_Cache.drive_mem_rsp: addr 0x8000003c ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x8000003c centry 0x61056462853e0001c3982701fef44703
939: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000003c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000c0000000, awlen: 'h00, awsize: AXI4_Size { val: 'h2 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h0000000000000065, wstrb: 'h0f, wlast: True, wuser: 'h0 }
================================================================
938: Pipeline State:  minstret:64  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000036 instr 0x00e7a023 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000036  instr:00e7a023  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000038 instr 0x00000013 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000038  instr:00000013  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003a cap_mode:0  priv:3  epoch:1  instr_C:853e  instr:f00533  pred_fetch_addr:8000003c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003c is_cap_mode:0  priv:3  epoch:1  instr:00006462  pred_fetch_addr:000000008000003e  pred_is_cap_mode:0}
----------------
938: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000036  instr:00e7a023  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:64  PC:0x80000036  instr:0xe7a023  priv:3
9390    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000038  instr:00000013  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000003e  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000003a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000040, data_not_instruction 0, resetting 0
940: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000003c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000003c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
940: I_MMU_Cache.drive_mem_rsp: addr 0x8000003c ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x8000003c centry 0x61056462853e0001c3982701fef44703
940: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000040 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x1] cword_set [0x4]
================================================================
939: Pipeline State:  minstret:65  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000038 instr 0x00000013 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000038  instr:00000013  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000003a instr 0x00f00533 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000003a  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:000000000c0000000000000007ffffd10000003f0  val2:000000000c0000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003c cap_mode:0  priv:3  epoch:1  instr_C:6462  instr:1813403  pred_fetch_addr:8000003e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003e is_cap_mode:0  priv:3  epoch:1  instr:00006105  pred_fetch_addr:0000000080000040  pred_is_cap_mode:0}
----------------
939: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000038  instr:00000013  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:65  PC:0x80000038  instr:0x13  priv:3
9400    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000003a  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:000000000c0000000000000007ffffd10000003f0  val2:000000000c0000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000040  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000003c0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c4, data_not_instruction 0, resetting 0
941: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000040
        eaddr = {CTag 0x80000  CSet 0x1  CWord 0x0  Byte 0x0}
        CSet 0x1: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x1, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xb878793000007970800e42211418082
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000040, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
941: I_MMU_Cache.drive_mem_rsp: addr 0x80000040 ld_val 0xb878793000007970800e42211418082 st_amo_val 0x0
        Read-hit: addr 0x80000040 centry 0xb878793000007970800e42211418082
941: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008d0, data_not_instruction 1, resetting 0
941: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x800008d0 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x141]
================================================================
940: Pipeline State:  minstret:66  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003a instr 0x00f00533 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000003a  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h00000000c0000000 o: 'h00000000c0000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000003c instr 0x01813403 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000003c  instr:01813403  priv:3
            op_stage2:OP_Stage2_LD  rd:8
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003e cap_mode:0  priv:3  epoch:1  instr_C:6105  instr:2010113  pred_fetch_addr:80000040  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000040 is_cap_mode:0  priv:3  epoch:1  instr:00008082  pred_fetch_addr:00000000800000c6  pred_is_cap_mode:0}
----------------
940: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000003a  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:66  PC:0x8000003a  instr:0xf00533  priv:3
9410    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000003c  instr:01813403  priv:3
            op_stage2:OP_Stage2_LD  rd:8
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c6  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000003e0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c8, data_not_instruction 0, resetting 0
942: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
942: I_MMU_Cache.drive_mem_rsp: addr 0x800000c4 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c4 centry 0xf3ed0007c783fe843783f59ff0ef853e
942: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c8 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
942: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008d0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x1  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008d0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
942: D_MMU_Cache.drive_mem_rsp: addr 0x800008d0 ld_val 0x80000908 st_amo_val 0x0
        Read-hit: addr 0x800008d0 centry 0x80000908
================================================================
941: Pipeline State:  minstret:67  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h00000000c0000000 o: 'h00000000c0000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003c instr 0x01813403 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000003c  instr:01813403  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 8 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000003e  instr:02010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000040 cap_mode:0  priv:3  epoch:1  instr_C:8082  instr:8067  pred_fetch_addr:800000c6  pred_is_cap_mode:0}
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
941: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xa, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000003c  instr:01813403  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:67  PC:0x8000003c  instr:0x1813403  priv:3
9420    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000003e  instr:02010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000cc, data_not_instruction 0, resetting 0
943: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c8
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x8}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c8, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
943: I_MMU_Cache.drive_mem_rsp: addr 0x800000c8 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c8 centry 0xf3ed0007c783fe843783f59ff0ef853e
943: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000cc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
943: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008d0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x1  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008d0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
943: D_MMU_Cache.drive_mem_rsp: addr 0x800008d0 ld_val 0x80000908 st_amo_val 0x0
        Read-hit: addr 0x800008d0 centry 0x80000908
================================================================
942: Pipeline State:  minstret:68  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 8 rd_val:v: False a: 'h0000000080000908 o: 'h0000000080000908 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000003e  instr:02010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x00008067 priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JALR [0000000080000040->00000000800000c6/0000000080000042]}data_to_Stage 2 {pc:0000000080000040  instr:00008067  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000c6  val1:00000000080000042000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000c6 - 0x000000000800000c8) within 0x20
              0x20 = v: True a: 'h0000000080000040 o: 'h0000000080000040 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c6 is_cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:00000000800000ca  pred_is_cap_mode:0}
----------------
942: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x8, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000003e  instr:02010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:68  PC:0x8000003e  instr:0x2010113  priv:3
9430    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000040  instr:00008067  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000c6  val1:00000000080000042000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000c6 - 0x000000000800000c8) within 0x20
              0x20 = v: True a: 'h0000000080000040 o: 'h0000000080000040 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000ca  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000cc, data_not_instruction 0, resetting 0
944: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000cc
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0xc}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000cc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
944: I_MMU_Cache.drive_mem_rsp: addr 0x800000cc ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000cc centry 0xf3ed0007c783fe843783f59ff0ef853e
944: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000cc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
================================================================
943: Pipeline State:  minstret:69  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000040 instr 0x00008067 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000040  instr:00008067  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000042 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000042} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000080000042 o: 'h0000000080000042 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0x00008067 priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:800000c6 cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:800000ca  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000ca is_cap_mode:0  priv:3  epoch:1  instr:0007c783  pred_fetch_addr:00000000800000ce  pred_is_cap_mode:0}
----------------
943: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x2, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000040  instr:00008067  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000042 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000042} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:69  PC:0x80000040  instr:0x8067  priv:3
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000ce  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b0, data_not_instruction 0, resetting 0
945: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000cc
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0xc}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000cc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
945: I_MMU_Cache.drive_mem_rsp: addr 0x800000cc ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000cc centry 0xf3ed0007c783fe843783f59ff0ef853e
945: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b0 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
945: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x800008f0 st_value:0x80000908
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
944: Pipeline State:  minstret:70  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000080000042 o: 'h0000000080000042 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000040 instr 0x00008067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000c6  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000ca cap_mode:0  priv:3  epoch:1  instr:7c783  pred_fetch_addr:800000ce  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000ce is_cap_mode:0  priv:3  epoch:1  instr:0000f3ed  pred_fetch_addr:00000000800000b0  pred_is_cap_mode:0}
----------------
944: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000042 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000042} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9450    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000c6  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b0  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
946: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b0
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x0}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
946: I_MMU_Cache.drive_mem_rsp: addr 0x800000b0 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b0 centry 0x7c783fee4342300178713fe843783
e946: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f2 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
946: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f2 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f2
946: D_MMU_Cache.rl_discard_write_rsp: pending 3 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
945: Pipeline State:  minstret:70  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c6  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f2 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f2} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:1  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000b0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b0 is_cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:00000000800000b4  pred_is_cap_mode:0}
----------------
945: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000c6  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f2 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f2} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:70  PC:0x800000c6  instr:0xfe843783  priv:3
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b4, data_not_instruction 0, resetting 0
947: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b0
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x0}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
947: I_MMU_Cache.drive_mem_rsp: addr 0x800000b0 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b0 centry 0x7c783fee4342300178713fe843783
947: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000f2, data_not_instruction 1, resetting 0
947: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f2 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
947: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f2 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f2
947: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:0 addr:0x800000f2 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x0
    fa_req_ram_B tagCSet [0x3] cword_set [0x15]
================================================================
946: Pipeline State:  minstret:71  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000800000f2 o: 'h00000000800000f2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000ca  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f2  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f2 - 0x000000000800000f3) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:1  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000b0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b0 is_cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:00000000800000b4  pred_is_cap_mode:0}
----------------
946: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f2 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f2} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9470    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000ca  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f2  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f2 - 0x000000000800000f3) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b4  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
948: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b4
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
948: I_MMU_Cache.drive_mem_rsp: addr 0x800000b4 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b4 centry 0x7c783fee4342300178713fe843783
948: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f2
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x2}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f2, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
948: D_MMU_Cache.drive_mem_rsp: addr 0x800000f2 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f2 centry 0xa216d6172676f72702077654e
948: D_MMU_Cache.rl_discard_write_rsp: pending 2 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
947: Pipeline State:  minstret:71  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000ca  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000b0 cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:800000b4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b4 is_cap_mode:0  priv:3  epoch:1  instr:00178713  pred_fetch_addr:00000000800000b8  pred_is_cap_mode:0}
----------------
947: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000ca  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:71  PC:0x800000ca  instr:0x7c783  priv:3
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b8, data_not_instruction 0, resetting 0
949: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b4
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
949: I_MMU_Cache.drive_mem_rsp: addr 0x800000b4 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b4 centry 0x7c783fee4342300178713fe843783
949: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b8 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
949: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f2
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x2}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f2, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
949: D_MMU_Cache.drive_mem_rsp: addr 0x800000f2 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f2 centry 0xa216d6172676f72702077654e
================================================================
948: Pipeline State:  minstret:72  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000000000077 o: 'h0000000000000077 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {BR taken [00000000800000ce->00000000800000d0 00000000800000b0]}data_to_Stage 2 {pc:00000000800000ce  instr:fe0791e3  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000b0  val1:00000000000000000000000007ffffd10000003f0  val2:000000000800000b0000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000b0 - 0x000000000800000b2) within 0x20
              0x20 = v: True a: 'h00000000800000ce o: 'h00000000800000ce b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000b0 cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:800000b4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b4 is_cap_mode:0  priv:3  epoch:1  instr:00178713  pred_fetch_addr:00000000800000b8  pred_is_cap_mode:0}
----------------
948: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9490    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000ce  instr:fe0791e3  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000b0  val1:00000000000000000000000007ffffd10000003f0  val2:000000000800000b0000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000b0 - 0x000000000800000b2) within 0x20
              0x20 = v: True a: 'h00000000800000ce o: 'h00000000800000ce b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b8  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000bc, data_not_instruction 0, resetting 0
950: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b8
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x8}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b8, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
950: I_MMU_Cache.drive_mem_rsp: addr 0x800000b8 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b8 centry 0x7c783fee4342300178713fe843783
950: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000bc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
950: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x800008f0 st_value:0x80000908
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
949: Pipeline State:  minstret:72  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000ce  instr:fe0791e3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b0 instr 0xfe843783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000b0  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000b4 cap_mode:0  priv:3  epoch:1  instr:178713  pred_fetch_addr:800000b8  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b8 is_cap_mode:0  priv:3  epoch:1  instr:fee43423  pred_fetch_addr:00000000800000bc  pred_is_cap_mode:0}
----------------
949: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000ce  instr:fe0791e3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:72  PC:0x800000ce  instr:0xfe0791e3  priv:3
9500    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000b0  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000bc  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b40003fffc7ffffd10000003f00000000000000000
951: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000bc
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000bc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
951: I_MMU_Cache.drive_mem_rsp: addr 0x800000bc ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000bc centry 0x7c783fee4342300178713fe843783
951: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f2 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
951: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f2 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f2
================================================================
950: Pipeline State:  minstret:73  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b0 instr 0xfe843783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000b0  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f2 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f2} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b4 instr 0x00178713 priv 3
        Output_Stage1 BUSY pc:00000000800000b4
        Output_StageD PIPE: data_to_Stage1 {pc:800000b8 cap_mode:0  priv:3  epoch:1  instr:fee43423  pred_fetch_addr:800000bc  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000bc is_cap_mode:0  priv:3  epoch:1  instr:0007c783  pred_fetch_addr:00000000800000c0  pred_is_cap_mode:0}
----------------
950: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000b0  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f2 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f2} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:73  PC:0x800000b0  instr:0xfe843783  priv:3
    CPU_Stage1 PC: 0x100000000800000b40003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c0, data_not_instruction 0, resetting 0
952: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000bc
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000bc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
952: I_MMU_Cache.drive_mem_rsp: addr 0x800000bc ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000bc centry 0x7c783fee4342300178713fe843783
952: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c0 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
952: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f2 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
952: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f2 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f2
952: D_MMU_Cache.rl_discard_write_rsp: pending 1 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
951: Pipeline State:  minstret:74  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000800000f2 o: 'h00000000800000f2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b0 instr 0xfe843783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b4 instr 0x00178713 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000b4  instr:00178713  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:00000000800000f2  val1:000000000800000f3000000007ffffd10000003f0  val2:000000000800000c6000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:800000b8 cap_mode:0  priv:3  epoch:1  instr:fee43423  pred_fetch_addr:800000bc  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000bc is_cap_mode:0  priv:3  epoch:1  instr:0007c783  pred_fetch_addr:00000000800000c0  pred_is_cap_mode:0}
----------------
951: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f2 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f2} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9520    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000b4  instr:00178713  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:00000000800000f2  val1:000000000800000f3000000007ffffd10000003f0  val2:000000000800000c6000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c0  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b80003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c4, data_not_instruction 0, resetting 0
953: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
953: I_MMU_Cache.drive_mem_rsp: addr 0x800000c0 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c0 centry 0xf3ed0007c783fe843783f59ff0ef853e
953: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
953: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:3 addr:0x800008f0 st_value:0x800000f3
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
952: Pipeline State:  minstret:74  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b4 instr 0x00178713 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000b4  instr:00178713  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f3 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f3} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h00000000800000f3 o: 'h00000000800000f3 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b8 instr 0xfee43423 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000b8  instr:fee43423  priv:3
            op_stage2:OP_Stage2_ST  rd:8
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:000000000800000f3000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000bc cap_mode:0  priv:3  epoch:1  instr:7c783  pred_fetch_addr:800000c0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c0 is_cap_mode:0  priv:3  epoch:1  instr:0000853e  pred_fetch_addr:00000000800000c2  pred_is_cap_mode:0}
----------------
952: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000b4  instr:00178713  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f3 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f3} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:74  PC:0x800000b4  instr:0x178713  priv:3
9530    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000b8  instr:fee43423  priv:3
            op_stage2:OP_Stage2_ST  rd:8
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:000000000800000f3000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c2  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000bc0003fffc7ffffd10000003f00000000000000000
954: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
954: I_MMU_Cache.drive_mem_rsp: addr 0x800000c4 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c4 centry 0xf3ed0007c783fe843783f59ff0ef853e
954: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f2 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Hit: pa 0x800008f0 word128 0x800000f3
        New Word128_Set:        CSet 0x23, CWord 0x3:  0x800000f3 0x155555555555555555555555555555555
        Write-Cache-Hit/Miss: eaddr 0x800008f0 word128 0x800000f3
        => rl_write_response
================================================================
953: Pipeline State:  minstret:75  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h00000000800000f3 o: 'h00000000800000f3 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b8 instr 0xfee43423 priv 3
        Output_Stage2 BUSY: pc:800000b8
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000bc  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f2  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f2 - 0x000000000800000f3) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000c0 cap_mode:0  priv:3  epoch:1  instr_C:853e  instr:f00533  pred_fetch_addr:800000c2  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c2 is_cap_mode:0  priv:3  epoch:1  instr:f59ff0ef  pred_fetch_addr:000000008000001a  pred_is_cap_mode:0}
----------------
953: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xe, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f3 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f3} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000bc0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000018, data_not_instruction 0, resetting 0
955: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
955: I_MMU_Cache.drive_mem_rsp: addr 0x800000c4 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c4 centry 0xf3ed0007c783fe843783f59ff0ef853e
955: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000018 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000f2, data_not_instruction 1, resetting 0
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008f0, awlen: 'h00, awsize: AXI4_Size { val: 'h3 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h00000000800000f3, wstrb: 'hff, wlast: True, wuser: 'h0 }
955: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:0 addr:0x800000f2 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x0
    fa_req_ram_B tagCSet [0x3] cword_set [0x15]
================================================================
954: Pipeline State:  minstret:75  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b8 instr 0xfee43423 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000b8  instr:fee43423  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000bc  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f2  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f2 - 0x000000000800000f3) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000c0 cap_mode:0  priv:3  epoch:1  instr_C:853e  instr:f00533  pred_fetch_addr:800000c2  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c2 is_cap_mode:0  priv:3  epoch:1  instr:f59ff0ef  pred_fetch_addr:000000008000001a  pred_is_cap_mode:0}
----------------
954: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000b8  instr:fee43423  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:75  PC:0x800000b8  instr:0xfee43423  priv:3
9550    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000bc  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f2  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f2 - 0x000000000800000f3) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000001a  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c00003fffc7ffffd10000003f00000000000000000
956: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000018
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000018, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
956: I_MMU_Cache.drive_mem_rsp: addr 0x80000018 ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x80000018 centry 0x1000ec221101bff5105000730840006f
956: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f2
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x2}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f2, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
956: D_MMU_Cache.drive_mem_rsp: addr 0x800000f2 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f2 centry 0xa216d6172676f72702077654e
================================================================
955: Pipeline State:  minstret:76  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000bc  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c0 instr 0x00f00533 priv 3
        Output_Stage1 BUSY pc:00000000800000c0
        Output_StageD PIPE: data_to_Stage1 {pc:800000c2 cap_mode:0  priv:3  epoch:1  instr:f59ff0ef  pred_fetch_addr:8000001a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001a is_cap_mode:0  priv:3  epoch:1  instr:00001101  pred_fetch_addr:000000008000001c  pred_is_cap_mode:0}
----------------
955: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000bc  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:76  PC:0x800000bc  instr:0x7c783  priv:3
    CPU_Stage1 PC: 0x100000000800000c00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000001c, data_not_instruction 0, resetting 0
957: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000018
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000018, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
957: I_MMU_Cache.drive_mem_rsp: addr 0x80000018 ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x80000018 centry 0x1000ec221101bff5105000730840006f
957: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000001c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
957: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f2
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x2}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f2, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
957: D_MMU_Cache.drive_mem_rsp: addr 0x800000f2 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f2 centry 0xa216d6172676f72702077654e
================================================================
956: Pipeline State:  minstret:77  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000000000077 o: 'h0000000000000077 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c0 instr 0x00f00533 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000c0  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:00000000000000077000000007ffffd10000003f0  val2:00000000000000077000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:800000c2 cap_mode:0  priv:3  epoch:1  instr:f59ff0ef  pred_fetch_addr:8000001a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001a is_cap_mode:0  priv:3  epoch:1  instr:00001101  pred_fetch_addr:000000008000001c  pred_is_cap_mode:0}
----------------
956: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9570    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000c0  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:00000000000000077000000007ffffd10000003f0  val2:00000000000000077000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000001c  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c20003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000001c, data_not_instruction 0, resetting 0
958: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000001c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000001c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
958: I_MMU_Cache.drive_mem_rsp: addr 0x8000001c ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x8000001c centry 0x1000ec221101bff5105000730840006f
958: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000001c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
957: Pipeline State:  minstret:77  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c0 instr 0x00f00533 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c0  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h0000000000000077 o: 'h0000000000000077 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c2 instr 0xf59ff0ef priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JAL [00000000800000c2->000000008000001a/00000000800000c6]}data_to_Stage 2 {pc:00000000800000c2  instr:f59ff0ef  priv:3
            op_stage2:OP_Stage2_ALU  rd:1
            addr:000000008000001a  val1:000000000800000c6000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x000000008000001a - 0x0000000008000001c) within 0x20
              0x20 = v: True a: 'h00000000800000c2 o: 'h00000000800000c2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:8000001a cap_mode:0  priv:3  epoch:1  instr_C:1101  instr:fe010113  pred_fetch_addr:8000001c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001c is_cap_mode:0  priv:3  epoch:1  instr:0000ec22  pred_fetch_addr:000000008000001e  pred_is_cap_mode:0}
----------------
957: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000c0  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:77  PC:0x800000c0  instr:0xf00533  priv:3
9580    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000c2  instr:f59ff0ef  priv:3
            op_stage2:OP_Stage2_ALU  rd:1
            addr:000000008000001a  val1:000000000800000c6000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x000000008000001a - 0x0000000008000001c) within 0x20
              0x20 = v: True a: 'h00000000800000c2 o: 'h00000000800000c2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000001e  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000020, data_not_instruction 0, resetting 0
959: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000001c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000001c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
959: I_MMU_Cache.drive_mem_rsp: addr 0x8000001c ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x8000001c centry 0x1000ec221101bff5105000730840006f
959: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000020 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
================================================================
958: Pipeline State:  minstret:78  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h0000000000000077 o: 'h0000000000000077 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c2 instr 0xf59ff0ef priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c2  instr:f59ff0ef  priv:3
        rd_valid:True  grd:1  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 1 rd_val:v: False a: 'h00000000800000c6 o: 'h00000000800000c6 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001a instr 0xfe010113 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001a  instr:fe010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008d8  val1:000000000800008b8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000001c cap_mode:0  priv:3  epoch:1  instr_C:ec22  instr:813c23  pred_fetch_addr:8000001e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001e is_cap_mode:0  priv:3  epoch:1  instr:00001000  pred_fetch_addr:0000000080000020  pred_is_cap_mode:0}
----------------
958: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xa, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000c2  instr:f59ff0ef  priv:3
        rd_valid:True  grd:1  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:78  PC:0x800000c2  instr:0xf59ff0ef  priv:3
9590    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000001a  instr:fe010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008d8  val1:000000000800008b8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000020  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001c0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000024, data_not_instruction 0, resetting 0
960: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000020
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000020, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
960: I_MMU_Cache.drive_mem_rsp: addr 0x80000020 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000020 centry 0x639c0da7879300000797fef407a387aa
960: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000024 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008d0, data_not_instruction 1, resetting 0
960: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:3 addr:0x800008d0 st_value:0x80000908
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x141]
================================================================
959: Pipeline State:  minstret:79  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 1 rd_val:v: False a: 'h00000000800000c6 o: 'h00000000800000c6 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001a instr 0xfe010113 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000001a  instr:fe010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008b8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008b8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008b8 o: 'h00000000800008b8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001c instr 0x00813c23 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001c  instr:00813c23  priv:3
            op_stage2:OP_Stage2_ST  rd:24
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:8000001e cap_mode:0  priv:3  epoch:1  instr_C:1000  instr:2010413  pred_fetch_addr:80000020  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000020 is_cap_mode:0  priv:3  epoch:1  instr:000087aa  pred_fetch_addr:0000000080000022  pred_is_cap_mode:0}
----------------
959: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x1, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000001a  instr:fe010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008b8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008b8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:79  PC:0x8000001a  instr:0xfe010113  priv:3
9600    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000001c  instr:00813c23  priv:3
            op_stage2:OP_Stage2_ST  rd:24
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000022  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001e0003fffc7ffffd10000003f00000000000000000
961: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000024
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000024, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
961: I_MMU_Cache.drive_mem_rsp: addr 0x80000024 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000024 centry 0x639c0da7879300000797fef407a387aa
961: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008d0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x1  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008d0, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Hit: pa 0x800008d0 word128 0x80000908
        New Word128_Set:        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
        Write-Cache-Hit/Miss: eaddr 0x800008d0 word128 0x80000908
        => rl_write_response
================================================================
960: Pipeline State:  minstret:80  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008b8 o: 'h00000000800008b8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001c instr 0x00813c23 priv 3
        Output_Stage2 BUSY: pc:8000001c
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001e instr 0x02010413 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001e  instr:02010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000020 cap_mode:0  priv:3  epoch:1  instr_C:87aa  instr:a007b3  pred_fetch_addr:80000022  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000022 is_cap_mode:0  priv:3  epoch:1  instr:fef407a3  pred_fetch_addr:0000000080000026  pred_is_cap_mode:0}
----------------
960: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x2, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008b8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008b8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x1000000008000001e0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000028, data_not_instruction 0, resetting 0
962: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000024
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000024, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
962: I_MMU_Cache.drive_mem_rsp: addr 0x80000024 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000024 centry 0x639c0da7879300000797fef407a387aa
962: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000028 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008d0, awlen: 'h00, awsize: AXI4_Size { val: 'h3 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h0000000080000908, wstrb: 'hff, wlast: True, wuser: 'h0 }
================================================================
961: Pipeline State:  minstret:80  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001c instr 0x00813c23 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000001c  instr:00813c23  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001e instr 0x02010413 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001e  instr:02010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000020 cap_mode:0  priv:3  epoch:1  instr_C:87aa  instr:a007b3  pred_fetch_addr:80000022  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000022 is_cap_mode:0  priv:3  epoch:1  instr:fef407a3  pred_fetch_addr:0000000080000026  pred_is_cap_mode:0}
----------------
961: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:000000008000001c  instr:00813c23  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:80  PC:0x8000001c  instr:0x813c23  priv:3
9620    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000001e  instr:02010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000026  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000200003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000002c, data_not_instruction 0, resetting 0
963: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000028
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000028, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
963: I_MMU_Cache.drive_mem_rsp: addr 0x80000028 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000028 centry 0x639c0da7879300000797fef407a387aa
963: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000002c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
================================================================
962: Pipeline State:  minstret:81  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001e instr 0x02010413 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000001e  instr:02010413  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 8 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000020 instr 0x00a007b3 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000020  instr:00a007b3  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000000000077000000007ffffd10000003f0  val2:00000000000000077000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000022 cap_mode:0  priv:3  epoch:1  instr:fef407a3  pred_fetch_addr:80000026  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000026 is_cap_mode:0  priv:3  epoch:1  instr:00000797  pred_fetch_addr:000000008000002a  pred_is_cap_mode:0}
----------------
962: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000001e  instr:02010413  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:81  PC:0x8000001e  instr:0x2010413  priv:3
9630    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000020  instr:00a007b3  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000000000077000000007ffffd10000003f0  val2:00000000000000077000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000002a  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000220003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000002c, data_not_instruction 0, resetting 0
964: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000002c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000002c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
964: I_MMU_Cache.drive_mem_rsp: addr 0x8000002c ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x8000002c centry 0x639c0da7879300000797fef407a387aa
964: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000002c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008c7, data_not_instruction 1, resetting 0
964: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:0 addr:0x800008c7 st_value:0x77
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x16
    fa_req_ram_B tagCSet [0x23] cword_set [0x140]
================================================================
963: Pipeline State:  minstret:82  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 8 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000020 instr 0x00a007b3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000020  instr:00a007b3  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000000000077 o: 'h0000000000000077 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000022 instr 0xfef407a3 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000022  instr:fef407a3  priv:3
            op_stage2:OP_Stage2_ST  rd:15
            addr:00000000800008c7  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000077000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008c7 - 0x000000000800008c8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000026 cap_mode:0  priv:3  epoch:1  instr:797  pred_fetch_addr:8000002a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000002a is_cap_mode:0  priv:3  epoch:1  instr:0da78793  pred_fetch_addr:000000008000002e  pred_is_cap_mode:0}
----------------
963: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x8, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000020  instr:00a007b3  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:82  PC:0x80000020  instr:0xa007b3  priv:3
9640    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000022  instr:fef407a3  priv:3
            op_stage2:OP_Stage2_ST  rd:15
            addr:00000000800008c7  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000077000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008c7 - 0x000000000800008c8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000002e  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000260003fffc7ffffd10000003f00000000000000000
965: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000002c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000002c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
965: I_MMU_Cache.drive_mem_rsp: addr 0x8000002c ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x8000002c centry 0x639c0da7879300000797fef407a387aa
965: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008c7
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x0  Byte 0x7}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x0:  0x6500000000000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008c7, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Hit: pa 0x800008c7 word128 0x77
        New Word128_Set:        CSet 0x23, CWord 0x0:  0x7700000000000000 0x155555555555555555555555555555555
        Write-Cache-Hit/Miss: eaddr 0x800008c7 word128 0x77
        => rl_write_response
================================================================
964: Pipeline State:  minstret:83  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000000000077 o: 'h0000000000000077 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000022 instr 0xfef407a3 priv 3
        Output_Stage2 BUSY: pc:80000022
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000026 instr 0x00000797 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000026  instr:00000797  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000080000026000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000002a cap_mode:0  priv:3  epoch:1  instr:da78793  pred_fetch_addr:8000002e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000002e is_cap_mode:0  priv:3  epoch:1  instr:0000639c  pred_fetch_addr:0000000080000030  pred_is_cap_mode:0}
----------------
964: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000260003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000030, data_not_instruction 0, resetting 0
966: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000002c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000002c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
966: I_MMU_Cache.drive_mem_rsp: addr 0x8000002c ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x8000002c centry 0x639c0da7879300000797fef407a387aa
966: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000030 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008c7, awlen: 'h00, awsize: AXI4_Size { val: 'h0 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h7700000000000000, wstrb: 'h80, wlast: True, wuser: 'h0 }
================================================================
965: Pipeline State:  minstret:83  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000022 instr 0xfef407a3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000022  instr:fef407a3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000026 instr 0x00000797 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000026  instr:00000797  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000080000026000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000002a cap_mode:0  priv:3  epoch:1  instr:da78793  pred_fetch_addr:8000002e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000002e is_cap_mode:0  priv:3  epoch:1  instr:0000639c  pred_fetch_addr:0000000080000030  pred_is_cap_mode:0}
----------------
965: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000022  instr:fef407a3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:83  PC:0x80000022  instr:0xfef407a3  priv:3
9660    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000026  instr:00000797  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000000000000  val1:00000000080000026000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000030  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000002a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000034, data_not_instruction 0, resetting 0
967: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000030
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000030, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
967: I_MMU_Cache.drive_mem_rsp: addr 0x80000030 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000030 centry 0x61056462853e0001c3982701fef44703
967: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000034 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
================================================================
966: Pipeline State:  minstret:84  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000026 instr 0x00000797 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000026  instr:00000797  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000026 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000026} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000080000026 o: 'h0000000080000026 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000002a instr 0x0da78793 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000002a  instr:0da78793  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000080000026  val1:00000000080000100000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000002e cap_mode:0  priv:3  epoch:1  instr_C:639c  instr:7b783  pred_fetch_addr:80000030  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000030 is_cap_mode:0  priv:3  epoch:1  instr:fef44703  pred_fetch_addr:0000000080000034  pred_is_cap_mode:0}
----------------
966: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000026  instr:00000797  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000026 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000026} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:84  PC:0x80000026  instr:0x797  priv:3
9670    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000002a  instr:0da78793  priv:3
            op_stage2:OP_Stage2_ALU  rd:15
            addr:0000000080000026  val1:00000000080000100000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000034  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000002e0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000034, data_not_instruction 0, resetting 0
968: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
968: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
968: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000034 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000100, data_not_instruction 1, resetting 0
968: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x80000100 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x0
    fa_req_ram_B tagCSet [0x4] cword_set [0x16]
================================================================
967: Pipeline State:  minstret:85  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000080000026 o: 'h0000000080000026 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002a instr 0x0da78793 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000002a  instr:0da78793  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000100 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000100} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000080000100 o: 'h0000000080000100 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000002e  instr:0007b783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:0000000080000100  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000100 - 0x00000000080000108) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000030 cap_mode:0  priv:3  epoch:1  instr:fef44703  pred_fetch_addr:80000034  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000034 is_cap_mode:0  priv:3  epoch:1  instr:00002701  pred_fetch_addr:0000000080000036  pred_is_cap_mode:0}
----------------
967: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000026 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000026} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000002a  instr:0da78793  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000100 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000100} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:85  PC:0x8000002a  instr:0xda78793  priv:3
9680    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000002e  instr:0007b783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:0000000080000100  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x0000000080000100 - 0x00000000080000108) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000036  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
969: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
969: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
969: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000100
        eaddr = {CTag 0x80000  CSet 0x4  CWord 0x0  Byte 0x0}
        CSet 0x4: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x4, CWord 0x0:  0xc0000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000100, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
969: D_MMU_Cache.drive_mem_rsp: addr 0x80000100 ld_val 0xc0000000 st_amo_val 0x0
        Read-hit: addr 0x80000100 centry 0xc0000000
================================================================
968: Pipeline State:  minstret:86  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000080000100 o: 'h0000000080000100 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000002e  instr:0007b783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 BUSY pc:0000000080000030
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:1  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:1  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
968: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000100 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000100} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000002e  instr:0007b783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:86  PC:0x8000002e  instr:0x7b783  priv:3
    CPU_Stage1 PC: 0x100000000800000300003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000038, data_not_instruction 0, resetting 0
970: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000034
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000034, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
970: I_MMU_Cache.drive_mem_rsp: addr 0x80000034 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000034 centry 0x61056462853e0001c3982701fef44703
970: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000038 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008c7, data_not_instruction 1, resetting 0
970: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000100
        eaddr = {CTag 0x80000  CSet 0x4  CWord 0x0  Byte 0x0}
        CSet 0x4: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x4, CWord 0x0:  0xc0000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000100, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
970: D_MMU_Cache.drive_mem_rsp: addr 0x80000100 ld_val 0xc0000000 st_amo_val 0x0
        Read-hit: addr 0x80000100 centry 0xc0000000
970: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:0 addr:0x800008c7 st_value:0xc0000000
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x16
    fa_req_ram_B tagCSet [0x23] cword_set [0x140]
================================================================
969: Pipeline State:  minstret:87  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000c0000000 o: 'h00000000c0000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000002e instr 0x0007b783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000030  instr:fef44703  priv:3
            op_stage2:OP_Stage2_LD  rd:14
            addr:00000000800008c7  val1:000000000800008d8000000007ffffd10000003f0  val2:000000000c0000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008c7 - 0x000000000800008c8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000034 cap_mode:0  priv:3  epoch:1  instr_C:2701  instr:7071b  pred_fetch_addr:80000036  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000036 is_cap_mode:0  priv:3  epoch:1  instr:0000c398  pred_fetch_addr:0000000080000038  pred_is_cap_mode:0}
----------------
969: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9700    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000030  instr:fef44703  priv:3
            op_stage2:OP_Stage2_LD  rd:14
            addr:00000000800008c7  val1:000000000800008d8000000007ffffd10000003f0  val2:000000000c0000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008c7 - 0x000000000800008c8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000038  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000340003fffc7ffffd10000003f00000000000000000
971: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000038
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000038, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
971: I_MMU_Cache.drive_mem_rsp: addr 0x80000038 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000038 centry 0x61056462853e0001c3982701fef44703
971: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008c7
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x0  Byte 0x7}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x0:  0x7700000000000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008c7, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
971: D_MMU_Cache.drive_mem_rsp: addr 0x800008c7 ld_val 0x7700000000000000 st_amo_val 0x0
        Read-hit: addr 0x800008c7 centry 0x7700000000000000
================================================================
970: Pipeline State:  minstret:87  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000030  instr:fef44703  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 14 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000034 instr 0x0007071b priv 3
        Output_Stage1 BUSY pc:0000000080000034
        Output_StageD PIPE: data_to_Stage1 {pc:80000036 cap_mode:0  priv:3  epoch:1  instr_C:c398  instr:e7a023  pred_fetch_addr:80000038  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000038 is_cap_mode:0  priv:3  epoch:1  instr:00000001  pred_fetch_addr:000000008000003a  pred_is_cap_mode:0}
----------------
970: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000030  instr:fef44703  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:87  PC:0x80000030  instr:0xfef44703  priv:3
    CPU_Stage1 PC: 0x100000000800000340003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000038, data_not_instruction 0, resetting 0
972: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000038
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000038, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
972: I_MMU_Cache.drive_mem_rsp: addr 0x80000038 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000038 centry 0x61056462853e0001c3982701fef44703
972: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000038 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
972: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008c7
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x0  Byte 0x7}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x0:  0x7700000000000000 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008c7, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
972: D_MMU_Cache.drive_mem_rsp: addr 0x800008c7 ld_val 0x7700000000000000 st_amo_val 0x0
        Read-hit: addr 0x800008c7 centry 0x7700000000000000
================================================================
971: Pipeline State:  minstret:88  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h0000000000000077 o: 'h0000000000000077 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000030 instr 0xfef44703 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000034 instr 0x0007071b priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000034  instr:0007071b  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:0000000000000077  val1:00000000000000077000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000036 cap_mode:0  priv:3  epoch:1  instr_C:c398  instr:e7a023  pred_fetch_addr:80000038  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000038 is_cap_mode:0  priv:3  epoch:1  instr:00000001  pred_fetch_addr:000000008000003a  pred_is_cap_mode:0}
----------------
971: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xe, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9720    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000034  instr:0007071b  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:0000000000000077  val1:00000000000000077000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000003a  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000360003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000003c, data_not_instruction 0, resetting 0
973: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000038
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000038, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
973: I_MMU_Cache.drive_mem_rsp: addr 0x80000038 ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x80000038 centry 0x61056462853e0001c3982701fef44703
973: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000003c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
MapLookup - index: 00, key: 00c00
MMU_Cache req for addr 00000000c0000000, data_not_instruction 1, resetting 0
973: D_MMU_Cache.rl_discard_write_rsp: pending 3 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
973: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:2 addr:0xc0000000 st_value:0x77
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x0] cword_set [0x0]
================================================================
972: Pipeline State:  minstret:88  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000034 instr 0x0007071b priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000034  instr:0007071b  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h0000000000000077 o: 'h0000000000000077 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000036 instr 0x00e7a023 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000036  instr:00e7a023  priv:3
            op_stage2:OP_Stage2_ST  rd:0
            addr:00000000c0000000  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000077000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000c0000000 - 0x000000000c0000004) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:80000038 cap_mode:0  priv:3  epoch:1  instr_C:1  instr:13  pred_fetch_addr:8000003a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003a is_cap_mode:0  priv:3  epoch:1  instr:0000853e  pred_fetch_addr:000000008000003c  pred_is_cap_mode:0}
----------------
972: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000034  instr:0007071b  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:88  PC:0x80000034  instr:0x7071b  priv:3
9730    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000036  instr:00e7a023  priv:3
            op_stage2:OP_Stage2_ST  rd:0
            addr:00000000c0000000  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000077000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000c0000000 - 0x000000000c0000004) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000003c  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000380003fffc7ffffd10000003f00000000000000000
974: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000003c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000003c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
974: I_MMU_Cache.drive_mem_rsp: addr 0x8000003c ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x8000003c centry 0x61056462853e0001c3982701fef44703
974: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr c0000000
        eaddr = {CTag 0xc0000  CSet 0x0  CWord 0x0  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x182b283f14025730202859300000297
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000c0000000, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
    => IO_REQ
================================================================
973: Pipeline State:  minstret:89  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h0000000000000077 o: 'h0000000000000077 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000036 instr 0x00e7a023 priv 3
        Output_Stage2 BUSY: pc:80000036
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000038 instr 0x00000013 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000038  instr:00000013  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003a cap_mode:0  priv:3  epoch:1  instr_C:853e  instr:f00533  pred_fetch_addr:8000003c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003c is_cap_mode:0  priv:3  epoch:1  instr:00006462  pred_fetch_addr:000000008000003e  pred_is_cap_mode:0}
----------------
973: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xe, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000077 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000077} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000380003fffc7ffffd10000003f00000000000000000
975: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000003c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000003c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
975: I_MMU_Cache.drive_mem_rsp: addr 0x8000003c ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x8000003c centry 0x61056462853e0001c3982701fef44703
975: D_MMU_Cache: rl_io_write_req; width_code 0x2  vaddr c0000000  paddr c0000000  word64 0x77
    => rl_ST_AMO_response
================================================================
974: Pipeline State:  minstret:89  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000036 instr 0x00e7a023 priv 3
        Output_Stage2 BUSY: pc:80000036
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000038 instr 0x00000013 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000038  instr:00000013  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003a cap_mode:0  priv:3  epoch:1  instr_C:853e  instr:f00533  pred_fetch_addr:8000003c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003c is_cap_mode:0  priv:3  epoch:1  instr:00006462  pred_fetch_addr:000000008000003e  pred_is_cap_mode:0}
----------------
974: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    CPU_Stage1 PC: 0x100000000800000380003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000003c, data_not_instruction 0, resetting 0
976: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000003c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000003c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
976: I_MMU_Cache.drive_mem_rsp: addr 0x8000003c ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x8000003c centry 0x61056462853e0001c3982701fef44703
976: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000003c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x3]
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000c0000000, awlen: 'h00, awsize: AXI4_Size { val: 'h2 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h0000000000000077, wstrb: 'h0f, wlast: True, wuser: 'h0 }
================================================================
975: Pipeline State:  minstret:89  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000036 instr 0x00e7a023 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000036  instr:00e7a023  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000038 instr 0x00000013 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:0000000080000038  instr:00000013  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003a cap_mode:0  priv:3  epoch:1  instr_C:853e  instr:f00533  pred_fetch_addr:8000003c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003c is_cap_mode:0  priv:3  epoch:1  instr:00006462  pred_fetch_addr:000000008000003e  pred_is_cap_mode:0}
----------------
975: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:0000000080000036  instr:00e7a023  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:89  PC:0x80000036  instr:0xe7a023  priv:3
9760    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000038  instr:00000013  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:0000000000000000  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000003e  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000003a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000040, data_not_instruction 0, resetting 0
977: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000003c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x3  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x3:  0x61056462853e0001c3982701fef44703 0x100000001100000028000000
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000003c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
977: I_MMU_Cache.drive_mem_rsp: addr 0x8000003c ld_val 0x61056462853e0001c3982701fef44703 st_amo_val 0x0
        Read-hit: addr 0x8000003c centry 0x61056462853e0001c3982701fef44703
977: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000040 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x1] cword_set [0x4]
================================================================
976: Pipeline State:  minstret:90  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000038 instr 0x00000013 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000038  instr:00000013  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000003a instr 0x00f00533 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000003a  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:000000000c0000000000000007ffffd10000003f0  val2:000000000c0000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003c cap_mode:0  priv:3  epoch:1  instr_C:6462  instr:1813403  pred_fetch_addr:8000003e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000003e is_cap_mode:0  priv:3  epoch:1  instr:00006105  pred_fetch_addr:0000000080000040  pred_is_cap_mode:0}
----------------
976: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000038  instr:00000013  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:90  PC:0x80000038  instr:0x13  priv:3
9770    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000003a  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:000000000c0000000000000007ffffd10000003f0  val2:000000000c0000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000040  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000003c0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c4, data_not_instruction 0, resetting 0
978: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000040
        eaddr = {CTag 0x80000  CSet 0x1  CWord 0x0  Byte 0x0}
        CSet 0x1: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x1, CWord 0x0:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xb878793000007970800e42211418082
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000040, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
978: I_MMU_Cache.drive_mem_rsp: addr 0x80000040 ld_val 0xb878793000007970800e42211418082 st_amo_val 0x0
        Read-hit: addr 0x80000040 centry 0xb878793000007970800e42211418082
978: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008d0, data_not_instruction 1, resetting 0
978: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x800008d0 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x141]
================================================================
977: Pipeline State:  minstret:91  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003a instr 0x00f00533 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000003a  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h00000000c0000000 o: 'h00000000c0000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000003c instr 0x01813403 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000003c  instr:01813403  priv:3
            op_stage2:OP_Stage2_LD  rd:8
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:8000003e cap_mode:0  priv:3  epoch:1  instr_C:6105  instr:2010113  pred_fetch_addr:80000040  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000040 is_cap_mode:0  priv:3  epoch:1  instr:00008082  pred_fetch_addr:00000000800000c6  pred_is_cap_mode:0}
----------------
977: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000003a  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:91  PC:0x8000003a  instr:0xf00533  priv:3
9780    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000003c  instr:01813403  priv:3
            op_stage2:OP_Stage2_LD  rd:8
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c6  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000003e0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c8, data_not_instruction 0, resetting 0
979: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
979: I_MMU_Cache.drive_mem_rsp: addr 0x800000c4 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c4 centry 0xf3ed0007c783fe843783f59ff0ef853e
979: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c8 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
979: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008d0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x1  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008d0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
979: D_MMU_Cache.drive_mem_rsp: addr 0x800008d0 ld_val 0x80000908 st_amo_val 0x0
        Read-hit: addr 0x800008d0 centry 0x80000908
================================================================
978: Pipeline State:  minstret:92  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h00000000c0000000 o: 'h00000000c0000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003c instr 0x01813403 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000003c  instr:01813403  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 8 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000003e  instr:02010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000040 cap_mode:0  priv:3  epoch:1  instr_C:8082  instr:8067  pred_fetch_addr:800000c6  pred_is_cap_mode:0}
        Output_StageF BUSY: fetch_addr:00000000800000c6
----------------
978: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xa, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000c0000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000c0000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000003c  instr:01813403  priv:3
        rd_valid:True  grd:8  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:92  PC:0x8000003c  instr:0x1813403  priv:3
9790    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000003e  instr:02010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_Stage1 PC: 0x100000000800000400003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000cc, data_not_instruction 0, resetting 0
980: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c8
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x8}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c8, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
980: I_MMU_Cache.drive_mem_rsp: addr 0x800000c8 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c8 centry 0xf3ed0007c783fe843783f59ff0ef853e
980: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000cc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
980: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008d0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x1  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008d0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
980: D_MMU_Cache.drive_mem_rsp: addr 0x800008d0 ld_val 0x80000908 st_amo_val 0x0
        Read-hit: addr 0x800008d0 centry 0x80000908
================================================================
979: Pipeline State:  minstret:93  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 8 rd_val:v: False a: 'h0000000080000908 o: 'h0000000080000908 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000003e instr 0x02010113 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000003e  instr:02010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x0000000080000040 instr 0x00008067 priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JALR [0000000080000040->00000000800000c6/0000000080000042]}data_to_Stage 2 {pc:0000000080000040  instr:00008067  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000c6  val1:00000000080000042000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000c6 - 0x000000000800000c8) within 0x20
              0x20 = v: True a: 'h0000000080000040 o: 'h0000000080000040 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD EMPTY
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c6 is_cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:00000000800000ca  pred_is_cap_mode:0}
----------------
979: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x8, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000908 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000908} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000003e  instr:02010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:93  PC:0x8000003e  instr:0x2010113  priv:3
9800    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:0000000080000040  instr:00008067  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000c6  val1:00000000080000042000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000c6 - 0x000000000800000c8) within 0x20
              0x20 = v: True a: 'h0000000080000040 o: 'h0000000080000040 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000ca  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000cc, data_not_instruction 0, resetting 0
981: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000cc
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0xc}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000cc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
981: I_MMU_Cache.drive_mem_rsp: addr 0x800000cc ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000cc centry 0xf3ed0007c783fe843783f59ff0ef853e
981: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000cc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
================================================================
980: Pipeline State:  minstret:94  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008d8 o: 'h00000000800008d8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000040 instr 0x00008067 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:0000000080000040  instr:00008067  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000042 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000042} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000080000042 o: 'h0000000080000042 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0x00008067 priv 3
        Output_Stage1 EMPTY
        Output_StageD PIPE: data_to_Stage1 {pc:800000c6 cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:800000ca  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000ca is_cap_mode:0  priv:3  epoch:1  instr:0007c783  pred_fetch_addr:00000000800000ce  pred_is_cap_mode:0}
----------------
980: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x2, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008d8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008d8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:0000000080000040  instr:00008067  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000042 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000042} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:94  PC:0x80000040  instr:0x8067  priv:3
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000ce  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c60003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b0, data_not_instruction 0, resetting 0
982: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000cc
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0xc}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000cc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
982: I_MMU_Cache.drive_mem_rsp: addr 0x800000cc ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000cc centry 0xf3ed0007c783fe843783f59ff0ef853e
982: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b0 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
982: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x800008f0 st_value:0x80000908
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
981: Pipeline State:  minstret:95  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000080000042 o: 'h0000000080000042 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x0000000080000040 instr 0x00008067 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000c6  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000ca cap_mode:0  priv:3  epoch:1  instr:7c783  pred_fetch_addr:800000ce  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000ce is_cap_mode:0  priv:3  epoch:1  instr:0000f3ed  pred_fetch_addr:00000000800000b0  pred_is_cap_mode:0}
----------------
981: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000080000042 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000080000042} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9820    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000c6  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b0  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
983: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b0
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x0}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
983: I_MMU_Cache.drive_mem_rsp: addr 0x800000b0 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b0 centry 0x7c783fee4342300178713fe843783
w983: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f3 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
983: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f3 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f3
983: D_MMU_Cache.rl_discard_write_rsp: pending 3 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
982: Pipeline State:  minstret:95  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c6  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f3 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f3} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 BUSY pc:00000000800000ca
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:1  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000b0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b0 is_cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:00000000800000b4  pred_is_cap_mode:0}
----------------
982: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000c6  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f3 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f3} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:95  PC:0x800000c6  instr:0xfe843783  priv:3
    CPU_Stage1 PC: 0x100000000800000ca0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b4, data_not_instruction 0, resetting 0
984: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b0
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x0}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
984: I_MMU_Cache.drive_mem_rsp: addr 0x800000b0 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b0 centry 0x7c783fee4342300178713fe843783
984: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000f3, data_not_instruction 1, resetting 0
984: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f3 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
984: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f3 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f3
984: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:0 addr:0x800000f3 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x0
    fa_req_ram_B tagCSet [0x3] cword_set [0x15]
================================================================
983: Pipeline State:  minstret:96  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000800000f3 o: 'h00000000800000f3 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c6 instr 0xfe843783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000ca  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f3  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f3 - 0x000000000800000f4) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000ce cap_mode:0  priv:3  epoch:1  instr_C:f3ed  instr:fe0791e3  pred_fetch_addr:800000b0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b0 is_cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:00000000800000b4  pred_is_cap_mode:0}
----------------
983: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f3 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f3} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9840    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000ca  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f3  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f3 - 0x000000000800000f4) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b4  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
985: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b4
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
985: I_MMU_Cache.drive_mem_rsp: addr 0x800000b4 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b4 centry 0x7c783fee4342300178713fe843783
985: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f3
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x3}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f3, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
985: D_MMU_Cache.drive_mem_rsp: addr 0x800000f3 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f3 centry 0xa216d6172676f72702077654e
985: D_MMU_Cache.rl_discard_write_rsp: pending 2 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
984: Pipeline State:  minstret:96  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000ca  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000020 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000020} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 BUSY pc:00000000800000ce
        Output_StageD PIPE: data_to_Stage1 {pc:800000b0 cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:800000b4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b4 is_cap_mode:0  priv:3  epoch:1  instr:00178713  pred_fetch_addr:00000000800000b8  pred_is_cap_mode:0}
----------------
984: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000ca  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000020 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000020} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:96  PC:0x800000ca  instr:0x7c783  priv:3
    CPU_Stage1 PC: 0x100000000800000ce0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000b8, data_not_instruction 0, resetting 0
986: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b4
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x4}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
986: I_MMU_Cache.drive_mem_rsp: addr 0x800000b4 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b4 centry 0x7c783fee4342300178713fe843783
986: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000b8 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
986: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f3
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x3}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f3, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
986: D_MMU_Cache.drive_mem_rsp: addr 0x800000f3 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f3 centry 0xa216d6172676f72702077654e
================================================================
985: Pipeline State:  minstret:97  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000000000020 o: 'h0000000000000020 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ca instr 0x0007c783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {BR taken [00000000800000ce->00000000800000d0 00000000800000b0]}data_to_Stage 2 {pc:00000000800000ce  instr:fe0791e3  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000b0  val1:00000000000000000000000007ffffd10000003f0  val2:000000000800000b0000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000b0 - 0x000000000800000b2) within 0x20
              0x20 = v: True a: 'h00000000800000ce o: 'h00000000800000ce b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000b0 cap_mode:0  priv:3  epoch:1  instr:fe843783  pred_fetch_addr:800000b4  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b4 is_cap_mode:0  priv:3  epoch:1  instr:00178713  pred_fetch_addr:00000000800000b8  pred_is_cap_mode:0}
----------------
985: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000020 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000020} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9860    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000ce  instr:fe0791e3  priv:3
            op_stage2:OP_Stage2_ALU  rd:0
            addr:00000000800000b0  val1:00000000000000000000000007ffffd10000003f0  val2:000000000800000b0000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000b0 - 0x000000000800000b2) within 0x20
              0x20 = v: True a: 'h00000000800000ce o: 'h00000000800000ce b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000b8  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000bc, data_not_instruction 0, resetting 0
987: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000b8
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0x8}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000b8, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
987: I_MMU_Cache.drive_mem_rsp: addr 0x800000b8 ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000b8 centry 0x7c783fee4342300178713fe843783
987: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000bc st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x2] cword_set [0x11]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
987: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:3 addr:0x800008f0 st_value:0x80000908
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
986: Pipeline State:  minstret:97  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000ce instr 0xfe0791e3 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000ce  instr:fe0791e3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b0 instr 0xfe843783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000b0  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000b4 cap_mode:0  priv:3  epoch:1  instr:178713  pred_fetch_addr:800000b8  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000b8 is_cap_mode:0  priv:3  epoch:1  instr:fee43423  pred_fetch_addr:00000000800000bc  pred_is_cap_mode:0}
----------------
986: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000ce  instr:fe0791e3  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:97  PC:0x800000ce  instr:0xfe0791e3  priv:3
9870    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000b0  instr:fe843783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000bc  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b40003fffc7ffffd10000003f00000000000000000
988: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000bc
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000bc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
988: I_MMU_Cache.drive_mem_rsp: addr 0x800000bc ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000bc centry 0x7c783fee4342300178713fe843783
988: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f3 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
988: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f3 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f3
================================================================
987: Pipeline State:  minstret:98  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b0 instr 0xfe843783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000b0  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f3 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f3} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b4 instr 0x00178713 priv 3
        Output_Stage1 BUSY pc:00000000800000b4
        Output_StageD PIPE: data_to_Stage1 {pc:800000b8 cap_mode:0  priv:3  epoch:1  instr:fee43423  pred_fetch_addr:800000bc  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000bc is_cap_mode:0  priv:3  epoch:1  instr:0007c783  pred_fetch_addr:00000000800000c0  pred_is_cap_mode:0}
----------------
987: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000000 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000000} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000b0  instr:fe843783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f3 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f3} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:98  PC:0x800000b0  instr:0xfe843783  priv:3
    CPU_Stage1 PC: 0x100000000800000b40003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c0, data_not_instruction 0, resetting 0
989: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000bc
        eaddr = {CTag 0x80000  CSet 0x2  CWord 0x3  Byte 0xc}
        CSet 0x2: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x2, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0x7c783fee4342300178713fe843783
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000bc, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
989: I_MMU_Cache.drive_mem_rsp: addr 0x800000bc ld_val 0x7c783fee4342300178713fe843783 st_amo_val 0x0
        Read-hit: addr 0x800000bc centry 0x7c783fee4342300178713fe843783
989: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c0 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
989: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f3 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
989: D_MMU_Cache.drive_mem_rsp: addr 0x800008f0 ld_val 0x800000f3 st_amo_val 0x0
        Read-hit: addr 0x800008f0 centry 0x800000f3
989: D_MMU_Cache.rl_discard_write_rsp: pending 1 AXI4_BFlit { bid: 'h0, bresp: OKAY, buser: 'h0 }
================================================================
988: Pipeline State:  minstret:99  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h00000000800000f3 o: 'h00000000800000f3 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b0 instr 0xfe843783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b4 instr 0x00178713 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000b4  instr:00178713  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:00000000800000f3  val1:000000000800000f4000000007ffffd10000003f0  val2:000000000800000c6000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:800000b8 cap_mode:0  priv:3  epoch:1  instr:fee43423  pred_fetch_addr:800000bc  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000bc is_cap_mode:0  priv:3  epoch:1  instr:0007c783  pred_fetch_addr:00000000800000c0  pred_is_cap_mode:0}
----------------
988: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f3 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f3} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9890    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000b4  instr:00178713  priv:3
            op_stage2:OP_Stage2_ALU  rd:14
            addr:00000000800000f3  val1:000000000800000f4000000007ffffd10000003f0  val2:000000000800000c6000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c0  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000b80003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000c4, data_not_instruction 0, resetting 0
990: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c0
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x0}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c0, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
990: I_MMU_Cache.drive_mem_rsp: addr 0x800000c0 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c0 centry 0xf3ed0007c783fe843783f59ff0ef853e
990: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x800000c4 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x3] cword_set [0x12]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008f0, data_not_instruction 1, resetting 0
990: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:3 addr:0x800008f0 st_value:0x800000f4
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x143]
================================================================
989: Pipeline State:  minstret:99  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b4 instr 0x00178713 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000b4  instr:00178713  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f4 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f4} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h00000000800000f4 o: 'h00000000800000f4 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000b8 instr 0xfee43423 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000b8  instr:fee43423  priv:3
            op_stage2:OP_Stage2_ST  rd:8
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:000000000800000f4000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000bc cap_mode:0  priv:3  epoch:1  instr:7c783  pred_fetch_addr:800000c0  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c0 is_cap_mode:0  priv:3  epoch:1  instr:0000853e  pred_fetch_addr:00000000800000c2  pred_is_cap_mode:0}
----------------
989: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000b4  instr:00178713  priv:3
        rd_valid:True  grd:14  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f4 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f4} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:99  PC:0x800000b4  instr:0x178713  priv:3
9900    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000b8  instr:fee43423  priv:3
            op_stage2:OP_Stage2_ST  rd:8
            addr:00000000800008f0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:000000000800000f4000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008f0 - 0x000000000800008f8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x800000c2  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000bc0003fffc7ffffd10000003f00000000000000000
991: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
991: I_MMU_Cache.drive_mem_rsp: addr 0x800000c4 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c4 centry 0xf3ed0007c783fe843783f59ff0ef853e
991: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008f0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x3  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x3:  0x800000f3 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008f0, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Hit: pa 0x800008f0 word128 0x800000f4
        New Word128_Set:        CSet 0x23, CWord 0x3:  0x800000f4 0x155555555555555555555555555555555
        Write-Cache-Hit/Miss: eaddr 0x800008f0 word128 0x800000f4
        => rl_write_response
================================================================
990: Pipeline State:  minstret:100  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 14 rd_val:v: False a: 'h00000000800000f4 o: 'h00000000800000f4 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b8 instr 0xfee43423 priv 3
        Output_Stage2 BUSY: pc:800000b8
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000bc  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f3  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f3 - 0x000000000800000f4) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000c0 cap_mode:0  priv:3  epoch:1  instr_C:853e  instr:f00533  pred_fetch_addr:800000c2  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c2 is_cap_mode:0  priv:3  epoch:1  instr:f59ff0ef  pred_fetch_addr:000000008000001a  pred_is_cap_mode:0}
----------------
990: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xe, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000f4 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000f4} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x100000000800000bc0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000018, data_not_instruction 0, resetting 0
992: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000c4
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x0  Byte 0x4}
        CSet 0x3: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x3, CWord 0x0:  0xf3ed0007c783fe843783f59ff0ef853e 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000c4, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
992: I_MMU_Cache.drive_mem_rsp: addr 0x800000c4 ld_val 0xf3ed0007c783fe843783f59ff0ef853e st_amo_val 0x0
        Read-hit: addr 0x800000c4 centry 0xf3ed0007c783fe843783f59ff0ef853e
992: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000018 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800000f3, data_not_instruction 1, resetting 0
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008f0, awlen: 'h00, awsize: AXI4_Size { val: 'h3 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h00000000800000f4, wstrb: 'hff, wlast: True, wuser: 'h0 }
992: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_LD width_code:0 addr:0x800000f3 st_value:0x0
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x0
    fa_req_ram_B tagCSet [0x3] cword_set [0x15]
================================================================
991: Pipeline State:  minstret:100  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000b8 instr 0xfee43423 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000b8  instr:fee43423  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000bc  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f3  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f3 - 0x000000000800000f4) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:800000c0 cap_mode:0  priv:3  epoch:1  instr_C:853e  instr:f00533  pred_fetch_addr:800000c2  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:00000000800000c2 is_cap_mode:0  priv:3  epoch:1  instr:f59ff0ef  pred_fetch_addr:000000008000001a  pred_is_cap_mode:0}
----------------
991: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000b8  instr:fee43423  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:100  PC:0x800000b8  instr:0xfee43423  priv:3
9920    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000bc  instr:0007c783  priv:3
            op_stage2:OP_Stage2_LD  rd:15
            addr:00000000800000f3  val1:00000000000000000000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800000f3 - 0x000000000800000f4) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000001a  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c00003fffc7ffffd10000003f00000000000000000
993: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000018
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000018, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
993: I_MMU_Cache.drive_mem_rsp: addr 0x80000018 ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x80000018 centry 0x1000ec221101bff5105000730840006f
993: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f3
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x3}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f3, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
993: D_MMU_Cache.drive_mem_rsp: addr 0x800000f3 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f3 centry 0xa216d6172676f72702077654e
================================================================
992: Pipeline State:  minstret:101  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 0 rd_val:v: False a: 'h5555555555555555 o: 'h5555555555555555 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000bc  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000020 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000020} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 15 -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c0 instr 0x00f00533 priv 3
        Output_Stage1 BUSY pc:00000000800000c0
        Output_StageD PIPE: data_to_Stage1 {pc:800000c2 cap_mode:0  priv:3  epoch:1  instr:f59ff0ef  pred_fetch_addr:8000001a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001a is_cap_mode:0  priv:3  epoch:1  instr:00001101  pred_fetch_addr:000000008000001c  pred_is_cap_mode:0}
----------------
992: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x0, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000bc  instr:0007c783  priv:3
        rd_valid:True  grd:15  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000020 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000020} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:101  PC:0x800000bc  instr:0x7c783  priv:3
    CPU_Stage1 PC: 0x100000000800000c00003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000001c, data_not_instruction 0, resetting 0
994: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000018
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0x8}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000018, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
994: I_MMU_Cache.drive_mem_rsp: addr 0x80000018 ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x80000018 centry 0x1000ec221101bff5105000730840006f
994: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000001c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
994: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800000f3
        eaddr = {CTag 0x80000  CSet 0x3  CWord 0x3  Byte 0x3}
        CSet 0x3: (state, tag): (CTAG_EMPTY, --) (CTAG_CLEAN, 0x80000)
        CSet 0x3, CWord 0x3:  0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa 0xa216d6172676f72702077654e
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800000f3, exc_code: 'h0d, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
994: D_MMU_Cache.drive_mem_rsp: addr 0x800000f3 ld_val 0xa216d6172676f72702077654e st_amo_val 0x0
        Read-hit: addr 0x800000f3 centry 0xa216d6172676f72702077654e
================================================================
993: Pipeline State:  minstret:102  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 15 rd_val:v: False a: 'h0000000000000020 o: 'h0000000000000020 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000bc instr 0x0007c783 priv 3
        Output_Stage2 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c0 instr 0x00f00533 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:00000000800000c0  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:00000000000000020000000007ffffd10000003f0  val2:00000000000000020000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:800000c2 cap_mode:0  priv:3  epoch:1  instr:f59ff0ef  pred_fetch_addr:8000001a  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001a is_cap_mode:0  priv:3  epoch:1  instr:00001101  pred_fetch_addr:000000008000001c  pred_is_cap_mode:0}
----------------
993: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xf, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000020 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000020} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
9940    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000c0  instr:00f00533  priv:3
            op_stage2:OP_Stage2_ALU  rd:10
            addr:0000000000000000  val1:00000000000000020000000007ffffd10000003f0  val2:00000000000000020000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000001c  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000c20003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 000000008000001c, data_not_instruction 0, resetting 0
995: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000001c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000001c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
995: I_MMU_Cache.drive_mem_rsp: addr 0x8000001c ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x8000001c centry 0x1000ec221101bff5105000730840006f
995: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x8000001c st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x1]
================================================================
994: Pipeline State:  minstret:102  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c0 instr 0x00f00533 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c0  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000020 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000020} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h0000000000000020 o: 'h0000000000000020 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x00000000800000c2 instr 0xf59ff0ef priv 3
        Output_Stage1 PIPE: CONTROL_BRANCH {JAL [00000000800000c2->000000008000001a/00000000800000c6]}data_to_Stage 2 {pc:00000000800000c2  instr:f59ff0ef  priv:3
            op_stage2:OP_Stage2_ALU  rd:1
            addr:000000008000001a  val1:000000000800000c6000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x000000008000001a - 0x0000000008000001c) within 0x20
              0x20 = v: True a: 'h00000000800000c2 o: 'h00000000800000c2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:8000001a cap_mode:0  priv:3  epoch:1  instr_C:1101  instr:fe010113  pred_fetch_addr:8000001c  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001c is_cap_mode:0  priv:3  epoch:1  instr:0000ec22  pred_fetch_addr:000000008000001e  pred_is_cap_mode:0}
----------------
994: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:00000000800000c0  instr:00f00533  priv:3
        rd_valid:True  grd:10  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000020 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000020} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:102  PC:0x800000c0  instr:0xf00533  priv:3
9950    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:00000000800000c2  instr:f59ff0ef  priv:3
            op_stage2:OP_Stage2_ALU  rd:1
            addr:000000008000001a  val1:000000000800000c6000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x000000008000001a - 0x0000000008000001c) within 0x20
              0x20 = v: True a: 'h00000000800000c2 o: 'h00000000800000c2 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x8000001e  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001a0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000020, data_not_instruction 0, resetting 0
996: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 8000001c
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x1  Byte 0xc}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x1:  0x1000ec221101bff5105000730840006f 0x800000000000000000028067
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h000000008000001c, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
996: I_MMU_Cache.drive_mem_rsp: addr 0x8000001c ld_val 0x1000ec221101bff5105000730840006f st_amo_val 0x0
        Read-hit: addr 0x8000001c centry 0x1000ec221101bff5105000730840006f
996: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000020 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
================================================================
995: Pipeline State:  minstret:103  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 10 rd_val:v: False a: 'h0000000000000020 o: 'h0000000000000020 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x00000000800000c2 instr 0xf59ff0ef priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:00000000800000c2  instr:f59ff0ef  priv:3
        rd_valid:True  grd:1  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 1 rd_val:v: False a: 'h00000000800000c6 o: 'h00000000800000c6 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001a instr 0xfe010113 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001a  instr:fe010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008d8  val1:000000000800008b8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:8000001c cap_mode:0  priv:3  epoch:1  instr_C:ec22  instr:813c23  pred_fetch_addr:8000001e  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:000000008000001e is_cap_mode:0  priv:3  epoch:1  instr:00001000  pred_fetch_addr:0000000080000020  pred_is_cap_mode:0}
----------------
995: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0xa, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x0000000000000020 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x0000000000000020} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:00000000800000c2  instr:f59ff0ef  priv:3
        rd_valid:True  grd:1  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:103  PC:0x800000c2  instr:0xf59ff0ef  priv:3
9960    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000001a  instr:fe010113  priv:3
            op_stage2:OP_Stage2_ALU  rd:2
            addr:00000000800008d8  val1:000000000800008b8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000020  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001c0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000024, data_not_instruction 0, resetting 0
997: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000020
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x0}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000020, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
997: I_MMU_Cache.drive_mem_rsp: addr 0x80000020 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000020 centry 0x639c0da7879300000797fef407a387aa
997: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000024 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 00000000800008d0, data_not_instruction 1, resetting 0
997: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.dcache.req: op:CACHE_ST width_code:3 addr:0x800008d0 st_value:0x80000908
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0x1f
    fa_req_ram_B tagCSet [0x23] cword_set [0x141]
================================================================
996: Pipeline State:  minstret:104  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 1 rd_val:v: False a: 'h00000000800000c6 o: 'h00000000800000c6 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001a instr 0xfe010113 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000001a  instr:fe010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008b8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008b8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008b8 o: 'h00000000800008b8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001c instr 0x00813c23 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001c  instr:00813c23  priv:3
            op_stage2:OP_Stage2_ST  rd:24
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
        Output_StageD PIPE: data_to_Stage1 {pc:8000001e cap_mode:0  priv:3  epoch:1  instr_C:1000  instr:2010413  pred_fetch_addr:80000020  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000020 is_cap_mode:0  priv:3  epoch:1  instr:000087aa  pred_fetch_addr:0000000080000022  pred_is_cap_mode:0}
----------------
996: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x1, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800000c6 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800000c6} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    S3.enq: data_to_Stage3 {pc:000000008000001a  instr:fe010113  priv:3
        rd_valid:True  grd:2  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008b8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008b8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:104  PC:0x8000001a  instr:0xfe010113  priv:3
9970    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000001c  instr:00813c23  priv:3
            op_stage2:OP_Stage2_ST  rd:24
            addr:00000000800008d0  val1:0ffffffffffffffff3ffc00007ffffd10000003f0  val2:00000000080000908000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            bounds_check: checking [0x00000000800008d0 - 0x000000000800008d8) within 0x21
              0x21 = v: True a: 'h0000000000000000 o: 'h0000000000000000 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h000f hp: 'hfff ot: 'h3ffff f: 'h0}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000022  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x1000000008000001e0003fffc7ffffd10000003f00000000000000000
998: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000024
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000024, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
998: I_MMU_Cache.drive_mem_rsp: addr 0x80000024 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000024 centry 0x639c0da7879300000797fef407a387aa
998: D_MMU_Cache: rl_probe_and_immed_rsp; eaddr 800008d0
        eaddr = {CTag 0x80000  CSet 0x23  CWord 0x1  Byte 0x0}
        CSet 0x23: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_EMPTY, --)
        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h00000000800008d0, exc_code: 'h0f, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
        Write-Cache-Hit: pa 0x800008d0 word128 0x80000908
        New Word128_Set:        CSet 0x23, CWord 0x1:  0x80000908 0x155555555555555555555555555555555
        Write-Cache-Hit/Miss: eaddr 0x800008d0 word128 0x80000908
        => rl_write_response
================================================================
997: Pipeline State:  minstret:105  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 PIPE
        Bypass  to Stage1: Bypass {Rd 2 rd_val:v: False a: 'h00000000800008b8 o: 'h00000000800008b8 b: 'h0000000000000000 t: 'h10000000000000000 sp: 'h0000 hp: 'h000 ot: 'h3ffff f: 'h0}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001c instr 0x00813c23 priv 3
        Output_Stage2 BUSY: pc:8000001c
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001e instr 0x02010413 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001e  instr:02010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000020 cap_mode:0  priv:3  epoch:1  instr_C:87aa  instr:a007b3  pred_fetch_addr:80000022  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000022 is_cap_mode:0  priv:3  epoch:1  instr:fef407a3  pred_fetch_addr:0000000080000026  pred_is_cap_mode:0}
----------------
997: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.fa_deq: write GRd 0x2, rd_val Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x00000000800008b8 addrBits:0x0000 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x00000000800008b8} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
    CPU_Stage1 PC: 0x1000000008000001e0003fffc7ffffd10000003f00000000000000000
MapLookup - index: 00, key: 00800
MMU_Cache req for addr 0000000080000028, data_not_instruction 0, resetting 0
999: I_MMU_Cache: rl_probe_and_immed_rsp; eaddr 80000024
        eaddr = {CTag 0x80000  CSet 0x0  CWord 0x2  Byte 0x4}
        CSet 0x0: (state, tag): (CTAG_CLEAN, 0x80000) (CTAG_CLEAN, 0x1)
        CSet 0x0, CWord 0x2:  0x639c0da7879300000797fef407a387aa 0x880300003800000054040000edfe0dd0
    TLB result: VM_Xlate_Result { outcome: VM_XLATE_OK, allow_cap: True, pa: 'h0000000080000024, exc_code: 'h0c, pte_modified: False, pte: 'h0000000000000000, pte_level: 'h0, pte_pa: 'h0000000000000000 }
999: I_MMU_Cache.drive_mem_rsp: addr 0x80000024 ld_val 0x639c0da7879300000797fef407a387aa st_amo_val 0x0
        Read-hit: addr 0x80000024 centry 0x639c0da7879300000797fef407a387aa
999: TOP.mkTop_HW_Side.soc_top.core.cpu.near_mem.icache.req: op:CACHE_LD width_code:2 addr:0x80000028 st_value:0xaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
    priv:M sstatus_SUM:0 mstatus_MXR:0 satp:0x0
    amo_funct5 = 0xa
    fa_req_ram_B tagCSet [0x0] cword_set [0x2]
            To fabric: AXI4_AWFlit { awid: 'h0, awaddr: 'h00000000800008d0, awlen: 'h00, awsize: AXI4_Size { val: 'h3 }, awburst: INCR, awlock: NORMAL, awcache: 'h0, awprot: 'h0, awqos: 'h0, awregion: 'h0, awuser: 'h0 }
                       AXI4_WFlit { wdata: 'h0000000080000908, wstrb: 'hff, wlast: True, wuser: 'h0 }
================================================================
998: Pipeline State:  minstret:105  cur_priv:3  mstatus:a00002000  epoch:1 rg_stage:CPU_RUNNING
    MStatus{sd:0 sxl:2 uxl:2 tsr:0 tw:0 tvm:0 mxr:0 sum:0 mprv:0 xs:0 fs:1 mpp:0 spp:0 pies:0_00 ies:0_00}
    Stage3: Output_Stage3 EMPTY
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage2: pc 0x000000008000001c instr 0x00813c23 priv 3
        Output_Stage2 PIPE: data_to_Stage3 {pc:000000008000001c  instr:00813c23  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
        Bypass  to Stage1: Bypass {Rd -}
        FBypass to Stage1: FBypass {FRd -}
    Stage1: pc 0x000000008000001e instr 0x02010413 priv 3
        Output_Stage1 PIPE: CONTROL_STRAIGHT {CF_None}data_to_Stage 2 {pc:000000008000001e  instr:02010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
        Output_StageD PIPE: data_to_Stage1 {pc:80000020 cap_mode:0  priv:3  epoch:1  instr_C:87aa  instr:a007b3  pred_fetch_addr:80000022  pred_is_cap_mode:0}
        Output_StageF PIPE: data_to_StageD {fetch_addr:0000000080000022 is_cap_mode:0  priv:3  epoch:1  instr:fef407a3  pred_fetch_addr:0000000080000026  pred_is_cap_mode:0}
----------------
998: TOP.mkTop_HW_Side.soc_top.core.cpu.rl_pipe
    S3.enq: data_to_Stage3 {pc:000000008000001c  instr:00813c23  priv:3
        rd_valid:True  grd:0  rd_val:
Pipeline_Val { val: valid:0 perms:0x00000000 reserved:0x0 format:EmbeddedExp bounds:Bounds { exp: 52, topBits: 'h1000, baseBits: 'h0000 } address:0x5555555555555555 addrBits:0x0555 {bot:0x0000000000000000 top:0x10000000000000000 len:0x1ffffffffffffffff offset:0x5555555555555555} (TempFields: {MetaInfo { repBoundTopBits: 'h7, topHi: True, baseHi: True, addrHi: True, topCorrection:  0, baseCorrection:  0 }}) }
instret:105  PC:0x8000001c  instr:0x813c23  priv:3
9990    CPU_Stage2.enq (Data_Stage1_to_Stage2) data_to_Stage 2 {pc:000000008000001e  instr:02010413  priv:3
            op_stage2:OP_Stage2_ALU  rd:8
            addr:00000000800008b8  val1:000000000800008d8000000007ffffd10000003f0  val2:00000000000000000000000007ffffd10000003f0
            fval1:aaaaaaaaaaaaaaaa  fval2:aaaaaaaaaaaaaaaa  fval3:aaaaaaaaaaaaaaaa
            no bounds_check}
    CPU_StageD.enq (Data_StageF_to_StageD)
    TOP.mkTop_HW_Side.soc_top.core.cpu.enq:  fetch_addr:0x80000026  is_cap_mode:0  epoch:1  priv:3  sstatus_SUM:0  mstatus_MXR:0  satp:0x0
    CPU_Stage1 PC: 0x100000000800000200003fffc7ffffd10000003f00000000000000000
