0.7
2020.1
May 27 2020
19:59:15
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/cceip_kernel_ex.sim/sim_1/behav/xsim/glbl.v,1611277422,verilog,,,,glbl,,axi_vip_v1_1_7;xilinx_vip,,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/cceip_kernel_ex.srcs/sources_1/ip/axi_apb_bridge_0/sim/axi_apb_bridge_0.vhd,1611280726,vhdl,,,,axi_apb_bridge_0,,,,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/cceip_kernel_ex.srcs/sources_1/ip/control_cceip_kernel_vip/sim/control_cceip_kernel_vip.sv,1611128679,systemVerilog,,,,control_cceip_kernel_vip,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/cceip_kernel_ex.srcs/sources_1/ip/control_cceip_kernel_vip/sim/control_cceip_kernel_vip_pkg.sv,1611128679,systemVerilog,/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_core.sv,/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/cceip_kernel_ex.srcs/sources_1/ip/control_cceip_kernel_vip/sim/control_cceip_kernel_vip.sv,,control_cceip_kernel_vip_pkg,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/cceip_kernel_ex.srcs/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip.sv,1611128679,systemVerilog,,/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/cceip_kernel_ex.srcs/sources_1/ip/control_cceip_kernel_vip/sim/control_cceip_kernel_vip_pkg.sv,,slv_m00_axi_vip,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/cceip_kernel_ex.srcs/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip_pkg.sv,1611128679,systemVerilog,/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_core.sv,/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/cceip_kernel_ex.srcs/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip.sv,,slv_m00_axi_vip_pkg,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel.v,1611142348,verilog,,/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_control_s_axi.v,,cceip_kernel,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_control_s_axi.v,1611128671,verilog,,,,cceip_kernel_control_s_axi,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_core.sv,1611204536,systemVerilog,/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_example_axi_read_master.sv;/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_example_axi_write_master.sv;/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_example_counter.sv;/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv,/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_example_axi_read_master.sv,,$unit_cceip_kernel_core_sv;cceip_kernel_core,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_example_axi_read_master.sv,1611142418,systemVerilog,,/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_example_axi_write_master.sv,,cceip_kernel_example_axi_read_master,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_example_axi_write_master.sv,1611128602,systemVerilog,,/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_example_counter.sv,,cceip_kernel_example_axi_write_master,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_example_counter.sv,1611128602,systemVerilog,,/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv,,cceip_kernel_example_counter,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_kernel_tb.sv,1611205301,systemVerilog,,,,cceip_kernel_tb,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_rbus_driver.sv,1611291556,systemVerilog,,/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_rbus_driver_tb.sv,,cceip_rbus_driver,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/vitis-wrapper/cceip_wrapper/vivado_rtl_kernel/cceip_kernel_ex/imports/cceip_rbus_driver_tb.sv,1611296239,systemVerilog,,,,cceip_rbus_driver_tb,,axi_vip_v1_1_7;xilinx_vip,../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl;/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include,,,,,
