
---------- Begin Simulation Statistics ----------
final_tick                               47149297483116112                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 318772                       # Simulator instruction rate (inst/s)
host_mem_usage                                6324584                       # Number of bytes of host memory used
host_op_rate                                   404236                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   911.21                       # Real time elapsed on the host
host_tick_rate                              428668157                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   290468555                       # Number of instructions simulated
sim_ops                                     368343540                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.390607                       # Number of seconds simulated
sim_ticks                                390606787620                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            17.886385                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  37355                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              208846                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect              6340                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            41928                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           123313                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              3260                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           5194                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            1934                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 287857                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  75889                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          316                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                     685173                       # Number of instructions committed
system.cpu0.committedOps                       900805                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.197878                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued          146                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            5                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified          156                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage           88                       # number of prefetches that crossed the page
system.cpu0.discardedOps                       138102                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                       337950                       # DTB accesses
system.cpu0.dtb.align_faults                        2                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                141                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                           336403                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                           1547                       # DTB misses
system.cpu0.dtb.perms_faults                       10                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                    13                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                  183219                       # DTB read accesses
system.cpu0.dtb.read_hits                      182030                       # DTB read hits
system.cpu0.dtb.read_misses                      1189                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkCompletionTime::samples            2                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean        27132                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean 27132.000000                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::26624-28671            2    100.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total            2                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkPageSizes::4K            2    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            2                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         1547                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         1547                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total         1549                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples         1547                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0           1547    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total         1547                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                     1547                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                 1547                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksLongTerminationLevel::Level3            2                       # Level at which table walker walks with long descriptors terminate
system.cpu0.dtb.write_accesses                 154731                       # DTB write accesses
system.cpu0.dtb.write_hits                     154373                       # DTB write hits
system.cpu0.dtb.write_misses                      358                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions            746779                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions           197361                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions           57528                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                         248978                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.454984                       # IPC: instructions per cycle
system.cpu0.itb.accesses                       426885                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                141                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                           426878                       # DTB hits
system.cpu0.itb.inst_accesses                  426885                       # ITB inst accesses
system.cpu0.itb.inst_hits                      426878                       # ITB inst hits
system.cpu0.itb.inst_misses                         7                       # ITB inst misses
system.cpu0.itb.misses                              7                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkCompletionTime::samples            7                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::mean        19278                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::gmean 17646.942457                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::stdev  8098.996975                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::10240-12287            3     42.86%     42.86% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::22528-24575            2     28.57%     71.43% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::26624-28671            2     28.57%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::total            7                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkPageSizes::4K            7    100.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            7                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            7                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            7                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            7                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            7                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total           14                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples            7                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              7    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            7                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                        7                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    7                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksLongTerminationLevel::Level3            7                       # Level at which table walker walks with long descriptors terminate
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     152                       # number of quiesce instructions executed
system.cpu0.numCycles                         1505927                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                      152                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                 585477     64.99%     64.99% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   766      0.09%     65.08% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                    177      0.02%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::MemRead                161921     17.98%     83.07% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               152464     16.93%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                  900805                       # Class of committed instruction
system.cpu0.quiesceCycles                   544950251                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.tickCycles                        1256949                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            17.617783                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12943187                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73466605                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect             66482                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         13229268                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         50046752                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             41552                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          74386                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           32834                       # Number of indirect misses.
system.cpu1.branchPred.lookups               93382695                       # Number of BP lookups
system.cpu1.branchPred.usedRAS               16249744                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3946                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                  274013302                       # Number of instructions committed
system.cpu1.committedOps                    348360243                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              1.988735                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued         5634                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit         2172                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified        10339                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull          299                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage          757                       # number of prefetches that crossed the page
system.cpu1.discardedOps                     86545401                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                     75978426                       # DTB accesses
system.cpu1.dtb.align_faults                        1                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                      11                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                141                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                         75937700                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                          40726                       # DTB misses
system.cpu1.dtb.perms_faults                      404                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                   277                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                37516766                       # DTB read accesses
system.cpu1.dtb.read_hits                    37478945                       # DTB read hits
system.cpu1.dtb.read_misses                     37821                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkCompletionTime::samples        18960                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 13071.057911                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 12652.295481                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev  4236.194536                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-8191           21      0.11%      0.11% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::8192-16383        18352     96.79%     96.90% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::16384-24575          245      1.29%     98.20% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::24576-32767          229      1.21%     99.40% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::32768-40959           59      0.31%     99.72% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::49152-57343           44      0.23%     99.95% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::57344-65535            6      0.03%     99.98% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::90112-98303            1      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::98304-106495            2      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::122880-131071            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total        18960                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkPageSizes::4K        18802     99.17%     99.17% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::2M          158      0.83%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total        18960                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        40726                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        40726                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data        18960                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total        18960                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total        59686                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkWaitTime::samples        40726                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0          40726    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total        40726                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walks                    40726                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong                40726                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksLongTerminationLevel::Level2          158                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        18802                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.write_accesses               38461660                       # DTB write accesses
system.cpu1.dtb.write_hits                   38458755                       # DTB write hits
system.cpu1.dtb.write_misses                     2905                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions         549087032                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions         11626263                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions         3798526                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       25225381                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.502832                       # IPC: instructions per cycle
system.cpu1.itb.accesses                    162367622                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       8                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                141                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                        162296241                       # DTB hits
system.cpu1.itb.inst_accesses               162367622                       # ITB inst accesses
system.cpu1.itb.inst_hits                   162296241                       # ITB inst hits
system.cpu1.itb.inst_misses                     71381                       # ITB inst misses
system.cpu1.itb.misses                          71381                       # DTB misses
system.cpu1.itb.perms_faults                     1008                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkCompletionTime::samples        66115                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 11928.654314                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 11596.088314                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev  3726.041876                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::4096-8191          170      0.26%      0.26% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::8192-12287        55485     83.92%     84.18% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::12288-16383         8070     12.21%     96.39% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::16384-20479            1      0.00%     96.39% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::20480-24575          519      0.78%     97.17% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::24576-28671         1768      2.67%     99.85% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::53248-57343            2      0.00%     99.85% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::57344-61439          100      0.15%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total        66115                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkPageSizes::4K        65945     99.74%     99.74% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::2M          170      0.26%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total        66115                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        71381                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total        71381                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        66115                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total        66115                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total       137496                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples        71381                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0          71381    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total        71381                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                    71381                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                71381                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksLongTerminationLevel::Level2          170                       # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.walker.walksLongTerminationLevel::Level3        65945                       # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     284                       # number of quiesce instructions executed
system.cpu1.numCycles                       544939824                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                      284                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu              274082425     78.68%     78.68% # Class of committed instruction
system.cpu1.op_class_0::IntMult               1860365      0.53%     79.21% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   2147      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc             720      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.21% # Class of committed instruction
system.cpu1.op_class_0::MemRead              34012085      9.76%     88.98% # Class of committed instruction
system.cpu1.op_class_0::MemWrite             38402501     11.02%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total               348360243                       # Class of committed instruction
system.cpu1.quiesceCycles                     3117589                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.tickCycles                      519714443                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            27.986524                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                  76926                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              274868                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect              2564                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect            40405                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           201704                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2593                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           4712                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2119                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 341073                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                  55921                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          900                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                     908127                       # Number of instructions committed
system.cpu2.committedOps                      1115928                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.854205                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued         2694                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit         1438                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified         5642                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            4                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage          386                       # number of prefetches that crossed the page
system.cpu2.discardedOps                       137635                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                       401883                       # DTB accesses
system.cpu2.dtb.align_faults                        1                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                     187                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                141                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                           399940                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1943                       # DTB misses
system.cpu2.dtb.perms_faults                      240                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                    47                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                  222998                       # DTB read accesses
system.cpu2.dtb.read_hits                      221367                       # DTB read hits
system.cpu2.dtb.read_misses                      1631                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          273                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 18046.153846                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 16850.145168                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  7893.086308                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287           55     20.15%     20.15% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          145     53.11%     73.26% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575           43     15.75%     89.01% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671           17      6.23%     95.24% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            5      1.83%     97.07% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::36864-40959            1      0.37%     97.44% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::40960-45055            3      1.10%     98.53% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            2      0.73%     99.27% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::57344-61439            2      0.73%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          273                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          268     98.17%     98.17% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            5      1.83%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          273                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1943                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1943                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          273                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          273                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2216                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1943                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1943    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1943                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1943                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1943                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            5                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          268                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                 178885                       # DTB write accesses
system.cpu2.dtb.write_hits                     178573                       # DTB write hits
system.cpu2.dtb.write_misses                      312                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions            867090                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           227838                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions           79313                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                34                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                         205540                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.539315                       # IPC: instructions per cycle
system.cpu2.itb.accesses                       477268                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                     271                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                141                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                           476816                       # DTB hits
system.cpu2.itb.inst_accesses                  477268                       # ITB inst accesses
system.cpu2.itb.inst_hits                      476816                       # ITB inst hits
system.cpu2.itb.inst_misses                       452                       # ITB inst misses
system.cpu2.itb.misses                            452                       # DTB misses
system.cpu2.itb.perms_faults                      388                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples          427                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 17381.803279                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 15691.153901                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  8923.786013                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            2      0.47%      0.47% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287          202     47.31%     47.78% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383           81     18.97%     66.74% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           43     10.07%     76.81% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           91     21.31%     98.13% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::53248-57343            2      0.47%     98.59% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            6      1.41%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total          427                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K          425     99.53%     99.53% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            2      0.47%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total          427                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst          452                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total          452                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst          427                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total          427                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total          879                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples          452                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0            452    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total          452                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                      452                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                  452                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3          425                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu2.numCycles                         1683854                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                       31                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  1      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu                 736649     66.01%     66.01% # Class of committed instruction
system.cpu2.op_class_0::IntMult                   719      0.06%     66.08% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                    156      0.01%     66.09% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     5      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     4      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     4      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    4      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc               0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     66.09% # Class of committed instruction
system.cpu2.op_class_0::MemRead                201505     18.06%     84.15% # Class of committed instruction
system.cpu2.op_class_0::MemWrite               176881     15.85%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                 1115928                       # Class of committed instruction
system.cpu2.quiesceCycles                   545404444                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.tickCycles                        1478314                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            17.965566                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   5687                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups               31655                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect               742                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             5996                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted            19677                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               331                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            641                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             310                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  42113                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                   9442                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          132                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                     106606                       # Number of instructions committed
system.cpu3.committedOps                       137927                       # Number of ops (including micro ops) committed
system.cpu3.cpi                              1.824963                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued           13                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified           13                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage           47                       # number of prefetches that crossed the page
system.cpu3.discardedOps                        19356                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                        53420                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                141                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                            53119                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                            301                       # DTB misses
system.cpu3.dtb.perms_faults                        9                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                    11                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                   29384                       # DTB read accesses
system.cpu3.dtb.read_hits                       29127                       # DTB read hits
system.cpu3.dtb.read_misses                       257                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkCompletionTime::samples            6                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean        26180                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 26144.494458                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::stdev  1474.832058                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::22528-24575            2     33.33%     33.33% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::26624-28671            4     66.67%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total            6                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkPageSizes::4K            6    100.00%    100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total            6                       # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data          301                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total          301                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            6                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            6                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total          307                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkWaitTime::samples          301                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0            301    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total          301                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walks                      301                       # Table walker walks requested
system.cpu3.dtb.walker.walksLong                  301                       # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walksLongTerminationLevel::Level3            6                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.write_accesses                  24036                       # DTB write accesses
system.cpu3.dtb.write_hits                      23992                       # DTB write hits
system.cpu3.dtb.write_misses                       44                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions            111074                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions            32573                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions           10174                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                           7431                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                              0.547956                       # IPC: instructions per cycle
system.cpu3.itb.accesses                        60396                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                141                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                            60384                       # DTB hits
system.cpu3.itb.inst_accesses                   60396                       # ITB inst accesses
system.cpu3.itb.inst_hits                       60384                       # ITB inst hits
system.cpu3.itb.inst_misses                        12                       # ITB inst misses
system.cpu3.itb.misses                             12                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkCompletionTime::samples           12                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean 19337.500000                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 17749.049798                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev  7698.799204                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::10240-12287            5     41.67%     41.67% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::22528-24575            4     33.33%     75.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::26624-28671            3     25.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total           12                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkPageSizes::4K           12    100.00%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total           12                       # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst           12                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total           12                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst           12                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total           12                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total           24                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkWaitTime::samples           12                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0             12    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total           12                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walks                       12                       # Table walker walks requested
system.cpu3.itb.walker.walksLong                   12                       # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walksLongTerminationLevel::Level3           12                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu3.numCycles                          194552                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                       16                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu3.op_class_0::IntAlu                  88209     63.95%     63.95% # Class of committed instruction
system.cpu3.op_class_0::IntMult                   265      0.19%     64.15% # Class of committed instruction
system.cpu3.op_class_0::IntDiv                    103      0.07%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::MemRead                 25665     18.61%     82.83% # Class of committed instruction
system.cpu3.op_class_0::MemWrite                23685     17.17%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::total                  137927                       # Class of committed instruction
system.cpu3.quiesceCycles                    52129697                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.tickCycles                         187121                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          926                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       624553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1043298                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes        14082048                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages         3438                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs              3438                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests        40274                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          971                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        22930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5170                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       483044                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6141                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2440                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            231639                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2170                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2170                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean            3205                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20594                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7329                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6279                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6279                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       229198                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq       218560                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         7208                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         6008                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         7624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side           11                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       395246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       254576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        24330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        18558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        13381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side           27                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                716921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         5632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         6744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12622144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       561759                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       157952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        83520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        29312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       276436                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         9536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         6400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         5568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13768659                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38462                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1568896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           473201                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.134547                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.504945                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 429176     90.70%     90.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  30086      6.36%     97.05% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  10847      2.29%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2489      0.53%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     14      0.00%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      4      0.00%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    166      0.04%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    134      0.03%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    159      0.03%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    121      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             473201                       # Request fanout histogram
system.tol2bus.respLayer6.occupancy          23723363                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy          358253927                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            981036                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           700434                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           604044                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           738276                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy           186354                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9524764                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            188496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy             25704                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy            14994                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          28657546                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          5102380                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         422463781                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           7771472                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy              8568                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          18708228                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy            21420                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2478                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2478                       # Transaction distribution
system.iobus.trans_dist::WriteReq              221683                       # Transaction distribution
system.iobus.trans_dist::WriteResp             221683                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         6604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       441718                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       441718                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  448322                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         3683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     14088664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     14088664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 14092347                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.respLayer1.occupancy           158283804                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5854446                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy             3536442                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy           841760496                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide         220859                       # number of demand (read+write) misses
system.iocache.demand_misses::total            220859                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        220859                       # number of overall misses
system.iocache.overall_misses::total           220859                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide  24937072800                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  24937072800                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide  24937072800                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  24937072800                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide       220859                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          220859                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       220859                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         220859                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 112909.470748                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 112909.470748                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 112909.470748                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 112909.470748                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         17511                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  520                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    33.675000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         220016                       # number of writebacks
system.iocache.writebacks::total               220016                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide       220859                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       220859                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide       220859                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       220859                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide  17048612313                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  17048612313                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide  17048612313                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  17048612313                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 77192.291521                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77192.291521                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 77192.291521                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77192.291521                       # average overall mshr miss latency
system.iocache.replacements                    220859                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           827                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              827                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide     78698133                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     78698133                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          827                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            827                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 95160.983071                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 95160.983071                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          827                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          827                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide     49174233                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     49174233                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 59460.983071                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 59460.983071                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide       220032                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       220032                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide  24858374667                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  24858374667                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide       220032                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       220032                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 112976.179224                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 112976.179224                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide       220032                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       220032                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide  16999438080                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  16999438080                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 77258.935428                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 77258.935428                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 220859                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               220859                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1987731                       # Number of tag accesses
system.iocache.tags.data_accesses             1987731                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2440                       # Transaction distribution
system.membus.trans_dist::ReadResp             200805                       # Transaction distribution
system.membus.trans_dist::WriteReq               2170                       # Transaction distribution
system.membus.trans_dist::WriteResp              2170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       220016                       # Transaction distribution
system.membus.trans_dist::CleanEvict              843                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4512                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4916                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4901                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        198365                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        221381                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         5312                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       441718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       441718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         2616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       410669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       419889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 861607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     14081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     14081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         5232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12949888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12958803                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27039827                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             9807                       # Total snoops (count)
system.membus.snoopTraffic                      59136                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            433796                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.014380                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.119052                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  427558     98.56%     98.56% # Request fanout histogram
system.membus.snoop_fanout::1                    6238      1.44%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              433796                       # Request fanout histogram
system.membus.reqLayer7.occupancy          1510200763                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3536442                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1305191                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          863285361                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            7147210                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                 62                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           31                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12561436866.225807                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   63270967823.627571                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows           17     54.84%     54.84% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           13     41.94%     96.77% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3.5e+11-4e+11            1      3.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 353333846338                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             31                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     1368643180                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 389404542853                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       475949                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          475949                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       475949                       # number of overall hits
system.cpu2.icache.overall_hits::total         475949                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          457                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           457                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          457                       # number of overall misses
system.cpu2.icache.overall_misses::total          457                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     11039154                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11039154                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     11039154                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11039154                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       476406                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       476406                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       476406                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       476406                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000959                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000959                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000959                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000959                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24155.698031                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24155.698031                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24155.698031                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24155.698031                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          457                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          457                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     10712142                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10712142                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     10712142                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10712142                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000959                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000959                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000959                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000959                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 23440.135667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23440.135667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 23440.135667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23440.135667                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       475949                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         475949                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          457                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          457                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     11039154                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11039154                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       476406                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       476406                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000959                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000959                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24155.698031                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24155.698031                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          457                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     10712142                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10712142                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000959                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000959                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 23440.135667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23440.135667                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse         9177.853988                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst  9177.853988                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.004376                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.004376                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024         9303                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4         9180                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.004436                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           953270                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          953270                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         1065                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         1065                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         1065                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         1065                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          282                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          282                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          282                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          282                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      3791340                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      3791340                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      3791340                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      3791340                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         1347                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         1347                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         1347                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         1347                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.209354                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.209354                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.209354                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.209354                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 13444.468085                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 13444.468085                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 13444.468085                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 13444.468085                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          282                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          282                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          282                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          282                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      2985948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      2985948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      2985948                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      2985948                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.209354                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.209354                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.209354                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.209354                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker 10588.468085                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 10588.468085                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker 10588.468085                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 10588.468085                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          251                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         1065                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         1065                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          282                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      3791340                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      3791340                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         1347                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         1347                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.209354                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.209354                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 13444.468085                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 13444.468085                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          282                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          282                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      2985948                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      2985948                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.209354                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.209354                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker 10588.468085                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10588.468085                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse    15.998684                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         1416                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          282                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     5.021277                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker    15.998684                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker     0.999918                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.999918                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::1           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        11058                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        11058                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         3554                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         3554                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         3554                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         3554                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          327                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          327                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          327                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          327                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3554292                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3554292                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3554292                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3554292                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3881                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3881                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3881                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3881                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.084257                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.084257                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.084257                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.084257                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker 10869.394495                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 10869.394495                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker 10869.394495                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 10869.394495                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          327                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          327                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          327                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          327                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2620380                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2620380                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2620380                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2620380                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.084257                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.084257                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.084257                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.084257                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  8013.394495                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8013.394495                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  8013.394495                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8013.394495                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          204                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         3554                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         3554                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          327                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          327                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3554292                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3554292                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3881                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3881                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.084257                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.084257                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker 10869.394495                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 10869.394495                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          327                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2620380                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2620380                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.084257                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.084257                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  8013.394495                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8013.394495                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.997384                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         3876                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          327                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    11.853211                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker    15.997384                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker     0.999837                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.999837                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::1           12                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        31375                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        31375                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       364866                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          364866                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       371800                       # number of overall hits
system.cpu2.dcache.overall_hits::total         371800                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data         6113                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6113                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data         6788                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6788                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    290373090                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    290373090                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    290373090                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    290373090                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data       370979                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       370979                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data       378588                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       378588                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.016478                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016478                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.017930                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017930                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 47500.914445                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47500.914445                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 42777.414555                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42777.414555                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.unused_prefetches               47                       # number of HardPF blocks evicted w/o reference
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         2562                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2562                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         2562                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2562                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data         3551                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3551                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data         4215                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.dcache.prefetcher          829                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5044                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           37                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           37                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data    135941316                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    135941316                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data    141929634                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.dcache.prefetcher     49032997                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    190962631                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       840378                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       840378                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.009572                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.009572                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.011133                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013323                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 38282.544635                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38282.544635                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 33672.511032                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 59147.161641                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37859.363799                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 22712.918919                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 22712.918919                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       202815                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         202815                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data          529                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          529                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data      6882246                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      6882246                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       203344                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       203344                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.002602                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002602                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 13009.916824                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13009.916824                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data           22                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          507                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          507                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data           25                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           25                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      6331038                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      6331038                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       840378                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       840378                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.002493                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002493                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 12487.254438                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12487.254438                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 33615.120000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 33615.120000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       161278                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        161278                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         4334                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4334                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    232376298                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    232376298                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       165612                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       165612                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.026170                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026170                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 53617.050761                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 53617.050761                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         1972                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1972                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         2362                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2362                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data           12                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total           12                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    118289094                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    118289094                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.014262                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.014262                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 50080.056732                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 50080.056732                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.cpu2.data          106                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          106                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data           50                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           50                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data          156                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          156                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data     0.320513                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.320513                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.cpu2.data           50                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           50                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.cpu2.data      2127006                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      2127006                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.cpu2.data     0.320513                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.320513                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu2.data 42540.120000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 42540.120000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data         6828                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total         6828                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data          625                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total          625                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data         7453                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total         7453                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.083859                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.083859                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.cpu2.data          614                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total          614                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.cpu2.data      3861312                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total      3861312                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.cpu2.data     0.082383                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.082383                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu2.data  6288.781759                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total  6288.781759                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.HardPFReq_mshr_misses::.cpu2.dcache.prefetcher          829                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_misses::total          829                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_miss_latency::.cpu2.dcache.prefetcher     49032997                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_latency::total     49032997                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 59147.161641                       # average HardPFReq mshr miss latency
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::total 59147.161641                       # average HardPFReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.cpu2.data          773                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total          773                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu2.data         1250                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total         1250                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.cpu2.data     51114546                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total     51114546                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.cpu2.data         2023                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total         2023                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu2.data     0.617894                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.617894                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.cpu2.data 40891.636800                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 40891.636800                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_hits::.cpu2.data          568                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_hits::total          568                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_misses::.cpu2.data          682                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total          682                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.cpu2.data     11321184                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total     11321184                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.cpu2.data     0.337123                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.337123                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu2.data 16599.976540                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 16599.976540                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6395                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6395                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          557                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          557                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3198006                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3198006                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.080121                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.080121                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  5741.482944                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5741.482944                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          549                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          549                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       199206                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       199206                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.001151                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.001151                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 24900.750000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24900.750000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         6941                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6941                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data        21420                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        21420                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6944                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6944                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.000432                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000432                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         7140                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         7140                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data        19278                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        19278                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.000432                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000432                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         6426                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         6426                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_miss_latency::.cpu2.data      7569828                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total      7569828                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.cpu2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.cpu2.data         2240                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total         2240                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.cpu2.data      4373348                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total      4373348                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.cpu2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu2.data  1952.387500                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total  1952.387500                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        11167.132018                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             147496                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2454                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            60.104319                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data  8761.726277                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher  2405.405742                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.004178                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001147                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.005325                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3189                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        10593                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::2          820                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         2369                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2         1879                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4         8705                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001521                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.005051                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           792645                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          792645                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    23018639890.176472                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   85338078552.170456                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::underflows            3     17.65%     17.65% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           13     76.47%     94.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3.5e+11-4e+11            1      5.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 354096305514                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      138893329                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 391316878133                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst        60296                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           60296                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst        60296                       # number of overall hits
system.cpu3.icache.overall_hits::total          60296                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           87                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           87                       # number of overall misses
system.cpu3.icache.overall_misses::total           87                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst      1894956                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1894956                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst      1894956                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1894956                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst        60383                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        60383                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst        60383                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        60383                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001441                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001441                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001441                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001441                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21781.103448                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21781.103448                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21781.103448                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21781.103448                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           87                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           87                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      1832838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1832838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      1832838                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1832838                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001441                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001441                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001441                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001441                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21067.103448                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21067.103448                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21067.103448                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21067.103448                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst        60296                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          60296                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           87                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst      1894956                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1894956                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst        60383                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        60383                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001441                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001441                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21781.103448                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21781.103448                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           87                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      1832838                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1832838                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001441                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001441                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21067.103448                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21067.103448                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse        13445.828687                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst 13445.828687                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.006411                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.006411                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024        13448                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4        13448                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.006413                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           120853                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          120853                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.demand_hits::.cpu3.itb.walker           29                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total           29                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::.cpu3.itb.walker           29                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total           29                       # number of overall hits
system.cpu3.itb_walker_cache.demand_misses::.cpu3.itb.walker            7                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total            7                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::.cpu3.itb.walker            7                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total            7                       # number of overall misses
system.cpu3.itb_walker_cache.demand_miss_latency::.cpu3.itb.walker       123522                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total       123522                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::.cpu3.itb.walker       123522                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total       123522                       # number of overall miss cycles
system.cpu3.itb_walker_cache.demand_accesses::.cpu3.itb.walker           36                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           36                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::.cpu3.itb.walker           36                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           36                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.demand_miss_rate::.cpu3.itb.walker     0.194444                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.194444                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::.cpu3.itb.walker     0.194444                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.194444                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_miss_latency::.cpu3.itb.walker        17646                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total        17646                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::.cpu3.itb.walker        17646                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total        17646                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.demand_mshr_misses::.cpu3.itb.walker            7                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::.cpu3.itb.walker            7                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::.cpu3.itb.walker       103530                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total       103530                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::.cpu3.itb.walker       103530                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total       103530                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::.cpu3.itb.walker     0.194444                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.194444                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::.cpu3.itb.walker     0.194444                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.194444                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.itb.walker        14790                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total        14790                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.itb.walker        14790                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total        14790                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.replacements            7                       # number of replacements
system.cpu3.itb_walker_cache.ReadReq_hits::.cpu3.itb.walker           29                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total           29                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_misses::.cpu3.itb.walker            7                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::.cpu3.itb.walker       123522                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total       123522                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::.cpu3.itb.walker           36                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           36                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_miss_rate::.cpu3.itb.walker     0.194444                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.194444                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::.cpu3.itb.walker        17646                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total        17646                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::.cpu3.itb.walker            7                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.itb.walker       103530                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total       103530                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.itb.walker     0.194444                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.194444                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.itb.walker        14790                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        14790                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            9                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            7                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     1.285714                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses          295                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses          295                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.demand_hits::.cpu3.dtb.walker          344                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          344                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::.cpu3.dtb.walker          344                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          344                       # number of overall hits
system.cpu3.dtb_walker_cache.demand_misses::.cpu3.dtb.walker           10                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::.cpu3.dtb.walker           10                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total           10                       # number of overall misses
system.cpu3.dtb_walker_cache.demand_miss_latency::.cpu3.dtb.walker       184212                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total       184212                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::.cpu3.dtb.walker       184212                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total       184212                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.demand_accesses::.cpu3.dtb.walker          354                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          354                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::.cpu3.dtb.walker          354                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          354                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::.cpu3.dtb.walker     0.028249                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.028249                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::.cpu3.dtb.walker     0.028249                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.028249                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::.cpu3.dtb.walker 18421.200000                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 18421.200000                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::.cpu3.dtb.walker 18421.200000                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 18421.200000                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.demand_mshr_misses::.cpu3.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::.cpu3.dtb.walker           10                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::.cpu3.dtb.walker       155652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total       155652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::.cpu3.dtb.walker       155652                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total       155652                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::.cpu3.dtb.walker     0.028249                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.028249                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::.cpu3.dtb.walker     0.028249                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.028249                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.dtb.walker 15565.200000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 15565.200000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.dtb.walker 15565.200000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 15565.200000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.replacements            7                       # number of replacements
system.cpu3.dtb_walker_cache.ReadReq_hits::.cpu3.dtb.walker          344                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          344                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_misses::.cpu3.dtb.walker           10                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::.cpu3.dtb.walker       184212                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total       184212                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::.cpu3.dtb.walker          354                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          354                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::.cpu3.dtb.walker     0.028249                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.028249                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu3.dtb.walker 18421.200000                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 18421.200000                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::.cpu3.dtb.walker           10                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.dtb.walker       155652                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total       155652                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.dtb.walker     0.028249                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.028249                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.dtb.walker 15565.200000                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15565.200000                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.985889                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          742                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            7                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          106                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker    15.985889                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker     0.999118                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.999118                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses         2842                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses         2842                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        50790                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           50790                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        51225                       # number of overall hits
system.cpu3.dcache.overall_hits::total          51225                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          353                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           353                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          409                       # number of overall misses
system.cpu3.dcache.overall_misses::total          409                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data      4304706                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      4304706                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data      4304706                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      4304706                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data        51143                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        51143                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data        51634                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        51634                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.006902                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006902                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.007921                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007921                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 12194.634561                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 12194.634561                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 10524.953545                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 10524.953545                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.unused_prefetches                3                       # number of HardPF blocks evicted w/o reference
system.cpu3.dcache.demand_mshr_hits::.cpu3.data           18                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data           18                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          335                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          335                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          391                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.cpu3.data           34                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           34                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      3956988                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      3956988                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      4219026                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      4219026                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.cpu3.data       806820                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       806820                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.006550                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006550                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.007573                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007573                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 11811.904478                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11811.904478                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 10790.347826                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10790.347826                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.cpu3.data        23730                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total        23730                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        27567                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          27567                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data          270                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          270                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data      3671388                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      3671388                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data        27837                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        27837                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.009699                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009699                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 13597.733333                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13597.733333                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          266                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          266                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.cpu3.data           24                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           24                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      3430056                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      3430056                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.cpu3.data       806820                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       806820                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.009556                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009556                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 12894.947368                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12894.947368                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data 33617.500000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 33617.500000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        23223                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         23223                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data           83                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           83                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data       633318                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       633318                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data        23306                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        23306                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.003561                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003561                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data  7630.337349                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  7630.337349                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data           69                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.cpu3.data           10                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           10                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data       526932                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       526932                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.002961                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002961                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data  7636.695652                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  7636.695652                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_hits::.cpu3.data          435                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total          435                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu3.data           56                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total           56                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu3.data          491                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total          491                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu3.data     0.114053                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.114053                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_misses::.cpu3.data           56                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_misses::total           56                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::.cpu3.data       262038                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::total       262038                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::.cpu3.data     0.114053                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::total     0.114053                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu3.data  4679.250000                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::total  4679.250000                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          346                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          346                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           29                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data        96390                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        96390                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.077333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.077333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  3323.793103                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  3323.793103                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           26                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           26                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        14994                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        14994                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.008000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.008000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         4998                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4998                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          367                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          367                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data        27132                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        27132                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.005420                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.005420                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data        13566                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        13566                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data        25704                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        25704                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.005420                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.005420                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data        12852                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total        12852                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse        16664.499286                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              25162                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              396                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            63.540404                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data 13000.470376                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher  3664.028910                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.006199                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.001747                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.007946                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         3664                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024        12951                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         3664                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4        12951                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.001747                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.006176                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           105046                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          105046                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.numPwrStateTransitions                304                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          153                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2555028973.444445                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   27280931513.655571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::underflows            7      4.58%      4.58% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          145     94.77%     99.35% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::3e+11-3.5e+11            1      0.65%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 337780302388                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            153                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     1075114357                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 390919432937                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       426790                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          426790                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       426790                       # number of overall hits
system.cpu0.icache.overall_hits::total         426790                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst           88                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst           88                       # number of overall misses
system.cpu0.icache.overall_misses::total           88                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst      2002770                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2002770                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst      2002770                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2002770                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       426878                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       426878                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       426878                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       426878                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000206                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000206                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22758.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22758.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22758.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22758.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.cpu0.inst           88                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst           88                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst      1939938                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1939938                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst      1939938                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1939938                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22044.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22044.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22044.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22044.750000                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       426790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         426790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst           88                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst      2002770                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2002770                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       426878                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       426878                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22758.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22758.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst           88                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst      1939938                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1939938                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22044.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22044.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse        12213.895899                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst 12213.895899                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005824                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.005824                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024        12216                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4        12216                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.005825                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           853844                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          853844                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.demand_hits::.cpu0.itb.walker           17                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           17                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::.cpu0.itb.walker           17                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           17                       # number of overall hits
system.cpu0.itb_walker_cache.demand_misses::.cpu0.itb.walker            4                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::.cpu0.itb.walker            4                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total            4                       # number of overall misses
system.cpu0.itb_walker_cache.demand_miss_latency::.cpu0.itb.walker        71400                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total        71400                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::.cpu0.itb.walker        71400                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total        71400                       # number of overall miss cycles
system.cpu0.itb_walker_cache.demand_accesses::.cpu0.itb.walker           21                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total           21                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::.cpu0.itb.walker           21                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total           21                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.demand_miss_rate::.cpu0.itb.walker     0.190476                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.190476                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::.cpu0.itb.walker     0.190476                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.190476                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_miss_latency::.cpu0.itb.walker        17850                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total        17850                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::.cpu0.itb.walker        17850                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total        17850                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.demand_mshr_misses::.cpu0.itb.walker            4                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::.cpu0.itb.walker            4                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::.cpu0.itb.walker        59976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total        59976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::.cpu0.itb.walker        59976                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total        59976                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::.cpu0.itb.walker     0.190476                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.190476                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::.cpu0.itb.walker     0.190476                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.190476                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.itb.walker        14994                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total        14994                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.itb.walker        14994                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total        14994                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.replacements            3                       # number of replacements
system.cpu0.itb_walker_cache.ReadReq_hits::.cpu0.itb.walker           17                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           17                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_misses::.cpu0.itb.walker            4                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::.cpu0.itb.walker        71400                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total        71400                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::.cpu0.itb.walker           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_miss_rate::.cpu0.itb.walker     0.190476                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.190476                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::.cpu0.itb.walker        17850                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total        17850                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::.cpu0.itb.walker            4                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.itb.walker        59976                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total        59976                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.itb.walker     0.190476                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.190476                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.itb.walker        14994                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        14994                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse    15.998721                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            4                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            3                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     1.333333                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker    15.998721                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker     0.999920                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.999920                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses          172                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses          172                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.demand_hits::.cpu0.dtb.walker         1775                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total         1775                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::.cpu0.dtb.walker         1775                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total         1775                       # number of overall hits
system.cpu0.dtb_walker_cache.demand_misses::.cpu0.dtb.walker           12                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::.cpu0.dtb.walker           12                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total           12                       # number of overall misses
system.cpu0.dtb_walker_cache.demand_miss_latency::.cpu0.dtb.walker       217056                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total       217056                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::.cpu0.dtb.walker       217056                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total       217056                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.demand_accesses::.cpu0.dtb.walker         1787                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total         1787                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::.cpu0.dtb.walker         1787                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total         1787                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::.cpu0.dtb.walker     0.006715                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.006715                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::.cpu0.dtb.walker     0.006715                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.006715                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::.cpu0.dtb.walker        18088                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total        18088                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::.cpu0.dtb.walker        18088                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total        18088                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.demand_mshr_misses::.cpu0.dtb.walker           12                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::.cpu0.dtb.walker           12                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::.cpu0.dtb.walker       182784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total       182784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::.cpu0.dtb.walker       182784                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total       182784                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::.cpu0.dtb.walker     0.006715                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.006715                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::.cpu0.dtb.walker     0.006715                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.006715                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.dtb.walker        15232                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total        15232                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.dtb.walker        15232                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total        15232                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.replacements           12                       # number of replacements
system.cpu0.dtb_walker_cache.ReadReq_hits::.cpu0.dtb.walker         1775                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total         1775                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_misses::.cpu0.dtb.walker           12                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::.cpu0.dtb.walker       217056                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total       217056                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::.cpu0.dtb.walker         1787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total         1787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::.cpu0.dtb.walker     0.006715                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.006715                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu0.dtb.walker        18088                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total        18088                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::.cpu0.dtb.walker           12                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.dtb.walker       182784                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total       182784                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.dtb.walker     0.006715                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.006715                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.dtb.walker        15232                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        15232                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          133                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs           12                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    11.083333                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses        14308                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses        14308                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       320571                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          320571                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       322798                       # number of overall hits
system.cpu0.dcache.overall_hits::total         322798                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         4064                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4064                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         4548                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4548                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data     24613008                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     24613008                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data     24613008                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     24613008                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       324635                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       324635                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       327346                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       327346                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.012519                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012519                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013894                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013894                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data  6056.350394                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  6056.350394                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data  5411.831135                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5411.831135                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.unused_prefetches               59                       # number of HardPF blocks evicted w/o reference
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          329                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          329                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         3735                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3735                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         4211                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher          101                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4312                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.cpu0.data         1568                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1568                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     16801848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16801848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     18517590                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher       970210                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     19487800                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.cpu0.data    130926180                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    130926180                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.011505                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011505                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.012864                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013173                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data  4498.486747                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4498.486747                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data  4397.432914                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher  9606.039604                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4519.434137                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.cpu0.data 83498.839286                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 83498.839286                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       171310                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         171310                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         2819                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2819                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     12181554                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     12181554                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       174129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       174129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.016189                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016189                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data  4321.232352                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4321.232352                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          156                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         2663                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2663                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.cpu0.data         1047                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         1047                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data      9521190                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9521190                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.cpu0.data    130926180                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    130926180                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.015293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data  3575.362373                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  3575.362373                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 125048.882521                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 125048.882521                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       149260                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        149260                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1239                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1239                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     12205830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12205830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       150499                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       150499                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.008233                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008233                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data  9851.355932                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  9851.355932                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data          171                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1068                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1068                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.cpu0.data          521                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          521                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data      7197120                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      7197120                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.007096                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007096                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data  6738.876404                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6738.876404                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data         2227                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total         2227                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data          484                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total          484                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data         2711                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total         2711                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.178532                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.178532                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.cpu0.data          476                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total          476                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.cpu0.data      1715742                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total      1715742                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.cpu0.data     0.175581                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.175581                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu0.data  3604.500000                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total  3604.500000                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher          101                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total          101                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher       970210                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total       970210                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher  9606.039604                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total  9606.039604                       # average HardPFReq mshr miss latency
system.cpu0.dcache.WriteLineReq_hits::.cpu0.data            1                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.cpu0.data            6                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total            6                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_miss_latency::.cpu0.data       225624                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::total       225624                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_accesses::.cpu0.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.cpu0.data     0.857143                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.857143                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_miss_latency::.cpu0.data        37604                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::total        37604                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_mshr_hits::.cpu0.data            2                       # number of WriteLineReq MSHR hits
system.cpu0.dcache.WriteLineReq_mshr_hits::total            2                       # number of WriteLineReq MSHR hits
system.cpu0.dcache.WriteLineReq_mshr_misses::.cpu0.data            4                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::total            4                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::.cpu0.data        83538                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total        83538                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu0.data 20884.500000                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 20884.500000                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1281                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1281                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          298                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          298                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       791826                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       791826                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.188727                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.188727                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  2657.134228                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  2657.134228                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          291                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          291                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data        26418                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total        26418                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004433                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004433                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data         3774                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3774                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1563                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1563                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data        12852                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12852                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000639                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000639                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data        12852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data        12138                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        12138                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000639                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000639                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data        12138                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        12138                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse        11761.179977                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              68752                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             3292                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.884569                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  9408.556272                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher  2352.623705                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.004486                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.001122                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.005608                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022         2301                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         9354                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4         2301                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         9338                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.001097                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.004460                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           664184                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          664184                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                  78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                  17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dtb.walker            12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3165                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 527                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dcache.prefetcher           90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dtb.walker          1301                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.itb.walker          2468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 384                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  36                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker           100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           149                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                   5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dtb.walker            10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.itb.walker             7                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8440                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                 78                       # number of overall hits
system.l2.overall_hits::.cpu0.data                 17                       # number of overall hits
system.l2.overall_hits::.cpu0.dcache.prefetcher            6                       # number of overall hits
system.l2.overall_hits::.cpu0.dtb.walker           12                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            4                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3165                       # number of overall hits
system.l2.overall_hits::.cpu1.data                527                       # number of overall hits
system.l2.overall_hits::.cpu1.dcache.prefetcher           90                       # number of overall hits
system.l2.overall_hits::.cpu1.dtb.walker         1301                       # number of overall hits
system.l2.overall_hits::.cpu1.itb.walker         2468                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                384                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 36                       # number of overall hits
system.l2.overall_hits::.cpu2.dcache.prefetcher            3                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker          100                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          149                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 78                       # number of overall hits
system.l2.overall_hits::.cpu3.data                  5                       # number of overall hits
system.l2.overall_hits::.cpu3.dtb.walker           10                       # number of overall hits
system.l2.overall_hits::.cpu3.itb.walker            7                       # number of overall hits
system.l2.overall_hits::total                    8440                       # number of overall hits
system.l2.demand_misses::.cpu0.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                26                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dcache.prefetcher            6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            194056                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              5222                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dcache.prefetcher         1062                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                73                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              1438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dcache.prefetcher          600                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                17                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202523                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst               10                       # number of overall misses
system.l2.overall_misses::.cpu0.data               26                       # number of overall misses
system.l2.overall_misses::.cpu0.dcache.prefetcher            6                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           194056                       # number of overall misses
system.l2.overall_misses::.cpu1.data             5222                       # number of overall misses
system.l2.overall_misses::.cpu1.dcache.prefetcher         1062                       # number of overall misses
system.l2.overall_misses::.cpu1.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               73                       # number of overall misses
system.l2.overall_misses::.cpu2.data             1438                       # number of overall misses
system.l2.overall_misses::.cpu2.dcache.prefetcher          600                       # number of overall misses
system.l2.overall_misses::.cpu3.inst                9                       # number of overall misses
system.l2.overall_misses::.cpu3.data               17                       # number of overall misses
system.l2.overall_misses::total                202523                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst       978180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data      5145084                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.dcache.prefetcher       511929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  16995969606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    464830422                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.dcache.prefetcher     85837490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.dtb.walker       345576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      5945478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    111292608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dcache.prefetcher     47738155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst       872508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      2641800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17722108836                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst       978180                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data      5145084                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.dcache.prefetcher       511929                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  16995969606                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    464830422                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.dcache.prefetcher     85837490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.dtb.walker       345576                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      5945478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    111292608                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dcache.prefetcher     47738155                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst       872508                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      2641800                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17722108836                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst              88                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data              43                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dcache.prefetcher           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          197221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            5749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dcache.prefetcher         1152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dtb.walker         1305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker         2468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data            1474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dcache.prefetcher          603                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker          100                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          149                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              87                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data              22                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dtb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.itb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               210963                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst             88                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data             43                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dcache.prefetcher           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         197221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           5749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dcache.prefetcher         1152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dtb.walker         1305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker         2468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data           1474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dcache.prefetcher          603                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker          100                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          149                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             87                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data             22                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dtb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.itb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              210963                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.113636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.604651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dcache.prefetcher     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.983952                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.908332                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dcache.prefetcher     0.921875                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dtb.walker     0.003065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.159737                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.975577                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dcache.prefetcher     0.995025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.103448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.772727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.959993                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.113636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.604651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dcache.prefetcher     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.983952                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.908332                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dcache.prefetcher     0.921875                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dtb.walker     0.003065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.159737                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.975577                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dcache.prefetcher     0.995025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.103448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.772727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.959993                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst        97818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 197887.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.dcache.prefetcher 85321.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87582.809117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89013.868633                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.dcache.prefetcher 80826.261770                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.dtb.walker        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 81444.904110                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 77394.025035                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dcache.prefetcher 79563.591667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96945.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data       155400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87506.647818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst        97818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 197887.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.dcache.prefetcher 85321.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87582.809117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89013.868633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.dcache.prefetcher 80826.261770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.dtb.walker        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 81444.904110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 77394.025035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dcache.prefetcher 79563.591667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96945.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data       155400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87506.647818                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                196                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         6                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.666667                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu1.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  85                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 85                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       194033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         5160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.dcache.prefetcher         1062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         1438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dcache.prefetcher          600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202438                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       194033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         5160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.dcache.prefetcher         1062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         1438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dcache.prefetcher          600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202438                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu0.data         1568                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu1.data         2971                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           37                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu3.data           34                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4610                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.inst       942480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data      5052264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.dcache.prefetcher       490509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  16302418566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    442063819                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.dcache.prefetcher     82036881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.dtb.walker       331296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      5681298                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data    106158948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dcache.prefetcher     45591164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst       840378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      2581110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16994188713                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst       942480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data      5052264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.dcache.prefetcher       490509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  16302418566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    442063819                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.dcache.prefetcher     82036881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.dtb.walker       331296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      5681298                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data    106158948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dcache.prefetcher     45591164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst       840378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      2581110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16994188713                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu0.data    124944288                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu1.data    149140320                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       697578                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu3.data       669018                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    275451204                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.113636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.604651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.983835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.897547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.921875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.dtb.walker     0.003065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.159737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.975577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dcache.prefetcher     0.995025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.103448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.772727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.959590                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.113636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.604651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.983835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.897547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.921875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.dtb.walker     0.003065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.159737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.975577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dcache.prefetcher     0.995025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.103448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.772727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.959590                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst        94248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 194317.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 81751.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84018.793535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 85671.282752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 77247.533898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.dtb.walker        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        77826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 73824.025035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 75985.273333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93375.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data       151830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83947.622052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst        94248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 194317.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 81751.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84018.793535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 85671.282752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 77247.533898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.dtb.walker        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        77826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 73824.025035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 75985.273333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93375.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data       151830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83947.622052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu0.data 79683.857143                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu1.data 50198.694042                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 18853.459459                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu3.data        19677                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 59750.803471                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu0.data         1047                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu1.data         1344                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu2.data           25                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu3.data           24                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2440                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu0.data    124944288                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu1.data    149140320                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       697578                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu3.data       669018                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    275451204                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 119335.518625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data 110967.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 27903.120000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data 27875.750000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 112889.837705                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu0.data          521                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu1.data         1627                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu2.data           12                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu3.data           10                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2170                       # number of WriteReq MSHR uncacheable
system.l2.WriteClean_hits::.writebacks           3205                       # number of WriteClean hits
system.l2.WriteClean_hits::total                 3205                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks         3205                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total             3205                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             108                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1945                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             719                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2817                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu1.data          1017                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           244                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1261                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu1.data      6173244                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      3849174                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10022418                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2962                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          963                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4078                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.343349                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.253375                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.309220                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6070.053097                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 15775.303279                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7947.992070                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1017                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          244                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1261                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     17036040                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3931998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20968038                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.343349                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.253375                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.309220                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 16751.268437                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 16114.745902                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16628.103093                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        64260                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        64260                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data        21420                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        21420                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        53550                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        53550                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        17850                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17850                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu1.data               69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    71                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data              8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           3524                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           1369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4901                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      3489318                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    289765476                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    104501754                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     397756548                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         3593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         1370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.980796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.999270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 436164.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82226.298524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 76334.371074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81158.242808                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         3524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         1369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4901                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      3460758                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    277184796                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data     99614424                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    380259978                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.980796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.999270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 432594.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78656.298524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 72764.371074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77588.242808                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.inst           78                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.data           17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dtb.walker           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.itb.walker            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.inst         3165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          458                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dcache.prefetcher           90                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dtb.walker         1301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.itb.walker         2468                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.inst          384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker          100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.inst           78                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dtb.walker           10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.itb.walker            7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.inst           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.dcache.prefetcher            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.inst       194056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         1698                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.dcache.prefetcher         1062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.dtb.walker            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.inst           73                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data           69                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dcache.prefetcher          600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.inst            9                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data           17                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          197622                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.inst       978180                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.data      1655766                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher       511929                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.inst  16995969606                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    175064946                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher     85837490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.dtb.walker       345576                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.inst      5945478                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data      6790854                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dcache.prefetcher     47738155                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.inst       872508                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data      2641800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17324352288                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dcache.prefetcher           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dtb.walker           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.inst       197221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         2156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dcache.prefetcher         1152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dtb.walker         1305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.itb.walker         2468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.inst          457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dcache.prefetcher          603                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dtb.walker           10                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.itb.walker            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        205991                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.inst     0.113636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.514286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.inst     0.983952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.787570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.921875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.dtb.walker     0.003065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.159737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.663462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dcache.prefetcher     0.995025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.inst     0.103448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.809524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.959372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.inst        97818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data        91987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 85321.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.inst 87582.809117                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103100.674912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 80826.261770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.dtb.walker        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst 81444.904110                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 98418.173913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dcache.prefetcher 79563.591667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.inst 96945.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data       155400                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87664.087440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.inst           23                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           62                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           85                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.inst           10                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.data           18                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.inst       194033                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         1636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher         1062                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.dtb.walker            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst           73                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data           69                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dcache.prefetcher          600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.inst            9                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       197537                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.inst       942480                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data      1591506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher       490509                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.inst  16302418566                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    164879023                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher     82036881                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.dtb.walker       331296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst      5681298                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data      6544524                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dcache.prefetcher     45591164                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.inst       840378                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data      2581110                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16613928735                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.113636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.514286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.983835                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.758813                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.921875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.dtb.walker     0.003065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.159737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.663462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dcache.prefetcher     0.995025                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.inst     0.103448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.809524                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.958959                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst        94248                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data        88417                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 81751.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst 84018.793535                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100781.798900                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 77247.533898                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dtb.walker        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst        77826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 94848.173913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 75985.273333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.inst 93375.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data       151830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84105.401697                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu1.data           97                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          311                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               408                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          677                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          372                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1053                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data       779688                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1079568                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1859256                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          774                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          683                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1461                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.874677                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.544656                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.720739                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1151.680945                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  2902.064516                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1765.675214                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          677                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          372                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1053                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        63546                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     10872792                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      5855514                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     16791852                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.874677                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.544656                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.720739                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 15886.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 16060.254062                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 15740.629032                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 15946.678063                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 238400.387524                       # Cycle average of tags in use
system.l2.tags.total_refs                       15859                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5817                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.726319                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2486.640307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     6193.750437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     5948.473377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher  1614.860724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           55                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst    183325.094919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     6732.848086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher  1451.060146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker    52.778790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           43                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3300.019179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     6429.819310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher  2814.731338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     6395.824435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     8703.486475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           23                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker           10                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.002836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.087416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.000692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.001342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.113678                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          9724                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           249                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        244485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         9134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          249                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       243128                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004637                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000119                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.116580                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1973061                       # Number of tag accesses
system.l2.tags.data_accesses                  1973061                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data          1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dcache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      12417024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        327680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dcache.prefetcher        65408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data         92032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dcache.prefetcher        38400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12949888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     12417024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12422976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14081024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14081024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data             26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dcache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         194016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           5120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dcache.prefetcher         1022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           1438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dcache.prefetcher          600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              202342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       220016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             220016                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             1638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data             4260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dcache.prefetcher          983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         31789064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           838900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dcache.prefetcher       167452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dtb.walker          655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            12125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data           235613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dcache.prefetcher        98309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst             1475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data             2785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              33153259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         1638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     31789064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        12125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst         1475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31804301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       36049102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36049102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       36049102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            1638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data            4260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dcache.prefetcher          983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        31789064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          838900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dcache.prefetcher       167452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dtb.walker          655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           12125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data          235613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dcache.prefetcher        98309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst            1475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data            2785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69202361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    440032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.dcache.prefetcher::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    388017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     10201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.dcache.prefetcher::samples      2008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.dtb.walker::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples      2876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dcache.prefetcher::samples      1200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.675567025208                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18001                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18001                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              686829                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             423451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202342                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     220016                       # Number of write requests accepted
system.mem_ctrls.readBursts                    404684                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   440032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     90                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             50634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             50706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             50578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             50748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             50556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             50478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             54656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             54656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             55360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             55360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             55360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55375                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      63.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6464747526                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3034455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15568112526                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15978.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38478.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    393253                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   364526                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  408732                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                404684                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               440032                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  200363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  200622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 193368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 192558                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        71373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.706794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   304.061954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.992474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          2146      3.01%      3.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         8534     11.96%     14.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         3869      5.42%     20.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         3695      5.18%     25.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         3879      5.43%     31.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         2906      4.07%     35.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         2949      4.13%     39.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         3085      4.32%     43.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        40310     56.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        71373                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.717182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    303.078674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         17906     99.47%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.01%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           89      0.49%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18001                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.444864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.003667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     26.435495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         16974     94.29%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           517      2.87%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            24      0.13%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             6      0.03%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            10      0.06%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            5      0.03%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           19      0.11%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143          292      1.62%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            1      0.01%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            1      0.01%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.01%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.01%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           31      0.17%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           11      0.06%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           44      0.24%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271           57      0.32%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18001                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12947008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14081024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12949888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14081024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        33.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     33.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  390606732642                       # Total gap between requests
system.mem_ctrls.avgGap                     924823.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst          640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.dcache.prefetcher          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     12416544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       326432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.dcache.prefetcher        64256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.dtb.walker          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         4736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data        92032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dcache.prefetcher        38400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14081024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1638.476391819952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 4260.038618731875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.dcache.prefetcher 983.085835091971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 31787834.706240121275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 835704.883647766663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.dcache.prefetcher 164503.029738723213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.dtb.walker 655.390556727981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 12124.725299467647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 235612.905143709126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dcache.prefetcher 98308.583509197138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1474.628752637957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2785.409866093919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36049102.182265862823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data           52                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.dcache.prefetcher           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       388032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        10240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.dcache.prefetcher         2044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.dtb.walker            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data         2876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dcache.prefetcher         1200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           34                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       440032                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst      1054794                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data      6547328                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.dcache.prefetcher       465000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  14916643786                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    430278554                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.dcache.prefetcher     71758154                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.dtb.walker       330000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      5209352                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data     92453710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dcache.prefetcher     39601914                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       933924                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      2836010                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6387606520498                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     52739.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data    125910.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.dcache.prefetcher     38750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38441.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     42019.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.dcache.prefetcher     35106.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.dtb.walker     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     35198.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     32146.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dcache.prefetcher     33001.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51884.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     83412.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14516231.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         217127165.051995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76485537.542396                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        695077432.358404                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       678561026.304000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2792499379.737700                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1909231027.822782                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     13601342320.487505                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       19970323889.298271                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         51.126413                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 341826210698                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13070590000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35712945024                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                568                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6505428.021053                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   54625583.214526                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows          262     91.93%     91.93% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           23      8.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    735944076                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   389086826232                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   1854046986                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    162038272                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       162038272                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    162038272                       # number of overall hits
system.cpu1.icache.overall_hits::total      162038272                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       197221                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        197221                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       197221                       # number of overall misses
system.cpu1.icache.overall_misses::total       197221                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  17452083516                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  17452083516                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  17452083516                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  17452083516                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    162235493                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    162235493                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    162235493                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    162235493                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001216                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001216                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001216                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001216                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 88489.985935                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88489.985935                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 88489.985935                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88489.985935                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       197221                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       197221                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       197221                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       197221                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  17311267722                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  17311267722                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  17311267722                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  17311267722                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001216                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001216                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001216                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001216                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 87775.985935                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87775.985935                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 87775.985935                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87775.985935                       # average overall mshr miss latency
system.cpu1.icache.replacements                   804                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    162038272                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      162038272                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       197221                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       197221                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  17452083516                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  17452083516                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    162235493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    162235493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001216                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001216                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 88489.985935                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88489.985935                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       197221                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       197221                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  17311267722                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  17311267722                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 87775.985935                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87775.985935                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse        187976.387817                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             170192                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              804                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           211.681592                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst 187976.387817                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.089634                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.089634                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024       202283                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          188                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4       202057                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.096456                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        324668207                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       324668207                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.demand_hits::.cpu1.itb.walker       202860                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total       202860                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::.cpu1.itb.walker       202860                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total       202860                       # number of overall hits
system.cpu1.itb_walker_cache.demand_misses::.cpu1.itb.walker        11075                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total        11075                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::.cpu1.itb.walker        11075                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total        11075                       # number of overall misses
system.cpu1.itb_walker_cache.demand_miss_latency::.cpu1.itb.walker    113788038                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    113788038                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::.cpu1.itb.walker    113788038                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    113788038                       # number of overall miss cycles
system.cpu1.itb_walker_cache.demand_accesses::.cpu1.itb.walker       213935                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total       213935                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::.cpu1.itb.walker       213935                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total       213935                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.demand_miss_rate::.cpu1.itb.walker     0.051768                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.051768                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::.cpu1.itb.walker     0.051768                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.051768                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_miss_latency::.cpu1.itb.walker 10274.314944                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 10274.314944                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::.cpu1.itb.walker 10274.314944                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 10274.314944                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.demand_mshr_misses::.cpu1.itb.walker        11075                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total        11075                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::.cpu1.itb.walker        11075                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total        11075                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::.cpu1.itb.walker     82157838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total     82157838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::.cpu1.itb.walker     82157838                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total     82157838                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::.cpu1.itb.walker     0.051768                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.051768                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::.cpu1.itb.walker     0.051768                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.051768                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.itb.walker  7418.314944                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  7418.314944                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.itb.walker  7418.314944                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  7418.314944                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.replacements        10787                       # number of replacements
system.cpu1.itb_walker_cache.ReadReq_hits::.cpu1.itb.walker       202860                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total       202860                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_misses::.cpu1.itb.walker        11075                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total        11075                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::.cpu1.itb.walker    113788038                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    113788038                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::.cpu1.itb.walker       213935                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total       213935                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_miss_rate::.cpu1.itb.walker     0.051768                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.051768                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::.cpu1.itb.walker 10274.314944                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 10274.314944                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::.cpu1.itb.walker        11075                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total        11075                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.itb.walker     82157838                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total     82157838                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.itb.walker     0.051768                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.051768                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.itb.walker  7418.314944                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7418.314944                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse    15.986646                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs       213853                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs        11068                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    19.321738                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker    15.986646                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker     0.999165                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.999165                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses      1722555                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses      1722555                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.demand_hits::.cpu1.dtb.walker       106098                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       106098                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::.cpu1.dtb.walker       106098                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       106098                       # number of overall hits
system.cpu1.dtb_walker_cache.demand_misses::.cpu1.dtb.walker         8734                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total         8734                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::.cpu1.dtb.walker         8734                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total         8734                       # number of overall misses
system.cpu1.dtb_walker_cache.demand_miss_latency::.cpu1.dtb.walker     82680486                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total     82680486                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::.cpu1.dtb.walker     82680486                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total     82680486                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.demand_accesses::.cpu1.dtb.walker       114832                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       114832                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::.cpu1.dtb.walker       114832                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       114832                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::.cpu1.dtb.walker     0.076059                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.076059                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::.cpu1.dtb.walker     0.076059                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.076059                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::.cpu1.dtb.walker  9466.508587                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total  9466.508587                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::.cpu1.dtb.walker  9466.508587                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total  9466.508587                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.demand_mshr_misses::.cpu1.dtb.walker         8734                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total         8734                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::.cpu1.dtb.walker         8734                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total         8734                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::.cpu1.dtb.walker     57736182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total     57736182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::.cpu1.dtb.walker     57736182                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total     57736182                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::.cpu1.dtb.walker     0.076059                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.076059                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::.cpu1.dtb.walker     0.076059                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.076059                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.dtb.walker  6610.508587                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total  6610.508587                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.dtb.walker  6610.508587                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total  6610.508587                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.replacements         8519                       # number of replacements
system.cpu1.dtb_walker_cache.ReadReq_hits::.cpu1.dtb.walker       106098                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       106098                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_misses::.cpu1.dtb.walker         8734                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total         8734                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::.cpu1.dtb.walker     82680486                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total     82680486                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::.cpu1.dtb.walker       114832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       114832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::.cpu1.dtb.walker     0.076059                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.076059                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu1.dtb.walker  9466.508587                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total  9466.508587                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::.cpu1.dtb.walker         8734                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total         8734                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.dtb.walker     57736182                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total     57736182                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.dtb.walker     0.076059                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.076059                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.dtb.walker  6610.508587                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6610.508587                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.984515                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       114684                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         8725                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    13.144298                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker    15.984515                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker     0.999032                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.999032                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2           13                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses       927390                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses       927390                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     71760689                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        71760689                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     71864054                       # number of overall hits
system.cpu1.dcache.overall_hits::total       71864054                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        17864                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17864                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        19445                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19445                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    842165142                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    842165142                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    842165142                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    842165142                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     71778553                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     71778553                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     71883499                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     71883499                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.000249                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.000271                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 47143.144984                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47143.144984                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 43310.112728                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43310.112728                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          354                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    14.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches               29                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         5492                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5492                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         5492                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5492                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        12372                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        12372                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        13819                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.dcache.prefetcher         1778                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        15597                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.cpu1.data         2971                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         2971                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data    537007254                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    537007254                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data    554138256                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher     90091733                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    644229989                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.cpu1.data    156817248                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    156817248                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.000172                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.000192                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 43405.048012                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43405.048012                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 40099.736305                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 50670.266029                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41304.737385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.cpu1.data 52782.648267                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 52782.648267                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33681195                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33681195                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         4106                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4106                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    194809188                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    194809188                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     33685301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33685301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.000122                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 47445.004384                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 47445.004384                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          298                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          298                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         3808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.cpu1.data         1344                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total         1344                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    184933140                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    184933140                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.cpu1.data    156817248                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    156817248                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 48564.375000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 48564.375000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data 116679.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 116679.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     38076890                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      38076890                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11940                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        11940                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    587164326                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    587164326                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     38088830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     38088830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.000313                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000313                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 49176.241709                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49176.241709                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         4393                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4393                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         7547                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         7547                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.cpu1.data         1627                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         1627                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    334109874                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    334109874                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.000198                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 44270.554392                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44270.554392                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          697                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          697                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           31                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           31                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          728                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          728                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.042582                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.042582                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           31                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           31                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      2784600                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2784600                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.042582                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.042582                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 89825.806452                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 89825.806452                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.cpu1.data       102668                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total       102668                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu1.data         1550                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total         1550                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu1.data       104218                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total       104218                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu1.data     0.014873                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.014873                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.cpu1.data         1416                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total         1416                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.cpu1.data     14346402                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total     14346402                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.cpu1.data     0.013587                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.013587                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu1.data 10131.639831                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total 10131.639831                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.HardPFReq_mshr_misses::.cpu1.dcache.prefetcher         1778                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_misses::total         1778                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_miss_latency::.cpu1.dcache.prefetcher     90091733                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_latency::total     90091733                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 50670.266029                       # average HardPFReq mshr miss latency
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::total 50670.266029                       # average HardPFReq mshr miss latency
system.cpu1.dcache.WriteLineReq_hits::.cpu1.data         2604                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total         2604                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.cpu1.data         1818                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total         1818                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_miss_latency::.cpu1.data     60191628                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_miss_latency::total     60191628                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_accesses::.cpu1.data         4422                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total         4422                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.cpu1.data     0.411126                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.411126                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_miss_latency::.cpu1.data 33108.706271                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 33108.706271                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_mshr_hits::.cpu1.data          801                       # number of WriteLineReq MSHR hits
system.cpu1.dcache.WriteLineReq_mshr_hits::total          801                       # number of WriteLineReq MSHR hits
system.cpu1.dcache.WriteLineReq_mshr_misses::.cpu1.data         1017                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_misses::total         1017                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::.cpu1.data     17964240                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total     17964240                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::.cpu1.data     0.229986                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.229986                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu1.data 17663.952802                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 17663.952802                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        89392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        89392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     11402580                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     11402580                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        90501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        90501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.012254                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012254                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 10281.857529                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10281.857529                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1093                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1093                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           16                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       322728                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       322728                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.000177                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 20170.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20170.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        90475                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        90475                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           11                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       108528                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       108528                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        90486                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        90486                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000122                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000122                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9866.181818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9866.181818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           11                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       100674                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       100674                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9152.181818                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9152.181818                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_miss_latency::.cpu1.data      3215856                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_miss_latency::total      3215856                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::.cpu1.data          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_mshr_misses::.cpu1.data       216320                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_misses::total       216320                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::.cpu1.data    309222941                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::total    309222941                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::.cpu1.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu1.data  1429.469957                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::total  1429.469957                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse        11534.103455                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             552667                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6767                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            81.670903                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data  9281.183928                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher  2252.919528                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.004426                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001074                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.005500                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         2123                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024         9433                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::2           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::3           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         2022                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4         9350                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001012                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.004498                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        144572173                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       144572173                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 47149297483116112                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47149298155642704                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 318720                       # Simulator instruction rate (inst/s)
host_mem_usage                                6329704                       # Number of bytes of host memory used
host_op_rate                                   404129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   913.47                       # Real time elapsed on the host
host_tick_rate                              428342008                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   291142163                       # Number of instructions simulated
sim_ops                                     369161038                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391279                       # Number of seconds simulated
sim_ticks                                391279314216                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            17.886385                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  37355                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              208846                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect              6340                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            41928                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           123313                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              3260                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           5194                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            1934                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 287857                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  75889                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          316                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                     685173                       # Number of instructions committed
system.cpu0.committedOps                       900805                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.197878                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued          146                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            5                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified          156                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage           88                       # number of prefetches that crossed the page
system.cpu0.discardedOps                       138102                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                       337950                       # DTB accesses
system.cpu0.dtb.align_faults                        2                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                210                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                           336403                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                           1547                       # DTB misses
system.cpu0.dtb.perms_faults                       10                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                    13                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                  183219                       # DTB read accesses
system.cpu0.dtb.read_hits                      182030                       # DTB read hits
system.cpu0.dtb.read_misses                      1189                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkCompletionTime::samples            2                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean        27132                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean 27132.000000                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::26624-28671            2    100.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total            2                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkPageSizes::4K            2    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            2                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         1547                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         1547                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total         1549                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples         1547                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0           1547    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total         1547                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                     1547                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                 1547                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksLongTerminationLevel::Level3            2                       # Level at which table walker walks with long descriptors terminate
system.cpu0.dtb.write_accesses                 154731                       # DTB write accesses
system.cpu0.dtb.write_hits                     154373                       # DTB write hits
system.cpu0.dtb.write_misses                      358                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions            746779                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions           197361                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions           57528                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                         248978                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.454984                       # IPC: instructions per cycle
system.cpu0.itb.accesses                       426885                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                210                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                           426878                       # DTB hits
system.cpu0.itb.inst_accesses                  426885                       # ITB inst accesses
system.cpu0.itb.inst_hits                      426878                       # ITB inst hits
system.cpu0.itb.inst_misses                         7                       # ITB inst misses
system.cpu0.itb.misses                              7                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkCompletionTime::samples            7                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::mean        19278                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::gmean 17646.942457                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::stdev  8098.996975                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::10240-12287            3     42.86%     42.86% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::22528-24575            2     28.57%     71.43% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::26624-28671            2     28.57%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::total            7                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkPageSizes::4K            7    100.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            7                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            7                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            7                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            7                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            7                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total           14                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples            7                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              7    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            7                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                        7                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    7                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksLongTerminationLevel::Level3            7                       # Level at which table walker walks with long descriptors terminate
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     152                       # number of quiesce instructions executed
system.cpu0.numCycles                         1505927                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                      152                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                 585477     64.99%     64.99% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   766      0.09%     65.08% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                    177      0.02%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.10% # Class of committed instruction
system.cpu0.op_class_0::MemRead                161921     17.98%     83.07% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               152464     16.93%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                  900805                       # Class of committed instruction
system.cpu0.quiesceCycles                   544950251                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.tickCycles                        1256949                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            17.637029                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12977364                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73580215                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect             67206                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         13243581                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         50135101                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             42336                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          75893                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33557                       # Number of indirect misses.
system.cpu1.branchPred.lookups               93523298                       # Number of BP lookups
system.cpu1.branchPred.usedRAS               16270464                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4329                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                  274416065                       # Number of instructions committed
system.cpu1.committedOps                    348838682                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              1.988101                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued         7737                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit         3092                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified        14452                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull          317                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage         1068                       # number of prefetches that crossed the page
system.cpu1.discardedOps                     86593630                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                     76142227                       # DTB accesses
system.cpu1.dtb.align_faults                        1                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                      21                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                210                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                         76100696                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                          41531                       # DTB misses
system.cpu1.dtb.perms_faults                      508                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                   302                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                37613939                       # DTB read accesses
system.cpu1.dtb.read_hits                    37575440                       # DTB read hits
system.cpu1.dtb.read_misses                     38499                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkCompletionTime::samples        19070                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 13095.291662                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 12671.001451                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev  4268.288330                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-8191           21      0.11%      0.11% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::8192-16383        18440     96.70%     96.81% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::16384-24575          258      1.35%     98.16% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::24576-32767          235      1.23%     99.39% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::32768-40959           60      0.31%     99.71% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::40960-49151            1      0.01%     99.71% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::49152-57343           44      0.23%     99.94% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::57344-65535            7      0.04%     99.98% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::90112-98303            1      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::98304-106495            2      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::122880-131071            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total        19070                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkPageSizes::4K        18912     99.17%     99.17% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::2M          158      0.83%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total        19070                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        41531                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        41531                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data        19070                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total        19070                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total        60601                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkWaitTime::samples        41531                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0          41531    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total        41531                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walks                    41531                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong                41531                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksLongTerminationLevel::Level2          158                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        18912                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.write_accesses               38528288                       # DTB write accesses
system.cpu1.dtb.write_hits                   38525256                       # DTB write hits
system.cpu1.dtb.write_misses                     3032                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions         549447100                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions         11723664                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions         3827771                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                17                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       25252177                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.502992                       # IPC: instructions per cycle
system.cpu1.itb.accesses                    162561065                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       8                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                210                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                        162489544                       # DTB hits
system.cpu1.itb.inst_accesses               162561065                       # ITB inst accesses
system.cpu1.itb.inst_hits                   162489544                       # ITB inst hits
system.cpu1.itb.inst_misses                     71521                       # ITB inst misses
system.cpu1.itb.misses                          71521                       # DTB misses
system.cpu1.itb.perms_faults                     1188                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkCompletionTime::samples        66231                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 11936.416361                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 11601.431596                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev  3740.013068                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::4096-8191          170      0.26%      0.26% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::8192-12287        55541     83.86%     84.12% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::12288-16383         8097     12.23%     96.34% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::16384-20479            1      0.00%     96.34% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::20480-24575          536      0.81%     97.15% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::24576-28671         1782      2.69%     99.84% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::28672-32767            1      0.00%     99.84% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::53248-57343            3      0.00%     99.85% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::57344-61439          100      0.15%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total        66231                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkPageSizes::4K        66061     99.74%     99.74% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::2M          170      0.26%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total        66231                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        71521                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total        71521                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        66231                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total        66231                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total       137752                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples        71521                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0          71521    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total        71521                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                    71521                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                71521                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksLongTerminationLevel::Level2          170                       # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.walker.walksLongTerminationLevel::Level3        66061                       # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     287                       # number of quiesce instructions executed
system.cpu1.numCycles                       545566935                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                      287                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  2      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu              274404849     78.66%     78.66% # Class of committed instruction
system.cpu1.op_class_0::IntMult               1860495      0.53%     79.20% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   2159      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     5      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     4      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     4      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    4      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc             720      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.20% # Class of committed instruction
system.cpu1.op_class_0::MemRead              34101952      9.78%     88.97% # Class of committed instruction
system.cpu1.op_class_0::MemWrite             38468488     11.03%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total               348838682                       # Class of committed instruction
system.cpu1.quiesceCycles                     4464408                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.tickCycles                      520314758                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            28.352955                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 101171                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              356827                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect              3271                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect            52490                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           262193                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              3471                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           6540                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3069                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 442254                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                  71857                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1256                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                    1178972                       # Number of instructions committed
system.cpu2.committedOps                      1454987                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.822423                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued         2750                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit         1438                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified         5698                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            4                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage          390                       # number of prefetches that crossed the page
system.cpu2.discardedOps                       179708                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                       526671                       # DTB accesses
system.cpu2.dtb.align_faults                        1                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                     269                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                210                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                           524197                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           2474                       # DTB misses
system.cpu2.dtb.perms_faults                      305                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                    53                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                  288408                       # DTB read accesses
system.cpu2.dtb.read_hits                      286323                       # DTB read hits
system.cpu2.dtb.read_misses                      2085                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          366                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 18089.950820                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 16861.276260                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  7919.583470                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287           78     21.31%     21.31% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          187     51.09%     72.40% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575           54     14.75%     87.16% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671           30      8.20%     95.36% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            6      1.64%     96.99% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::36864-40959            1      0.27%     97.27% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::40960-45055            5      1.37%     98.63% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            3      0.82%     99.45% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::57344-61439            2      0.55%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          366                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          360     98.36%     98.36% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            6      1.64%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          366                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         2474                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         2474                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          366                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          366                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2840                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         2474                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           2474    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         2474                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     2474                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 2474                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          360                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                 238263                       # DTB write accesses
system.cpu2.dtb.write_hits                     237874                       # DTB write hits
system.cpu2.dtb.write_misses                      389                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions           1125237                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           293232                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          105203                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                34                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                         222574                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.548720                       # IPC: instructions per cycle
system.cpu2.itb.accesses                       620726                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                     388                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                210                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                           620088                       # DTB hits
system.cpu2.itb.inst_accesses                  620726                       # ITB inst accesses
system.cpu2.itb.inst_hits                      620088                       # ITB inst hits
system.cpu2.itb.inst_misses                       638                       # ITB inst misses
system.cpu2.itb.misses                            638                       # DTB misses
system.cpu2.itb.perms_faults                      555                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples          613                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 17412.048940                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 15693.749307                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  9115.895758                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            3      0.49%      0.49% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287          286     46.66%     47.15% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          126     20.55%     67.70% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           56      9.14%     76.84% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671          129     21.04%     97.88% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::53248-57343            3      0.49%     98.37% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439           10      1.63%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total          613                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K          610     99.51%     99.51% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            3      0.49%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total          613                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst          638                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total          638                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst          613                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total          613                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         1251                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples          638                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0            638    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total          638                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                      638                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                  638                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            3                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3          610                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      38                       # number of quiesce instructions executed
system.cpu2.numCycles                         2148586                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                       38                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  1      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu                 957606     65.82%     65.82% # Class of committed instruction
system.cpu2.op_class_0::IntMult                   923      0.06%     65.88% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                    194      0.01%     65.89% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     5      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     4      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     4      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    4      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc               0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     65.89% # Class of committed instruction
system.cpu2.op_class_0::MemRead                260558     17.91%     83.80% # Class of committed instruction
system.cpu2.op_class_0::MemWrite               235688     16.20%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                 1454987                       # Class of committed instruction
system.cpu2.quiesceCycles                   545416712                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.tickCycles                        1926012                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            17.965566                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   5687                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups               31655                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect               742                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             5996                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted            19677                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               331                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            641                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             310                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  42113                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                   9442                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          132                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                     106606                       # Number of instructions committed
system.cpu3.committedOps                       137927                       # Number of ops (including micro ops) committed
system.cpu3.cpi                              1.824963                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued           13                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified           13                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage           47                       # number of prefetches that crossed the page
system.cpu3.discardedOps                        19356                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                        53420                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                210                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                            53119                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                            301                       # DTB misses
system.cpu3.dtb.perms_faults                        9                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                    11                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                   29384                       # DTB read accesses
system.cpu3.dtb.read_hits                       29127                       # DTB read hits
system.cpu3.dtb.read_misses                       257                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkCompletionTime::samples            6                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean        26180                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 26144.494458                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::stdev  1474.832058                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::22528-24575            2     33.33%     33.33% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::26624-28671            4     66.67%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total            6                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkPageSizes::4K            6    100.00%    100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total            6                       # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data          301                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total          301                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            6                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            6                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total          307                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkWaitTime::samples          301                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0            301    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total          301                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walks                      301                       # Table walker walks requested
system.cpu3.dtb.walker.walksLong                  301                       # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walksLongTerminationLevel::Level3            6                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.write_accesses                  24036                       # DTB write accesses
system.cpu3.dtb.write_hits                      23992                       # DTB write hits
system.cpu3.dtb.write_misses                       44                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions            111074                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions            32573                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions           10174                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                           7431                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                              0.547956                       # IPC: instructions per cycle
system.cpu3.itb.accesses                        60396                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                210                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                            60384                       # DTB hits
system.cpu3.itb.inst_accesses                   60396                       # ITB inst accesses
system.cpu3.itb.inst_hits                       60384                       # ITB inst hits
system.cpu3.itb.inst_misses                        12                       # ITB inst misses
system.cpu3.itb.misses                             12                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkCompletionTime::samples           12                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean 19337.500000                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 17749.049798                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev  7698.799204                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::10240-12287            5     41.67%     41.67% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::22528-24575            4     33.33%     75.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::26624-28671            3     25.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total           12                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkPageSizes::4K           12    100.00%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total           12                       # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst           12                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total           12                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst           12                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total           12                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total           24                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkWaitTime::samples           12                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0             12    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total           12                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walks                       12                       # Table walker walks requested
system.cpu3.itb.walker.walksLong                   12                       # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walksLongTerminationLevel::Level3           12                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu3.numCycles                          194552                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                       16                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu3.op_class_0::IntAlu                  88209     63.95%     63.95% # Class of committed instruction
system.cpu3.op_class_0::IntMult                   265      0.19%     64.15% # Class of committed instruction
system.cpu3.op_class_0::IntDiv                    103      0.07%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0      0.00%     64.22% # Class of committed instruction
system.cpu3.op_class_0::MemRead                 25665     18.61%     82.83% # Class of committed instruction
system.cpu3.op_class_0::MemWrite                23685     17.17%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::total                  137927                       # Class of committed instruction
system.cpu3.quiesceCycles                    52129697                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.tickCycles                         187121                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          926                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       625618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1044629                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes        14082048                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages         3438                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs              3438                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests        42707                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          971                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        27476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5170                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       490349                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6141                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2442                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            234459                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2172                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2172                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean            4549                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20994                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8977                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8996                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6662                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       232017                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq       219904                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         7917                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         6717                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         7624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side           11                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       396395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       260609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        24521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        18826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        17000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side           27                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                728688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         5632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         6744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12656320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       641387                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       160064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        85504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        30208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       348568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        13504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         8576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         5568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13965731                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           40912                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1662720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           480110                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144309                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.516476                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 431317     89.84%     89.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  34404      7.17%     97.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  11024      2.30%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2731      0.57%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     16      0.00%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      9      0.00%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    174      0.04%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    140      0.03%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    159      0.03%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    126      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             480110                       # Request fanout histogram
system.tol2bus.respLayer6.occupancy          23918285                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy          366870206                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1011024                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           901782                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           858942                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           738276                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy           186354                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9524764                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            188496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy             25704                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy            14994                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          34367100                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          5102380                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         423608322                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           8452628                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy              8568                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19038096                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy            21420                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2478                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2478                       # Transaction distribution
system.iobus.trans_dist::WriteReq              221683                       # Transaction distribution
system.iobus.trans_dist::WriteResp             221683                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         6604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       441718                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       441718                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  448322                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         3683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     14088664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     14088664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 14092347                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.respLayer1.occupancy           158283804                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5854446                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy             3536442                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy           841760496                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide         220859                       # number of demand (read+write) misses
system.iocache.demand_misses::total            220859                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        220859                       # number of overall misses
system.iocache.overall_misses::total           220859                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide  24937072800                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  24937072800                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide  24937072800                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  24937072800                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide       220859                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          220859                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       220859                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         220859                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 112909.470748                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 112909.470748                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 112909.470748                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 112909.470748                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         17511                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  520                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    33.675000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         220016                       # number of writebacks
system.iocache.writebacks::total               220016                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide       220859                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       220859                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide       220859                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       220859                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide  17048612313                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  17048612313                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide  17048612313                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  17048612313                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 77192.291521                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77192.291521                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 77192.291521                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77192.291521                       # average overall mshr miss latency
system.iocache.replacements                    220859                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           827                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              827                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide     78698133                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     78698133                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          827                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            827                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 95160.983071                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 95160.983071                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          827                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          827                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide     49174233                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     49174233                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 59460.983071                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 59460.983071                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide       220032                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       220032                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide  24858374667                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  24858374667                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide       220032                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       220032                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 112976.179224                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 112976.179224                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide       220032                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       220032                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide  16999438080                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  16999438080                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 77258.935428                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 77258.935428                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 220875                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               220875                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1987731                       # Number of tag accesses
system.iocache.tags.data_accesses             1987731                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2442                       # Transaction distribution
system.membus.trans_dist::ReadResp             200948                       # Transaction distribution
system.membus.trans_dist::WriteReq               2172                       # Transaction distribution
system.membus.trans_dist::WriteResp              2172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       220016                       # Transaction distribution
system.membus.trans_dist::CleanEvict              843                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5410                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             14                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4984                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4969                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        198506                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        221603                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         5312                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       441718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       441718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         2624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       412209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       421437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 863155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     14081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     14081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         5248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12963264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12972195                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27053219                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            10719                       # Total snoops (count)
system.membus.snoopTraffic                      59136                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            435131                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.014336                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.118871                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  428893     98.57%     98.57% # Request fanout histogram
system.membus.snoop_fanout::1                    6238      1.43%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              435131                       # Request fanout histogram
system.membus.reqLayer7.occupancy          1510500038                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3536442                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1309475                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          864182395                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            7147210                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                 75                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           38                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10256454118.921053                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   57184068231.563866                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows           23     60.53%     60.53% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           14     36.84%     97.37% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3.5e+11-4e+11            1      2.63%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 353333846338                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             38                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     1700456110                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 389745256519                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       619029                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          619029                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       619029                       # number of overall hits
system.cpu2.icache.overall_hits::total         619029                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          471                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           471                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          471                       # number of overall misses
system.cpu2.icache.overall_misses::total          471                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     11461128                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11461128                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     11461128                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11461128                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       619500                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       619500                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       619500                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       619500                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000760                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000760                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000760                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000760                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24333.605096                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24333.605096                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24333.605096                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24333.605096                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          471                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          471                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     11124120                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11124120                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     11124120                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11124120                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000760                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000760                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000760                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000760                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 23618.089172                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23618.089172                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 23618.089172                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23618.089172                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       619029                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         619029                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          471                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          471                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     11461128                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11461128                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       619500                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       619500                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000760                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000760                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24333.605096                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24333.605096                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          471                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     11124120                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11124120                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000760                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000760                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 23618.089172                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23618.089172                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse         9178.091256                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1860453                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9317                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           199.683696                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst  9178.091256                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.004376                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.004376                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024         9317                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4         9180                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.004443                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1239472                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1239472                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         1503                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         1503                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         1503                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         1503                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          401                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          401                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          401                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          401                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5394270                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5394270                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5394270                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5394270                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         1904                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         1904                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         1904                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         1904                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.210609                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.210609                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.210609                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.210609                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 13452.044888                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 13452.044888                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 13452.044888                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 13452.044888                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          401                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          401                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      4249014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      4249014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      4249014                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      4249014                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.210609                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.210609                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.210609                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.210609                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker 10596.044888                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 10596.044888                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker 10596.044888                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 10596.044888                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          361                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         1503                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         1503                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          401                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          401                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5394270                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5394270                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         1904                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         1904                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.210609                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.210609                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 13452.044888                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 13452.044888                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          401                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      4249014                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      4249014                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.210609                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.210609                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker 10596.044888                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10596.044888                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse    15.997799                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         2185                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          417                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     5.239808                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker    15.997799                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker     0.999862                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.999862                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        15633                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        15633                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         4538                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         4538                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         4538                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         4538                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          421                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          421                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          421                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          421                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      4646712                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      4646712                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      4646712                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      4646712                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         4959                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         4959                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         4959                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         4959                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.084896                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.084896                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.084896                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.084896                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker 11037.320665                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11037.320665                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker 11037.320665                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11037.320665                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          421                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          421                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          421                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          421                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      3444336                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      3444336                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      3444336                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      3444336                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.084896                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.084896                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.084896                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.084896                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  8181.320665                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8181.320665                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  8181.320665                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8181.320665                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          264                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         4538                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         4538                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          421                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          421                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      4646712                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      4646712                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         4959                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         4959                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.084896                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.084896                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker 11037.320665                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11037.320665                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          421                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          421                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      3444336                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      3444336                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.084896                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.084896                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  8181.320665                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8181.320665                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.996289                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         5378                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          437                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    12.306636                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker    15.996289                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker     0.999768                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.999768                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        40093                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        40093                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       480200                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          480200                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       488832                       # number of overall hits
system.cpu2.dcache.overall_hits::total         488832                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data         7397                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7397                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data         8147                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8147                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    310398648                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    310398648                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    310398648                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    310398648                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data       487597                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       487597                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data       496979                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       496979                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.015170                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015170                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.016393                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016393                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 41962.775179                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 41962.775179                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 38099.748128                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38099.748128                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.unused_prefetches               48                       # number of HardPF blocks evicted w/o reference
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         3150                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3150                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         3150                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3150                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data         4247                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4247                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data         4982                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.dcache.prefetcher          829                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5811                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           38                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           38                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data    146316450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    146316450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data    154047642                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.dcache.prefetcher     49032997                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    203080639                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       840378                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       840378                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.008710                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.008710                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.010025                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.011693                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 34451.718860                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 34451.718860                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 30920.843436                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 59147.161641                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 34947.623301                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 22115.210526                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 22115.210526                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       263301                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         263301                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data          566                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          566                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data      7208544                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      7208544                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       263867                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       263867                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.002145                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002145                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 12735.943463                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 12735.943463                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data           26                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          540                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data           25                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           25                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      6595218                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      6595218                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       840378                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       840378                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.002046                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002046                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 12213.366667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12213.366667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 33615.120000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 33615.120000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       215672                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        215672                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         5569                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5569                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    251883492                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    251883492                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       221241                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       221241                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.025172                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.025172                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 45229.572993                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 45229.572993                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         2556                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2556                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         3013                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         3013                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data           13                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total           13                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    128216550                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    128216550                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.013619                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.013619                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 42554.447395                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 42554.447395                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.cpu2.data          160                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          160                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data           61                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           61                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data          221                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          221                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data     0.276018                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.276018                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.cpu2.data           61                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           61                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.cpu2.data      3170874                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      3170874                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.cpu2.data     0.276018                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.276018                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu2.data 51981.540984                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 51981.540984                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data         8472                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total         8472                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data          689                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total          689                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data         9161                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total         9161                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.075210                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.075210                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.cpu2.data          674                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total          674                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.cpu2.data      4560318                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total      4560318                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.cpu2.data     0.073573                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.073573                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu2.data  6766.050445                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total  6766.050445                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.HardPFReq_mshr_misses::.cpu2.dcache.prefetcher          829                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_misses::total          829                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_miss_latency::.cpu2.dcache.prefetcher     49032997                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_latency::total     49032997                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 59147.161641                       # average HardPFReq mshr miss latency
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::total 59147.161641                       # average HardPFReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.cpu2.data         1227                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total         1227                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu2.data         1262                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total         1262                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.cpu2.data     51306612                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total     51306612                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.cpu2.data         2489                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total         2489                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu2.data     0.507031                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.507031                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.cpu2.data 40655.001585                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 40655.001585                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_hits::.cpu2.data          568                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_hits::total          568                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_misses::.cpu2.data          694                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total          694                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.cpu2.data     11504682                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total     11504682                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.cpu2.data     0.278827                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.278827                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu2.data 16577.351585                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 16577.351585                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         7944                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7944                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          611                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          611                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3791340                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3791340                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         8555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.071420                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.071420                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  6205.139116                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  6205.139116                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          603                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          603                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       199206                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       199206                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.000935                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000935                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 24900.750000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24900.750000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         8544                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8544                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data        21420                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        21420                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         8547                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8547                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.000351                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000351                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         7140                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         7140                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data        19278                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        19278                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.000351                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000351                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         6426                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         6426                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_miss_latency::.cpu2.data     11665332                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total     11665332                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.cpu2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.cpu2.data         3328                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total         3328                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.cpu2.data      6916276                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total      6916276                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.cpu2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu2.data  2078.207933                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total  2078.207933                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        11170.964765                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1288999                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            16331                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            78.929582                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data  8764.492091                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher  2406.472674                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.004179                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001147                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.005327                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         2784                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024         9438                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::2          154                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::3          291                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         2339                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          751                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4         8520                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001328                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.004500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1038110                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1038110                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    21777189151.611111                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   82957469470.497772                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::underflows            3     16.67%     16.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           14     77.78%     94.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3.5e+11-4e+11            1      5.56%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 354096305514                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      138893329                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 391989404729                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst        60296                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           60296                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst        60296                       # number of overall hits
system.cpu3.icache.overall_hits::total          60296                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           87                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           87                       # number of overall misses
system.cpu3.icache.overall_misses::total           87                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst      1894956                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1894956                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst      1894956                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1894956                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst        60383                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        60383                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst        60383                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        60383                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001441                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001441                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001441                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001441                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21781.103448                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21781.103448                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21781.103448                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21781.103448                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           87                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           87                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      1832838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1832838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      1832838                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1832838                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001441                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001441                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001441                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001441                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21067.103448                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21067.103448                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21067.103448                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21067.103448                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst        60296                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          60296                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           87                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst      1894956                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1894956                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst        60383                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        60383                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001441                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001441                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21781.103448                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21781.103448                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           87                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      1832838                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1832838                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001441                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001441                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21067.103448                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21067.103448                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse        13445.832419                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4217465                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            13448                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           313.612805                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst 13445.832419                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.006411                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.006411                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024        13448                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4        13448                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.006413                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           120853                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          120853                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.demand_hits::.cpu3.itb.walker           29                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total           29                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::.cpu3.itb.walker           29                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total           29                       # number of overall hits
system.cpu3.itb_walker_cache.demand_misses::.cpu3.itb.walker            7                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total            7                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::.cpu3.itb.walker            7                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total            7                       # number of overall misses
system.cpu3.itb_walker_cache.demand_miss_latency::.cpu3.itb.walker       123522                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total       123522                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::.cpu3.itb.walker       123522                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total       123522                       # number of overall miss cycles
system.cpu3.itb_walker_cache.demand_accesses::.cpu3.itb.walker           36                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           36                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::.cpu3.itb.walker           36                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           36                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.demand_miss_rate::.cpu3.itb.walker     0.194444                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.194444                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::.cpu3.itb.walker     0.194444                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.194444                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_miss_latency::.cpu3.itb.walker        17646                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total        17646                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::.cpu3.itb.walker        17646                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total        17646                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.demand_mshr_misses::.cpu3.itb.walker            7                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::.cpu3.itb.walker            7                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::.cpu3.itb.walker       103530                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total       103530                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::.cpu3.itb.walker       103530                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total       103530                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::.cpu3.itb.walker     0.194444                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.194444                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::.cpu3.itb.walker     0.194444                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.194444                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.itb.walker        14790                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total        14790                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.itb.walker        14790                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total        14790                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.replacements            7                       # number of replacements
system.cpu3.itb_walker_cache.ReadReq_hits::.cpu3.itb.walker           29                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total           29                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_misses::.cpu3.itb.walker            7                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::.cpu3.itb.walker       123522                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total       123522                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::.cpu3.itb.walker           36                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           36                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_miss_rate::.cpu3.itb.walker     0.194444                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.194444                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::.cpu3.itb.walker        17646                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total        17646                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::.cpu3.itb.walker            7                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.itb.walker       103530                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total       103530                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.itb.walker     0.194444                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.194444                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.itb.walker        14790                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        14790                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs          129                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           23                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     5.608696                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses          295                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses          295                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.demand_hits::.cpu3.dtb.walker          344                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          344                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::.cpu3.dtb.walker          344                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          344                       # number of overall hits
system.cpu3.dtb_walker_cache.demand_misses::.cpu3.dtb.walker           10                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::.cpu3.dtb.walker           10                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total           10                       # number of overall misses
system.cpu3.dtb_walker_cache.demand_miss_latency::.cpu3.dtb.walker       184212                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total       184212                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::.cpu3.dtb.walker       184212                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total       184212                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.demand_accesses::.cpu3.dtb.walker          354                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          354                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::.cpu3.dtb.walker          354                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          354                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::.cpu3.dtb.walker     0.028249                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.028249                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::.cpu3.dtb.walker     0.028249                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.028249                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::.cpu3.dtb.walker 18421.200000                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 18421.200000                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::.cpu3.dtb.walker 18421.200000                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 18421.200000                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.demand_mshr_misses::.cpu3.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::.cpu3.dtb.walker           10                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::.cpu3.dtb.walker       155652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total       155652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::.cpu3.dtb.walker       155652                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total       155652                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::.cpu3.dtb.walker     0.028249                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.028249                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::.cpu3.dtb.walker     0.028249                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.028249                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.dtb.walker 15565.200000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 15565.200000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.dtb.walker 15565.200000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 15565.200000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.replacements            7                       # number of replacements
system.cpu3.dtb_walker_cache.ReadReq_hits::.cpu3.dtb.walker          344                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          344                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_misses::.cpu3.dtb.walker           10                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::.cpu3.dtb.walker       184212                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total       184212                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::.cpu3.dtb.walker          354                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          354                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::.cpu3.dtb.walker     0.028249                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.028249                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu3.dtb.walker 18421.200000                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 18421.200000                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::.cpu3.dtb.walker           10                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.dtb.walker       155652                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total       155652                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.dtb.walker     0.028249                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.028249                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.dtb.walker 15565.200000                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15565.200000                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.985913                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs         1471                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs           23                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs    63.956522                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker    15.985913                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker     0.999120                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.999120                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses         2842                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses         2842                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        50790                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           50790                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        51225                       # number of overall hits
system.cpu3.dcache.overall_hits::total          51225                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          353                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           353                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          409                       # number of overall misses
system.cpu3.dcache.overall_misses::total          409                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data      4304706                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      4304706                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data      4304706                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      4304706                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data        51143                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        51143                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data        51634                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        51634                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.006902                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006902                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.007921                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007921                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 12194.634561                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 12194.634561                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 10524.953545                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 10524.953545                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.unused_prefetches                3                       # number of HardPF blocks evicted w/o reference
system.cpu3.dcache.demand_mshr_hits::.cpu3.data           18                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data           18                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          335                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          335                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          391                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.cpu3.data           34                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           34                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      3956988                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      3956988                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      4219026                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      4219026                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.cpu3.data       806820                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       806820                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.006550                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006550                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.007573                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007573                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 11811.904478                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11811.904478                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 10790.347826                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10790.347826                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.cpu3.data        23730                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total        23730                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        27567                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          27567                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data          270                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          270                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data      3671388                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      3671388                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data        27837                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        27837                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.009699                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009699                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 13597.733333                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13597.733333                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          266                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          266                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.cpu3.data           24                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           24                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      3430056                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      3430056                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.cpu3.data       806820                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       806820                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.009556                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009556                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 12894.947368                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12894.947368                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data 33617.500000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 33617.500000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        23223                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         23223                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data           83                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           83                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data       633318                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       633318                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data        23306                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        23306                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.003561                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003561                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data  7630.337349                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  7630.337349                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data           69                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.cpu3.data           10                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           10                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data       526932                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       526932                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.002961                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002961                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data  7636.695652                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  7636.695652                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_hits::.cpu3.data          435                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total          435                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu3.data           56                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total           56                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu3.data          491                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total          491                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu3.data     0.114053                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.114053                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_misses::.cpu3.data           56                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_misses::total           56                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::.cpu3.data       262038                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::total       262038                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::.cpu3.data     0.114053                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::total     0.114053                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu3.data  4679.250000                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::total  4679.250000                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          346                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          346                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           29                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data        96390                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        96390                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.077333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.077333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  3323.793103                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  3323.793103                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           26                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           26                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        14994                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        14994                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.008000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.008000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         4998                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4998                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          367                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          367                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data        27132                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        27132                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.005420                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.005420                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data        13566                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        13566                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data        25704                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        25704                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.005420                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.005420                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data        12852                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total        12852                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse        16664.343757                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2827464                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            17011                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           166.213862                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data 13000.316228                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher  3664.027529                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.006199                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.001747                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.007946                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         3663                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024        12898                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         3663                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4        12898                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.001747                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.006150                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           105046                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          105046                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.numPwrStateTransitions                304                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          154                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2542804932.032467                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   27192055126.912746                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::underflows            7      4.55%      4.55% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          146     94.81%     99.35% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::3e+11-3.5e+11            1      0.65%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 337780302388                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            154                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     1075114357                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 391591959533                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       426790                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          426790                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       426790                       # number of overall hits
system.cpu0.icache.overall_hits::total         426790                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst           88                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst           88                       # number of overall misses
system.cpu0.icache.overall_misses::total           88                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst      2002770                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2002770                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst      2002770                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2002770                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       426878                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       426878                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       426878                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       426878                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000206                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000206                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22758.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22758.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22758.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22758.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.cpu0.inst           88                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst           88                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst      1939938                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1939938                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst      1939938                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1939938                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22044.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22044.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22044.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22044.750000                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       426790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         426790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst           88                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst      2002770                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2002770                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       426878                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       426878                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22758.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22758.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst           88                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst      1939938                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1939938                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22044.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22044.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse        12213.899515                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2241643                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            12216                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           183.500573                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst 12213.899515                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005824                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.005824                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024        12216                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4        12216                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.005825                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           853844                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          853844                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.demand_hits::.cpu0.itb.walker           17                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           17                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::.cpu0.itb.walker           17                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           17                       # number of overall hits
system.cpu0.itb_walker_cache.demand_misses::.cpu0.itb.walker            4                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::.cpu0.itb.walker            4                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total            4                       # number of overall misses
system.cpu0.itb_walker_cache.demand_miss_latency::.cpu0.itb.walker        71400                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total        71400                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::.cpu0.itb.walker        71400                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total        71400                       # number of overall miss cycles
system.cpu0.itb_walker_cache.demand_accesses::.cpu0.itb.walker           21                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total           21                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::.cpu0.itb.walker           21                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total           21                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.demand_miss_rate::.cpu0.itb.walker     0.190476                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.190476                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::.cpu0.itb.walker     0.190476                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.190476                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_miss_latency::.cpu0.itb.walker        17850                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total        17850                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::.cpu0.itb.walker        17850                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total        17850                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.demand_mshr_misses::.cpu0.itb.walker            4                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::.cpu0.itb.walker            4                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::.cpu0.itb.walker        59976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total        59976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::.cpu0.itb.walker        59976                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total        59976                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::.cpu0.itb.walker     0.190476                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.190476                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::.cpu0.itb.walker     0.190476                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.190476                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.itb.walker        14994                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total        14994                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.itb.walker        14994                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total        14994                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.replacements            3                       # number of replacements
system.cpu0.itb_walker_cache.ReadReq_hits::.cpu0.itb.walker           17                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           17                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_misses::.cpu0.itb.walker            4                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::.cpu0.itb.walker        71400                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total        71400                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::.cpu0.itb.walker           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_miss_rate::.cpu0.itb.walker     0.190476                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.190476                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::.cpu0.itb.walker        17850                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total        17850                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::.cpu0.itb.walker            4                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.itb.walker        59976                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total        59976                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.itb.walker     0.190476                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.190476                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.itb.walker        14994                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        14994                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse    15.998724                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs          302                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs           19                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    15.894737                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker    15.998724                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker     0.999920                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.999920                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses          172                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses          172                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.demand_hits::.cpu0.dtb.walker         1775                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total         1775                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::.cpu0.dtb.walker         1775                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total         1775                       # number of overall hits
system.cpu0.dtb_walker_cache.demand_misses::.cpu0.dtb.walker           12                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::.cpu0.dtb.walker           12                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total           12                       # number of overall misses
system.cpu0.dtb_walker_cache.demand_miss_latency::.cpu0.dtb.walker       217056                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total       217056                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::.cpu0.dtb.walker       217056                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total       217056                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.demand_accesses::.cpu0.dtb.walker         1787                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total         1787                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::.cpu0.dtb.walker         1787                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total         1787                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::.cpu0.dtb.walker     0.006715                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.006715                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::.cpu0.dtb.walker     0.006715                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.006715                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::.cpu0.dtb.walker        18088                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total        18088                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::.cpu0.dtb.walker        18088                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total        18088                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.demand_mshr_misses::.cpu0.dtb.walker           12                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::.cpu0.dtb.walker           12                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::.cpu0.dtb.walker       182784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total       182784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::.cpu0.dtb.walker       182784                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total       182784                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::.cpu0.dtb.walker     0.006715                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.006715                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::.cpu0.dtb.walker     0.006715                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.006715                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.dtb.walker        15232                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total        15232                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.dtb.walker        15232                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total        15232                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.replacements           12                       # number of replacements
system.cpu0.dtb_walker_cache.ReadReq_hits::.cpu0.dtb.walker         1775                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total         1775                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_misses::.cpu0.dtb.walker           12                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::.cpu0.dtb.walker       217056                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total       217056                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::.cpu0.dtb.walker         1787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total         1787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::.cpu0.dtb.walker     0.006715                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.006715                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu0.dtb.walker        18088                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total        18088                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::.cpu0.dtb.walker           12                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.dtb.walker       182784                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total       182784                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.dtb.walker     0.006715                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.006715                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.dtb.walker        15232                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        15232                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs         2276                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs           28                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    81.285714                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses        14308                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses        14308                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       320571                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          320571                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       322798                       # number of overall hits
system.cpu0.dcache.overall_hits::total         322798                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         4064                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4064                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         4548                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4548                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data     24613008                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     24613008                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data     24613008                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     24613008                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       324635                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       324635                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       327346                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       327346                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.012519                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012519                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013894                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013894                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data  6056.350394                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  6056.350394                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data  5411.831135                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5411.831135                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.unused_prefetches               59                       # number of HardPF blocks evicted w/o reference
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          329                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          329                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         3735                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3735                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         4211                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher          101                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4312                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.cpu0.data         1568                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1568                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     16801848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16801848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     18517590                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher       970210                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     19487800                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.cpu0.data    130926180                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    130926180                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.011505                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011505                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.012864                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013173                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data  4498.486747                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4498.486747                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data  4397.432914                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher  9606.039604                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4519.434137                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.cpu0.data 83498.839286                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 83498.839286                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       171310                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         171310                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         2819                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2819                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     12181554                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     12181554                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       174129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       174129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.016189                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016189                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data  4321.232352                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4321.232352                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          156                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         2663                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2663                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.cpu0.data         1047                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         1047                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data      9521190                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9521190                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.cpu0.data    130926180                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    130926180                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.015293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data  3575.362373                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  3575.362373                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 125048.882521                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 125048.882521                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       149260                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        149260                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1239                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1239                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     12205830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12205830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       150499                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       150499                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.008233                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008233                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data  9851.355932                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  9851.355932                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data          171                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1068                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1068                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.cpu0.data          521                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          521                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data      7197120                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      7197120                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.007096                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007096                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data  6738.876404                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6738.876404                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data         2227                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total         2227                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data          484                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total          484                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data         2711                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total         2711                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.178532                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.178532                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.cpu0.data          476                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total          476                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.cpu0.data      1715742                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total      1715742                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.cpu0.data     0.175581                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.175581                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu0.data  3604.500000                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total  3604.500000                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher          101                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total          101                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher       970210                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total       970210                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher  9606.039604                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total  9606.039604                       # average HardPFReq mshr miss latency
system.cpu0.dcache.WriteLineReq_hits::.cpu0.data            1                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.cpu0.data            6                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total            6                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_miss_latency::.cpu0.data       225624                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::total       225624                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_accesses::.cpu0.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.cpu0.data     0.857143                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.857143                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_miss_latency::.cpu0.data        37604                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::total        37604                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_mshr_hits::.cpu0.data            2                       # number of WriteLineReq MSHR hits
system.cpu0.dcache.WriteLineReq_mshr_hits::total            2                       # number of WriteLineReq MSHR hits
system.cpu0.dcache.WriteLineReq_mshr_misses::.cpu0.data            4                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::total            4                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::.cpu0.data        83538                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total        83538                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu0.data 20884.500000                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 20884.500000                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1281                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1281                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          298                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          298                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       791826                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       791826                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.188727                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.188727                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  2657.134228                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  2657.134228                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          291                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          291                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data        26418                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total        26418                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004433                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004433                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data         3774                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3774                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1563                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1563                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data        12852                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12852                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000639                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000639                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data        12852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data        12138                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        12138                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000639                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000639                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data        12138                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        12138                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse        11760.986313                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1495185                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            14947                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           100.032448                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  9408.451338                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher  2352.534974                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.004486                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.001122                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.005608                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022         2301                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         9335                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4         2301                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         9319                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.001097                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.004451                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           664184                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          664184                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                  78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                  17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dtb.walker            12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3696                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 941                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dcache.prefetcher          501                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dtb.walker          1332                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.itb.walker          2501                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 395                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  36                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker           134                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           211                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                   5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dtb.walker            10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.itb.walker             7                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9967                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                 78                       # number of overall hits
system.l2.overall_hits::.cpu0.data                 17                       # number of overall hits
system.l2.overall_hits::.cpu0.dcache.prefetcher            6                       # number of overall hits
system.l2.overall_hits::.cpu0.dtb.walker           12                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            4                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3696                       # number of overall hits
system.l2.overall_hits::.cpu1.data                941                       # number of overall hits
system.l2.overall_hits::.cpu1.dcache.prefetcher          501                       # number of overall hits
system.l2.overall_hits::.cpu1.dtb.walker         1332                       # number of overall hits
system.l2.overall_hits::.cpu1.itb.walker         2501                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                395                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 36                       # number of overall hits
system.l2.overall_hits::.cpu2.dcache.prefetcher            3                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker          134                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          211                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 78                       # number of overall hits
system.l2.overall_hits::.cpu3.data                  5                       # number of overall hits
system.l2.overall_hits::.cpu3.dtb.walker           10                       # number of overall hits
system.l2.overall_hits::.cpu3.itb.walker            7                       # number of overall hits
system.l2.overall_hits::total                    9967                       # number of overall hits
system.l2.demand_misses::.cpu0.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                26                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dcache.prefetcher            6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            194060                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              5272                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dcache.prefetcher         1175                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                76                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              1477                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dcache.prefetcher          600                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                17                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202732                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst               10                       # number of overall misses
system.l2.overall_misses::.cpu0.data               26                       # number of overall misses
system.l2.overall_misses::.cpu0.dcache.prefetcher            6                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           194060                       # number of overall misses
system.l2.overall_misses::.cpu1.data             5272                       # number of overall misses
system.l2.overall_misses::.cpu1.dcache.prefetcher         1175                       # number of overall misses
system.l2.overall_misses::.cpu1.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               76                       # number of overall misses
system.l2.overall_misses::.cpu2.data             1477                       # number of overall misses
system.l2.overall_misses::.cpu2.dcache.prefetcher          600                       # number of overall misses
system.l2.overall_misses::.cpu3.inst                9                       # number of overall misses
system.l2.overall_misses::.cpu3.data               17                       # number of overall misses
system.l2.overall_misses::total                202732                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst       978180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data      5145084                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.dcache.prefetcher       511929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  16996270200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    469065870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.dcache.prefetcher     94799509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.dtb.walker       345576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      6219654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    114529170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dcache.prefetcher     47738155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst       872508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      2641800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17739117635                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst       978180                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data      5145084                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.dcache.prefetcher       511929                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  16996270200                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    469065870                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.dcache.prefetcher     94799509                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.dtb.walker       345576                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      6219654                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    114529170                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dcache.prefetcher     47738155                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst       872508                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      2641800                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17739117635                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst              88                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data              43                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dcache.prefetcher           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          197756                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            6213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dcache.prefetcher         1676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dtb.walker         1336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker         2501                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data            1513                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dcache.prefetcher          603                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker          134                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          211                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              87                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data              22                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dtb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.itb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               212699                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst             88                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data             43                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dcache.prefetcher           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         197756                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           6213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dcache.prefetcher         1676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dtb.walker         1336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker         2501                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data           1513                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dcache.prefetcher          603                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker          134                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          211                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             87                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data             22                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dtb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.itb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              212699                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.113636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.604651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dcache.prefetcher     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.981310                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.848543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dcache.prefetcher     0.701074                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dtb.walker     0.002994                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.161359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.976206                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dcache.prefetcher     0.995025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.103448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.772727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.953140                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.113636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.604651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dcache.prefetcher     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.981310                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.848543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dcache.prefetcher     0.701074                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dtb.walker     0.002994                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.161359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.976206                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dcache.prefetcher     0.995025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.103448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.772727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.953140                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst        97818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 197887.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.dcache.prefetcher 85321.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87582.552819                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88973.040592                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.dcache.prefetcher 80680.433191                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.dtb.walker        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 81837.552632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 77541.753555                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dcache.prefetcher 79563.591667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96945.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data       155400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87500.333618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst        97818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 197887.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.dcache.prefetcher 85321.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87582.552819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88973.040592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.dcache.prefetcher 80680.433191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.dtb.walker        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 81837.552632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 77541.753555                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dcache.prefetcher 79563.591667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96945.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data       155400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87500.333618                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                196                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         6                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.666667                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu1.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  85                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 85                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       194037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         5210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.dcache.prefetcher         1175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         1477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dcache.prefetcher          600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202647                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       194037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         5210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.dcache.prefetcher         1175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         1477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dcache.prefetcher          600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202647                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu0.data         1568                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu1.data         2974                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           38                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu3.data           34                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4614                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.inst       942480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data      5052264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.dcache.prefetcher       490509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  16302704880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    446120767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.dcache.prefetcher     90595490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.dtb.walker       331296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      5944764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data    109256280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dcache.prefetcher     45591164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst       840378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      2581110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17010451382                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst       942480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data      5052264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.dcache.prefetcher       490509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  16302704880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    446120767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.dcache.prefetcher     90595490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.dtb.walker       331296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      5944764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data    109256280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dcache.prefetcher     45591164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst       840378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      2581110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17010451382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu0.data    124944288                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu1.data    149196012                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       697578                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu3.data       669018                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    275506896                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.113636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.604651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.981194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.838564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.701074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.dtb.walker     0.002994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.161359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.976206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dcache.prefetcher     0.995025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.103448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.772727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.952741                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.113636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.604651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.981194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.838564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.701074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.dtb.walker     0.002994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.161359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.976206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dcache.prefetcher     0.995025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.103448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.772727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.952741                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst        94248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 194317.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 81751.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84018.537083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 85627.786372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 77102.544681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.dtb.walker        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 78220.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 73971.753555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 75985.273333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93375.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data       151830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83941.293885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst        94248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 194317.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 81751.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84018.537083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 85627.786372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 77102.544681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.dtb.walker        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 78220.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 73971.753555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 75985.273333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93375.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data       151830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83941.293885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu0.data 79683.857143                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu1.data 50166.782784                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 18357.315789                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu3.data        19677                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 59711.074122                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu0.data         1047                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu1.data         1346                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu2.data           25                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu3.data           24                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2442                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu0.data    124944288                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu1.data    149196012                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       697578                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu3.data       669018                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    275506896                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 119335.518625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data 110843.991085                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 27903.120000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data 27875.750000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 112820.186732                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu0.data          521                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu1.data         1628                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu2.data           13                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu3.data           10                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2172                       # number of WriteReq MSHR uncacheable
system.l2.WriteClean_hits::.writebacks           4549                       # number of WriteClean hits
system.l2.WriteClean_hits::total                 4549                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks         4549                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total             4549                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             108                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2189                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1225                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3567                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu1.data          1041                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           364                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1405                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu1.data      6192522                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      6066144                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12258666                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         3230                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1589                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4972                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.322291                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.229075                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.282582                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5948.628242                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 16665.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8725.029181                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1041                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          364                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1405                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     17442306                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      5826240                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     23268546                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.322291                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.229075                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.282582                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 16755.337176                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 16006.153846                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16561.242705                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        64260                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        64260                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data        21420                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        21420                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        53550                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        53550                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        17850                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17850                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu1.data              245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   247                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data              8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           3566                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           1395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4969                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      3489318                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    293309772                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    106537368                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     403336458                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         3811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         1396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.935712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.999284                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 436164.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82251.758833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 76370.873118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81170.549004                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         3566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         1395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      3460758                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    280579152                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    101557218                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    385597128                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.935712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.999284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 432594.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78681.758833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 72800.873118                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77600.549004                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.inst           78                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.data           17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dtb.walker           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.itb.walker            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.inst         3696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dcache.prefetcher          501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dtb.walker         1332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.itb.walker         2501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.inst          395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker          134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.inst           78                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dtb.walker           10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.itb.walker            7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.inst           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.dcache.prefetcher            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.inst       194060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         1706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.dcache.prefetcher         1175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.dtb.walker            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.inst           76                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data           82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dcache.prefetcher          600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.inst            9                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data           17                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          197763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.inst       978180                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.data      1655766                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher       511929                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.inst  16996270200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    175756098                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher     94799509                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.dtb.walker       345576                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.inst      6219654                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data      7991802                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dcache.prefetcher     47738155                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.inst       872508                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data      2641800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17335781177                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dcache.prefetcher           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dtb.walker           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.inst       197756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         2402                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dcache.prefetcher         1676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dtb.walker         1336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.itb.walker         2501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.inst          471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data          117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dcache.prefetcher          603                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker          134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dtb.walker           10                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.itb.walker            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        207483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.inst     0.113636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.514286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.inst     0.981310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.710241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.701074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.dtb.walker     0.002994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.161359                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.700855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dcache.prefetcher     0.995025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.inst     0.103448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.809524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.953153                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.inst        97818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data        91987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 85321.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.inst 87582.552819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103022.331770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 80680.433191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.dtb.walker        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst 81837.552632                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        97461                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dcache.prefetcher 79563.591667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.inst 96945.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data       155400                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87659.376006                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.inst           23                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           62                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           85                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.inst           10                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.data           18                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher            6                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.inst       194037                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         1644                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher         1175                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.dtb.walker            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst           76                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data           82                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dcache.prefetcher          600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.inst            9                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       197678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.inst       942480                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data      1591506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher       490509                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.inst  16302704880                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    165541615                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher     90595490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.dtb.walker       331296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst      5944764                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data      7699062                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dcache.prefetcher     45591164                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.inst       840378                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data      2581110                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16624854254                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.113636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.514286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.981194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.684430                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.701074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.dtb.walker     0.002994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.161359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.700855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dcache.prefetcher     0.995025                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.inst     0.103448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.809524                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.952743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst        94248                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data        88417                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 81751.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst 84018.537083                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100694.413017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 77102.544681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dtb.walker        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 78220.578947                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        93891                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 75985.273333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.inst 93375.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data       151830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84100.680167                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu1.data          510                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          313                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               823                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          736                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          379                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1119                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data       779688                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1079568                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1859256                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1246                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          692                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1942                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.590690                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.547688                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.576210                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1059.358696                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  2848.464380                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1661.533512                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          736                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          379                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1119                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        63546                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     11804562                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      5971182                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     17839290                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.590690                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.547688                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.576210                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 15886.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 16038.807065                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 15755.097625                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 15942.171582                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 238428.452290                       # Cycle average of tags in use
system.l2.tags.total_refs                      339228                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    260909                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.300177                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2487.022365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     6193.750866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     5948.471451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher  1614.860964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           55                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst    183349.570314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     6733.383426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher  1451.149464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker    52.779171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           43                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3300.074143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     6431.405239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher  2815.672794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     6395.824737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     8703.487357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           23                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker           10                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.002836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.087428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.000692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.001343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.113692                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          9876                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           249                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        244552                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         9133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          249                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          530                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          934                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       243062                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004709                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000119                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.116611                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2010487                       # Number of tag accesses
system.l2.tags.data_accesses                  2010487                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data          1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dcache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      12417280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        330880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dcache.prefetcher        72640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data         94528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dcache.prefetcher        38400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12963264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     12417280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         4928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12423424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14081024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14081024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data             26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dcache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         194020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           5170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dcache.prefetcher         1135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           1477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dcache.prefetcher          600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              202551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       220016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             220016                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             1636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data             4253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dcache.prefetcher          981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         31735079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           845636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dcache.prefetcher       185647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dtb.walker          654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            12595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data           241587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dcache.prefetcher        98140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst             1472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data             2781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              33130461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         1636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     31735079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        12595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst         1472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31750781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35987141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35987141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35987141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            1636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data            4253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dcache.prefetcher          981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        31735079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          845636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dcache.prefetcher       185647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dtb.walker          654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           12595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data          241587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dcache.prefetcher        98140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst            1472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data            2781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69117602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    440032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.dcache.prefetcher::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    388025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     10301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.dcache.prefetcher::samples      2234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.dtb.walker::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples      2954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dcache.prefetcher::samples      1200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.675567025208                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18001                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18001                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              687629                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             423451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     220016                       # Number of write requests accepted
system.mem_ctrls.readBursts                    405102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   440032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     90                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             50708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             50768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             50642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             50768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             50584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             50520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             54656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             54656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             55360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             55360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             55360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55375                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      63.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6470178870                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3037590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15582948870                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15975.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38475.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    393253                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   364880                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  408732                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                405102                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               440032                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  200507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  200790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 193368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 192558                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        71437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.552067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   303.871266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.052575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          2146      3.00%      3.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         8560     11.98%     14.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         3874      5.42%     20.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         3707      5.19%     25.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         3882      5.43%     31.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         2910      4.07%     35.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         2954      4.14%     39.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         3085      4.32%     43.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        40319     56.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        71437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.717182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    303.078674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         17906     99.47%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.01%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           89      0.49%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18001                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.444864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.003667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     26.435495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         16974     94.29%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           517      2.87%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            24      0.13%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             6      0.03%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            10      0.06%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            5      0.03%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           19      0.11%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143          292      1.62%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            1      0.01%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            1      0.01%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.01%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.01%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           31      0.17%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           11      0.06%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           44      0.24%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271           57      0.32%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18001                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12960384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14081024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12963264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14081024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        33.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     33.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391279331352                       # Total gap between requests
system.mem_ctrls.avgGap                     925958.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst          640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.dcache.prefetcher          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     12416800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       329632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.dcache.prefetcher        71488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.dtb.walker          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         4928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data        94528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dcache.prefetcher        38400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14081024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1635.660196558966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 4252.716511053311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.dcache.prefetcher 981.396117935380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 31733852.388489641249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 842446.784237695509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.dcache.prefetcher 182703.243955636513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.dtb.walker 654.264078623586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 12594.583513504040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 241587.011031759292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dcache.prefetcher 98139.611793537973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1472.094176903069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2780.622334150242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35987141.380611747503                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data           52                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.dcache.prefetcher           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       388040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        10340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.dcache.prefetcher         2270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.dtb.walker            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data         2954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dcache.prefetcher         1200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           34                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       440032                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst      1054794                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data      6547328                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.dcache.prefetcher       465000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  14916883786                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    434235138                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.dcache.prefetcher     79168242                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.dtb.walker       330000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      5486852                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data     95405882                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dcache.prefetcher     39601914                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       933924                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      2836010                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6387606520498                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     52739.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data    125910.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.dcache.prefetcher     38750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38441.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41995.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.dcache.prefetcher     34875.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.dtb.walker     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     35628.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     32297.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dcache.prefetcher     33001.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51884.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     83412.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14516231.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         217321848.827994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76554118.099196                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        695795416.579204                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       678561026.304000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2797304312.877671                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1913525684.272770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     13623775105.261925                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       20002837512.216118                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         51.121633                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 342389761317                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13093080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35799431001                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                575                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7193141.048443                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   55748446.377150                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows          265     91.70%     91.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           24      8.30%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    735944076                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   389534582051                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   2078817763                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    162230856                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       162230856                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    162230856                       # number of overall hits
system.cpu1.icache.overall_hits::total      162230856                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       197756                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        197756                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       197756                       # number of overall misses
system.cpu1.icache.overall_misses::total       197756                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  17459207808                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  17459207808                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  17459207808                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  17459207808                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    162428612                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    162428612                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    162428612                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    162428612                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001217                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001217                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001217                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001217                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 88286.614859                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88286.614859                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 88286.614859                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88286.614859                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       197756                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       197756                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       197756                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       197756                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  17318010738                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  17318010738                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  17318010738                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  17318010738                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001217                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001217                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001217                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001217                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 87572.618469                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87572.618469                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 87572.618469                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87572.618469                       # average overall mshr miss latency
system.cpu1.icache.replacements                   884                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    162230856                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      162230856                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       197756                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       197756                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  17459207808                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  17459207808                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    162428612                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    162428612                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 88286.614859                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88286.614859                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       197756                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       197756                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  17318010738                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  17318010738                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001217                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001217                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 87572.618469                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87572.618469                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse        188001.050998                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          163195894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           203621                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           801.468876                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst 188001.050998                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.089646                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.089646                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024       202737                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4       201977                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.096673                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        325054979                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       325054979                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.demand_hits::.cpu1.itb.walker       203183                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total       203183                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::.cpu1.itb.walker       203183                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total       203183                       # number of overall hits
system.cpu1.itb_walker_cache.demand_misses::.cpu1.itb.walker        11166                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total        11166                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::.cpu1.itb.walker        11166                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total        11166                       # number of overall misses
system.cpu1.itb_walker_cache.demand_miss_latency::.cpu1.itb.walker    114833334                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    114833334                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::.cpu1.itb.walker    114833334                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    114833334                       # number of overall miss cycles
system.cpu1.itb_walker_cache.demand_accesses::.cpu1.itb.walker       214349                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total       214349                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::.cpu1.itb.walker       214349                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total       214349                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.demand_miss_rate::.cpu1.itb.walker     0.052093                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.052093                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::.cpu1.itb.walker     0.052093                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.052093                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_miss_latency::.cpu1.itb.walker 10284.196131                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 10284.196131                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::.cpu1.itb.walker 10284.196131                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 10284.196131                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.demand_mshr_misses::.cpu1.itb.walker        11166                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total        11166                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::.cpu1.itb.walker        11166                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total        11166                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::.cpu1.itb.walker     82943238                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total     82943238                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::.cpu1.itb.walker     82943238                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total     82943238                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::.cpu1.itb.walker     0.052093                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.052093                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::.cpu1.itb.walker     0.052093                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.052093                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.itb.walker  7428.196131                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  7428.196131                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.itb.walker  7428.196131                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  7428.196131                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.replacements        10854                       # number of replacements
system.cpu1.itb_walker_cache.ReadReq_hits::.cpu1.itb.walker       203183                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total       203183                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_misses::.cpu1.itb.walker        11166                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total        11166                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::.cpu1.itb.walker    114833334                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    114833334                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::.cpu1.itb.walker       214349                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total       214349                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_miss_rate::.cpu1.itb.walker     0.052093                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.052093                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::.cpu1.itb.walker 10284.196131                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 10284.196131                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::.cpu1.itb.walker        11166                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total        11166                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.itb.walker     82943238                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total     82943238                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.itb.walker     0.052093                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.052093                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.itb.walker  7428.196131                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7428.196131                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse    15.986070                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs       214376                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs        11175                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    19.183535                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker    15.986070                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker     0.999129                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.999129                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1           11                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses      1725958                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses      1725958                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.demand_hits::.cpu1.dtb.walker       107565                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       107565                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::.cpu1.dtb.walker       107565                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       107565                       # number of overall hits
system.cpu1.dtb_walker_cache.demand_misses::.cpu1.dtb.walker         8888                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total         8888                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::.cpu1.dtb.walker         8888                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total         8888                       # number of overall misses
system.cpu1.dtb_walker_cache.demand_miss_latency::.cpu1.dtb.walker     84198450                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total     84198450                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::.cpu1.dtb.walker     84198450                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total     84198450                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.demand_accesses::.cpu1.dtb.walker       116453                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       116453                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::.cpu1.dtb.walker       116453                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       116453                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::.cpu1.dtb.walker     0.076323                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.076323                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::.cpu1.dtb.walker     0.076323                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.076323                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::.cpu1.dtb.walker  9473.272952                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total  9473.272952                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::.cpu1.dtb.walker  9473.272952                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total  9473.272952                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.demand_mshr_misses::.cpu1.dtb.walker         8888                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total         8888                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::.cpu1.dtb.walker         8888                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total         8888                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::.cpu1.dtb.walker     58814322                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total     58814322                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::.cpu1.dtb.walker     58814322                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total     58814322                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::.cpu1.dtb.walker     0.076323                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.076323                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::.cpu1.dtb.walker     0.076323                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.076323                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.dtb.walker  6617.272952                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total  6617.272952                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.dtb.walker  6617.272952                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total  6617.272952                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.replacements         8602                       # number of replacements
system.cpu1.dtb_walker_cache.ReadReq_hits::.cpu1.dtb.walker       107565                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       107565                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_misses::.cpu1.dtb.walker         8888                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total         8888                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::.cpu1.dtb.walker     84198450                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total     84198450                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::.cpu1.dtb.walker       116453                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       116453                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::.cpu1.dtb.walker     0.076323                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.076323                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu1.dtb.walker  9473.272952                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total  9473.272952                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::.cpu1.dtb.walker         8888                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total         8888                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.dtb.walker     58814322                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total     58814322                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.dtb.walker     0.076323                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.076323                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.dtb.walker  6617.272952                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6617.272952                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.982827                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       116463                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         8894                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    13.094558                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker    15.982827                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker     0.998927                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.998927                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1           13                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses       940512                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses       940512                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     71906568                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        71906568                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     72013597                       # number of overall hits
system.cpu1.dcache.overall_hits::total       72013597                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        20649                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20649                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        22835                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22835                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    878743362                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    878743362                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    878743362                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    878743362                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     71927217                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     71927217                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     72036432                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     72036432                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.000287                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000287                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.000317                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000317                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 42556.218800                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42556.218800                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 38482.301817                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38482.301817                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1474                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               98                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    15.040816                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches               29                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         6190                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6190                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         6190                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6190                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        14459                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        14459                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        16511                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.dcache.prefetcher         2700                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        19211                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.cpu1.data         2974                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         2974                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data    560200116                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    560200116                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data    580019328                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher    106033433                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    686052761                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.cpu1.data    156884364                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    156884364                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.000201                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000201                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.000229                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000267                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 38744.042880                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38744.042880                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 35129.267034                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 39271.641852                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35711.454948                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.cpu1.data 52751.971755                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 52751.971755                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33767374                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33767374                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         4958                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4958                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    200656134                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    200656134                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     33772332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33772332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.000147                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 40471.184752                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40471.184752                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          307                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          307                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         4651                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4651                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.cpu1.data         1346                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total         1346                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    190153194                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    190153194                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.cpu1.data    156884364                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    156884364                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 40884.367663                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40884.367663                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data 116555.991085                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 116555.991085                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     38136296                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      38136296                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        13080                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        13080                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    601956978                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    601956978                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     38149376                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     38149376                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.000343                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000343                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 46021.175688                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46021.175688                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         4817                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4817                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         8263                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8263                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.cpu1.data         1628                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         1628                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    343221942                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    343221942                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.000217                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 41537.207068                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 41537.207068                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          723                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          723                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           32                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          755                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          755                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.042384                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.042384                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           32                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      2872422                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2872422                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.042384                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.042384                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 89763.187500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 89763.187500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.cpu1.data       106306                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total       106306                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu1.data         2154                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total         2154                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu1.data       108460                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total       108460                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu1.data     0.019860                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.019860                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.cpu1.data         2020                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total         2020                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.cpu1.data     16946790                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total     16946790                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.cpu1.data     0.018624                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu1.data  8389.500000                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total  8389.500000                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.HardPFReq_mshr_misses::.cpu1.dcache.prefetcher         2700                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_misses::total         2700                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_miss_latency::.cpu1.dcache.prefetcher    106033433                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_latency::total    106033433                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 39271.641852                       # average HardPFReq mshr miss latency
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::total 39271.641852                       # average HardPFReq mshr miss latency
system.cpu1.dcache.WriteLineReq_hits::.cpu1.data         2898                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total         2898                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.cpu1.data         2611                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total         2611                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_miss_latency::.cpu1.data     76130250                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_miss_latency::total     76130250                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_accesses::.cpu1.data         5509                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total         5509                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.cpu1.data     0.473952                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.473952                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_miss_latency::.cpu1.data 29157.506702                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 29157.506702                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_mshr_hits::.cpu1.data         1066                       # number of WriteLineReq MSHR hits
system.cpu1.dcache.WriteLineReq_mshr_hits::total         1066                       # number of WriteLineReq MSHR hits
system.cpu1.dcache.WriteLineReq_mshr_misses::.cpu1.data         1545                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_misses::total         1545                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::.cpu1.data     26824980                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total     26824980                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::.cpu1.data     0.280450                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.280450                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu1.data 17362.446602                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 17362.446602                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        92890                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        92890                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1700                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1700                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13655250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13655250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        94590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        94590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.017972                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.017972                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data  8032.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  8032.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1682                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1682                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           18                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       328440                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       328440                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.000190                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 18246.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18246.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        94560                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        94560                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           13                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       115668                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       115668                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        94573                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        94573                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000137                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000137                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8897.538462                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8897.538462                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           13                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       106386                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       106386                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000137                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8183.538462                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8183.538462                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_miss_latency::.cpu1.data      4075512                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_miss_latency::total      4075512                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::.cpu1.data          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_mshr_misses::.cpu1.data       216576                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_misses::total       216576                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::.cpu1.data    309717285                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::total    309717285                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::.cpu1.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu1.data  1430.062819                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::total  1430.062819                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse        11535.244439                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           72750098                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            20614                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          3529.159697                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data  9282.114449                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher  2253.129990                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.004426                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001074                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.005500                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3045                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        10775                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::1          357                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::2          563                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::3          101                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         2022                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          981                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4         9327                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001452                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.005138                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        144897194                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       144897194                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 47149298155642704                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
