
mcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a92c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  0800ab10  0800ab10  0001ab10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b024  0800b024  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b024  0800b024  0001b024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b02c  0800b02c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b02c  0800b02c  0001b02c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b030  0800b030  0001b030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800b034  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000638  200001e8  0800b218  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000820  0800b218  00020820  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000147ec  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000269b  00000000  00000000  00034a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c0  00000000  00000000  000370a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010f0  00000000  00000000  00038260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027420  00000000  00000000  00039350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013ae7  00000000  00000000  00060770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd860  00000000  00000000  00074257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00171ab7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c9c  00000000  00000000  00171b08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e8 	.word	0x200001e8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800aaf4 	.word	0x0800aaf4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001ec 	.word	0x200001ec
 800021c:	0800aaf4 	.word	0x0800aaf4

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c4c:	f000 b974 	b.w	8000f38 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	468e      	mov	lr, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d14d      	bne.n	8000d12 <__udivmoddi4+0xaa>
 8000c76:	428a      	cmp	r2, r1
 8000c78:	4694      	mov	ip, r2
 8000c7a:	d969      	bls.n	8000d50 <__udivmoddi4+0xe8>
 8000c7c:	fab2 f282 	clz	r2, r2
 8000c80:	b152      	cbz	r2, 8000c98 <__udivmoddi4+0x30>
 8000c82:	fa01 f302 	lsl.w	r3, r1, r2
 8000c86:	f1c2 0120 	rsb	r1, r2, #32
 8000c8a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c8e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c92:	ea41 0e03 	orr.w	lr, r1, r3
 8000c96:	4094      	lsls	r4, r2
 8000c98:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c9c:	0c21      	lsrs	r1, r4, #16
 8000c9e:	fbbe f6f8 	udiv	r6, lr, r8
 8000ca2:	fa1f f78c 	uxth.w	r7, ip
 8000ca6:	fb08 e316 	mls	r3, r8, r6, lr
 8000caa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cae:	fb06 f107 	mul.w	r1, r6, r7
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	d90a      	bls.n	8000ccc <__udivmoddi4+0x64>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cbe:	f080 811f 	bcs.w	8000f00 <__udivmoddi4+0x298>
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	f240 811c 	bls.w	8000f00 <__udivmoddi4+0x298>
 8000cc8:	3e02      	subs	r6, #2
 8000cca:	4463      	add	r3, ip
 8000ccc:	1a5b      	subs	r3, r3, r1
 8000cce:	b2a4      	uxth	r4, r4
 8000cd0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cd4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cd8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cdc:	fb00 f707 	mul.w	r7, r0, r7
 8000ce0:	42a7      	cmp	r7, r4
 8000ce2:	d90a      	bls.n	8000cfa <__udivmoddi4+0x92>
 8000ce4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ce8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cec:	f080 810a 	bcs.w	8000f04 <__udivmoddi4+0x29c>
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	f240 8107 	bls.w	8000f04 <__udivmoddi4+0x29c>
 8000cf6:	4464      	add	r4, ip
 8000cf8:	3802      	subs	r0, #2
 8000cfa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cfe:	1be4      	subs	r4, r4, r7
 8000d00:	2600      	movs	r6, #0
 8000d02:	b11d      	cbz	r5, 8000d0c <__udivmoddi4+0xa4>
 8000d04:	40d4      	lsrs	r4, r2
 8000d06:	2300      	movs	r3, #0
 8000d08:	e9c5 4300 	strd	r4, r3, [r5]
 8000d0c:	4631      	mov	r1, r6
 8000d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0xc2>
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	f000 80ef 	beq.w	8000efa <__udivmoddi4+0x292>
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d22:	4630      	mov	r0, r6
 8000d24:	4631      	mov	r1, r6
 8000d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2a:	fab3 f683 	clz	r6, r3
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d14a      	bne.n	8000dc8 <__udivmoddi4+0x160>
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d302      	bcc.n	8000d3c <__udivmoddi4+0xd4>
 8000d36:	4282      	cmp	r2, r0
 8000d38:	f200 80f9 	bhi.w	8000f2e <__udivmoddi4+0x2c6>
 8000d3c:	1a84      	subs	r4, r0, r2
 8000d3e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d42:	2001      	movs	r0, #1
 8000d44:	469e      	mov	lr, r3
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	d0e0      	beq.n	8000d0c <__udivmoddi4+0xa4>
 8000d4a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d4e:	e7dd      	b.n	8000d0c <__udivmoddi4+0xa4>
 8000d50:	b902      	cbnz	r2, 8000d54 <__udivmoddi4+0xec>
 8000d52:	deff      	udf	#255	; 0xff
 8000d54:	fab2 f282 	clz	r2, r2
 8000d58:	2a00      	cmp	r2, #0
 8000d5a:	f040 8092 	bne.w	8000e82 <__udivmoddi4+0x21a>
 8000d5e:	eba1 010c 	sub.w	r1, r1, ip
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f fe8c 	uxth.w	lr, ip
 8000d6a:	2601      	movs	r6, #1
 8000d6c:	0c20      	lsrs	r0, r4, #16
 8000d6e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d72:	fb07 1113 	mls	r1, r7, r3, r1
 8000d76:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7a:	fb0e f003 	mul.w	r0, lr, r3
 8000d7e:	4288      	cmp	r0, r1
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x12c>
 8000d82:	eb1c 0101 	adds.w	r1, ip, r1
 8000d86:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x12a>
 8000d8c:	4288      	cmp	r0, r1
 8000d8e:	f200 80cb 	bhi.w	8000f28 <__udivmoddi4+0x2c0>
 8000d92:	4643      	mov	r3, r8
 8000d94:	1a09      	subs	r1, r1, r0
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d9c:	fb07 1110 	mls	r1, r7, r0, r1
 8000da0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000da4:	fb0e fe00 	mul.w	lr, lr, r0
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d908      	bls.n	8000dbe <__udivmoddi4+0x156>
 8000dac:	eb1c 0404 	adds.w	r4, ip, r4
 8000db0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000db4:	d202      	bcs.n	8000dbc <__udivmoddi4+0x154>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f200 80bb 	bhi.w	8000f32 <__udivmoddi4+0x2ca>
 8000dbc:	4608      	mov	r0, r1
 8000dbe:	eba4 040e 	sub.w	r4, r4, lr
 8000dc2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dc6:	e79c      	b.n	8000d02 <__udivmoddi4+0x9a>
 8000dc8:	f1c6 0720 	rsb	r7, r6, #32
 8000dcc:	40b3      	lsls	r3, r6
 8000dce:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dd2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dd6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dda:	fa01 f306 	lsl.w	r3, r1, r6
 8000dde:	431c      	orrs	r4, r3
 8000de0:	40f9      	lsrs	r1, r7
 8000de2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000de6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dea:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dee:	0c20      	lsrs	r0, r4, #16
 8000df0:	fa1f fe8c 	uxth.w	lr, ip
 8000df4:	fb09 1118 	mls	r1, r9, r8, r1
 8000df8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfc:	fb08 f00e 	mul.w	r0, r8, lr
 8000e00:	4288      	cmp	r0, r1
 8000e02:	fa02 f206 	lsl.w	r2, r2, r6
 8000e06:	d90b      	bls.n	8000e20 <__udivmoddi4+0x1b8>
 8000e08:	eb1c 0101 	adds.w	r1, ip, r1
 8000e0c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e10:	f080 8088 	bcs.w	8000f24 <__udivmoddi4+0x2bc>
 8000e14:	4288      	cmp	r0, r1
 8000e16:	f240 8085 	bls.w	8000f24 <__udivmoddi4+0x2bc>
 8000e1a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e1e:	4461      	add	r1, ip
 8000e20:	1a09      	subs	r1, r1, r0
 8000e22:	b2a4      	uxth	r4, r4
 8000e24:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e28:	fb09 1110 	mls	r1, r9, r0, r1
 8000e2c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e30:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e34:	458e      	cmp	lr, r1
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x1e2>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e40:	d26c      	bcs.n	8000f1c <__udivmoddi4+0x2b4>
 8000e42:	458e      	cmp	lr, r1
 8000e44:	d96a      	bls.n	8000f1c <__udivmoddi4+0x2b4>
 8000e46:	3802      	subs	r0, #2
 8000e48:	4461      	add	r1, ip
 8000e4a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e4e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e52:	eba1 010e 	sub.w	r1, r1, lr
 8000e56:	42a1      	cmp	r1, r4
 8000e58:	46c8      	mov	r8, r9
 8000e5a:	46a6      	mov	lr, r4
 8000e5c:	d356      	bcc.n	8000f0c <__udivmoddi4+0x2a4>
 8000e5e:	d053      	beq.n	8000f08 <__udivmoddi4+0x2a0>
 8000e60:	b15d      	cbz	r5, 8000e7a <__udivmoddi4+0x212>
 8000e62:	ebb3 0208 	subs.w	r2, r3, r8
 8000e66:	eb61 010e 	sbc.w	r1, r1, lr
 8000e6a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e6e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e72:	40f1      	lsrs	r1, r6
 8000e74:	431f      	orrs	r7, r3
 8000e76:	e9c5 7100 	strd	r7, r1, [r5]
 8000e7a:	2600      	movs	r6, #0
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	f1c2 0320 	rsb	r3, r2, #32
 8000e86:	40d8      	lsrs	r0, r3
 8000e88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e8c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e90:	4091      	lsls	r1, r2
 8000e92:	4301      	orrs	r1, r0
 8000e94:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e98:	fa1f fe8c 	uxth.w	lr, ip
 8000e9c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ea0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ea4:	0c0b      	lsrs	r3, r1, #16
 8000ea6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eaa:	fb00 f60e 	mul.w	r6, r0, lr
 8000eae:	429e      	cmp	r6, r3
 8000eb0:	fa04 f402 	lsl.w	r4, r4, r2
 8000eb4:	d908      	bls.n	8000ec8 <__udivmoddi4+0x260>
 8000eb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eba:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ebe:	d22f      	bcs.n	8000f20 <__udivmoddi4+0x2b8>
 8000ec0:	429e      	cmp	r6, r3
 8000ec2:	d92d      	bls.n	8000f20 <__udivmoddi4+0x2b8>
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	4463      	add	r3, ip
 8000ec8:	1b9b      	subs	r3, r3, r6
 8000eca:	b289      	uxth	r1, r1
 8000ecc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ed0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ed4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed8:	fb06 f30e 	mul.w	r3, r6, lr
 8000edc:	428b      	cmp	r3, r1
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x28a>
 8000ee0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000ee8:	d216      	bcs.n	8000f18 <__udivmoddi4+0x2b0>
 8000eea:	428b      	cmp	r3, r1
 8000eec:	d914      	bls.n	8000f18 <__udivmoddi4+0x2b0>
 8000eee:	3e02      	subs	r6, #2
 8000ef0:	4461      	add	r1, ip
 8000ef2:	1ac9      	subs	r1, r1, r3
 8000ef4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ef8:	e738      	b.n	8000d6c <__udivmoddi4+0x104>
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e705      	b.n	8000d0c <__udivmoddi4+0xa4>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e3      	b.n	8000ccc <__udivmoddi4+0x64>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6f8      	b.n	8000cfa <__udivmoddi4+0x92>
 8000f08:	454b      	cmp	r3, r9
 8000f0a:	d2a9      	bcs.n	8000e60 <__udivmoddi4+0x1f8>
 8000f0c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f10:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7a3      	b.n	8000e60 <__udivmoddi4+0x1f8>
 8000f18:	4646      	mov	r6, r8
 8000f1a:	e7ea      	b.n	8000ef2 <__udivmoddi4+0x28a>
 8000f1c:	4620      	mov	r0, r4
 8000f1e:	e794      	b.n	8000e4a <__udivmoddi4+0x1e2>
 8000f20:	4640      	mov	r0, r8
 8000f22:	e7d1      	b.n	8000ec8 <__udivmoddi4+0x260>
 8000f24:	46d0      	mov	r8, sl
 8000f26:	e77b      	b.n	8000e20 <__udivmoddi4+0x1b8>
 8000f28:	3b02      	subs	r3, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	e732      	b.n	8000d94 <__udivmoddi4+0x12c>
 8000f2e:	4630      	mov	r0, r6
 8000f30:	e709      	b.n	8000d46 <__udivmoddi4+0xde>
 8000f32:	4464      	add	r4, ip
 8000f34:	3802      	subs	r0, #2
 8000f36:	e742      	b.n	8000dbe <__udivmoddi4+0x156>

08000f38 <__aeabi_idiv0>:
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop

08000f3c <toggleLD2>:
/* USER CODE BEGIN PFP */
//Redirect printf to UART
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

//define a function to toggle the LD2 LED in a certain pattern
void toggleLD2(uint32_t delay) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000f44:	2201      	movs	r2, #1
 8000f46:	2120      	movs	r1, #32
 8000f48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f4c:	f003 f8a4 	bl	8004098 <HAL_GPIO_WritePin>
  HAL_Delay(delay);
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f002 fded 	bl	8003b30 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2120      	movs	r1, #32
 8000f5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f5e:	f003 f89b 	bl	8004098 <HAL_GPIO_WritePin>
  HAL_Delay(delay);
 8000f62:	6878      	ldr	r0, [r7, #4]
 8000f64:	f002 fde4 	bl	8003b30 <HAL_Delay>
  //printf("Working\r\n");
}
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <HAL_TIM_IC_CaptureCallback>:

//interrupt handler for the timer
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f74:	b090      	sub	sp, #64	; 0x40
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	63f8      	str	r0, [r7, #60]	; 0x3c
  if (htim->Instance == TIM5) {
 8000f7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	4bb6      	ldr	r3, [pc, #728]	; (8001258 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 8000f80:	429a      	cmp	r2, r3
 8000f82:	f040 80fa 	bne.w	800117a <HAL_TIM_IC_CaptureCallback+0x20a>
      switch (htim->Channel) {
 8000f86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f88:	7f1b      	ldrb	r3, [r3, #28]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d07b      	beq.n	8001086 <HAL_TIM_IC_CaptureCallback+0x116>
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	f040 80ef 	bne.w	8001172 <HAL_TIM_IC_CaptureCallback+0x202>
        case HAL_TIM_ACTIVE_CHANNEL_2://right sensor
          if(timer_flag==0)
 8000f94:	4bb1      	ldr	r3, [pc, #708]	; (800125c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d113      	bne.n	8000fc4 <HAL_TIM_IC_CaptureCallback+0x54>
          {
            timer_1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000f9c:	2104      	movs	r1, #4
 8000f9e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8000fa0:	f005 f8ae 	bl	8006100 <HAL_TIM_ReadCapturedValue>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	633b      	str	r3, [r7, #48]	; 0x30
 8000faa:	637a      	str	r2, [r7, #52]	; 0x34
 8000fac:	4bac      	ldr	r3, [pc, #688]	; (8001260 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8000fae:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8000fb2:	e9c3 1200 	strd	r1, r2, [r3]
            //printf("Echo right counter tr1= %d\r\n",timer_1);
            timer_flag=1;
 8000fb6:	4ba9      	ldr	r3, [pc, #676]	; (800125c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8000fb8:	2201      	movs	r2, #1
 8000fba:	701a      	strb	r2, [r3, #0]
            timer_fin=0;
 8000fbc:	4ba9      	ldr	r3, [pc, #676]	; (8001264 <HAL_TIM_IC_CaptureCallback+0x2f4>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
 8000fc2:	e05b      	b.n	800107c <HAL_TIM_IC_CaptureCallback+0x10c>
          }
          else
          {
            timer_2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000fc4:	2104      	movs	r1, #4
 8000fc6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8000fc8:	f005 f89a 	bl	8006100 <HAL_TIM_ReadCapturedValue>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2200      	movs	r2, #0
 8000fd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fd2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000fd4:	4ba4      	ldr	r3, [pc, #656]	; (8001268 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 8000fd6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8000fda:	e9c3 1200 	strd	r1, r2, [r3]
            //printf("Echo right counter tr2= %d\r\n",timer_2);
            timer_flag=0;
 8000fde:	4b9f      	ldr	r3, [pc, #636]	; (800125c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	701a      	strb	r2, [r3, #0]
            timer_fin=1;
 8000fe4:	4b9f      	ldr	r3, [pc, #636]	; (8001264 <HAL_TIM_IC_CaptureCallback+0x2f4>)
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	701a      	strb	r2, [r3, #0]
            if(timer_1<timer_2)//if the timer is not overflowed
 8000fea:	4b9d      	ldr	r3, [pc, #628]	; (8001260 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8000fec:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ff0:	4b9d      	ldr	r3, [pc, #628]	; (8001268 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 8000ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff6:	4290      	cmp	r0, r2
 8000ff8:	eb71 0303 	sbcs.w	r3, r1, r3
 8000ffc:	d219      	bcs.n	8001032 <HAL_TIM_IC_CaptureCallback+0xc2>
            {
              cmr = (double)(timer_2 - timer_1) * 0.017;//340*100/1e6/2
 8000ffe:	4b9a      	ldr	r3, [pc, #616]	; (8001268 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 8001000:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001004:	4b96      	ldr	r3, [pc, #600]	; (8001260 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8001006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800100a:	1a84      	subs	r4, r0, r2
 800100c:	623c      	str	r4, [r7, #32]
 800100e:	eb61 0303 	sbc.w	r3, r1, r3
 8001012:	627b      	str	r3, [r7, #36]	; 0x24
 8001014:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001018:	f7ff fae0 	bl	80005dc <__aeabi_ul2d>
 800101c:	a38a      	add	r3, pc, #552	; (adr r3, 8001248 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 800101e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001022:	f7ff fb11 	bl	8000648 <__aeabi_dmul>
 8001026:	4602      	mov	r2, r0
 8001028:	460b      	mov	r3, r1
 800102a:	4990      	ldr	r1, [pc, #576]	; (800126c <HAL_TIM_IC_CaptureCallback+0x2fc>)
 800102c:	e9c1 2300 	strd	r2, r3, [r1]
 8001030:	e01d      	b.n	800106e <HAL_TIM_IC_CaptureCallback+0xfe>
            }
            else
            {
              cmr = (double)(timer_2 + 0xffffffff - timer_1) * 0.017;//340*100/1e6/2
 8001032:	4b8d      	ldr	r3, [pc, #564]	; (8001268 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 8001034:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001038:	4b89      	ldr	r3, [pc, #548]	; (8001260 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 800103a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103e:	ebb0 0802 	subs.w	r8, r0, r2
 8001042:	eb61 0903 	sbc.w	r9, r1, r3
 8001046:	f118 33ff 	adds.w	r3, r8, #4294967295	; 0xffffffff
 800104a:	61bb      	str	r3, [r7, #24]
 800104c:	f149 0300 	adc.w	r3, r9, #0
 8001050:	61fb      	str	r3, [r7, #28]
 8001052:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001056:	f7ff fac1 	bl	80005dc <__aeabi_ul2d>
 800105a:	a37b      	add	r3, pc, #492	; (adr r3, 8001248 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 800105c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001060:	f7ff faf2 	bl	8000648 <__aeabi_dmul>
 8001064:	4602      	mov	r2, r0
 8001066:	460b      	mov	r3, r1
 8001068:	4980      	ldr	r1, [pc, #512]	; (800126c <HAL_TIM_IC_CaptureCallback+0x2fc>)
 800106a:	e9c1 2300 	strd	r2, r3, [r1]
            }
            timer_1=0;
 800106e:	497c      	ldr	r1, [pc, #496]	; (8001260 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8001070:	f04f 0200 	mov.w	r2, #0
 8001074:	f04f 0300 	mov.w	r3, #0
 8001078:	e9c1 2300 	strd	r2, r3, [r1]
            //printf("Distance right = %.3f cm. \r\n",  cmr);
          }
          //printf("Echo right: t1= %.3f us,  t2= %.3f us\r",timer_1*10, timer_2*10);
          HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 800107c:	2104      	movs	r1, #4
 800107e:	487c      	ldr	r0, [pc, #496]	; (8001270 <HAL_TIM_IC_CaptureCallback+0x300>)
 8001080:	f004 faa8 	bl	80055d4 <HAL_TIM_IC_Start_IT>
          break;
 8001084:	e07a      	b.n	800117c <HAL_TIM_IC_CaptureCallback+0x20c>

        case HAL_TIM_ACTIVE_CHANNEL_1://left sensor
          if(timel_flag==0)
 8001086:	4b7b      	ldr	r3, [pc, #492]	; (8001274 <HAL_TIM_IC_CaptureCallback+0x304>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d113      	bne.n	80010b6 <HAL_TIM_IC_CaptureCallback+0x146>
          {
            timel_1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800108e:	2100      	movs	r1, #0
 8001090:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001092:	f005 f835 	bl	8006100 <HAL_TIM_ReadCapturedValue>
 8001096:	4603      	mov	r3, r0
 8001098:	2200      	movs	r2, #0
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	617a      	str	r2, [r7, #20]
 800109e:	4b76      	ldr	r3, [pc, #472]	; (8001278 <HAL_TIM_IC_CaptureCallback+0x308>)
 80010a0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80010a4:	e9c3 1200 	strd	r1, r2, [r3]
            //printf("Echo left counter tl1= %d\r\n",timel_1);
            timel_flag=1;
 80010a8:	4b72      	ldr	r3, [pc, #456]	; (8001274 <HAL_TIM_IC_CaptureCallback+0x304>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	701a      	strb	r2, [r3, #0]
            timel_fin=0;
 80010ae:	4b73      	ldr	r3, [pc, #460]	; (800127c <HAL_TIM_IC_CaptureCallback+0x30c>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	701a      	strb	r2, [r3, #0]
 80010b4:	e058      	b.n	8001168 <HAL_TIM_IC_CaptureCallback+0x1f8>
          }
          else
          {
            timel_2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80010b6:	2100      	movs	r1, #0
 80010b8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80010ba:	f005 f821 	bl	8006100 <HAL_TIM_ReadCapturedValue>
 80010be:	4603      	mov	r3, r0
 80010c0:	2200      	movs	r2, #0
 80010c2:	60bb      	str	r3, [r7, #8]
 80010c4:	60fa      	str	r2, [r7, #12]
 80010c6:	4b6e      	ldr	r3, [pc, #440]	; (8001280 <HAL_TIM_IC_CaptureCallback+0x310>)
 80010c8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80010cc:	e9c3 1200 	strd	r1, r2, [r3]
            //printf("Echo left counter tl2= %d\r\n",timel_2);
            timel_flag=0;
 80010d0:	4b68      	ldr	r3, [pc, #416]	; (8001274 <HAL_TIM_IC_CaptureCallback+0x304>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	701a      	strb	r2, [r3, #0]
            timel_fin=1;
 80010d6:	4b69      	ldr	r3, [pc, #420]	; (800127c <HAL_TIM_IC_CaptureCallback+0x30c>)
 80010d8:	2201      	movs	r2, #1
 80010da:	701a      	strb	r2, [r3, #0]
            if(timel_1<timel_2)//if the timer is not overflowed
 80010dc:	4b66      	ldr	r3, [pc, #408]	; (8001278 <HAL_TIM_IC_CaptureCallback+0x308>)
 80010de:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010e2:	4b67      	ldr	r3, [pc, #412]	; (8001280 <HAL_TIM_IC_CaptureCallback+0x310>)
 80010e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e8:	4290      	cmp	r0, r2
 80010ea:	eb71 0303 	sbcs.w	r3, r1, r3
 80010ee:	d219      	bcs.n	8001124 <HAL_TIM_IC_CaptureCallback+0x1b4>
            {
              cml = (double)(timel_2 - timel_1) * 0.017;//340*100/1e6/2
 80010f0:	4b63      	ldr	r3, [pc, #396]	; (8001280 <HAL_TIM_IC_CaptureCallback+0x310>)
 80010f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010f6:	4b60      	ldr	r3, [pc, #384]	; (8001278 <HAL_TIM_IC_CaptureCallback+0x308>)
 80010f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fc:	1a84      	subs	r4, r0, r2
 80010fe:	603c      	str	r4, [r7, #0]
 8001100:	eb61 0303 	sbc.w	r3, r1, r3
 8001104:	607b      	str	r3, [r7, #4]
 8001106:	e9d7 0100 	ldrd	r0, r1, [r7]
 800110a:	f7ff fa67 	bl	80005dc <__aeabi_ul2d>
 800110e:	a34e      	add	r3, pc, #312	; (adr r3, 8001248 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8001110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001114:	f7ff fa98 	bl	8000648 <__aeabi_dmul>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	4959      	ldr	r1, [pc, #356]	; (8001284 <HAL_TIM_IC_CaptureCallback+0x314>)
 800111e:	e9c1 2300 	strd	r2, r3, [r1]
 8001122:	e01a      	b.n	800115a <HAL_TIM_IC_CaptureCallback+0x1ea>
            }
            else
            {
              cml = (double)(timel_2 + 0xffffffff - timel_1) * 0.017;//340*100/1e6/2
 8001124:	4b56      	ldr	r3, [pc, #344]	; (8001280 <HAL_TIM_IC_CaptureCallback+0x310>)
 8001126:	e9d3 0100 	ldrd	r0, r1, [r3]
 800112a:	4b53      	ldr	r3, [pc, #332]	; (8001278 <HAL_TIM_IC_CaptureCallback+0x308>)
 800112c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001130:	1a84      	subs	r4, r0, r2
 8001132:	eb61 0503 	sbc.w	r5, r1, r3
 8001136:	f114 3aff 	adds.w	sl, r4, #4294967295	; 0xffffffff
 800113a:	f145 0b00 	adc.w	fp, r5, #0
 800113e:	4650      	mov	r0, sl
 8001140:	4659      	mov	r1, fp
 8001142:	f7ff fa4b 	bl	80005dc <__aeabi_ul2d>
 8001146:	a340      	add	r3, pc, #256	; (adr r3, 8001248 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8001148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800114c:	f7ff fa7c 	bl	8000648 <__aeabi_dmul>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	494b      	ldr	r1, [pc, #300]	; (8001284 <HAL_TIM_IC_CaptureCallback+0x314>)
 8001156:	e9c1 2300 	strd	r2, r3, [r1]
            }
            timel_1=0;
 800115a:	4947      	ldr	r1, [pc, #284]	; (8001278 <HAL_TIM_IC_CaptureCallback+0x308>)
 800115c:	f04f 0200 	mov.w	r2, #0
 8001160:	f04f 0300 	mov.w	r3, #0
 8001164:	e9c1 2300 	strd	r2, r3, [r1]
          }
          //printf("Echo left: t1= %.3f us,  t2= %.3f us\r",timel_1*10, timel_2*10);
          //printf("Distance left = %.3f cm. \r\n",  cml);
          HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8001168:	2100      	movs	r1, #0
 800116a:	4841      	ldr	r0, [pc, #260]	; (8001270 <HAL_TIM_IC_CaptureCallback+0x300>)
 800116c:	f004 fa32 	bl	80055d4 <HAL_TIM_IC_Start_IT>
          break;
 8001170:	e004      	b.n	800117c <HAL_TIM_IC_CaptureCallback+0x20c>
        default:
          printf("Error timer channel.\r\n");
 8001172:	4845      	ldr	r0, [pc, #276]	; (8001288 <HAL_TIM_IC_CaptureCallback+0x318>)
 8001174:	f007 fc0c 	bl	8008990 <puts>
          break;
 8001178:	e000      	b.n	800117c <HAL_TIM_IC_CaptureCallback+0x20c>
      }
    }
 800117a:	bf00      	nop
  if (htim->Instance == TIM4) {
 800117c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a42      	ldr	r2, [pc, #264]	; (800128c <HAL_TIM_IC_CaptureCallback+0x31c>)
 8001182:	4293      	cmp	r3, r2
 8001184:	f040 8090 	bne.w	80012a8 <HAL_TIM_IC_CaptureCallback+0x338>
    switch (htim->Channel) {
 8001188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800118a:	7f1b      	ldrb	r3, [r3, #28]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d154      	bne.n	800123a <HAL_TIM_IC_CaptureCallback+0x2ca>
        case HAL_TIM_ACTIVE_CHANNEL_1://right sensor
          if(timef_flag==0)
 8001190:	4b3f      	ldr	r3, [pc, #252]	; (8001290 <HAL_TIM_IC_CaptureCallback+0x320>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d10d      	bne.n	80011b4 <HAL_TIM_IC_CaptureCallback+0x244>
          {
            timef_1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001198:	2100      	movs	r1, #0
 800119a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800119c:	f004 ffb0 	bl	8006100 <HAL_TIM_ReadCapturedValue>
 80011a0:	4603      	mov	r3, r0
 80011a2:	4a3c      	ldr	r2, [pc, #240]	; (8001294 <HAL_TIM_IC_CaptureCallback+0x324>)
 80011a4:	6013      	str	r3, [r2, #0]
            //printf("Echo front: tf1= %d us\r",timef_1*10);
            timef_flag=1;
 80011a6:	4b3a      	ldr	r3, [pc, #232]	; (8001290 <HAL_TIM_IC_CaptureCallback+0x320>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	701a      	strb	r2, [r3, #0]
            timef_fin=0;
 80011ac:	4b3a      	ldr	r3, [pc, #232]	; (8001298 <HAL_TIM_IC_CaptureCallback+0x328>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	701a      	strb	r2, [r3, #0]
 80011b2:	e03d      	b.n	8001230 <HAL_TIM_IC_CaptureCallback+0x2c0>
          }
          else
          {
            timef_2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80011b4:	2100      	movs	r1, #0
 80011b6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80011b8:	f004 ffa2 	bl	8006100 <HAL_TIM_ReadCapturedValue>
 80011bc:	4603      	mov	r3, r0
 80011be:	4a37      	ldr	r2, [pc, #220]	; (800129c <HAL_TIM_IC_CaptureCallback+0x32c>)
 80011c0:	6013      	str	r3, [r2, #0]
            timef_flag=0;
 80011c2:	4b33      	ldr	r3, [pc, #204]	; (8001290 <HAL_TIM_IC_CaptureCallback+0x320>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	701a      	strb	r2, [r3, #0]
            timef_fin=1;
 80011c8:	4b33      	ldr	r3, [pc, #204]	; (8001298 <HAL_TIM_IC_CaptureCallback+0x328>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	701a      	strb	r2, [r3, #0]
            if(timef_1<timef_2)//if the timer is not overflowed
 80011ce:	4b31      	ldr	r3, [pc, #196]	; (8001294 <HAL_TIM_IC_CaptureCallback+0x324>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	4b32      	ldr	r3, [pc, #200]	; (800129c <HAL_TIM_IC_CaptureCallback+0x32c>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d212      	bcs.n	8001200 <HAL_TIM_IC_CaptureCallback+0x290>
            {
              cmf = (double)(timef_2 - timef_1) * 3.4;//340*100/5e3/2
 80011da:	4b30      	ldr	r3, [pc, #192]	; (800129c <HAL_TIM_IC_CaptureCallback+0x32c>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	4b2d      	ldr	r3, [pc, #180]	; (8001294 <HAL_TIM_IC_CaptureCallback+0x324>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff f9b5 	bl	8000554 <__aeabi_ui2d>
 80011ea:	a319      	add	r3, pc, #100	; (adr r3, 8001250 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 80011ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f0:	f7ff fa2a 	bl	8000648 <__aeabi_dmul>
 80011f4:	4602      	mov	r2, r0
 80011f6:	460b      	mov	r3, r1
 80011f8:	4929      	ldr	r1, [pc, #164]	; (80012a0 <HAL_TIM_IC_CaptureCallback+0x330>)
 80011fa:	e9c1 2300 	strd	r2, r3, [r1]
 80011fe:	e014      	b.n	800122a <HAL_TIM_IC_CaptureCallback+0x2ba>
            }
            else
            {
              cmf = (double)(timef_2 + 0xffff - timef_1) * 3.4;//340*100/5e3/2
 8001200:	4b26      	ldr	r3, [pc, #152]	; (800129c <HAL_TIM_IC_CaptureCallback+0x32c>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	4b23      	ldr	r3, [pc, #140]	; (8001294 <HAL_TIM_IC_CaptureCallback+0x324>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800120e:	33ff      	adds	r3, #255	; 0xff
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff f99f 	bl	8000554 <__aeabi_ui2d>
 8001216:	a30e      	add	r3, pc, #56	; (adr r3, 8001250 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 8001218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800121c:	f7ff fa14 	bl	8000648 <__aeabi_dmul>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	491e      	ldr	r1, [pc, #120]	; (80012a0 <HAL_TIM_IC_CaptureCallback+0x330>)
 8001226:	e9c1 2300 	strd	r2, r3, [r1]
            }
            timef_1=0;
 800122a:	4b1a      	ldr	r3, [pc, #104]	; (8001294 <HAL_TIM_IC_CaptureCallback+0x324>)
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
          }
          //printf("Echo front: t= %.3f us\r\n",timel_1*10, timer_2*10);
          //printf("Distance front = %.3f cm. \r\n",  cmf);
          HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001230:	2100      	movs	r1, #0
 8001232:	481c      	ldr	r0, [pc, #112]	; (80012a4 <HAL_TIM_IC_CaptureCallback+0x334>)
 8001234:	f004 f9ce 	bl	80055d4 <HAL_TIM_IC_Start_IT>
          break;
 8001238:	e037      	b.n	80012aa <HAL_TIM_IC_CaptureCallback+0x33a>
        default:
          printf("Error timer channel.\r\n");
 800123a:	4813      	ldr	r0, [pc, #76]	; (8001288 <HAL_TIM_IC_CaptureCallback+0x318>)
 800123c:	f007 fba8 	bl	8008990 <puts>
          break;
 8001240:	e033      	b.n	80012aa <HAL_TIM_IC_CaptureCallback+0x33a>
 8001242:	bf00      	nop
 8001244:	f3af 8000 	nop.w
 8001248:	b020c49c 	.word	0xb020c49c
 800124c:	3f916872 	.word	0x3f916872
 8001250:	33333333 	.word	0x33333333
 8001254:	400b3333 	.word	0x400b3333
 8001258:	40000c00 	.word	0x40000c00
 800125c:	20000620 	.word	0x20000620
 8001260:	20000628 	.word	0x20000628
 8001264:	20000621 	.word	0x20000621
 8001268:	20000630 	.word	0x20000630
 800126c:	20000638 	.word	0x20000638
 8001270:	200005b8 	.word	0x200005b8
 8001274:	20000604 	.word	0x20000604
 8001278:	20000608 	.word	0x20000608
 800127c:	20000605 	.word	0x20000605
 8001280:	20000610 	.word	0x20000610
 8001284:	20000618 	.word	0x20000618
 8001288:	0800ab10 	.word	0x0800ab10
 800128c:	40000800 	.word	0x40000800
 8001290:	20000640 	.word	0x20000640
 8001294:	20000644 	.word	0x20000644
 8001298:	20000641 	.word	0x20000641
 800129c:	20000648 	.word	0x20000648
 80012a0:	20000650 	.word	0x20000650
 80012a4:	2000056c 	.word	0x2000056c
    }
  }
 80012a8:	bf00      	nop
}
 80012aa:	bf00      	nop
 80012ac:	3740      	adds	r7, #64	; 0x40
 80012ae:	46bd      	mov	sp, r7
 80012b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080012b4 <drive>:
  HAL_GPIO_WritePin(ldg_GPIO_Port, ldg_Pin,GPIO_PIN_RESET);
  HAL_Delay(delay);
}

void drive ()
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
  //Transfer int to char for output
    char outputstr [11];
    outputstr [0] = 0x90;
 80012ba:	2390      	movs	r3, #144	; 0x90
 80012bc:	713b      	strb	r3, [r7, #4]
    outputstr [1] = xflag;
 80012be:	4b33      	ldr	r3, [pc, #204]	; (800138c <drive+0xd8>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	717b      	strb	r3, [r7, #5]
    outputstr [2] = xspeed / 10;
 80012c4:	4b32      	ldr	r3, [pc, #200]	; (8001390 <drive+0xdc>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	4a32      	ldr	r2, [pc, #200]	; (8001394 <drive+0xe0>)
 80012ca:	fba2 2303 	umull	r2, r3, r2, r3
 80012ce:	08db      	lsrs	r3, r3, #3
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	71bb      	strb	r3, [r7, #6]
    outputstr [3] = xspeed % 10;
 80012d4:	4b2e      	ldr	r3, [pc, #184]	; (8001390 <drive+0xdc>)
 80012d6:	781a      	ldrb	r2, [r3, #0]
 80012d8:	4b2e      	ldr	r3, [pc, #184]	; (8001394 <drive+0xe0>)
 80012da:	fba3 1302 	umull	r1, r3, r3, r2
 80012de:	08d9      	lsrs	r1, r3, #3
 80012e0:	460b      	mov	r3, r1
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	440b      	add	r3, r1
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	71fb      	strb	r3, [r7, #7]
    outputstr [4] = yflag;
 80012ee:	4b2a      	ldr	r3, [pc, #168]	; (8001398 <drive+0xe4>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	723b      	strb	r3, [r7, #8]
    outputstr [5] = yspeed / 10;
 80012f4:	4b29      	ldr	r3, [pc, #164]	; (800139c <drive+0xe8>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	4a26      	ldr	r2, [pc, #152]	; (8001394 <drive+0xe0>)
 80012fa:	fba2 2303 	umull	r2, r3, r2, r3
 80012fe:	08db      	lsrs	r3, r3, #3
 8001300:	b2db      	uxtb	r3, r3
 8001302:	727b      	strb	r3, [r7, #9]
    outputstr [6] = yspeed % 10;
 8001304:	4b25      	ldr	r3, [pc, #148]	; (800139c <drive+0xe8>)
 8001306:	781a      	ldrb	r2, [r3, #0]
 8001308:	4b22      	ldr	r3, [pc, #136]	; (8001394 <drive+0xe0>)
 800130a:	fba3 1302 	umull	r1, r3, r3, r2
 800130e:	08d9      	lsrs	r1, r3, #3
 8001310:	460b      	mov	r3, r1
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	440b      	add	r3, r1
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	b2db      	uxtb	r3, r3
 800131c:	72bb      	strb	r3, [r7, #10]
    outputstr [7] = wflag;
 800131e:	4b20      	ldr	r3, [pc, #128]	; (80013a0 <drive+0xec>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	72fb      	strb	r3, [r7, #11]
    outputstr [8] = wspeed / 100;
 8001324:	4b1f      	ldr	r3, [pc, #124]	; (80013a4 <drive+0xf0>)
 8001326:	881b      	ldrh	r3, [r3, #0]
 8001328:	4a1f      	ldr	r2, [pc, #124]	; (80013a8 <drive+0xf4>)
 800132a:	fba2 2303 	umull	r2, r3, r2, r3
 800132e:	095b      	lsrs	r3, r3, #5
 8001330:	b29b      	uxth	r3, r3
 8001332:	b2db      	uxtb	r3, r3
 8001334:	733b      	strb	r3, [r7, #12]
    outputstr [9] = wspeed % 100 / 10;
 8001336:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <drive+0xf0>)
 8001338:	881b      	ldrh	r3, [r3, #0]
 800133a:	4a1b      	ldr	r2, [pc, #108]	; (80013a8 <drive+0xf4>)
 800133c:	fba2 1203 	umull	r1, r2, r2, r3
 8001340:	0952      	lsrs	r2, r2, #5
 8001342:	2164      	movs	r1, #100	; 0x64
 8001344:	fb01 f202 	mul.w	r2, r1, r2
 8001348:	1a9b      	subs	r3, r3, r2
 800134a:	b29b      	uxth	r3, r3
 800134c:	4a11      	ldr	r2, [pc, #68]	; (8001394 <drive+0xe0>)
 800134e:	fba2 2303 	umull	r2, r3, r2, r3
 8001352:	08db      	lsrs	r3, r3, #3
 8001354:	b29b      	uxth	r3, r3
 8001356:	b2db      	uxtb	r3, r3
 8001358:	737b      	strb	r3, [r7, #13]
    outputstr [10] = wspeed % 10;
 800135a:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <drive+0xf0>)
 800135c:	881a      	ldrh	r2, [r3, #0]
 800135e:	4b0d      	ldr	r3, [pc, #52]	; (8001394 <drive+0xe0>)
 8001360:	fba3 1302 	umull	r1, r3, r3, r2
 8001364:	08d9      	lsrs	r1, r3, #3
 8001366:	460b      	mov	r3, r1
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	440b      	add	r3, r1
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	b29b      	uxth	r3, r3
 8001372:	b2db      	uxtb	r3, r3
 8001374:	73bb      	strb	r3, [r7, #14]
    //Transmit the instruction to the motor driver
    HAL_UART_Transmit(&huart4, (uint8_t*)outputstr, 11, 100);
 8001376:	1d39      	adds	r1, r7, #4
 8001378:	2364      	movs	r3, #100	; 0x64
 800137a:	220b      	movs	r2, #11
 800137c:	480b      	ldr	r0, [pc, #44]	; (80013ac <drive+0xf8>)
 800137e:	f005 fec7 	bl	8007110 <HAL_UART_Transmit>
}
 8001382:	bf00      	nop
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	200007e9 	.word	0x200007e9
 8001390:	200007e8 	.word	0x200007e8
 8001394:	cccccccd 	.word	0xcccccccd
 8001398:	200007eb 	.word	0x200007eb
 800139c:	200007ea 	.word	0x200007ea
 80013a0:	200007ee 	.word	0x200007ee
 80013a4:	200007ec 	.word	0x200007ec
 80013a8:	51eb851f 	.word	0x51eb851f
 80013ac:	20000294 	.word	0x20000294

080013b0 <Left>:
  yspeed=speed;
  yflag=2;
}

void Left(uint8_t speed)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
  yspeed=speed;
 80013ba:	4a06      	ldr	r2, [pc, #24]	; (80013d4 <Left+0x24>)
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	7013      	strb	r3, [r2, #0]
  yflag=1;
 80013c0:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <Left+0x28>)
 80013c2:	2201      	movs	r2, #1
 80013c4:	701a      	strb	r2, [r3, #0]
}
 80013c6:	bf00      	nop
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	200007ea 	.word	0x200007ea
 80013d8:	200007eb 	.word	0x200007eb

080013dc <Forward>:

void Forward(uint8_t speed)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]
  xspeed=speed;
 80013e6:	4a09      	ldr	r2, [pc, #36]	; (800140c <Forward+0x30>)
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	7013      	strb	r3, [r2, #0]
  yspeed=speed;
 80013ec:	4a08      	ldr	r2, [pc, #32]	; (8001410 <Forward+0x34>)
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	7013      	strb	r3, [r2, #0]
  xflag=2;
 80013f2:	4b08      	ldr	r3, [pc, #32]	; (8001414 <Forward+0x38>)
 80013f4:	2202      	movs	r2, #2
 80013f6:	701a      	strb	r2, [r3, #0]
  yflag=2;
 80013f8:	4b07      	ldr	r3, [pc, #28]	; (8001418 <Forward+0x3c>)
 80013fa:	2202      	movs	r2, #2
 80013fc:	701a      	strb	r2, [r3, #0]
}
 80013fe:	bf00      	nop
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	200007e8 	.word	0x200007e8
 8001410:	200007ea 	.word	0x200007ea
 8001414:	200007e9 	.word	0x200007e9
 8001418:	200007eb 	.word	0x200007eb

0800141c <Turn_Left>:
  xflag=1;
  yflag=1;
}

void Turn_Left(uint16_t speed)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	80fb      	strh	r3, [r7, #6]
  xspeed=xspeed-speed;
 8001426:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <Turn_Left+0x3c>)
 8001428:	781a      	ldrb	r2, [r3, #0]
 800142a:	88fb      	ldrh	r3, [r7, #6]
 800142c:	b2db      	uxtb	r3, r3
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	b2da      	uxtb	r2, r3
 8001432:	4b09      	ldr	r3, [pc, #36]	; (8001458 <Turn_Left+0x3c>)
 8001434:	701a      	strb	r2, [r3, #0]
  yspeed=xspeed+speed;
 8001436:	88fb      	ldrh	r3, [r7, #6]
 8001438:	b2da      	uxtb	r2, r3
 800143a:	4b07      	ldr	r3, [pc, #28]	; (8001458 <Turn_Left+0x3c>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	4413      	add	r3, r2
 8001440:	b2da      	uxtb	r2, r3
 8001442:	4b06      	ldr	r3, [pc, #24]	; (800145c <Turn_Left+0x40>)
 8001444:	701a      	strb	r2, [r3, #0]
  wflag=0;
 8001446:	4b06      	ldr	r3, [pc, #24]	; (8001460 <Turn_Left+0x44>)
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	200007e8 	.word	0x200007e8
 800145c:	200007ea 	.word	0x200007ea
 8001460:	200007ee 	.word	0x200007ee

08001464 <Turn_Right>:

void Turn_Right(uint16_t speed)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	80fb      	strh	r3, [r7, #6]
  xspeed=xspeed+speed;
 800146e:	88fb      	ldrh	r3, [r7, #6]
 8001470:	b2da      	uxtb	r2, r3
 8001472:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <Turn_Right+0x3c>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	4413      	add	r3, r2
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <Turn_Right+0x3c>)
 800147c:	701a      	strb	r2, [r3, #0]
  yspeed=xspeed-speed;
 800147e:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <Turn_Right+0x3c>)
 8001480:	781a      	ldrb	r2, [r3, #0]
 8001482:	88fb      	ldrh	r3, [r7, #6]
 8001484:	b2db      	uxtb	r3, r3
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	b2da      	uxtb	r2, r3
 800148a:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <Turn_Right+0x40>)
 800148c:	701a      	strb	r2, [r3, #0]
  wflag=1;
 800148e:	4b06      	ldr	r3, [pc, #24]	; (80014a8 <Turn_Right+0x44>)
 8001490:	2201      	movs	r2, #1
 8001492:	701a      	strb	r2, [r3, #0]

}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	200007e8 	.word	0x200007e8
 80014a4:	200007ea 	.word	0x200007ea
 80014a8:	200007ee 	.word	0x200007ee

080014ac <Alignment>:

void Alignment(double cmleft, double cmright)
{
 80014ac:	b5b0      	push	{r4, r5, r7, lr}
 80014ae:	b088      	sub	sp, #32
 80014b0:	af02      	add	r7, sp, #8
 80014b2:	ed87 0b02 	vstr	d0, [r7, #8]
 80014b6:	ed87 1b00 	vstr	d1, [r7]
  cmleft+=3;
 80014ba:	f04f 0200 	mov.w	r2, #0
 80014be:	4b8b      	ldr	r3, [pc, #556]	; (80016ec <Alignment+0x240>)
 80014c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014c4:	f7fe ff0a 	bl	80002dc <__adddf3>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	e9c7 2302 	strd	r2, r3, [r7, #8]
  printf("Distance left = %.3f cm, Distance right = %.3f cm.\r\n", cmleft, cmright);
 80014d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80014d4:	e9cd 2300 	strd	r2, r3, [sp]
 80014d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80014dc:	4884      	ldr	r0, [pc, #528]	; (80016f0 <Alignment+0x244>)
 80014de:	f007 f9d1 	bl	8008884 <iprintf>
  Inputultra = cmleft-cmright;
 80014e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80014e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014ea:	f7fe fef5 	bl	80002d8 <__aeabi_dsub>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	4980      	ldr	r1, [pc, #512]	; (80016f4 <Alignment+0x248>)
 80014f4:	e9c1 2300 	strd	r2, r3, [r1]
  Inputdistance = (cmleft + cmright) / 2;
 80014f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80014fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001500:	f7fe feec 	bl	80002dc <__adddf3>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	4610      	mov	r0, r2
 800150a:	4619      	mov	r1, r3
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001514:	f7ff f9c2 	bl	800089c <__aeabi_ddiv>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	4976      	ldr	r1, [pc, #472]	; (80016f8 <Alignment+0x24c>)
 800151e:	e9c1 2300 	strd	r2, r3, [r1]
  //if (PID_Compute(&myPIDdistance)==_FALSE)
  //  printf("PID_Compute for distance error\r\n");

  //printf("Outputdistance = %.3f\r\n", Outputdistance);
  //myPIDdistance.Compute();
    if(Inputdistance < 15)
 8001522:	4b75      	ldr	r3, [pc, #468]	; (80016f8 <Alignment+0x24c>)
 8001524:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001528:	f04f 0200 	mov.w	r2, #0
 800152c:	4b73      	ldr	r3, [pc, #460]	; (80016fc <Alignment+0x250>)
 800152e:	f7ff fafd 	bl	8000b2c <__aeabi_dcmplt>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d037      	beq.n	80015a8 <Alignment+0xfc>
    {
      //go left
      printf("Too close to wall\r\n");
 8001538:	4871      	ldr	r0, [pc, #452]	; (8001700 <Alignment+0x254>)
 800153a:	f007 fa29 	bl	8008990 <puts>
      HAL_GPIO_WritePin(ldr_GPIO_Port,ldr_Pin,GPIO_PIN_SET);
 800153e:	2201      	movs	r2, #1
 8001540:	2102      	movs	r1, #2
 8001542:	4870      	ldr	r0, [pc, #448]	; (8001704 <Alignment+0x258>)
 8001544:	f002 fda8 	bl	8004098 <HAL_GPIO_WritePin>
      for(uint8_t i =0; i<=4;i++)
 8001548:	2300      	movs	r3, #0
 800154a:	75fb      	strb	r3, [r7, #23]
 800154c:	e00e      	b.n	800156c <Alignment+0xc0>
      {
      Forward(10);
 800154e:	200a      	movs	r0, #10
 8001550:	f7ff ff44 	bl	80013dc <Forward>
      Turn_Left(10);
 8001554:	200a      	movs	r0, #10
 8001556:	f7ff ff61 	bl	800141c <Turn_Left>
      drive();
 800155a:	f7ff feab 	bl	80012b4 <drive>
      HAL_Delay(500);
 800155e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001562:	f002 fae5 	bl	8003b30 <HAL_Delay>
      for(uint8_t i =0; i<=4;i++)
 8001566:	7dfb      	ldrb	r3, [r7, #23]
 8001568:	3301      	adds	r3, #1
 800156a:	75fb      	strb	r3, [r7, #23]
 800156c:	7dfb      	ldrb	r3, [r7, #23]
 800156e:	2b04      	cmp	r3, #4
 8001570:	d9ed      	bls.n	800154e <Alignment+0xa2>
      }
      for(uint8_t i =0; i<=1;i++)
 8001572:	2300      	movs	r3, #0
 8001574:	75bb      	strb	r3, [r7, #22]
 8001576:	e00e      	b.n	8001596 <Alignment+0xea>
      {
      Forward(10);
 8001578:	200a      	movs	r0, #10
 800157a:	f7ff ff2f 	bl	80013dc <Forward>
      Turn_Left(0);
 800157e:	2000      	movs	r0, #0
 8001580:	f7ff ff4c 	bl	800141c <Turn_Left>
      drive();
 8001584:	f7ff fe96 	bl	80012b4 <drive>
      HAL_Delay(500);
 8001588:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800158c:	f002 fad0 	bl	8003b30 <HAL_Delay>
      for(uint8_t i =0; i<=1;i++)
 8001590:	7dbb      	ldrb	r3, [r7, #22]
 8001592:	3301      	adds	r3, #1
 8001594:	75bb      	strb	r3, [r7, #22]
 8001596:	7dbb      	ldrb	r3, [r7, #22]
 8001598:	2b01      	cmp	r3, #1
 800159a:	d9ed      	bls.n	8001578 <Alignment+0xcc>
      }
      HAL_GPIO_WritePin(ldr_GPIO_Port,ldr_Pin,GPIO_PIN_RESET);
 800159c:	2200      	movs	r2, #0
 800159e:	2102      	movs	r1, #2
 80015a0:	4858      	ldr	r0, [pc, #352]	; (8001704 <Alignment+0x258>)
 80015a2:	f002 fd79 	bl	8004098 <HAL_GPIO_WritePin>
 80015a6:	e045      	b.n	8001634 <Alignment+0x188>
    }
    else
    {
      if(Inputdistance > 30)
 80015a8:	4b53      	ldr	r3, [pc, #332]	; (80016f8 <Alignment+0x24c>)
 80015aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015ae:	f04f 0200 	mov.w	r2, #0
 80015b2:	4b55      	ldr	r3, [pc, #340]	; (8001708 <Alignment+0x25c>)
 80015b4:	f7ff fad8 	bl	8000b68 <__aeabi_dcmpgt>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d037      	beq.n	800162e <Alignment+0x182>
      {
        //go right
        printf("Too far from wall\r\n");
 80015be:	4853      	ldr	r0, [pc, #332]	; (800170c <Alignment+0x260>)
 80015c0:	f007 f9e6 	bl	8008990 <puts>
        HAL_GPIO_WritePin(ldg_GPIO_Port,ldg_Pin,GPIO_PIN_SET);
 80015c4:	2201      	movs	r2, #1
 80015c6:	2104      	movs	r1, #4
 80015c8:	484e      	ldr	r0, [pc, #312]	; (8001704 <Alignment+0x258>)
 80015ca:	f002 fd65 	bl	8004098 <HAL_GPIO_WritePin>
        for(uint8_t i =0; i<=4;i++)
 80015ce:	2300      	movs	r3, #0
 80015d0:	757b      	strb	r3, [r7, #21]
 80015d2:	e00e      	b.n	80015f2 <Alignment+0x146>
        {
        Forward(10);
 80015d4:	200a      	movs	r0, #10
 80015d6:	f7ff ff01 	bl	80013dc <Forward>
        Turn_Right(10);
 80015da:	200a      	movs	r0, #10
 80015dc:	f7ff ff42 	bl	8001464 <Turn_Right>
        drive();
 80015e0:	f7ff fe68 	bl	80012b4 <drive>
        HAL_Delay(500);
 80015e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015e8:	f002 faa2 	bl	8003b30 <HAL_Delay>
        for(uint8_t i =0; i<=4;i++)
 80015ec:	7d7b      	ldrb	r3, [r7, #21]
 80015ee:	3301      	adds	r3, #1
 80015f0:	757b      	strb	r3, [r7, #21]
 80015f2:	7d7b      	ldrb	r3, [r7, #21]
 80015f4:	2b04      	cmp	r3, #4
 80015f6:	d9ed      	bls.n	80015d4 <Alignment+0x128>
        }
        for(uint8_t i =0; i<=1;i++)
 80015f8:	2300      	movs	r3, #0
 80015fa:	753b      	strb	r3, [r7, #20]
 80015fc:	e00e      	b.n	800161c <Alignment+0x170>
        {
        Forward(10);
 80015fe:	200a      	movs	r0, #10
 8001600:	f7ff feec 	bl	80013dc <Forward>
        Turn_Right(0);
 8001604:	2000      	movs	r0, #0
 8001606:	f7ff ff2d 	bl	8001464 <Turn_Right>
        drive();
 800160a:	f7ff fe53 	bl	80012b4 <drive>
        HAL_Delay(500);
 800160e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001612:	f002 fa8d 	bl	8003b30 <HAL_Delay>
        for(uint8_t i =0; i<=1;i++)
 8001616:	7d3b      	ldrb	r3, [r7, #20]
 8001618:	3301      	adds	r3, #1
 800161a:	753b      	strb	r3, [r7, #20]
 800161c:	7d3b      	ldrb	r3, [r7, #20]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d9ed      	bls.n	80015fe <Alignment+0x152>
        }
        HAL_GPIO_WritePin(ldg_GPIO_Port,ldg_Pin,GPIO_PIN_RESET);
 8001622:	2200      	movs	r2, #0
 8001624:	2104      	movs	r1, #4
 8001626:	4837      	ldr	r0, [pc, #220]	; (8001704 <Alignment+0x258>)
 8001628:	f002 fd36 	bl	8004098 <HAL_GPIO_WritePin>
 800162c:	e002      	b.n	8001634 <Alignment+0x188>
      }
      else
      {
        Turn_Left(0);
 800162e:	2000      	movs	r0, #0
 8001630:	f7ff fef4 	bl	800141c <Turn_Left>
      }   
    }
  

  if (PID_Compute(&myPIDultra)==_FALSE)
 8001634:	4836      	ldr	r0, [pc, #216]	; (8001710 <Alignment+0x264>)
 8001636:	f001 fb5b 	bl	8002cf0 <PID_Compute>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d102      	bne.n	8001646 <Alignment+0x19a>
    printf("PID_Compute for ultra error\r\n");
 8001640:	4834      	ldr	r0, [pc, #208]	; (8001714 <Alignment+0x268>)
 8001642:	f007 f9a5 	bl	8008990 <puts>

  printf("Outputultra = %.3f\r\n", Outputultra);
 8001646:	4b34      	ldr	r3, [pc, #208]	; (8001718 <Alignment+0x26c>)
 8001648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800164c:	4833      	ldr	r0, [pc, #204]	; (800171c <Alignment+0x270>)
 800164e:	f007 f919 	bl	8008884 <iprintf>
  //myPIDultra.Compute();

  if (Outputultra >= 0)
 8001652:	4b31      	ldr	r3, [pc, #196]	; (8001718 <Alignment+0x26c>)
 8001654:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001658:	f04f 0200 	mov.w	r2, #0
 800165c:	f04f 0300 	mov.w	r3, #0
 8001660:	f7ff fa78 	bl	8000b54 <__aeabi_dcmpge>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d01c      	beq.n	80016a4 <Alignment+0x1f8>
  {
    if(Inputultra < 2)
 800166a:	4b22      	ldr	r3, [pc, #136]	; (80016f4 <Alignment+0x248>)
 800166c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001678:	f7ff fa58 	bl	8000b2c <__aeabi_dcmplt>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d003      	beq.n	800168a <Alignment+0x1de>
    {
      //print(Inputultra);
      Turn_Right(0);
 8001682:	2000      	movs	r0, #0
 8001684:	f7ff feee 	bl	8001464 <Turn_Right>
  // Serial.print(" | | Distanceleft,right = ");
  // Serial.print(cmleft);//cm?????????
  // Serial.print(",");
  // Serial.print(cmright);
  // Serial.println("cm");
}
 8001688:	e02b      	b.n	80016e2 <Alignment+0x236>
      Turn_Right((uint16_t)Outputultra);
 800168a:	4b23      	ldr	r3, [pc, #140]	; (8001718 <Alignment+0x26c>)
 800168c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001690:	4610      	mov	r0, r2
 8001692:	4619      	mov	r1, r3
 8001694:	f7ff fab0 	bl	8000bf8 <__aeabi_d2uiz>
 8001698:	4603      	mov	r3, r0
 800169a:	b29b      	uxth	r3, r3
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff fee1 	bl	8001464 <Turn_Right>
}
 80016a2:	e01e      	b.n	80016e2 <Alignment+0x236>
    if(Inputultra > -2)
 80016a4:	4b13      	ldr	r3, [pc, #76]	; (80016f4 <Alignment+0x248>)
 80016a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 80016b2:	f7ff fa59 	bl	8000b68 <__aeabi_dcmpgt>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d003      	beq.n	80016c4 <Alignment+0x218>
      Turn_Left(0);
 80016bc:	2000      	movs	r0, #0
 80016be:	f7ff fead 	bl	800141c <Turn_Left>
}
 80016c2:	e00e      	b.n	80016e2 <Alignment+0x236>
      Turn_Left((uint16_t)(-Outputultra));
 80016c4:	4b14      	ldr	r3, [pc, #80]	; (8001718 <Alignment+0x26c>)
 80016c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ca:	4614      	mov	r4, r2
 80016cc:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80016d0:	4620      	mov	r0, r4
 80016d2:	4629      	mov	r1, r5
 80016d4:	f7ff fa90 	bl	8000bf8 <__aeabi_d2uiz>
 80016d8:	4603      	mov	r3, r0
 80016da:	b29b      	uxth	r3, r3
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff fe9d 	bl	800141c <Turn_Left>
}
 80016e2:	bf00      	nop
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bdb0      	pop	{r4, r5, r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40080000 	.word	0x40080000
 80016f0:	0800ab38 	.word	0x0800ab38
 80016f4:	20000658 	.word	0x20000658
 80016f8:	20000670 	.word	0x20000670
 80016fc:	402e0000 	.word	0x402e0000
 8001700:	0800ab70 	.word	0x0800ab70
 8001704:	48000400 	.word	0x48000400
 8001708:	403e0000 	.word	0x403e0000
 800170c:	0800ab84 	.word	0x0800ab84
 8001710:	20000698 	.word	0x20000698
 8001714:	0800ab98 	.word	0x0800ab98
 8001718:	20000660 	.word	0x20000660
 800171c:	0800abb8 	.word	0x0800abb8

08001720 <atkAngleRound>:
{
  return HAL_UART_Receive(&huart3, &openmv_instrction, 7, 100);
}

int atkAngleRound(int a)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  return ((a + 360)%360);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800172e:	4a09      	ldr	r2, [pc, #36]	; (8001754 <atkAngleRound+0x34>)
 8001730:	fb82 1203 	smull	r1, r2, r2, r3
 8001734:	441a      	add	r2, r3
 8001736:	1211      	asrs	r1, r2, #8
 8001738:	17da      	asrs	r2, r3, #31
 800173a:	1a8a      	subs	r2, r1, r2
 800173c:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8001740:	fb01 f202 	mul.w	r2, r1, r2
 8001744:	1a9a      	subs	r2, r3, r2
 8001746:	4613      	mov	r3, r2
}
 8001748:	4618      	mov	r0, r3
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	b60b60b7 	.word	0xb60b60b7

08001758 <ATKPrcess>:
void ATKPrcess()// update ATK value
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b0a2      	sub	sp, #136	; 0x88
 800175c:	af00      	add	r7, sp, #0
  int r = 0;
 800175e:	2300      	movs	r3, #0
 8001760:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  char ATKbuf[100];

  UART_ENABLE_RE(huart1);
 8001764:	4b76      	ldr	r3, [pc, #472]	; (8001940 <ATKPrcess+0x1e8>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	4b75      	ldr	r3, [pc, #468]	; (8001940 <ATKPrcess+0x1e8>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f042 0204 	orr.w	r2, r2, #4
 8001772:	601a      	str	r2, [r3, #0]
  if (HAL_UART_Receive(&huart1, (uint8_t*)ATKbuf, 20, HAL_MAX_DELAY) == HAL_ERROR) // Read frames from ATK
 8001774:	f107 0110 	add.w	r1, r7, #16
 8001778:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800177c:	2214      	movs	r2, #20
 800177e:	4870      	ldr	r0, [pc, #448]	; (8001940 <ATKPrcess+0x1e8>)
 8001780:	f005 fd5c 	bl	800723c <HAL_UART_Receive>
 8001784:	4603      	mov	r3, r0
 8001786:	2b01      	cmp	r3, #1
 8001788:	d108      	bne.n	800179c <ATKPrcess+0x44>
  {
    UART_DISABLE_RE(huart1); //error
 800178a:	4b6d      	ldr	r3, [pc, #436]	; (8001940 <ATKPrcess+0x1e8>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4b6b      	ldr	r3, [pc, #428]	; (8001940 <ATKPrcess+0x1e8>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f022 0204 	bic.w	r2, r2, #4
 8001798:	601a      	str	r2, [r3, #0]
    return;
 800179a:	e0ce      	b.n	800193a <ATKPrcess+0x1e2>
  }
  UART_DISABLE_RE(huart1);
 800179c:	4b68      	ldr	r3, [pc, #416]	; (8001940 <ATKPrcess+0x1e8>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	4b67      	ldr	r3, [pc, #412]	; (8001940 <ATKPrcess+0x1e8>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f022 0204 	bic.w	r2, r2, #4
 80017aa:	601a      	str	r2, [r3, #0]
  // char pp[] = "\x90\x90\x90\x90";
  // SendPC(pp, 4);
  // SendPC(ATKbuf, 30);

  char ATKframes[10];
  for(r = 3; r<20; r++){ // Find the Report message
 80017ac:	2303      	movs	r3, #3
 80017ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80017b2:	e061      	b.n	8001878 <ATKPrcess+0x120>
    if((ATKbuf[r-3] == 0x55 && ATKbuf[r-2] == 0x55) && ATKbuf[r-1] == 0x01)
 80017b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80017b8:	3b03      	subs	r3, #3
 80017ba:	3388      	adds	r3, #136	; 0x88
 80017bc:	443b      	add	r3, r7
 80017be:	f813 3c78 	ldrb.w	r3, [r3, #-120]
 80017c2:	2b55      	cmp	r3, #85	; 0x55
 80017c4:	d153      	bne.n	800186e <ATKPrcess+0x116>
 80017c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80017ca:	3b02      	subs	r3, #2
 80017cc:	3388      	adds	r3, #136	; 0x88
 80017ce:	443b      	add	r3, r7
 80017d0:	f813 3c78 	ldrb.w	r3, [r3, #-120]
 80017d4:	2b55      	cmp	r3, #85	; 0x55
 80017d6:	d14a      	bne.n	800186e <ATKPrcess+0x116>
 80017d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80017dc:	3b01      	subs	r3, #1
 80017de:	3388      	adds	r3, #136	; 0x88
 80017e0:	443b      	add	r3, r7
 80017e2:	f813 3c78 	ldrb.w	r3, [r3, #-120]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d141      	bne.n	800186e <ATKPrcess+0x116>
    {
      int i = 0, N = ATKbuf[r];
 80017ea:	2300      	movs	r3, #0
 80017ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80017f0:	f107 0210 	add.w	r2, r7, #16
 80017f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80017f8:	4413      	add	r3, r2
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	67bb      	str	r3, [r7, #120]	; 0x78
      char * tmp = &ATKbuf[r+1];
 80017fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001802:	3301      	adds	r3, #1
 8001804:	f107 0210 	add.w	r2, r7, #16
 8001808:	4413      	add	r3, r2
 800180a:	677b      	str	r3, [r7, #116]	; 0x74

      // char pp[] = "\x90\x90\x90\x90";
      // SendPC(pp, 4);
      // SendPC(tmp, 8);

      uint8_t sum = 0x55 + 0x55 + 0x01 + N;  //checksum
 800180c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800180e:	b2db      	uxtb	r3, r3
 8001810:	3b55      	subs	r3, #85	; 0x55
 8001812:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
      for(i = 0; i < N; i++)
 8001816:	2300      	movs	r3, #0
 8001818:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800181c:	e019      	b.n	8001852 <ATKPrcess+0xfa>
      {
        ATKframes[i] = tmp[i];
 800181e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001822:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001824:	4413      	add	r3, r2
 8001826:	7819      	ldrb	r1, [r3, #0]
 8001828:	1d3a      	adds	r2, r7, #4
 800182a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800182e:	4413      	add	r3, r2
 8001830:	460a      	mov	r2, r1
 8001832:	701a      	strb	r2, [r3, #0]
        sum += tmp[i];
 8001834:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001838:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800183a:	4413      	add	r3, r2
 800183c:	781a      	ldrb	r2, [r3, #0]
 800183e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001842:	4413      	add	r3, r2
 8001844:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
      for(i = 0; i < N; i++)
 8001848:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800184c:	3301      	adds	r3, #1
 800184e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001852:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001856:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001858:	429a      	cmp	r2, r3
 800185a:	dbe0      	blt.n	800181e <ATKPrcess+0xc6>
      }

      if(sum == tmp[i])
 800185c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001860:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001862:	4413      	add	r3, r2
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800186a:	429a      	cmp	r2, r3
 800186c:	d009      	beq.n	8001882 <ATKPrcess+0x12a>
  for(r = 3; r<20; r++){ // Find the Report message
 800186e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001872:	3301      	adds	r3, #1
 8001874:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001878:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800187c:	2b13      	cmp	r3, #19
 800187e:	dd99      	ble.n	80017b4 <ATKPrcess+0x5c>
 8001880:	e000      	b.n	8001884 <ATKPrcess+0x12c>
      {
        break; // if checksum pass
 8001882:	bf00      	nop
      }

    }
  }

  if(r == 20) // Do not find the correct reply
 8001884:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001888:	2b14      	cmp	r3, #20
 800188a:	d055      	beq.n	8001938 <ATKPrcess+0x1e0>
  {
    return;
  }

  roll = (float)((int16_t)(ATKframes[1] << 8) | ATKframes[0]) / 32768 * 180;
 800188c:	797b      	ldrb	r3, [r7, #5]
 800188e:	021b      	lsls	r3, r3, #8
 8001890:	b21b      	sxth	r3, r3
 8001892:	461a      	mov	r2, r3
 8001894:	793b      	ldrb	r3, [r7, #4]
 8001896:	4313      	orrs	r3, r2
 8001898:	ee07 3a90 	vmov	s15, r3
 800189c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018a0:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001944 <ATKPrcess+0x1ec>
 80018a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018a8:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001948 <ATKPrcess+0x1f0>
 80018ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018b0:	4b26      	ldr	r3, [pc, #152]	; (800194c <ATKPrcess+0x1f4>)
 80018b2:	edc3 7a00 	vstr	s15, [r3]
  pitch = (float)((int16_t)(ATKframes[3] << 8) | ATKframes[2]) / 32768 * 180;
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	021b      	lsls	r3, r3, #8
 80018ba:	b21b      	sxth	r3, r3
 80018bc:	461a      	mov	r2, r3
 80018be:	79bb      	ldrb	r3, [r7, #6]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	ee07 3a90 	vmov	s15, r3
 80018c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018ca:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8001944 <ATKPrcess+0x1ec>
 80018ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018d2:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001948 <ATKPrcess+0x1f0>
 80018d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018da:	4b1d      	ldr	r3, [pc, #116]	; (8001950 <ATKPrcess+0x1f8>)
 80018dc:	edc3 7a00 	vstr	s15, [r3]
  yaw = (float)((int16_t)(ATKframes[5] << 8) | ATKframes[4]) / 32768 * 180;
 80018e0:	7a7b      	ldrb	r3, [r7, #9]
 80018e2:	021b      	lsls	r3, r3, #8
 80018e4:	b21b      	sxth	r3, r3
 80018e6:	461a      	mov	r2, r3
 80018e8:	7a3b      	ldrb	r3, [r7, #8]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	ee07 3a90 	vmov	s15, r3
 80018f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018f4:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001944 <ATKPrcess+0x1ec>
 80018f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018fc:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001948 <ATKPrcess+0x1f0>
 8001900:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001904:	4b13      	ldr	r3, [pc, #76]	; (8001954 <ATKPrcess+0x1fc>)
 8001906:	edc3 7a00 	vstr	s15, [r3]
  selfAngelint = ((int)yaw + 180) % 360;
 800190a:	4b12      	ldr	r3, [pc, #72]	; (8001954 <ATKPrcess+0x1fc>)
 800190c:	edd3 7a00 	vldr	s15, [r3]
 8001910:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001914:	ee17 3a90 	vmov	r3, s15
 8001918:	33b4      	adds	r3, #180	; 0xb4
 800191a:	4a0f      	ldr	r2, [pc, #60]	; (8001958 <ATKPrcess+0x200>)
 800191c:	fb82 1203 	smull	r1, r2, r2, r3
 8001920:	441a      	add	r2, r3
 8001922:	1211      	asrs	r1, r2, #8
 8001924:	17da      	asrs	r2, r3, #31
 8001926:	1a8a      	subs	r2, r1, r2
 8001928:	f44f 71b4 	mov.w	r1, #360	; 0x168
 800192c:	fb01 f202 	mul.w	r2, r1, r2
 8001930:	1a9a      	subs	r2, r3, r2
 8001932:	4b0a      	ldr	r3, [pc, #40]	; (800195c <ATKPrcess+0x204>)
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	e000      	b.n	800193a <ATKPrcess+0x1e2>
    return;
 8001938:	bf00      	nop
  // qwq[0] = (int)(selfAngelint/100) + '0';
  // qwq[1] = (int)(selfAngelint/10)%10 + '0';
  // qwq[2] = selfAngelint%10 + '0';
  // qwq[3] = '\n';
  // HAL_UART_Transmit(&huart5, qwq, 4, HAL_MAX_DELAY);
}
 800193a:	3788      	adds	r7, #136	; 0x88
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	200003b4 	.word	0x200003b4
 8001944:	47000000 	.word	0x47000000
 8001948:	43340000 	.word	0x43340000
 800194c:	200007f0 	.word	0x200007f0
 8001950:	200007f4 	.word	0x200007f4
 8001954:	200007f8 	.word	0x200007f8
 8001958:	b60b60b7 	.word	0xb60b60b7
 800195c:	200007fc 	.word	0x200007fc

08001960 <Set_angle>:

void Set_angle(TIM_HandleTypeDef * htim,uint32_t Channel,uint8_t angle,uint32_t countPeriod,uint32_t CycleTime)
{
 8001960:	b5b0      	push	{r4, r5, r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	603b      	str	r3, [r7, #0]
 800196c:	4613      	mov	r3, r2
 800196e:	71fb      	strb	r3, [r7, #7]
	uint16_t compare_value=0;
 8001970:	2300      	movs	r3, #0
 8001972:	82fb      	strh	r3, [r7, #22]
  if(angle<=180)
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	2bb4      	cmp	r3, #180	; 0xb4
 8001978:	d861      	bhi.n	8001a3e <Set_angle+0xde>
  {
    compare_value=0.5*countPeriod/CycleTime+angle*countPeriod/CycleTime/90; //compute the compare_value
 800197a:	6838      	ldr	r0, [r7, #0]
 800197c:	f7fe fdea 	bl	8000554 <__aeabi_ui2d>
 8001980:	f04f 0200 	mov.w	r2, #0
 8001984:	4b30      	ldr	r3, [pc, #192]	; (8001a48 <Set_angle+0xe8>)
 8001986:	f7fe fe5f 	bl	8000648 <__aeabi_dmul>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	4614      	mov	r4, r2
 8001990:	461d      	mov	r5, r3
 8001992:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001994:	f7fe fdde 	bl	8000554 <__aeabi_ui2d>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4620      	mov	r0, r4
 800199e:	4629      	mov	r1, r5
 80019a0:	f7fe ff7c 	bl	800089c <__aeabi_ddiv>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	4614      	mov	r4, r2
 80019aa:	461d      	mov	r5, r3
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	683a      	ldr	r2, [r7, #0]
 80019b0:	fb03 f202 	mul.w	r2, r3, r2
 80019b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ba:	085b      	lsrs	r3, r3, #1
 80019bc:	4a23      	ldr	r2, [pc, #140]	; (8001a4c <Set_angle+0xec>)
 80019be:	fba2 2303 	umull	r2, r3, r2, r3
 80019c2:	095b      	lsrs	r3, r3, #5
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fdc5 	bl	8000554 <__aeabi_ui2d>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	4620      	mov	r0, r4
 80019d0:	4629      	mov	r1, r5
 80019d2:	f7fe fc83 	bl	80002dc <__adddf3>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4610      	mov	r0, r2
 80019dc:	4619      	mov	r1, r3
 80019de:	f7ff f90b 	bl	8000bf8 <__aeabi_d2uiz>
 80019e2:	4603      	mov	r3, r0
 80019e4:	82fb      	strh	r3, [r7, #22]
    __HAL_TIM_SET_COMPARE(htim, Channel, compare_value);
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d104      	bne.n	80019f6 <Set_angle+0x96>
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	8afa      	ldrh	r2, [r7, #22]
 80019f2:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 80019f4:	e023      	b.n	8001a3e <Set_angle+0xde>
    __HAL_TIM_SET_COMPARE(htim, Channel, compare_value);
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	2b04      	cmp	r3, #4
 80019fa:	d104      	bne.n	8001a06 <Set_angle+0xa6>
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	8afb      	ldrh	r3, [r7, #22]
 8001a02:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001a04:	e01b      	b.n	8001a3e <Set_angle+0xde>
    __HAL_TIM_SET_COMPARE(htim, Channel, compare_value);
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	2b08      	cmp	r3, #8
 8001a0a:	d104      	bne.n	8001a16 <Set_angle+0xb6>
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	8afb      	ldrh	r3, [r7, #22]
 8001a12:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001a14:	e013      	b.n	8001a3e <Set_angle+0xde>
    __HAL_TIM_SET_COMPARE(htim, Channel, compare_value);
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	2b0c      	cmp	r3, #12
 8001a1a:	d104      	bne.n	8001a26 <Set_angle+0xc6>
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	8afb      	ldrh	r3, [r7, #22]
 8001a22:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001a24:	e00b      	b.n	8001a3e <Set_angle+0xde>
    __HAL_TIM_SET_COMPARE(htim, Channel, compare_value);
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	2b10      	cmp	r3, #16
 8001a2a:	d104      	bne.n	8001a36 <Set_angle+0xd6>
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	8afb      	ldrh	r3, [r7, #22]
 8001a32:	6493      	str	r3, [r2, #72]	; 0x48
}
 8001a34:	e003      	b.n	8001a3e <Set_angle+0xde>
    __HAL_TIM_SET_COMPARE(htim, Channel, compare_value);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	8afb      	ldrh	r3, [r7, #22]
 8001a3c:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8001a3e:	bf00      	nop
 8001a40:	3718      	adds	r7, #24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bdb0      	pop	{r4, r5, r7, pc}
 8001a46:	bf00      	nop
 8001a48:	3fe00000 	.word	0x3fe00000
 8001a4c:	b60b60b7 	.word	0xb60b60b7

08001a50 <turn_Angle>:
    return TurnAngle;
  return HAL_ERROR;
}

void turn_Angle(int angle, int direction)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08c      	sub	sp, #48	; 0x30
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
  int aimAngle=0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	623b      	str	r3, [r7, #32]
  int iniAngle=0;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	61fb      	str	r3, [r7, #28]
  int comAngle[3];
  int tolAngle=0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	62fb      	str	r3, [r7, #44]	; 0x2c
  int avgAngle=0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	61bb      	str	r3, [r7, #24]
  int n = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	62bb      	str	r3, [r7, #40]	; 0x28
  uint8_t flag = 1;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  ATKPrcess();
 8001a74:	f7ff fe70 	bl	8001758 <ATKPrcess>
  iniAngle = selfAngelint;
 8001a78:	4b76      	ldr	r3, [pc, #472]	; (8001c54 <turn_Angle+0x204>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	61fb      	str	r3, [r7, #28]

  if(direction == 1)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	f040 80ef 	bne.w	8001c64 <turn_Angle+0x214>
    // Forward(0);
    // Left(0);
    // Turn_Left(300); //
    // drive();

    Forward(10);
 8001a86:	200a      	movs	r0, #10
 8001a88:	f7ff fca8 	bl	80013dc <Forward>
    xflag=2;
 8001a8c:	4b72      	ldr	r3, [pc, #456]	; (8001c58 <turn_Angle+0x208>)
 8001a8e:	2202      	movs	r2, #2
 8001a90:	701a      	strb	r2, [r3, #0]
    drive();
 8001a92:	f7ff fc0f 	bl	80012b4 <drive>

    ATKPrcess();
 8001a96:	f7ff fe5f 	bl	8001758 <ATKPrcess>
    iniAngle = selfAngelint;
 8001a9a:	4b6e      	ldr	r3, [pc, #440]	; (8001c54 <turn_Angle+0x204>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	61fb      	str	r3, [r7, #28]
    comAngle[n] = atkAngleRound(selfAngelint - iniAngle);
 8001aa0:	4b6c      	ldr	r3, [pc, #432]	; (8001c54 <turn_Angle+0x204>)
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff fe39 	bl	8001720 <atkAngleRound>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	3330      	adds	r3, #48	; 0x30
 8001ab6:	443b      	add	r3, r7
 8001ab8:	f843 2c24 	str.w	r2, [r3, #-36]
    tolAngle += comAngle[n];
 8001abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	3330      	adds	r3, #48	; 0x30
 8001ac2:	443b      	add	r3, r7
 8001ac4:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001ac8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001aca:	4413      	add	r3, r2
 8001acc:	62fb      	str	r3, [r7, #44]	; 0x2c
    n=(n+1)%3;
 8001ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad0:	1c5a      	adds	r2, r3, #1
 8001ad2:	4b62      	ldr	r3, [pc, #392]	; (8001c5c <turn_Angle+0x20c>)
 8001ad4:	fb83 3102 	smull	r3, r1, r3, r2
 8001ad8:	17d3      	asrs	r3, r2, #31
 8001ada:	1ac9      	subs	r1, r1, r3
 8001adc:	460b      	mov	r3, r1
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	440b      	add	r3, r1
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	62bb      	str	r3, [r7, #40]	; 0x28

    ATKPrcess();
 8001ae6:	f7ff fe37 	bl	8001758 <ATKPrcess>
    comAngle[n] = atkAngleRound(selfAngelint - iniAngle);
 8001aea:	4b5a      	ldr	r3, [pc, #360]	; (8001c54 <turn_Angle+0x204>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff fe14 	bl	8001720 <atkAngleRound>
 8001af8:	4602      	mov	r2, r0
 8001afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	3330      	adds	r3, #48	; 0x30
 8001b00:	443b      	add	r3, r7
 8001b02:	f843 2c24 	str.w	r2, [r3, #-36]
    tolAngle += comAngle[n];
 8001b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	3330      	adds	r3, #48	; 0x30
 8001b0c:	443b      	add	r3, r7
 8001b0e:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001b12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b14:	4413      	add	r3, r2
 8001b16:	62fb      	str	r3, [r7, #44]	; 0x2c
    n=(n+1)%3;
 8001b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b1a:	1c5a      	adds	r2, r3, #1
 8001b1c:	4b4f      	ldr	r3, [pc, #316]	; (8001c5c <turn_Angle+0x20c>)
 8001b1e:	fb83 3102 	smull	r3, r1, r3, r2
 8001b22:	17d3      	asrs	r3, r2, #31
 8001b24:	1ac9      	subs	r1, r1, r3
 8001b26:	460b      	mov	r3, r1
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	440b      	add	r3, r1
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	62bb      	str	r3, [r7, #40]	; 0x28

    ATKPrcess();
 8001b30:	f7ff fe12 	bl	8001758 <ATKPrcess>
    comAngle[n] = atkAngleRound(selfAngelint - iniAngle);
 8001b34:	4b47      	ldr	r3, [pc, #284]	; (8001c54 <turn_Angle+0x204>)
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff fdef 	bl	8001720 <atkAngleRound>
 8001b42:	4602      	mov	r2, r0
 8001b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	3330      	adds	r3, #48	; 0x30
 8001b4a:	443b      	add	r3, r7
 8001b4c:	f843 2c24 	str.w	r2, [r3, #-36]
    tolAngle += comAngle[n];
 8001b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	3330      	adds	r3, #48	; 0x30
 8001b56:	443b      	add	r3, r7
 8001b58:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001b5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b5e:	4413      	add	r3, r2
 8001b60:	62fb      	str	r3, [r7, #44]	; 0x2c
    n=(n+1)%3;
 8001b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b64:	1c5a      	adds	r2, r3, #1
 8001b66:	4b3d      	ldr	r3, [pc, #244]	; (8001c5c <turn_Angle+0x20c>)
 8001b68:	fb83 3102 	smull	r3, r1, r3, r2
 8001b6c:	17d3      	asrs	r3, r2, #31
 8001b6e:	1ac9      	subs	r1, r1, r3
 8001b70:	460b      	mov	r3, r1
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	440b      	add	r3, r1
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	62bb      	str	r3, [r7, #40]	; 0x28

    while (1)
    {
      // toggleLD2(10);
      ATKPrcess();
 8001b7a:	f7ff fded 	bl	8001758 <ATKPrcess>
      tolAngle -= comAngle[n];
 8001b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	3330      	adds	r3, #48	; 0x30
 8001b84:	443b      	add	r3, r7
 8001b86:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001b8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
      comAngle[n] = atkAngleRound(selfAngelint - iniAngle);
 8001b90:	4b30      	ldr	r3, [pc, #192]	; (8001c54 <turn_Angle+0x204>)
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff fdc1 	bl	8001720 <atkAngleRound>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	3330      	adds	r3, #48	; 0x30
 8001ba6:	443b      	add	r3, r7
 8001ba8:	f843 2c24 	str.w	r2, [r3, #-36]
      tolAngle += comAngle[n];
 8001bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	3330      	adds	r3, #48	; 0x30
 8001bb2:	443b      	add	r3, r7
 8001bb4:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001bb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bba:	4413      	add	r3, r2
 8001bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
      avgAngle = (int)(tolAngle/3);
 8001bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bc0:	4a26      	ldr	r2, [pc, #152]	; (8001c5c <turn_Angle+0x20c>)
 8001bc2:	fb82 1203 	smull	r1, r2, r2, r3
 8001bc6:	17db      	asrs	r3, r3, #31
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	61bb      	str	r3, [r7, #24]
      n=(n+1)%3;
 8001bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	4b22      	ldr	r3, [pc, #136]	; (8001c5c <turn_Angle+0x20c>)
 8001bd2:	fb83 3102 	smull	r3, r1, r3, r2
 8001bd6:	17d3      	asrs	r3, r2, #31
 8001bd8:	1ac9      	subs	r1, r1, r3
 8001bda:	460b      	mov	r3, r1
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	440b      	add	r3, r1
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	62bb      	str	r3, [r7, #40]	; 0x28
      if (avgAngle == (angle-3) && avgAngle <= (angle+3))
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3b03      	subs	r3, #3
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d105      	bne.n	8001bfa <turn_Angle+0x1aa>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	3303      	adds	r3, #3
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	f340 811e 	ble.w	8001e36 <turn_Angle+0x3e6>
        break;

      if (avgAngle >= (angle/2) && avgAngle <= (angle+3) && flag == 1)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	0fda      	lsrs	r2, r3, #31
 8001bfe:	4413      	add	r3, r2
 8001c00:	105b      	asrs	r3, r3, #1
 8001c02:	461a      	mov	r2, r3
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	4293      	cmp	r3, r2
 8001c08:	db0b      	blt.n	8001c22 <turn_Angle+0x1d2>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	3303      	adds	r3, #3
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	dc06      	bgt.n	8001c22 <turn_Angle+0x1d2>
 8001c14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d102      	bne.n	8001c22 <turn_Angle+0x1d2>
      {
        flag = 2;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        // Turn_Left(300); //
        // drive();

      }
      
      if (avgAngle >= (angle+10) && flag == 2)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3309      	adds	r3, #9
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	dd04      	ble.n	8001c36 <turn_Angle+0x1e6>
 8001c2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	f000 8102 	beq.w	8001e3a <turn_Angle+0x3ea>
        // Left(0);
        // Turn_Right(200); //
        // drive();
        break;
      }
      printf("diff=%d, selfangle=%d, avgAngle=%d \r\n", atkAngleRound(selfAngelint - iniAngle), selfAngelint, avgAngle);
 8001c36:	4b07      	ldr	r3, [pc, #28]	; (8001c54 <turn_Angle+0x204>)
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff fd6e 	bl	8001720 <atkAngleRound>
 8001c44:	4601      	mov	r1, r0
 8001c46:	4b03      	ldr	r3, [pc, #12]	; (8001c54 <turn_Angle+0x204>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	4804      	ldr	r0, [pc, #16]	; (8001c60 <turn_Angle+0x210>)
 8001c4e:	f006 fe19 	bl	8008884 <iprintf>
      ATKPrcess();
 8001c52:	e792      	b.n	8001b7a <turn_Angle+0x12a>
 8001c54:	200007fc 	.word	0x200007fc
 8001c58:	200007e9 	.word	0x200007e9
 8001c5c:	55555556 	.word	0x55555556
 8001c60:	0800abd4 	.word	0x0800abd4
    //   ATKPrcess();

    //   // SendPCint(aimAngle);
    // }
  }
  else if(direction == 2)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	f040 80ec 	bne.w	8001e44 <turn_Angle+0x3f4>
  {
    // Forward(0);
    // Left(0);
    // Turn_Right(300);//
    // drive();
    Forward(10);
 8001c6c:	200a      	movs	r0, #10
 8001c6e:	f7ff fbb5 	bl	80013dc <Forward>
    yflag=2;
 8001c72:	4b7d      	ldr	r3, [pc, #500]	; (8001e68 <turn_Angle+0x418>)
 8001c74:	2202      	movs	r2, #2
 8001c76:	701a      	strb	r2, [r3, #0]
    drive();
 8001c78:	f7ff fb1c 	bl	80012b4 <drive>

    ATKPrcess();
 8001c7c:	f7ff fd6c 	bl	8001758 <ATKPrcess>
    iniAngle = selfAngelint;
 8001c80:	4b7a      	ldr	r3, [pc, #488]	; (8001e6c <turn_Angle+0x41c>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	61fb      	str	r3, [r7, #28]
    comAngle[n] = atkAngleRound(iniAngle - selfAngelint);
 8001c86:	4b79      	ldr	r3, [pc, #484]	; (8001e6c <turn_Angle+0x41c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	69fa      	ldr	r2, [r7, #28]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff fd46 	bl	8001720 <atkAngleRound>
 8001c94:	4602      	mov	r2, r0
 8001c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	3330      	adds	r3, #48	; 0x30
 8001c9c:	443b      	add	r3, r7
 8001c9e:	f843 2c24 	str.w	r2, [r3, #-36]
    tolAngle += comAngle[n];
 8001ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	3330      	adds	r3, #48	; 0x30
 8001ca8:	443b      	add	r3, r7
 8001caa:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001cae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001cb0:	4413      	add	r3, r2
 8001cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    n=(n+1)%3;
 8001cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb6:	1c5a      	adds	r2, r3, #1
 8001cb8:	4b6d      	ldr	r3, [pc, #436]	; (8001e70 <turn_Angle+0x420>)
 8001cba:	fb83 3102 	smull	r3, r1, r3, r2
 8001cbe:	17d3      	asrs	r3, r2, #31
 8001cc0:	1ac9      	subs	r1, r1, r3
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	440b      	add	r3, r1
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	62bb      	str	r3, [r7, #40]	; 0x28

    ATKPrcess();
 8001ccc:	f7ff fd44 	bl	8001758 <ATKPrcess>
    comAngle[n] = atkAngleRound(iniAngle - selfAngelint);
 8001cd0:	4b66      	ldr	r3, [pc, #408]	; (8001e6c <turn_Angle+0x41c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	69fa      	ldr	r2, [r7, #28]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff fd21 	bl	8001720 <atkAngleRound>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	3330      	adds	r3, #48	; 0x30
 8001ce6:	443b      	add	r3, r7
 8001ce8:	f843 2c24 	str.w	r2, [r3, #-36]
    tolAngle += comAngle[n];
 8001cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	3330      	adds	r3, #48	; 0x30
 8001cf2:	443b      	add	r3, r7
 8001cf4:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001cf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001cfa:	4413      	add	r3, r2
 8001cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    n=(n+1)%3;
 8001cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d00:	1c5a      	adds	r2, r3, #1
 8001d02:	4b5b      	ldr	r3, [pc, #364]	; (8001e70 <turn_Angle+0x420>)
 8001d04:	fb83 3102 	smull	r3, r1, r3, r2
 8001d08:	17d3      	asrs	r3, r2, #31
 8001d0a:	1ac9      	subs	r1, r1, r3
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	440b      	add	r3, r1
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	62bb      	str	r3, [r7, #40]	; 0x28

    ATKPrcess();
 8001d16:	f7ff fd1f 	bl	8001758 <ATKPrcess>
    comAngle[n] = atkAngleRound(iniAngle - selfAngelint);
 8001d1a:	4b54      	ldr	r3, [pc, #336]	; (8001e6c <turn_Angle+0x41c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	69fa      	ldr	r2, [r7, #28]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff fcfc 	bl	8001720 <atkAngleRound>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	3330      	adds	r3, #48	; 0x30
 8001d30:	443b      	add	r3, r7
 8001d32:	f843 2c24 	str.w	r2, [r3, #-36]
    tolAngle += comAngle[n];
 8001d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	3330      	adds	r3, #48	; 0x30
 8001d3c:	443b      	add	r3, r7
 8001d3e:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001d42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d44:	4413      	add	r3, r2
 8001d46:	62fb      	str	r3, [r7, #44]	; 0x2c
    n=(n+1)%3;
 8001d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d4a:	1c5a      	adds	r2, r3, #1
 8001d4c:	4b48      	ldr	r3, [pc, #288]	; (8001e70 <turn_Angle+0x420>)
 8001d4e:	fb83 3102 	smull	r3, r1, r3, r2
 8001d52:	17d3      	asrs	r3, r2, #31
 8001d54:	1ac9      	subs	r1, r1, r3
 8001d56:	460b      	mov	r3, r1
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	440b      	add	r3, r1
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	62bb      	str	r3, [r7, #40]	; 0x28

    while (1)
    {
      // toggleLD2(10);
      ATKPrcess();
 8001d60:	f7ff fcfa 	bl	8001758 <ATKPrcess>
      tolAngle -= comAngle[n];
 8001d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	3330      	adds	r3, #48	; 0x30
 8001d6a:	443b      	add	r3, r7
 8001d6c:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001d70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	62fb      	str	r3, [r7, #44]	; 0x2c
      comAngle[n] = atkAngleRound(iniAngle - selfAngelint);
 8001d76:	4b3d      	ldr	r3, [pc, #244]	; (8001e6c <turn_Angle+0x41c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	69fa      	ldr	r2, [r7, #28]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff fcce 	bl	8001720 <atkAngleRound>
 8001d84:	4602      	mov	r2, r0
 8001d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	3330      	adds	r3, #48	; 0x30
 8001d8c:	443b      	add	r3, r7
 8001d8e:	f843 2c24 	str.w	r2, [r3, #-36]
      tolAngle += comAngle[n];
 8001d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	3330      	adds	r3, #48	; 0x30
 8001d98:	443b      	add	r3, r7
 8001d9a:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001d9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001da0:	4413      	add	r3, r2
 8001da2:	62fb      	str	r3, [r7, #44]	; 0x2c
      avgAngle = (int)(tolAngle/3);
 8001da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001da6:	4a32      	ldr	r2, [pc, #200]	; (8001e70 <turn_Angle+0x420>)
 8001da8:	fb82 1203 	smull	r1, r2, r2, r3
 8001dac:	17db      	asrs	r3, r3, #31
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	61bb      	str	r3, [r7, #24]
      n=(n+1)%3;
 8001db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001db4:	1c5a      	adds	r2, r3, #1
 8001db6:	4b2e      	ldr	r3, [pc, #184]	; (8001e70 <turn_Angle+0x420>)
 8001db8:	fb83 3102 	smull	r3, r1, r3, r2
 8001dbc:	17d3      	asrs	r3, r2, #31
 8001dbe:	1ac9      	subs	r1, r1, r3
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	440b      	add	r3, r1
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	62bb      	str	r3, [r7, #40]	; 0x28
      if (avgAngle >= (angle-3) && avgAngle <= (angle+7))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	3b03      	subs	r3, #3
 8001dce:	69ba      	ldr	r2, [r7, #24]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	db04      	blt.n	8001dde <turn_Angle+0x38e>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	3307      	adds	r3, #7
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	dd2f      	ble.n	8001e3e <turn_Angle+0x3ee>
        break;
      if (avgAngle >= (angle/2) && avgAngle <= (angle+7) && flag == 1)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	0fda      	lsrs	r2, r3, #31
 8001de2:	4413      	add	r3, r2
 8001de4:	105b      	asrs	r3, r3, #1
 8001de6:	461a      	mov	r2, r3
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	4293      	cmp	r3, r2
 8001dec:	db0b      	blt.n	8001e06 <turn_Angle+0x3b6>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	3307      	adds	r3, #7
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	dc06      	bgt.n	8001e06 <turn_Angle+0x3b6>
 8001df8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d102      	bne.n	8001e06 <turn_Angle+0x3b6>
      {
        flag = 2;
 8001e00:	2302      	movs	r3, #2
 8001e02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        // Left(0);
        // Turn_Right(400); //
        // drive();
      }

      if (avgAngle >= (angle+10) && flag == 2)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	3309      	adds	r3, #9
 8001e0a:	69ba      	ldr	r2, [r7, #24]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	dd03      	ble.n	8001e18 <turn_Angle+0x3c8>
 8001e10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d014      	beq.n	8001e42 <turn_Angle+0x3f2>
//        Left(0);
//        Turn_Left(200); //
//        drive();
    	  break;
      }
      printf("diff=%d, selfangle=%d, avgAngle=%d \r\n", atkAngleRound(iniAngle- selfAngelint), selfAngelint, avgAngle);
 8001e18:	4b14      	ldr	r3, [pc, #80]	; (8001e6c <turn_Angle+0x41c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	69fa      	ldr	r2, [r7, #28]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff fc7d 	bl	8001720 <atkAngleRound>
 8001e26:	4601      	mov	r1, r0
 8001e28:	4b10      	ldr	r3, [pc, #64]	; (8001e6c <turn_Angle+0x41c>)
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	4811      	ldr	r0, [pc, #68]	; (8001e74 <turn_Angle+0x424>)
 8001e30:	f006 fd28 	bl	8008884 <iprintf>
      ATKPrcess();
 8001e34:	e794      	b.n	8001d60 <turn_Angle+0x310>
        break;
 8001e36:	bf00      	nop
 8001e38:	e004      	b.n	8001e44 <turn_Angle+0x3f4>
        break;
 8001e3a:	bf00      	nop
 8001e3c:	e002      	b.n	8001e44 <turn_Angle+0x3f4>
        break;
 8001e3e:	bf00      	nop
 8001e40:	e000      	b.n	8001e44 <turn_Angle+0x3f4>
    	  break;
 8001e42:	bf00      	nop
    //   ATKPrcess();
    //   // SendPCint(aimAngle);
    // }
  }

  Forward(0);
 8001e44:	2000      	movs	r0, #0
 8001e46:	f7ff fac9 	bl	80013dc <Forward>
  Left(0);
 8001e4a:	2000      	movs	r0, #0
 8001e4c:	f7ff fab0 	bl	80013b0 <Left>
  Turn_Left(0);
 8001e50:	2000      	movs	r0, #0
 8001e52:	f7ff fae3 	bl	800141c <Turn_Left>
  drive();
 8001e56:	f7ff fa2d 	bl	80012b4 <drive>
  toggleLD2(100);
 8001e5a:	2064      	movs	r0, #100	; 0x64
 8001e5c:	f7ff f86e 	bl	8000f3c <toggleLD2>
  return;
 8001e60:	bf00      	nop
}
 8001e62:	3730      	adds	r7, #48	; 0x30
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	200007eb 	.word	0x200007eb
 8001e6c:	200007fc 	.word	0x200007fc
 8001e70:	55555556 	.word	0x55555556
 8001e74:	0800abd4 	.word	0x0800abd4

08001e78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e7e:	f001 fde6 	bl	8003a4e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e82:	f000 fa13 	bl	80022ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e86:	f000 fe05 	bl	8002a94 <MX_GPIO_Init>
  MX_TIM5_Init();
 8001e8a:	f000 fd87 	bl	800299c <MX_TIM5_Init>
  MX_TIM1_Init();
 8001e8e:	f000 fbd3 	bl	8002638 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 8001e92:	f000 fa57 	bl	8002344 <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 8001e96:	f000 fa9f 	bl	80023d8 <MX_UART4_Init>
  MX_TIM4_Init();
 8001e9a:	f000 fd0d 	bl	80028b8 <MX_TIM4_Init>
  MX_UART5_Init();
 8001e9e:	f000 fae7 	bl	8002470 <MX_UART5_Init>
  MX_USART1_UART_Init();
 8001ea2:	f000 fb31 	bl	8002508 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001ea6:	f000 fb7b 	bl	80025a0 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001eaa:	f000 fc77 	bl	800279c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  //Load parameters to PID
  PID(&myPIDultra, &Inputultra, &Outputultra, &Setpointultra,  20, 40, 1, _PID_P_ON_E, _PID_CD_DIRECT);
 8001eae:	2300      	movs	r3, #0
 8001eb0:	9301      	str	r3, [sp, #4]
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	9300      	str	r3, [sp, #0]
 8001eb6:	ed9f 2bae 	vldr	d2, [pc, #696]	; 8002170 <main+0x2f8>
 8001eba:	ed9f 1baf 	vldr	d1, [pc, #700]	; 8002178 <main+0x300>
 8001ebe:	ed9f 0bb0 	vldr	d0, [pc, #704]	; 8002180 <main+0x308>
 8001ec2:	4bc5      	ldr	r3, [pc, #788]	; (80021d8 <main+0x360>)
 8001ec4:	4ac5      	ldr	r2, [pc, #788]	; (80021dc <main+0x364>)
 8001ec6:	49c6      	ldr	r1, [pc, #792]	; (80021e0 <main+0x368>)
 8001ec8:	48c6      	ldr	r0, [pc, #792]	; (80021e4 <main+0x36c>)
 8001eca:	f000 fec5 	bl	8002c58 <PID>
  PID_SetMode(&myPIDultra, _PID_MODE_AUTOMATIC);
 8001ece:	2101      	movs	r1, #1
 8001ed0:	48c4      	ldr	r0, [pc, #784]	; (80021e4 <main+0x36c>)
 8001ed2:	f000 fff7 	bl	8002ec4 <PID_SetMode>
  PID_SetSampleTime(&myPIDultra, 50);
 8001ed6:	2132      	movs	r1, #50	; 0x32
 8001ed8:	48c2      	ldr	r0, [pc, #776]	; (80021e4 <main+0x36c>)
 8001eda:	f001 f967 	bl	80031ac <PID_SetSampleTime>
  PID_SetOutputLimits(&myPIDultra, -500, 500);
 8001ede:	ed9f 1baa 	vldr	d1, [pc, #680]	; 8002188 <main+0x310>
 8001ee2:	ed9f 0bab 	vldr	d0, [pc, #684]	; 8002190 <main+0x318>
 8001ee6:	48bf      	ldr	r0, [pc, #764]	; (80021e4 <main+0x36c>)
 8001ee8:	f001 f80a 	bl	8002f00 <PID_SetOutputLimits>

  PID(&myPIDdistance, &Inputdistance, &Outputdistance, &Setpointdistance,  0.8, 200, 15, _PID_P_ON_E, _PID_CD_DIRECT);
 8001eec:	2300      	movs	r3, #0
 8001eee:	9301      	str	r3, [sp, #4]
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	ed9f 2ba8 	vldr	d2, [pc, #672]	; 8002198 <main+0x320>
 8001ef8:	ed9f 1ba9 	vldr	d1, [pc, #676]	; 80021a0 <main+0x328>
 8001efc:	ed9f 0baa 	vldr	d0, [pc, #680]	; 80021a8 <main+0x330>
 8001f00:	4bb9      	ldr	r3, [pc, #740]	; (80021e8 <main+0x370>)
 8001f02:	4aba      	ldr	r2, [pc, #744]	; (80021ec <main+0x374>)
 8001f04:	49ba      	ldr	r1, [pc, #744]	; (80021f0 <main+0x378>)
 8001f06:	48bb      	ldr	r0, [pc, #748]	; (80021f4 <main+0x37c>)
 8001f08:	f000 fea6 	bl	8002c58 <PID>
  PID_SetMode(&myPIDdistance, _PID_MODE_AUTOMATIC);
 8001f0c:	2101      	movs	r1, #1
 8001f0e:	48b9      	ldr	r0, [pc, #740]	; (80021f4 <main+0x37c>)
 8001f10:	f000 ffd8 	bl	8002ec4 <PID_SetMode>
  PID_SetSampleTime(&myPIDdistance, 50);
 8001f14:	2132      	movs	r1, #50	; 0x32
 8001f16:	48b7      	ldr	r0, [pc, #732]	; (80021f4 <main+0x37c>)
 8001f18:	f001 f948 	bl	80031ac <PID_SetSampleTime>
  PID_SetOutputLimits(&myPIDdistance, -20, 20);
 8001f1c:	ed9f 1b98 	vldr	d1, [pc, #608]	; 8002180 <main+0x308>
 8001f20:	ed9f 0ba3 	vldr	d0, [pc, #652]	; 80021b0 <main+0x338>
 8001f24:	48b3      	ldr	r0, [pc, #716]	; (80021f4 <main+0x37c>)
 8001f26:	f000 ffeb 	bl	8002f00 <PID_SetOutputLimits>

  PID(&myPIDopenmv, &Inputopenmv, &Outputopenmv, &Setpointopenmv,  0.5, 1, 1.5, _PID_P_ON_E, _PID_CD_DIRECT);
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	9301      	str	r3, [sp, #4]
 8001f2e:	2301      	movs	r3, #1
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	ed9f 2ba1 	vldr	d2, [pc, #644]	; 80021b8 <main+0x340>
 8001f36:	ed9f 1b8e 	vldr	d1, [pc, #568]	; 8002170 <main+0x2f8>
 8001f3a:	ed9f 0ba1 	vldr	d0, [pc, #644]	; 80021c0 <main+0x348>
 8001f3e:	4bae      	ldr	r3, [pc, #696]	; (80021f8 <main+0x380>)
 8001f40:	4aae      	ldr	r2, [pc, #696]	; (80021fc <main+0x384>)
 8001f42:	49af      	ldr	r1, [pc, #700]	; (8002200 <main+0x388>)
 8001f44:	48af      	ldr	r0, [pc, #700]	; (8002204 <main+0x38c>)
 8001f46:	f000 fe87 	bl	8002c58 <PID>
  PID_SetMode(&myPIDopenmv, _PID_MODE_AUTOMATIC);
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	48ad      	ldr	r0, [pc, #692]	; (8002204 <main+0x38c>)
 8001f4e:	f000 ffb9 	bl	8002ec4 <PID_SetMode>
  PID_SetSampleTime(&myPIDopenmv, 50);
 8001f52:	2132      	movs	r1, #50	; 0x32
 8001f54:	48ab      	ldr	r0, [pc, #684]	; (8002204 <main+0x38c>)
 8001f56:	f001 f929 	bl	80031ac <PID_SetSampleTime>
  PID_SetOutputLimits(&myPIDopenmv, -900, 900);
 8001f5a:	ed9f 1b9b 	vldr	d1, [pc, #620]	; 80021c8 <main+0x350>
 8001f5e:	ed9f 0b9c 	vldr	d0, [pc, #624]	; 80021d0 <main+0x358>
 8001f62:	48a8      	ldr	r0, [pc, #672]	; (8002204 <main+0x38c>)
 8001f64:	f000 ffcc 	bl	8002f00 <PID_SetOutputLimits>

  //start TIM1 PWM generator
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001f68:	2100      	movs	r1, #0
 8001f6a:	48a7      	ldr	r0, [pc, #668]	; (8002208 <main+0x390>)
 8001f6c:	f003 f9be 	bl	80052ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // Machine Arm: 0(normal) and 180(putting)
 8001f70:	2100      	movs	r1, #0
 8001f72:	48a6      	ldr	r0, [pc, #664]	; (800220c <main+0x394>)
 8001f74:	f003 f9ba 	bl	80052ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3); // Bule servo(top): 90
 8001f78:	2108      	movs	r1, #8
 8001f7a:	48a4      	ldr	r0, [pc, #656]	; (800220c <main+0x394>)
 8001f7c:	f003 f9b6 	bl	80052ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4); // Bule servo(openmv): 110(rectangle) and 65(45 degree)
 8001f80:	210c      	movs	r1, #12
 8001f82:	48a2      	ldr	r0, [pc, #648]	; (800220c <main+0x394>)
 8001f84:	f003 f9b2 	bl	80052ec <HAL_TIM_PWM_Start>
  //start TIM5 IT left and right sensor
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8001f88:	2100      	movs	r1, #0
 8001f8a:	48a1      	ldr	r0, [pc, #644]	; (8002210 <main+0x398>)
 8001f8c:	f003 fb22 	bl	80055d4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 8001f90:	2104      	movs	r1, #4
 8001f92:	489f      	ldr	r0, [pc, #636]	; (8002210 <main+0x398>)
 8001f94:	f003 fb1e 	bl	80055d4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001f98:	2100      	movs	r1, #0
 8001f9a:	489e      	ldr	r0, [pc, #632]	; (8002214 <main+0x39c>)
 8001f9c:	f003 fb1a 	bl	80055d4 <HAL_TIM_IC_Start_IT>

  //Servo initial position
  Set_angle(&htim2,TIM_CHANNEL_1, 0,20000,20);
 8001fa0:	2314      	movs	r3, #20
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001fa8:	2200      	movs	r2, #0
 8001faa:	2100      	movs	r1, #0
 8001fac:	4897      	ldr	r0, [pc, #604]	; (800220c <main+0x394>)
 8001fae:	f7ff fcd7 	bl	8001960 <Set_angle>
  Set_angle(&htim2,TIM_CHANNEL_3, 90,20000,20);
 8001fb2:	2314      	movs	r3, #20
 8001fb4:	9300      	str	r3, [sp, #0]
 8001fb6:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001fba:	225a      	movs	r2, #90	; 0x5a
 8001fbc:	2108      	movs	r1, #8
 8001fbe:	4893      	ldr	r0, [pc, #588]	; (800220c <main+0x394>)
 8001fc0:	f7ff fcce 	bl	8001960 <Set_angle>
  // Set_angle(&htim2,TIM_CHANNEL_4, 110,20000,20);
  Set_angle(&htim2,TIM_CHANNEL_4, 60,20000,20);
 8001fc4:	2314      	movs	r3, #20
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001fcc:	223c      	movs	r2, #60	; 0x3c
 8001fce:	210c      	movs	r1, #12
 8001fd0:	488e      	ldr	r0, [pc, #568]	; (800220c <main+0x394>)
 8001fd2:	f7ff fcc5 	bl	8001960 <Set_angle>

  //Recode initial Pitch
  ATKPrcess();
 8001fd6:	f7ff fbbf 	bl	8001758 <ATKPrcess>
  initial_Pitch = pitch;
 8001fda:	4b8f      	ldr	r3, [pc, #572]	; (8002218 <main+0x3a0>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a8f      	ldr	r2, [pc, #572]	; (800221c <main+0x3a4>)
 8001fe0:	6013      	str	r3, [r2, #0]
  initial_selfAngelint = selfAngelint;
 8001fe2:	4b8f      	ldr	r3, [pc, #572]	; (8002220 <main+0x3a8>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a8f      	ldr	r2, [pc, #572]	; (8002224 <main+0x3ac>)
 8001fe8:	6013      	str	r3, [r2, #0]

  int openmvAngle = 0;
 8001fea:	2300      	movs	r3, #0
 8001fec:	607b      	str	r3, [r7, #4]
  printf("Initialized. \r\n");
 8001fee:	488e      	ldr	r0, [pc, #568]	; (8002228 <main+0x3b0>)
 8001ff0:	f006 fcce 	bl	8008990 <puts>
	  /****************TASK 1******************/


    /****************TASK 2******************/

     while(((timel_fin==1 && timer_fin ==1)&& timef_fin==1)!=1)
 8001ff4:	bf00      	nop
 8001ff6:	4b8d      	ldr	r3, [pc, #564]	; (800222c <main+0x3b4>)
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d109      	bne.n	8002012 <main+0x19a>
 8001ffe:	4b8c      	ldr	r3, [pc, #560]	; (8002230 <main+0x3b8>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d105      	bne.n	8002012 <main+0x19a>
 8002006:	4b8b      	ldr	r3, [pc, #556]	; (8002234 <main+0x3bc>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	2b01      	cmp	r3, #1
 800200c:	d101      	bne.n	8002012 <main+0x19a>
 800200e:	2301      	movs	r3, #1
 8002010:	e000      	b.n	8002014 <main+0x19c>
 8002012:	2300      	movs	r3, #0
 8002014:	2b01      	cmp	r3, #1
 8002016:	d1ee      	bne.n	8001ff6 <main+0x17e>
     {
       //waiting for the counting to finish
     }
  
     if (cml-cmr>50)//if the difference is too large, then turn right
 8002018:	4b87      	ldr	r3, [pc, #540]	; (8002238 <main+0x3c0>)
 800201a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800201e:	4b87      	ldr	r3, [pc, #540]	; (800223c <main+0x3c4>)
 8002020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002024:	f7fe f958 	bl	80002d8 <__aeabi_dsub>
 8002028:	4602      	mov	r2, r0
 800202a:	460b      	mov	r3, r1
 800202c:	4610      	mov	r0, r2
 800202e:	4619      	mov	r1, r3
 8002030:	f04f 0200 	mov.w	r2, #0
 8002034:	4b82      	ldr	r3, [pc, #520]	; (8002240 <main+0x3c8>)
 8002036:	f7fe fd97 	bl	8000b68 <__aeabi_dcmpgt>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d043      	beq.n	80020c8 <main+0x250>
     {
       //turn on the red led
       HAL_GPIO_WritePin(ldr_GPIO_Port, ldr_Pin,GPIO_PIN_SET);
 8002040:	2201      	movs	r2, #1
 8002042:	2102      	movs	r1, #2
 8002044:	487f      	ldr	r0, [pc, #508]	; (8002244 <main+0x3cc>)
 8002046:	f002 f827 	bl	8004098 <HAL_GPIO_WritePin>

       //move the vehicle to the ldrfront a bit
       Forward(15);
 800204a:	200f      	movs	r0, #15
 800204c:	f7ff f9c6 	bl	80013dc <Forward>
       Left(0);
 8002050:	2000      	movs	r0, #0
 8002052:	f7ff f9ad 	bl	80013b0 <Left>
       Turn_Left(0);
 8002056:	2000      	movs	r0, #0
 8002058:	f7ff f9e0 	bl	800141c <Turn_Left>
       drive();
 800205c:	f7ff f92a 	bl	80012b4 <drive>
       HAL_Delay(1000);
 8002060:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002064:	f001 fd64 	bl	8003b30 <HAL_Delay>

       //stop the vehicle
       Forward(0);
 8002068:	2000      	movs	r0, #0
 800206a:	f7ff f9b7 	bl	80013dc <Forward>
       Left(0);
 800206e:	2000      	movs	r0, #0
 8002070:	f7ff f99e 	bl	80013b0 <Left>
       Turn_Left(0);
 8002074:	2000      	movs	r0, #0
 8002076:	f7ff f9d1 	bl	800141c <Turn_Left>
       drive();
 800207a:	f7ff f91b 	bl	80012b4 <drive>
       HAL_Delay(500);
 800207e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002082:	f001 fd55 	bl	8003b30 <HAL_Delay>

       //turn right
       turn_Angle(90,2);
 8002086:	2102      	movs	r1, #2
 8002088:	205a      	movs	r0, #90	; 0x5a
 800208a:	f7ff fce1 	bl	8001a50 <turn_Angle>

       //move the vehicle to the front a bit
       Forward(15);
 800208e:	200f      	movs	r0, #15
 8002090:	f7ff f9a4 	bl	80013dc <Forward>
       Left(0);
 8002094:	2000      	movs	r0, #0
 8002096:	f7ff f98b 	bl	80013b0 <Left>
       Turn_Left(0);
 800209a:	2000      	movs	r0, #0
 800209c:	f7ff f9be 	bl	800141c <Turn_Left>
       drive();
 80020a0:	f7ff f908 	bl	80012b4 <drive>
       HAL_Delay(1000);
 80020a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020a8:	f001 fd42 	bl	8003b30 <HAL_Delay>

       //finish the turning
       HAL_GPIO_WritePin(ldr_GPIO_Port, ldr_Pin,GPIO_PIN_RESET);
 80020ac:	2200      	movs	r2, #0
 80020ae:	2102      	movs	r1, #2
 80020b0:	4864      	ldr	r0, [pc, #400]	; (8002244 <main+0x3cc>)
 80020b2:	f001 fff1 	bl	8004098 <HAL_GPIO_WritePin>
       Forward(20);
 80020b6:	2014      	movs	r0, #20
 80020b8:	f7ff f990 	bl	80013dc <Forward>
       drive();
 80020bc:	f7ff f8fa 	bl	80012b4 <drive>

       toggleLD2(50);
 80020c0:	2032      	movs	r0, #50	; 0x32
 80020c2:	f7fe ff3b 	bl	8000f3c <toggleLD2>
       continue;
 80020c6:	e0ed      	b.n	80022a4 <main+0x42c>
     }

     if(cmf>10)//nothing in front
 80020c8:	4b5f      	ldr	r3, [pc, #380]	; (8002248 <main+0x3d0>)
 80020ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020ce:	f04f 0200 	mov.w	r2, #0
 80020d2:	4b5e      	ldr	r3, [pc, #376]	; (800224c <main+0x3d4>)
 80020d4:	f7fe fd48 	bl	8000b68 <__aeabi_dcmpgt>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f000 80bc 	beq.w	8002258 <main+0x3e0>
     {
       Forward(20);
 80020e0:	2014      	movs	r0, #20
 80020e2:	f7ff f97b 	bl	80013dc <Forward>
       if((cml-cmr<3)&&(cml-cmr>-3))//do nothing
 80020e6:	4b54      	ldr	r3, [pc, #336]	; (8002238 <main+0x3c0>)
 80020e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020ec:	4b53      	ldr	r3, [pc, #332]	; (800223c <main+0x3c4>)
 80020ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f2:	f7fe f8f1 	bl	80002d8 <__aeabi_dsub>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	4610      	mov	r0, r2
 80020fc:	4619      	mov	r1, r3
 80020fe:	f04f 0200 	mov.w	r2, #0
 8002102:	4b53      	ldr	r3, [pc, #332]	; (8002250 <main+0x3d8>)
 8002104:	f7fe fd12 	bl	8000b2c <__aeabi_dcmplt>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d017      	beq.n	800213e <main+0x2c6>
 800210e:	4b4a      	ldr	r3, [pc, #296]	; (8002238 <main+0x3c0>)
 8002110:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002114:	4b49      	ldr	r3, [pc, #292]	; (800223c <main+0x3c4>)
 8002116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211a:	f7fe f8dd 	bl	80002d8 <__aeabi_dsub>
 800211e:	4602      	mov	r2, r0
 8002120:	460b      	mov	r3, r1
 8002122:	4610      	mov	r0, r2
 8002124:	4619      	mov	r1, r3
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	4b4a      	ldr	r3, [pc, #296]	; (8002254 <main+0x3dc>)
 800212c:	f7fe fd1c 	bl	8000b68 <__aeabi_dcmpgt>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d003      	beq.n	800213e <main+0x2c6>
       {
         Turn_Left(0);
 8002136:	2000      	movs	r0, #0
 8002138:	f7ff f970 	bl	800141c <Turn_Left>
 800213c:	e00f      	b.n	800215e <main+0x2e6>
       }
       else
       {
        Alignment(cml, cmr);
 800213e:	4b3e      	ldr	r3, [pc, #248]	; (8002238 <main+0x3c0>)
 8002140:	ed93 7b00 	vldr	d7, [r3]
 8002144:	4b3d      	ldr	r3, [pc, #244]	; (800223c <main+0x3c4>)
 8002146:	ed93 6b00 	vldr	d6, [r3]
 800214a:	eeb0 1a46 	vmov.f32	s2, s12
 800214e:	eef0 1a66 	vmov.f32	s3, s13
 8002152:	eeb0 0a47 	vmov.f32	s0, s14
 8002156:	eef0 0a67 	vmov.f32	s1, s15
 800215a:	f7ff f9a7 	bl	80014ac <Alignment>
       }
       
       drive();
 800215e:	f7ff f8a9 	bl	80012b4 <drive>
       toggleLD2(50);
 8002162:	2032      	movs	r0, #50	; 0x32
 8002164:	f7fe feea 	bl	8000f3c <toggleLD2>
       continue;
 8002168:	e09c      	b.n	80022a4 <main+0x42c>
 800216a:	bf00      	nop
 800216c:	f3af 8000 	nop.w
 8002170:	00000000 	.word	0x00000000
 8002174:	3ff00000 	.word	0x3ff00000
 8002178:	00000000 	.word	0x00000000
 800217c:	40440000 	.word	0x40440000
 8002180:	00000000 	.word	0x00000000
 8002184:	40340000 	.word	0x40340000
 8002188:	00000000 	.word	0x00000000
 800218c:	407f4000 	.word	0x407f4000
 8002190:	00000000 	.word	0x00000000
 8002194:	c07f4000 	.word	0xc07f4000
 8002198:	00000000 	.word	0x00000000
 800219c:	402e0000 	.word	0x402e0000
 80021a0:	00000000 	.word	0x00000000
 80021a4:	40690000 	.word	0x40690000
 80021a8:	9999999a 	.word	0x9999999a
 80021ac:	3fe99999 	.word	0x3fe99999
 80021b0:	00000000 	.word	0x00000000
 80021b4:	c0340000 	.word	0xc0340000
 80021b8:	00000000 	.word	0x00000000
 80021bc:	3ff80000 	.word	0x3ff80000
 80021c0:	00000000 	.word	0x00000000
 80021c4:	3fe00000 	.word	0x3fe00000
 80021c8:	00000000 	.word	0x00000000
 80021cc:	408c2000 	.word	0x408c2000
 80021d0:	00000000 	.word	0x00000000
 80021d4:	c08c2000 	.word	0xc08c2000
 80021d8:	20000668 	.word	0x20000668
 80021dc:	20000660 	.word	0x20000660
 80021e0:	20000658 	.word	0x20000658
 80021e4:	20000698 	.word	0x20000698
 80021e8:	20000000 	.word	0x20000000
 80021ec:	20000678 	.word	0x20000678
 80021f0:	20000670 	.word	0x20000670
 80021f4:	20000708 	.word	0x20000708
 80021f8:	20000690 	.word	0x20000690
 80021fc:	20000688 	.word	0x20000688
 8002200:	20000680 	.word	0x20000680
 8002204:	20000778 	.word	0x20000778
 8002208:	200004d4 	.word	0x200004d4
 800220c:	20000520 	.word	0x20000520
 8002210:	200005b8 	.word	0x200005b8
 8002214:	2000056c 	.word	0x2000056c
 8002218:	200007f4 	.word	0x200007f4
 800221c:	20000800 	.word	0x20000800
 8002220:	200007fc 	.word	0x200007fc
 8002224:	20000804 	.word	0x20000804
 8002228:	0800abfc 	.word	0x0800abfc
 800222c:	20000605 	.word	0x20000605
 8002230:	20000621 	.word	0x20000621
 8002234:	20000641 	.word	0x20000641
 8002238:	20000618 	.word	0x20000618
 800223c:	20000638 	.word	0x20000638
 8002240:	40490000 	.word	0x40490000
 8002244:	48000400 	.word	0x48000400
 8002248:	20000650 	.word	0x20000650
 800224c:	40240000 	.word	0x40240000
 8002250:	40080000 	.word	0x40080000
 8002254:	c0080000 	.word	0xc0080000
     }
     else//turn left
     {
       //turn on the green led
       HAL_GPIO_WritePin(ldg_GPIO_Port, ldg_Pin,GPIO_PIN_SET);
 8002258:	2201      	movs	r2, #1
 800225a:	2104      	movs	r1, #4
 800225c:	4812      	ldr	r0, [pc, #72]	; (80022a8 <main+0x430>)
 800225e:	f001 ff1b 	bl	8004098 <HAL_GPIO_WritePin>

       //turn left
       turn_Angle(90,1);
 8002262:	2101      	movs	r1, #1
 8002264:	205a      	movs	r0, #90	; 0x5a
 8002266:	f7ff fbf3 	bl	8001a50 <turn_Angle>

       //move the vehicle to the front a bit
       Forward(15);
 800226a:	200f      	movs	r0, #15
 800226c:	f7ff f8b6 	bl	80013dc <Forward>
       Left(0);
 8002270:	2000      	movs	r0, #0
 8002272:	f7ff f89d 	bl	80013b0 <Left>
       Turn_Left(0);
 8002276:	2000      	movs	r0, #0
 8002278:	f7ff f8d0 	bl	800141c <Turn_Left>
       drive();
 800227c:	f7ff f81a 	bl	80012b4 <drive>
       HAL_Delay(1000);
 8002280:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002284:	f001 fc54 	bl	8003b30 <HAL_Delay>

       //finish the turning
       HAL_GPIO_WritePin(ldg_GPIO_Port, ldg_Pin,GPIO_PIN_RESET);
 8002288:	2200      	movs	r2, #0
 800228a:	2104      	movs	r1, #4
 800228c:	4806      	ldr	r0, [pc, #24]	; (80022a8 <main+0x430>)
 800228e:	f001 ff03 	bl	8004098 <HAL_GPIO_WritePin>
       Forward(20);
 8002292:	2014      	movs	r0, #20
 8002294:	f7ff f8a2 	bl	80013dc <Forward>
       drive();
 8002298:	f7ff f80c 	bl	80012b4 <drive>

       toggleLD2(50);
 800229c:	2032      	movs	r0, #50	; 0x32
 800229e:	f7fe fe4d 	bl	8000f3c <toggleLD2>
       continue;
 80022a2:	bf00      	nop
     while(((timel_fin==1 && timer_fin ==1)&& timef_fin==1)!=1)
 80022a4:	e6a6      	b.n	8001ff4 <main+0x17c>
 80022a6:	bf00      	nop
 80022a8:	48000400 	.word	0x48000400

080022ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b094      	sub	sp, #80	; 0x50
 80022b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022b2:	f107 0318 	add.w	r3, r7, #24
 80022b6:	2238      	movs	r2, #56	; 0x38
 80022b8:	2100      	movs	r1, #0
 80022ba:	4618      	mov	r0, r3
 80022bc:	f005 fe70 	bl	8007fa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022c0:	1d3b      	adds	r3, r7, #4
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]
 80022c6:	605a      	str	r2, [r3, #4]
 80022c8:	609a      	str	r2, [r3, #8]
 80022ca:	60da      	str	r2, [r3, #12]
 80022cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80022ce:	2000      	movs	r0, #0
 80022d0:	f001 ff1e 	bl	8004110 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022d4:	2302      	movs	r3, #2
 80022d6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022dc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022de:	2340      	movs	r3, #64	; 0x40
 80022e0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022e2:	2302      	movs	r3, #2
 80022e4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022e6:	2302      	movs	r3, #2
 80022e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80022ea:	2304      	movs	r3, #4
 80022ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80022ee:	2355      	movs	r3, #85	; 0x55
 80022f0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022f2:	2302      	movs	r3, #2
 80022f4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80022f6:	2302      	movs	r3, #2
 80022f8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80022fa:	2302      	movs	r3, #2
 80022fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022fe:	f107 0318 	add.w	r3, r7, #24
 8002302:	4618      	mov	r0, r3
 8002304:	f001 ffb8 	bl	8004278 <HAL_RCC_OscConfig>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800230e:	f000 fc63 	bl	8002bd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002312:	230f      	movs	r3, #15
 8002314:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002316:	2303      	movs	r3, #3
 8002318:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800231e:	2300      	movs	r3, #0
 8002320:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002326:	1d3b      	adds	r3, r7, #4
 8002328:	2104      	movs	r1, #4
 800232a:	4618      	mov	r0, r3
 800232c:	f002 fabc 	bl	80048a8 <HAL_RCC_ClockConfig>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002336:	f000 fc4f 	bl	8002bd8 <Error_Handler>
  }
}
 800233a:	bf00      	nop
 800233c:	3750      	adds	r7, #80	; 0x50
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
	...

08002344 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002348:	4b21      	ldr	r3, [pc, #132]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 800234a:	4a22      	ldr	r2, [pc, #136]	; (80023d4 <MX_LPUART1_UART_Init+0x90>)
 800234c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800234e:	4b20      	ldr	r3, [pc, #128]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 8002350:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002354:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002356:	4b1e      	ldr	r3, [pc, #120]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 8002358:	2200      	movs	r2, #0
 800235a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800235c:	4b1c      	ldr	r3, [pc, #112]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 800235e:	2200      	movs	r2, #0
 8002360:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002362:	4b1b      	ldr	r3, [pc, #108]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 8002364:	2200      	movs	r2, #0
 8002366:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002368:	4b19      	ldr	r3, [pc, #100]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 800236a:	220c      	movs	r2, #12
 800236c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800236e:	4b18      	ldr	r3, [pc, #96]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 8002370:	2200      	movs	r2, #0
 8002372:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002374:	4b16      	ldr	r3, [pc, #88]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 8002376:	2200      	movs	r2, #0
 8002378:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800237a:	4b15      	ldr	r3, [pc, #84]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 800237c:	2200      	movs	r2, #0
 800237e:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002380:	4b13      	ldr	r3, [pc, #76]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 8002382:	2200      	movs	r2, #0
 8002384:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002386:	4812      	ldr	r0, [pc, #72]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 8002388:	f004 fe72 	bl	8007070 <HAL_UART_Init>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8002392:	f000 fc21 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002396:	2100      	movs	r1, #0
 8002398:	480d      	ldr	r0, [pc, #52]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 800239a:	f005 fd0d 	bl	8007db8 <HAL_UARTEx_SetTxFifoThreshold>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80023a4:	f000 fc18 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023a8:	2100      	movs	r1, #0
 80023aa:	4809      	ldr	r0, [pc, #36]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 80023ac:	f005 fd42 	bl	8007e34 <HAL_UARTEx_SetRxFifoThreshold>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80023b6:	f000 fc0f 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80023ba:	4805      	ldr	r0, [pc, #20]	; (80023d0 <MX_LPUART1_UART_Init+0x8c>)
 80023bc:	f005 fcc3 	bl	8007d46 <HAL_UARTEx_DisableFifoMode>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80023c6:	f000 fc07 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000204 	.word	0x20000204
 80023d4:	40008000 	.word	0x40008000

080023d8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80023dc:	4b22      	ldr	r3, [pc, #136]	; (8002468 <MX_UART4_Init+0x90>)
 80023de:	4a23      	ldr	r2, [pc, #140]	; (800246c <MX_UART4_Init+0x94>)
 80023e0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80023e2:	4b21      	ldr	r3, [pc, #132]	; (8002468 <MX_UART4_Init+0x90>)
 80023e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023e8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80023ea:	4b1f      	ldr	r3, [pc, #124]	; (8002468 <MX_UART4_Init+0x90>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80023f0:	4b1d      	ldr	r3, [pc, #116]	; (8002468 <MX_UART4_Init+0x90>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80023f6:	4b1c      	ldr	r3, [pc, #112]	; (8002468 <MX_UART4_Init+0x90>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80023fc:	4b1a      	ldr	r3, [pc, #104]	; (8002468 <MX_UART4_Init+0x90>)
 80023fe:	220c      	movs	r2, #12
 8002400:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002402:	4b19      	ldr	r3, [pc, #100]	; (8002468 <MX_UART4_Init+0x90>)
 8002404:	2200      	movs	r2, #0
 8002406:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002408:	4b17      	ldr	r3, [pc, #92]	; (8002468 <MX_UART4_Init+0x90>)
 800240a:	2200      	movs	r2, #0
 800240c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800240e:	4b16      	ldr	r3, [pc, #88]	; (8002468 <MX_UART4_Init+0x90>)
 8002410:	2200      	movs	r2, #0
 8002412:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002414:	4b14      	ldr	r3, [pc, #80]	; (8002468 <MX_UART4_Init+0x90>)
 8002416:	2200      	movs	r2, #0
 8002418:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800241a:	4b13      	ldr	r3, [pc, #76]	; (8002468 <MX_UART4_Init+0x90>)
 800241c:	2200      	movs	r2, #0
 800241e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002420:	4811      	ldr	r0, [pc, #68]	; (8002468 <MX_UART4_Init+0x90>)
 8002422:	f004 fe25 	bl	8007070 <HAL_UART_Init>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 800242c:	f000 fbd4 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002430:	2100      	movs	r1, #0
 8002432:	480d      	ldr	r0, [pc, #52]	; (8002468 <MX_UART4_Init+0x90>)
 8002434:	f005 fcc0 	bl	8007db8 <HAL_UARTEx_SetTxFifoThreshold>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800243e:	f000 fbcb 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002442:	2100      	movs	r1, #0
 8002444:	4808      	ldr	r0, [pc, #32]	; (8002468 <MX_UART4_Init+0x90>)
 8002446:	f005 fcf5 	bl	8007e34 <HAL_UARTEx_SetRxFifoThreshold>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002450:	f000 fbc2 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002454:	4804      	ldr	r0, [pc, #16]	; (8002468 <MX_UART4_Init+0x90>)
 8002456:	f005 fc76 	bl	8007d46 <HAL_UARTEx_DisableFifoMode>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002460:	f000 fbba 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002464:	bf00      	nop
 8002466:	bd80      	pop	{r7, pc}
 8002468:	20000294 	.word	0x20000294
 800246c:	40004c00 	.word	0x40004c00

08002470 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002474:	4b22      	ldr	r3, [pc, #136]	; (8002500 <MX_UART5_Init+0x90>)
 8002476:	4a23      	ldr	r2, [pc, #140]	; (8002504 <MX_UART5_Init+0x94>)
 8002478:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 800247a:	4b21      	ldr	r3, [pc, #132]	; (8002500 <MX_UART5_Init+0x90>)
 800247c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002480:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002482:	4b1f      	ldr	r3, [pc, #124]	; (8002500 <MX_UART5_Init+0x90>)
 8002484:	2200      	movs	r2, #0
 8002486:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002488:	4b1d      	ldr	r3, [pc, #116]	; (8002500 <MX_UART5_Init+0x90>)
 800248a:	2200      	movs	r2, #0
 800248c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800248e:	4b1c      	ldr	r3, [pc, #112]	; (8002500 <MX_UART5_Init+0x90>)
 8002490:	2200      	movs	r2, #0
 8002492:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002494:	4b1a      	ldr	r3, [pc, #104]	; (8002500 <MX_UART5_Init+0x90>)
 8002496:	220c      	movs	r2, #12
 8002498:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800249a:	4b19      	ldr	r3, [pc, #100]	; (8002500 <MX_UART5_Init+0x90>)
 800249c:	2200      	movs	r2, #0
 800249e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80024a0:	4b17      	ldr	r3, [pc, #92]	; (8002500 <MX_UART5_Init+0x90>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024a6:	4b16      	ldr	r3, [pc, #88]	; (8002500 <MX_UART5_Init+0x90>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024ac:	4b14      	ldr	r3, [pc, #80]	; (8002500 <MX_UART5_Init+0x90>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024b2:	4b13      	ldr	r3, [pc, #76]	; (8002500 <MX_UART5_Init+0x90>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80024b8:	4811      	ldr	r0, [pc, #68]	; (8002500 <MX_UART5_Init+0x90>)
 80024ba:	f004 fdd9 	bl	8007070 <HAL_UART_Init>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 80024c4:	f000 fb88 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024c8:	2100      	movs	r1, #0
 80024ca:	480d      	ldr	r0, [pc, #52]	; (8002500 <MX_UART5_Init+0x90>)
 80024cc:	f005 fc74 	bl	8007db8 <HAL_UARTEx_SetTxFifoThreshold>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 80024d6:	f000 fb7f 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024da:	2100      	movs	r1, #0
 80024dc:	4808      	ldr	r0, [pc, #32]	; (8002500 <MX_UART5_Init+0x90>)
 80024de:	f005 fca9 	bl	8007e34 <HAL_UARTEx_SetRxFifoThreshold>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 80024e8:	f000 fb76 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 80024ec:	4804      	ldr	r0, [pc, #16]	; (8002500 <MX_UART5_Init+0x90>)
 80024ee:	f005 fc2a 	bl	8007d46 <HAL_UARTEx_DisableFifoMode>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 80024f8:	f000 fb6e 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80024fc:	bf00      	nop
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20000324 	.word	0x20000324
 8002504:	40005000 	.word	0x40005000

08002508 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800250c:	4b22      	ldr	r3, [pc, #136]	; (8002598 <MX_USART1_UART_Init+0x90>)
 800250e:	4a23      	ldr	r2, [pc, #140]	; (800259c <MX_USART1_UART_Init+0x94>)
 8002510:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002512:	4b21      	ldr	r3, [pc, #132]	; (8002598 <MX_USART1_UART_Init+0x90>)
 8002514:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002518:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800251a:	4b1f      	ldr	r3, [pc, #124]	; (8002598 <MX_USART1_UART_Init+0x90>)
 800251c:	2200      	movs	r2, #0
 800251e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002520:	4b1d      	ldr	r3, [pc, #116]	; (8002598 <MX_USART1_UART_Init+0x90>)
 8002522:	2200      	movs	r2, #0
 8002524:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002526:	4b1c      	ldr	r3, [pc, #112]	; (8002598 <MX_USART1_UART_Init+0x90>)
 8002528:	2200      	movs	r2, #0
 800252a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800252c:	4b1a      	ldr	r3, [pc, #104]	; (8002598 <MX_USART1_UART_Init+0x90>)
 800252e:	220c      	movs	r2, #12
 8002530:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002532:	4b19      	ldr	r3, [pc, #100]	; (8002598 <MX_USART1_UART_Init+0x90>)
 8002534:	2200      	movs	r2, #0
 8002536:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002538:	4b17      	ldr	r3, [pc, #92]	; (8002598 <MX_USART1_UART_Init+0x90>)
 800253a:	2200      	movs	r2, #0
 800253c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800253e:	4b16      	ldr	r3, [pc, #88]	; (8002598 <MX_USART1_UART_Init+0x90>)
 8002540:	2200      	movs	r2, #0
 8002542:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002544:	4b14      	ldr	r3, [pc, #80]	; (8002598 <MX_USART1_UART_Init+0x90>)
 8002546:	2200      	movs	r2, #0
 8002548:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800254a:	4b13      	ldr	r3, [pc, #76]	; (8002598 <MX_USART1_UART_Init+0x90>)
 800254c:	2200      	movs	r2, #0
 800254e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002550:	4811      	ldr	r0, [pc, #68]	; (8002598 <MX_USART1_UART_Init+0x90>)
 8002552:	f004 fd8d 	bl	8007070 <HAL_UART_Init>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800255c:	f000 fb3c 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002560:	2100      	movs	r1, #0
 8002562:	480d      	ldr	r0, [pc, #52]	; (8002598 <MX_USART1_UART_Init+0x90>)
 8002564:	f005 fc28 	bl	8007db8 <HAL_UARTEx_SetTxFifoThreshold>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800256e:	f000 fb33 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002572:	2100      	movs	r1, #0
 8002574:	4808      	ldr	r0, [pc, #32]	; (8002598 <MX_USART1_UART_Init+0x90>)
 8002576:	f005 fc5d 	bl	8007e34 <HAL_UARTEx_SetRxFifoThreshold>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002580:	f000 fb2a 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002584:	4804      	ldr	r0, [pc, #16]	; (8002598 <MX_USART1_UART_Init+0x90>)
 8002586:	f005 fbde 	bl	8007d46 <HAL_UARTEx_DisableFifoMode>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002590:	f000 fb22 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002594:	bf00      	nop
 8002596:	bd80      	pop	{r7, pc}
 8002598:	200003b4 	.word	0x200003b4
 800259c:	40013800 	.word	0x40013800

080025a0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025a4:	4b22      	ldr	r3, [pc, #136]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025a6:	4a23      	ldr	r2, [pc, #140]	; (8002634 <MX_USART3_UART_Init+0x94>)
 80025a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80025aa:	4b21      	ldr	r3, [pc, #132]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025b2:	4b1f      	ldr	r3, [pc, #124]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025b8:	4b1d      	ldr	r3, [pc, #116]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025be:	4b1c      	ldr	r3, [pc, #112]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025c4:	4b1a      	ldr	r3, [pc, #104]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025c6:	220c      	movs	r2, #12
 80025c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ca:	4b19      	ldr	r3, [pc, #100]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025d0:	4b17      	ldr	r3, [pc, #92]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025d6:	4b16      	ldr	r3, [pc, #88]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025d8:	2200      	movs	r2, #0
 80025da:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025dc:	4b14      	ldr	r3, [pc, #80]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025de:	2200      	movs	r2, #0
 80025e0:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025e2:	4b13      	ldr	r3, [pc, #76]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025e8:	4811      	ldr	r0, [pc, #68]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025ea:	f004 fd41 	bl	8007070 <HAL_UART_Init>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80025f4:	f000 faf0 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025f8:	2100      	movs	r1, #0
 80025fa:	480d      	ldr	r0, [pc, #52]	; (8002630 <MX_USART3_UART_Init+0x90>)
 80025fc:	f005 fbdc 	bl	8007db8 <HAL_UARTEx_SetTxFifoThreshold>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002606:	f000 fae7 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800260a:	2100      	movs	r1, #0
 800260c:	4808      	ldr	r0, [pc, #32]	; (8002630 <MX_USART3_UART_Init+0x90>)
 800260e:	f005 fc11 	bl	8007e34 <HAL_UARTEx_SetRxFifoThreshold>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002618:	f000 fade 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800261c:	4804      	ldr	r0, [pc, #16]	; (8002630 <MX_USART3_UART_Init+0x90>)
 800261e:	f005 fb92 	bl	8007d46 <HAL_UARTEx_DisableFifoMode>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002628:	f000 fad6 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800262c:	bf00      	nop
 800262e:	bd80      	pop	{r7, pc}
 8002630:	20000444 	.word	0x20000444
 8002634:	40004800 	.word	0x40004800

08002638 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b09c      	sub	sp, #112	; 0x70
 800263c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800263e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002642:	2200      	movs	r2, #0
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	605a      	str	r2, [r3, #4]
 8002648:	609a      	str	r2, [r3, #8]
 800264a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800264c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002658:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	605a      	str	r2, [r3, #4]
 8002662:	609a      	str	r2, [r3, #8]
 8002664:	60da      	str	r2, [r3, #12]
 8002666:	611a      	str	r2, [r3, #16]
 8002668:	615a      	str	r2, [r3, #20]
 800266a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800266c:	1d3b      	adds	r3, r7, #4
 800266e:	2234      	movs	r2, #52	; 0x34
 8002670:	2100      	movs	r1, #0
 8002672:	4618      	mov	r0, r3
 8002674:	f005 fc94 	bl	8007fa0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002678:	4b46      	ldr	r3, [pc, #280]	; (8002794 <MX_TIM1_Init+0x15c>)
 800267a:	4a47      	ldr	r2, [pc, #284]	; (8002798 <MX_TIM1_Init+0x160>)
 800267c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1699;
 800267e:	4b45      	ldr	r3, [pc, #276]	; (8002794 <MX_TIM1_Init+0x15c>)
 8002680:	f240 62a3 	movw	r2, #1699	; 0x6a3
 8002684:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002686:	4b43      	ldr	r3, [pc, #268]	; (8002794 <MX_TIM1_Init+0x15c>)
 8002688:	2200      	movs	r2, #0
 800268a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3499;
 800268c:	4b41      	ldr	r3, [pc, #260]	; (8002794 <MX_TIM1_Init+0x15c>)
 800268e:	f640 52ab 	movw	r2, #3499	; 0xdab
 8002692:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002694:	4b3f      	ldr	r3, [pc, #252]	; (8002794 <MX_TIM1_Init+0x15c>)
 8002696:	2200      	movs	r2, #0
 8002698:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800269a:	4b3e      	ldr	r3, [pc, #248]	; (8002794 <MX_TIM1_Init+0x15c>)
 800269c:	2200      	movs	r2, #0
 800269e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026a0:	4b3c      	ldr	r3, [pc, #240]	; (8002794 <MX_TIM1_Init+0x15c>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80026a6:	483b      	ldr	r0, [pc, #236]	; (8002794 <MX_TIM1_Init+0x15c>)
 80026a8:	f002 fd68 	bl	800517c <HAL_TIM_Base_Init>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80026b2:	f000 fa91 	bl	8002bd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026ba:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80026bc:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80026c0:	4619      	mov	r1, r3
 80026c2:	4834      	ldr	r0, [pc, #208]	; (8002794 <MX_TIM1_Init+0x15c>)
 80026c4:	f003 fc06 	bl	8005ed4 <HAL_TIM_ConfigClockSource>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80026ce:	f000 fa83 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80026d2:	4830      	ldr	r0, [pc, #192]	; (8002794 <MX_TIM1_Init+0x15c>)
 80026d4:	f002 fda9 	bl	800522a <HAL_TIM_PWM_Init>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 80026de:	f000 fa7b 	bl	8002bd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026e2:	2300      	movs	r3, #0
 80026e4:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80026e6:	2300      	movs	r3, #0
 80026e8:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026ea:	2300      	movs	r3, #0
 80026ec:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026ee:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80026f2:	4619      	mov	r1, r3
 80026f4:	4827      	ldr	r0, [pc, #156]	; (8002794 <MX_TIM1_Init+0x15c>)
 80026f6:	f004 fb2d 	bl	8006d54 <HAL_TIMEx_MasterConfigSynchronization>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8002700:	f000 fa6a 	bl	8002bd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002704:	2360      	movs	r3, #96	; 0x60
 8002706:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 1;
 8002708:	2301      	movs	r3, #1
 800270a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800270c:	2300      	movs	r3, #0
 800270e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002710:	2300      	movs	r3, #0
 8002712:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002714:	2300      	movs	r3, #0
 8002716:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002718:	2300      	movs	r3, #0
 800271a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800271c:	2300      	movs	r3, #0
 800271e:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002720:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002724:	2200      	movs	r2, #0
 8002726:	4619      	mov	r1, r3
 8002728:	481a      	ldr	r0, [pc, #104]	; (8002794 <MX_TIM1_Init+0x15c>)
 800272a:	f003 fabf 	bl	8005cac <HAL_TIM_PWM_ConfigChannel>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8002734:	f000 fa50 	bl	8002bd8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002738:	2300      	movs	r3, #0
 800273a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800273c:	2300      	movs	r3, #0
 800273e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002740:	2300      	movs	r3, #0
 8002742:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002744:	2300      	movs	r3, #0
 8002746:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800274c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002750:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002756:	2300      	movs	r3, #0
 8002758:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800275a:	2300      	movs	r3, #0
 800275c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800275e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002762:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002764:	2300      	movs	r3, #0
 8002766:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002768:	2300      	movs	r3, #0
 800276a:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800276c:	2300      	movs	r3, #0
 800276e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002770:	1d3b      	adds	r3, r7, #4
 8002772:	4619      	mov	r1, r3
 8002774:	4807      	ldr	r0, [pc, #28]	; (8002794 <MX_TIM1_Init+0x15c>)
 8002776:	f004 fb83 	bl	8006e80 <HAL_TIMEx_ConfigBreakDeadTime>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8002780:	f000 fa2a 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002784:	4803      	ldr	r0, [pc, #12]	; (8002794 <MX_TIM1_Init+0x15c>)
 8002786:	f000 ffad 	bl	80036e4 <HAL_TIM_MspPostInit>

}
 800278a:	bf00      	nop
 800278c:	3770      	adds	r7, #112	; 0x70
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	200004d4 	.word	0x200004d4
 8002798:	40012c00 	.word	0x40012c00

0800279c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08e      	sub	sp, #56	; 0x38
 80027a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027a6:	2200      	movs	r2, #0
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	605a      	str	r2, [r3, #4]
 80027ac:	609a      	str	r2, [r3, #8]
 80027ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027b0:	f107 031c 	add.w	r3, r7, #28
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	605a      	str	r2, [r3, #4]
 80027ba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027bc:	463b      	mov	r3, r7
 80027be:	2200      	movs	r2, #0
 80027c0:	601a      	str	r2, [r3, #0]
 80027c2:	605a      	str	r2, [r3, #4]
 80027c4:	609a      	str	r2, [r3, #8]
 80027c6:	60da      	str	r2, [r3, #12]
 80027c8:	611a      	str	r2, [r3, #16]
 80027ca:	615a      	str	r2, [r3, #20]
 80027cc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027ce:	4b39      	ldr	r3, [pc, #228]	; (80028b4 <MX_TIM2_Init+0x118>)
 80027d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80027d4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80027d6:	4b37      	ldr	r3, [pc, #220]	; (80028b4 <MX_TIM2_Init+0x118>)
 80027d8:	22a9      	movs	r2, #169	; 0xa9
 80027da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027dc:	4b35      	ldr	r3, [pc, #212]	; (80028b4 <MX_TIM2_Init+0x118>)
 80027de:	2200      	movs	r2, #0
 80027e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 80027e2:	4b34      	ldr	r3, [pc, #208]	; (80028b4 <MX_TIM2_Init+0x118>)
 80027e4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80027e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027ea:	4b32      	ldr	r3, [pc, #200]	; (80028b4 <MX_TIM2_Init+0x118>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027f0:	4b30      	ldr	r3, [pc, #192]	; (80028b4 <MX_TIM2_Init+0x118>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80027f6:	482f      	ldr	r0, [pc, #188]	; (80028b4 <MX_TIM2_Init+0x118>)
 80027f8:	f002 fcc0 	bl	800517c <HAL_TIM_Base_Init>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002802:	f000 f9e9 	bl	8002bd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002806:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800280a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800280c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002810:	4619      	mov	r1, r3
 8002812:	4828      	ldr	r0, [pc, #160]	; (80028b4 <MX_TIM2_Init+0x118>)
 8002814:	f003 fb5e 	bl	8005ed4 <HAL_TIM_ConfigClockSource>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800281e:	f000 f9db 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002822:	4824      	ldr	r0, [pc, #144]	; (80028b4 <MX_TIM2_Init+0x118>)
 8002824:	f002 fd01 	bl	800522a <HAL_TIM_PWM_Init>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800282e:	f000 f9d3 	bl	8002bd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002832:	2300      	movs	r3, #0
 8002834:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002836:	2300      	movs	r3, #0
 8002838:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800283a:	f107 031c 	add.w	r3, r7, #28
 800283e:	4619      	mov	r1, r3
 8002840:	481c      	ldr	r0, [pc, #112]	; (80028b4 <MX_TIM2_Init+0x118>)
 8002842:	f004 fa87 	bl	8006d54 <HAL_TIMEx_MasterConfigSynchronization>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800284c:	f000 f9c4 	bl	8002bd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002850:	2360      	movs	r3, #96	; 0x60
 8002852:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8002854:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002858:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800285a:	2300      	movs	r3, #0
 800285c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800285e:	2300      	movs	r3, #0
 8002860:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002862:	463b      	mov	r3, r7
 8002864:	2200      	movs	r2, #0
 8002866:	4619      	mov	r1, r3
 8002868:	4812      	ldr	r0, [pc, #72]	; (80028b4 <MX_TIM2_Init+0x118>)
 800286a:	f003 fa1f 	bl	8005cac <HAL_TIM_PWM_ConfigChannel>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8002874:	f000 f9b0 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002878:	463b      	mov	r3, r7
 800287a:	2208      	movs	r2, #8
 800287c:	4619      	mov	r1, r3
 800287e:	480d      	ldr	r0, [pc, #52]	; (80028b4 <MX_TIM2_Init+0x118>)
 8002880:	f003 fa14 	bl	8005cac <HAL_TIM_PWM_ConfigChannel>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 800288a:	f000 f9a5 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800288e:	463b      	mov	r3, r7
 8002890:	220c      	movs	r2, #12
 8002892:	4619      	mov	r1, r3
 8002894:	4807      	ldr	r0, [pc, #28]	; (80028b4 <MX_TIM2_Init+0x118>)
 8002896:	f003 fa09 	bl	8005cac <HAL_TIM_PWM_ConfigChannel>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 80028a0:	f000 f99a 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80028a4:	4803      	ldr	r0, [pc, #12]	; (80028b4 <MX_TIM2_Init+0x118>)
 80028a6:	f000 ff1d 	bl	80036e4 <HAL_TIM_MspPostInit>

}
 80028aa:	bf00      	nop
 80028ac:	3738      	adds	r7, #56	; 0x38
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	20000520 	.word	0x20000520

080028b8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b08c      	sub	sp, #48	; 0x30
 80028bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028be:	f107 0320 	add.w	r3, r7, #32
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	605a      	str	r2, [r3, #4]
 80028c8:	609a      	str	r2, [r3, #8]
 80028ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028cc:	f107 0314 	add.w	r3, r7, #20
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	605a      	str	r2, [r3, #4]
 80028d6:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80028d8:	1d3b      	adds	r3, r7, #4
 80028da:	2200      	movs	r2, #0
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	605a      	str	r2, [r3, #4]
 80028e0:	609a      	str	r2, [r3, #8]
 80028e2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80028e4:	4b2b      	ldr	r3, [pc, #172]	; (8002994 <MX_TIM4_Init+0xdc>)
 80028e6:	4a2c      	ldr	r2, [pc, #176]	; (8002998 <MX_TIM4_Init+0xe0>)
 80028e8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 33999;
 80028ea:	4b2a      	ldr	r3, [pc, #168]	; (8002994 <MX_TIM4_Init+0xdc>)
 80028ec:	f248 42cf 	movw	r2, #33999	; 0x84cf
 80028f0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028f2:	4b28      	ldr	r3, [pc, #160]	; (8002994 <MX_TIM4_Init+0xdc>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80028f8:	4b26      	ldr	r3, [pc, #152]	; (8002994 <MX_TIM4_Init+0xdc>)
 80028fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028fe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002900:	4b24      	ldr	r3, [pc, #144]	; (8002994 <MX_TIM4_Init+0xdc>)
 8002902:	2200      	movs	r2, #0
 8002904:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002906:	4b23      	ldr	r3, [pc, #140]	; (8002994 <MX_TIM4_Init+0xdc>)
 8002908:	2200      	movs	r2, #0
 800290a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800290c:	4821      	ldr	r0, [pc, #132]	; (8002994 <MX_TIM4_Init+0xdc>)
 800290e:	f002 fc35 	bl	800517c <HAL_TIM_Base_Init>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d001      	beq.n	800291c <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8002918:	f000 f95e 	bl	8002bd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800291c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002920:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002922:	f107 0320 	add.w	r3, r7, #32
 8002926:	4619      	mov	r1, r3
 8002928:	481a      	ldr	r0, [pc, #104]	; (8002994 <MX_TIM4_Init+0xdc>)
 800292a:	f003 fad3 	bl	8005ed4 <HAL_TIM_ConfigClockSource>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d001      	beq.n	8002938 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8002934:	f000 f950 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002938:	4816      	ldr	r0, [pc, #88]	; (8002994 <MX_TIM4_Init+0xdc>)
 800293a:	f002 fde9 	bl	8005510 <HAL_TIM_IC_Init>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8002944:	f000 f948 	bl	8002bd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002948:	2300      	movs	r3, #0
 800294a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800294c:	2300      	movs	r3, #0
 800294e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002950:	f107 0314 	add.w	r3, r7, #20
 8002954:	4619      	mov	r1, r3
 8002956:	480f      	ldr	r0, [pc, #60]	; (8002994 <MX_TIM4_Init+0xdc>)
 8002958:	f004 f9fc 	bl	8006d54 <HAL_TIMEx_MasterConfigSynchronization>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8002962:	f000 f939 	bl	8002bd8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002966:	230a      	movs	r3, #10
 8002968:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800296a:	2301      	movs	r3, #1
 800296c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800296e:	2300      	movs	r3, #0
 8002970:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002972:	2300      	movs	r3, #0
 8002974:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002976:	1d3b      	adds	r3, r7, #4
 8002978:	2200      	movs	r2, #0
 800297a:	4619      	mov	r1, r3
 800297c:	4805      	ldr	r0, [pc, #20]	; (8002994 <MX_TIM4_Init+0xdc>)
 800297e:	f003 f8f8 	bl	8005b72 <HAL_TIM_IC_ConfigChannel>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8002988:	f000 f926 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800298c:	bf00      	nop
 800298e:	3730      	adds	r7, #48	; 0x30
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	2000056c 	.word	0x2000056c
 8002998:	40000800 	.word	0x40000800

0800299c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b08c      	sub	sp, #48	; 0x30
 80029a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029a2:	f107 0320 	add.w	r3, r7, #32
 80029a6:	2200      	movs	r2, #0
 80029a8:	601a      	str	r2, [r3, #0]
 80029aa:	605a      	str	r2, [r3, #4]
 80029ac:	609a      	str	r2, [r3, #8]
 80029ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029b0:	f107 0314 	add.w	r3, r7, #20
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	605a      	str	r2, [r3, #4]
 80029ba:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80029bc:	1d3b      	adds	r3, r7, #4
 80029be:	2200      	movs	r2, #0
 80029c0:	601a      	str	r2, [r3, #0]
 80029c2:	605a      	str	r2, [r3, #4]
 80029c4:	609a      	str	r2, [r3, #8]
 80029c6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80029c8:	4b30      	ldr	r3, [pc, #192]	; (8002a8c <MX_TIM5_Init+0xf0>)
 80029ca:	4a31      	ldr	r2, [pc, #196]	; (8002a90 <MX_TIM5_Init+0xf4>)
 80029cc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 80029ce:	4b2f      	ldr	r3, [pc, #188]	; (8002a8c <MX_TIM5_Init+0xf0>)
 80029d0:	22a9      	movs	r2, #169	; 0xa9
 80029d2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029d4:	4b2d      	ldr	r3, [pc, #180]	; (8002a8c <MX_TIM5_Init+0xf0>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4.294967295E9;
 80029da:	4b2c      	ldr	r3, [pc, #176]	; (8002a8c <MX_TIM5_Init+0xf0>)
 80029dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80029e0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029e2:	4b2a      	ldr	r3, [pc, #168]	; (8002a8c <MX_TIM5_Init+0xf0>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029e8:	4b28      	ldr	r3, [pc, #160]	; (8002a8c <MX_TIM5_Init+0xf0>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80029ee:	4827      	ldr	r0, [pc, #156]	; (8002a8c <MX_TIM5_Init+0xf0>)
 80029f0:	f002 fbc4 	bl	800517c <HAL_TIM_Base_Init>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 80029fa:	f000 f8ed 	bl	8002bd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a02:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002a04:	f107 0320 	add.w	r3, r7, #32
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4820      	ldr	r0, [pc, #128]	; (8002a8c <MX_TIM5_Init+0xf0>)
 8002a0c:	f003 fa62 	bl	8005ed4 <HAL_TIM_ConfigClockSource>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8002a16:	f000 f8df 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8002a1a:	481c      	ldr	r0, [pc, #112]	; (8002a8c <MX_TIM5_Init+0xf0>)
 8002a1c:	f002 fd78 	bl	8005510 <HAL_TIM_IC_Init>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8002a26:	f000 f8d7 	bl	8002bd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002a32:	f107 0314 	add.w	r3, r7, #20
 8002a36:	4619      	mov	r1, r3
 8002a38:	4814      	ldr	r0, [pc, #80]	; (8002a8c <MX_TIM5_Init+0xf0>)
 8002a3a:	f004 f98b 	bl	8006d54 <HAL_TIMEx_MasterConfigSynchronization>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 8002a44:	f000 f8c8 	bl	8002bd8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002a48:	230a      	movs	r3, #10
 8002a4a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002a50:	2300      	movs	r3, #0
 8002a52:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002a54:	2300      	movs	r3, #0
 8002a56:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002a58:	1d3b      	adds	r3, r7, #4
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	480b      	ldr	r0, [pc, #44]	; (8002a8c <MX_TIM5_Init+0xf0>)
 8002a60:	f003 f887 	bl	8005b72 <HAL_TIM_IC_ConfigChannel>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <MX_TIM5_Init+0xd2>
  {
    Error_Handler();
 8002a6a:	f000 f8b5 	bl	8002bd8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002a6e:	1d3b      	adds	r3, r7, #4
 8002a70:	2204      	movs	r2, #4
 8002a72:	4619      	mov	r1, r3
 8002a74:	4805      	ldr	r0, [pc, #20]	; (8002a8c <MX_TIM5_Init+0xf0>)
 8002a76:	f003 f87c 	bl	8005b72 <HAL_TIM_IC_ConfigChannel>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <MX_TIM5_Init+0xe8>
  {
    Error_Handler();
 8002a80:	f000 f8aa 	bl	8002bd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002a84:	bf00      	nop
 8002a86:	3730      	adds	r7, #48	; 0x30
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	200005b8 	.word	0x200005b8
 8002a90:	40000c00 	.word	0x40000c00

08002a94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b08a      	sub	sp, #40	; 0x28
 8002a98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a9a:	f107 0314 	add.w	r3, r7, #20
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	605a      	str	r2, [r3, #4]
 8002aa4:	609a      	str	r2, [r3, #8]
 8002aa6:	60da      	str	r2, [r3, #12]
 8002aa8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aaa:	4b3f      	ldr	r3, [pc, #252]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aae:	4a3e      	ldr	r2, [pc, #248]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002ab0:	f043 0304 	orr.w	r3, r3, #4
 8002ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ab6:	4b3c      	ldr	r3, [pc, #240]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aba:	f003 0304 	and.w	r3, r3, #4
 8002abe:	613b      	str	r3, [r7, #16]
 8002ac0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ac2:	4b39      	ldr	r3, [pc, #228]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ac6:	4a38      	ldr	r2, [pc, #224]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002ac8:	f043 0320 	orr.w	r3, r3, #32
 8002acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ace:	4b36      	ldr	r3, [pc, #216]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ad2:	f003 0320 	and.w	r3, r3, #32
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ada:	4b33      	ldr	r3, [pc, #204]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ade:	4a32      	ldr	r2, [pc, #200]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002ae0:	f043 0301 	orr.w	r3, r3, #1
 8002ae4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ae6:	4b30      	ldr	r3, [pc, #192]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	60bb      	str	r3, [r7, #8]
 8002af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af2:	4b2d      	ldr	r3, [pc, #180]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002af6:	4a2c      	ldr	r2, [pc, #176]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002af8:	f043 0302 	orr.w	r3, r3, #2
 8002afc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002afe:	4b2a      	ldr	r3, [pc, #168]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	607b      	str	r3, [r7, #4]
 8002b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b0a:	4b27      	ldr	r3, [pc, #156]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b0e:	4a26      	ldr	r2, [pc, #152]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002b10:	f043 0308 	orr.w	r3, r3, #8
 8002b14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b16:	4b24      	ldr	r3, [pc, #144]	; (8002ba8 <MX_GPIO_Init+0x114>)
 8002b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b1a:	f003 0308 	and.w	r3, r3, #8
 8002b1e:	603b      	str	r3, [r7, #0]
 8002b20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002b22:	2200      	movs	r2, #0
 8002b24:	2120      	movs	r1, #32
 8002b26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b2a:	f001 fab5 	bl	8004098 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ldr_Pin|ldg_Pin, GPIO_PIN_RESET);
 8002b2e:	2200      	movs	r2, #0
 8002b30:	2106      	movs	r1, #6
 8002b32:	481e      	ldr	r0, [pc, #120]	; (8002bac <MX_GPIO_Init+0x118>)
 8002b34:	f001 fab0 	bl	8004098 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002b38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b3e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002b42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b44:	2300      	movs	r3, #0
 8002b46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002b48:	f107 0314 	add.w	r3, r7, #20
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	4818      	ldr	r0, [pc, #96]	; (8002bb0 <MX_GPIO_Init+0x11c>)
 8002b50:	f001 f920 	bl	8003d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002b54:	2320      	movs	r3, #32
 8002b56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b60:	2300      	movs	r3, #0
 8002b62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002b64:	f107 0314 	add.w	r3, r7, #20
 8002b68:	4619      	mov	r1, r3
 8002b6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b6e:	f001 f911 	bl	8003d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : ldr_Pin ldg_Pin */
  GPIO_InitStruct.Pin = ldr_Pin|ldg_Pin;
 8002b72:	2306      	movs	r3, #6
 8002b74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b76:	2301      	movs	r3, #1
 8002b78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b82:	f107 0314 	add.w	r3, r7, #20
 8002b86:	4619      	mov	r1, r3
 8002b88:	4808      	ldr	r0, [pc, #32]	; (8002bac <MX_GPIO_Init+0x118>)
 8002b8a:	f001 f903 	bl	8003d94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2100      	movs	r1, #0
 8002b92:	2028      	movs	r0, #40	; 0x28
 8002b94:	f001 f8c9 	bl	8003d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002b98:	2028      	movs	r0, #40	; 0x28
 8002b9a:	f001 f8e0 	bl	8003d5e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b9e:	bf00      	nop
 8002ba0:	3728      	adds	r7, #40	; 0x28
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40021000 	.word	0x40021000
 8002bac:	48000400 	.word	0x48000400
 8002bb0:	48000800 	.word	0x48000800

08002bb4 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002bbc:	1d39      	adds	r1, r7, #4
 8002bbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	4803      	ldr	r0, [pc, #12]	; (8002bd4 <__io_putchar+0x20>)
 8002bc6:	f004 faa3 	bl	8007110 <HAL_UART_Transmit>

  return ch;
 8002bca:	687b      	ldr	r3, [r7, #4]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	20000204 	.word	0x20000204

08002bd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bdc:	b672      	cpsid	i
}
 8002bde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002be0:	e7fe      	b.n	8002be0 <Error_Handler+0x8>

08002be2 <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b082      	sub	sp, #8
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	uPID->LastInput = *uPID->MyInput;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c00:	6879      	ldr	r1, [r7, #4]
 8002c02:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	
	if (uPID->OutputSum > uPID->OutMax)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002c12:	f7fd ffa9 	bl	8000b68 <__aeabi_dcmpgt>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d006      	beq.n	8002c2a <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }
	
}
 8002c28:	e011      	b.n	8002c4e <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002c36:	f7fd ff79 	bl	8000b2c <__aeabi_dcmplt>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d100      	bne.n	8002c42 <PID_Init+0x60>
}
 8002c40:	e005      	b.n	8002c4e <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002c48:	6879      	ldr	r1, [r7, #4]
 8002c4a:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 8002c4e:	bf00      	nop
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
	...

08002c58 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b08a      	sub	sp, #40	; 0x28
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6278      	str	r0, [r7, #36]	; 0x24
 8002c60:	6239      	str	r1, [r7, #32]
 8002c62:	61fa      	str	r2, [r7, #28]
 8002c64:	61bb      	str	r3, [r7, #24]
 8002c66:	ed87 0b04 	vstr	d0, [r7, #16]
 8002c6a:	ed87 1b02 	vstr	d1, [r7, #8]
 8002c6e:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 8002c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c74:	69fa      	ldr	r2, [r7, #28]
 8002c76:	645a      	str	r2, [r3, #68]	; 0x44
	uPID->MyInput    = Input;
 8002c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7a:	6a3a      	ldr	r2, [r7, #32]
 8002c7c:	641a      	str	r2, [r3, #64]	; 0x40
	uPID->MySetpoint = Setpoint;
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	649a      	str	r2, [r3, #72]	; 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 8002c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c86:	2200      	movs	r2, #0
 8002c88:	705a      	strb	r2, [r3, #1]
	
	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 8002c8a:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8002ce0 <PID+0x88>
 8002c8e:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8002ce8 <PID+0x90>
 8002c92:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c94:	f000 f934 	bl	8002f00 <PID_SetOutputLimits>
	
	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8002c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9a:	2264      	movs	r2, #100	; 0x64
 8002c9c:	609a      	str	r2, [r3, #8]
	
	PID_SetControllerDirection(uPID, ControllerDirection);
 8002c9e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ca6:	f000 fa41 	bl	800312c <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 8002caa:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002cae:	4619      	mov	r1, r3
 8002cb0:	ed97 2b00 	vldr	d2, [r7]
 8002cb4:	ed97 1b02 	vldr	d1, [r7, #8]
 8002cb8:	ed97 0b04 	vldr	d0, [r7, #16]
 8002cbc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002cbe:	f000 f98d 	bl	8002fdc <PID_SetTunings2>
	
	uPID->LastTime = GetTime() - uPID->SampleTime;
 8002cc2:	f000 ff29 	bl	8003b18 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	1ad2      	subs	r2, r2, r3
 8002cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd0:	605a      	str	r2, [r3, #4]
	
}
 8002cd2:	bf00      	nop
 8002cd4:	3728      	adds	r7, #40	; 0x28
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	f3af 8000 	nop.w
 8002ce0:	00000000 	.word	0x00000000
 8002ce4:	406fe000 	.word	0x406fe000
	...

08002cf0 <PID_Compute>:
// 	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
// }

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 8002cf0:	b5b0      	push	{r4, r5, r7, lr}
 8002cf2:	b08c      	sub	sp, #48	; 0x30
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;
	
	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	785b      	ldrb	r3, [r3, #1]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d101      	bne.n	8002d04 <PID_Compute+0x14>
	{
		return _FALSE;
 8002d00:	2300      	movs	r3, #0
 8002d02:	e0db      	b.n	8002ebc <PID_Compute+0x1cc>
	}
	
	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 8002d04:	f000 ff08 	bl	8003b18 <HAL_GetTick>
 8002d08:	6278      	str	r0, [r7, #36]	; 0x24
	timeChange = (now - uPID->LastTime);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	623b      	str	r3, [r7, #32]
	
	if (timeChange >= uPID->SampleTime)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	6a3a      	ldr	r2, [r7, #32]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	f0c0 80cd 	bcc.w	8002eba <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d28:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d30:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d38:	f7fd face 	bl	80002d8 <__aeabi_dsub>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	460b      	mov	r3, r1
 8002d40:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8002d4a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002d4e:	f7fd fac3 	bl	80002d8 <__aeabi_dsub>
 8002d52:	4602      	mov	r2, r0
 8002d54:	460b      	mov	r3, r1
 8002d56:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->OutputSum     += (uPID->Ki * error);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002d66:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002d6a:	f7fd fc6d 	bl	8000648 <__aeabi_dmul>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	460b      	mov	r3, r1
 8002d72:	4620      	mov	r0, r4
 8002d74:	4629      	mov	r1, r5
 8002d76:	f7fd fab1 	bl	80002dc <__adddf3>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	6879      	ldr	r1, [r7, #4]
 8002d80:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		
		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d114      	bne.n	8002db6 <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002d98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d9c:	f7fd fc54 	bl	8000648 <__aeabi_dmul>
 8002da0:	4602      	mov	r2, r0
 8002da2:	460b      	mov	r3, r1
 8002da4:	4620      	mov	r0, r4
 8002da6:	4629      	mov	r1, r5
 8002da8:	f7fd fa96 	bl	80002d8 <__aeabi_dsub>
 8002dac:	4602      	mov	r2, r0
 8002dae:	460b      	mov	r3, r1
 8002db0:	6879      	ldr	r1, [r7, #4]
 8002db2:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}
		
		if (uPID->OutputSum > uPID->OutMax)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002dc2:	f7fd fed1 	bl	8000b68 <__aeabi_dcmpgt>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d006      	beq.n	8002dda <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002dd2:	6879      	ldr	r1, [r7, #4]
 8002dd4:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002dd8:	e010      	b.n	8002dfc <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002de6:	f7fd fea1 	bl	8000b2c <__aeabi_dcmplt>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d005      	beq.n	8002dfc <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002df6:	6879      	ldr	r1, [r7, #4]
 8002df8:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}
		else { }
		
		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00b      	beq.n	8002e1c <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002e0a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e0e:	f7fd fc1b 	bl	8000648 <__aeabi_dmul>
 8002e12:	4602      	mov	r2, r0
 8002e14:	460b      	mov	r3, r1
 8002e16:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8002e1a:	e005      	b.n	8002e28 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 8002e1c:	f04f 0200 	mov.w	r2, #0
 8002e20:	f04f 0300 	mov.w	r3, #0
 8002e24:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		
		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002e34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e38:	f7fd fc06 	bl	8000648 <__aeabi_dmul>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	4620      	mov	r0, r4
 8002e42:	4629      	mov	r1, r5
 8002e44:	f7fd fa48 	bl	80002d8 <__aeabi_dsub>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	460b      	mov	r3, r1
 8002e4c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002e50:	f7fd fa44 	bl	80002dc <__adddf3>
 8002e54:	4602      	mov	r2, r0
 8002e56:	460b      	mov	r3, r1
 8002e58:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		
		if (output > uPID->OutMax)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002e62:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002e66:	f7fd fe7f 	bl	8000b68 <__aeabi_dcmpgt>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d005      	beq.n	8002e7c <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002e76:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8002e7a:	e00e      	b.n	8002e9a <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002e82:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002e86:	f7fd fe51 	bl	8000b2c <__aeabi_dcmplt>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d004      	beq.n	8002e9a <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002e96:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		else { }
		
		*uPID->MyOutput = output;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002e9e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002ea2:	e9c1 2300 	strd	r2, r3, [r1]
		
		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 8002ea6:	6879      	ldr	r1, [r7, #4]
 8002ea8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002eac:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		uPID->LastTime = now;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eb4:	605a      	str	r2, [r3, #4]
		
		return _TRUE;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e000      	b.n	8002ebc <PID_Compute+0x1cc>
		
	}
	else
	{
		return _FALSE;
 8002eba:	2300      	movs	r3, #0
	}
	
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3730      	adds	r7, #48	; 0x30
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bdb0      	pop	{r4, r5, r7, pc}

08002ec4 <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	70fb      	strb	r3, [r7, #3]
	
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8002ed0:	78fb      	ldrb	r3, [r7, #3]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	bf0c      	ite	eq
 8002ed6:	2301      	moveq	r3, #1
 8002ed8:	2300      	movne	r3, #0
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	73fb      	strb	r3, [r7, #15]
	
	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 8002ede:	7bfb      	ldrb	r3, [r7, #15]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d006      	beq.n	8002ef2 <PID_SetMode+0x2e>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	785b      	ldrb	r3, [r3, #1]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d102      	bne.n	8002ef2 <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f7ff fe78 	bl	8002be2 <PID_Init>
	}
	
	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	7bfa      	ldrb	r2, [r7, #15]
 8002ef6:	705a      	strb	r2, [r3, #1]
	
}
 8002ef8:	bf00      	nop
 8002efa:	3710      	adds	r7, #16
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6178      	str	r0, [r7, #20]
 8002f08:	ed87 0b02 	vstr	d0, [r7, #8]
 8002f0c:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8002f10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f14:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f18:	f7fd fe1c 	bl	8000b54 <__aeabi_dcmpge>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d158      	bne.n	8002fd4 <PID_SetOutputLimits+0xd4>
	{
		return;
	}
	
	uPID->OutMin = Min;
 8002f22:	6979      	ldr	r1, [r7, #20]
 8002f24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f28:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	uPID->OutMax = Max;
 8002f2c:	6979      	ldr	r1, [r7, #20]
 8002f2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f32:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	785b      	ldrb	r3, [r3, #1]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d04b      	beq.n	8002fd6 <PID_SetOutputLimits+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f42:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002f4c:	f7fd fe0c 	bl	8000b68 <__aeabi_dcmpgt>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d007      	beq.n	8002f66 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002f60:	e9c1 2300 	strd	r2, r3, [r1]
 8002f64:	e012      	b.n	8002f8c <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002f74:	f7fd fdda 	bl	8000b2c <__aeabi_dcmplt>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d006      	beq.n	8002f8c <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002f88:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002f98:	f7fd fde6 	bl	8000b68 <__aeabi_dcmpgt>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d006      	beq.n	8002fb0 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002fa8:	6979      	ldr	r1, [r7, #20]
 8002faa:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002fae:	e012      	b.n	8002fd6 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002fbc:	f7fd fdb6 	bl	8000b2c <__aeabi_dcmplt>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d007      	beq.n	8002fd6 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002fcc:	6979      	ldr	r1, [r7, #20]
 8002fce:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002fd2:	e000      	b.n	8002fd6 <PID_SetOutputLimits+0xd6>
		return;
 8002fd4:	bf00      	nop
		}
		else { }
		
	}
	
}
 8002fd6:	3718      	adds	r7, #24
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b08a      	sub	sp, #40	; 0x28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	61f8      	str	r0, [r7, #28]
 8002fe4:	ed87 0b04 	vstr	d0, [r7, #16]
 8002fe8:	ed87 1b02 	vstr	d1, [r7, #8]
 8002fec:	ed87 2b00 	vstr	d2, [r7]
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8002ff4:	f04f 0200 	mov.w	r2, #0
 8002ff8:	f04f 0300 	mov.w	r3, #0
 8002ffc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003000:	f7fd fd94 	bl	8000b2c <__aeabi_dcmplt>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	f040 8089 	bne.w	800311e <PID_SetTunings2+0x142>
 800300c:	f04f 0200 	mov.w	r2, #0
 8003010:	f04f 0300 	mov.w	r3, #0
 8003014:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003018:	f7fd fd88 	bl	8000b2c <__aeabi_dcmplt>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d17d      	bne.n	800311e <PID_SetTunings2+0x142>
 8003022:	f04f 0200 	mov.w	r2, #0
 8003026:	f04f 0300 	mov.w	r3, #0
 800302a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800302e:	f7fd fd7d 	bl	8000b2c <__aeabi_dcmplt>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d172      	bne.n	800311e <PID_SetTunings2+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	7efa      	ldrb	r2, [r7, #27]
 800303c:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800303e:	7efb      	ldrb	r3, [r7, #27]
 8003040:	2b01      	cmp	r3, #1
 8003042:	bf0c      	ite	eq
 8003044:	2301      	moveq	r3, #1
 8003046:	2300      	movne	r3, #0
 8003048:	b2db      	uxtb	r3, r3
 800304a:	461a      	mov	r2, r3
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 8003050:	69f9      	ldr	r1, [r7, #28]
 8003052:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003056:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 800305a:	69f9      	ldr	r1, [r7, #28]
 800305c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003060:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8003064:	69f9      	ldr	r1, [r7, #28]
 8003066:	e9d7 2300 	ldrd	r2, r3, [r7]
 800306a:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	4618      	mov	r0, r3
 8003074:	f7fd fa6e 	bl	8000554 <__aeabi_ui2d>
 8003078:	f04f 0200 	mov.w	r2, #0
 800307c:	4b2a      	ldr	r3, [pc, #168]	; (8003128 <PID_SetTunings2+0x14c>)
 800307e:	f7fd fc0d 	bl	800089c <__aeabi_ddiv>
 8003082:	4602      	mov	r2, r0
 8003084:	460b      	mov	r3, r1
 8003086:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	uPID->Kp = Kp;
 800308a:	69f9      	ldr	r1, [r7, #28]
 800308c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003090:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 8003094:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003098:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800309c:	f7fd fad4 	bl	8000648 <__aeabi_dmul>
 80030a0:	4602      	mov	r2, r0
 80030a2:	460b      	mov	r3, r1
 80030a4:	69f9      	ldr	r1, [r7, #28]
 80030a6:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 80030aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80030ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80030b2:	f7fd fbf3 	bl	800089c <__aeabi_ddiv>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	69f9      	ldr	r1, [r7, #28]
 80030bc:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	78db      	ldrb	r3, [r3, #3]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d12b      	bne.n	8003120 <PID_SetTunings2+0x144>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80030ce:	f04f 0000 	mov.w	r0, #0
 80030d2:	f04f 0100 	mov.w	r1, #0
 80030d6:	f7fd f8ff 	bl	80002d8 <__aeabi_dsub>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	69f9      	ldr	r1, [r7, #28]
 80030e0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80030ea:	f04f 0000 	mov.w	r0, #0
 80030ee:	f04f 0100 	mov.w	r1, #0
 80030f2:	f7fd f8f1 	bl	80002d8 <__aeabi_dsub>
 80030f6:	4602      	mov	r2, r0
 80030f8:	460b      	mov	r3, r1
 80030fa:	69f9      	ldr	r1, [r7, #28]
 80030fc:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003106:	f04f 0000 	mov.w	r0, #0
 800310a:	f04f 0100 	mov.w	r1, #0
 800310e:	f7fd f8e3 	bl	80002d8 <__aeabi_dsub>
 8003112:	4602      	mov	r2, r0
 8003114:	460b      	mov	r3, r1
 8003116:	69f9      	ldr	r1, [r7, #28]
 8003118:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 800311c:	e000      	b.n	8003120 <PID_SetTunings2+0x144>
		return;
 800311e:	bf00      	nop
		
	}
	
}
 8003120:	3728      	adds	r7, #40	; 0x28
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	408f4000 	.word	0x408f4000

0800312c <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	460b      	mov	r3, r1
 8003136:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	785b      	ldrb	r3, [r3, #1]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d02e      	beq.n	800319e <PID_SetControllerDirection+0x72>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	78db      	ldrb	r3, [r3, #3]
 8003144:	78fa      	ldrb	r2, [r7, #3]
 8003146:	429a      	cmp	r2, r3
 8003148:	d029      	beq.n	800319e <PID_SetControllerDirection+0x72>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003150:	f04f 0000 	mov.w	r0, #0
 8003154:	f04f 0100 	mov.w	r1, #0
 8003158:	f7fd f8be 	bl	80002d8 <__aeabi_dsub>
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	6879      	ldr	r1, [r7, #4]
 8003162:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800316c:	f04f 0000 	mov.w	r0, #0
 8003170:	f04f 0100 	mov.w	r1, #0
 8003174:	f7fd f8b0 	bl	80002d8 <__aeabi_dsub>
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	6879      	ldr	r1, [r7, #4]
 800317e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003188:	f04f 0000 	mov.w	r0, #0
 800318c:	f04f 0100 	mov.w	r1, #0
 8003190:	f7fd f8a2 	bl	80002d8 <__aeabi_dsub>
 8003194:	4602      	mov	r2, r0
 8003196:	460b      	mov	r3, r1
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		
	}
	
	uPID->ControllerDirection = Direction;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	78fa      	ldrb	r2, [r7, #3]
 80031a2:	70da      	strb	r2, [r3, #3]
	
}
 80031a4:	bf00      	nop
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 80031ac:	b5b0      	push	{r4, r5, r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
	
	double ratio;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	dd2e      	ble.n	800321a <PID_SetSampleTime+0x6e>
	{
		
		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 80031bc:	6838      	ldr	r0, [r7, #0]
 80031be:	f7fd f9d9 	bl	8000574 <__aeabi_i2d>
 80031c2:	4604      	mov	r4, r0
 80031c4:	460d      	mov	r5, r1
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7fd f9c2 	bl	8000554 <__aeabi_ui2d>
 80031d0:	4602      	mov	r2, r0
 80031d2:	460b      	mov	r3, r1
 80031d4:	4620      	mov	r0, r4
 80031d6:	4629      	mov	r1, r5
 80031d8:	f7fd fb60 	bl	800089c <__aeabi_ddiv>
 80031dc:	4602      	mov	r2, r0
 80031de:	460b      	mov	r3, r1
 80031e0:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->Ki *= ratio;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80031ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80031ee:	f7fd fa2b 	bl	8000648 <__aeabi_dmul>
 80031f2:	4602      	mov	r2, r0
 80031f4:	460b      	mov	r3, r1
 80031f6:	6879      	ldr	r1, [r7, #4]
 80031f8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd /= ratio;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003202:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003206:	f7fd fb49 	bl	800089c <__aeabi_ddiv>
 800320a:	4602      	mov	r2, r0
 800320c:	460b      	mov	r3, r1
 800320e:	6879      	ldr	r1, [r7, #4]
 8003210:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8003214:	683a      	ldr	r2, [r7, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	609a      	str	r2, [r3, #8]
		
	}
	
}
 800321a:	bf00      	nop
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003224 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800322a:	4b0f      	ldr	r3, [pc, #60]	; (8003268 <HAL_MspInit+0x44>)
 800322c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800322e:	4a0e      	ldr	r2, [pc, #56]	; (8003268 <HAL_MspInit+0x44>)
 8003230:	f043 0301 	orr.w	r3, r3, #1
 8003234:	6613      	str	r3, [r2, #96]	; 0x60
 8003236:	4b0c      	ldr	r3, [pc, #48]	; (8003268 <HAL_MspInit+0x44>)
 8003238:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	607b      	str	r3, [r7, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003242:	4b09      	ldr	r3, [pc, #36]	; (8003268 <HAL_MspInit+0x44>)
 8003244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003246:	4a08      	ldr	r2, [pc, #32]	; (8003268 <HAL_MspInit+0x44>)
 8003248:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800324c:	6593      	str	r3, [r2, #88]	; 0x58
 800324e:	4b06      	ldr	r3, [pc, #24]	; (8003268 <HAL_MspInit+0x44>)
 8003250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003256:	603b      	str	r3, [r7, #0]
 8003258:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800325a:	f000 fffd 	bl	8004258 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800325e:	bf00      	nop
 8003260:	3708      	adds	r7, #8
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	40021000 	.word	0x40021000

0800326c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b0a8      	sub	sp, #160	; 0xa0
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003274:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003278:	2200      	movs	r2, #0
 800327a:	601a      	str	r2, [r3, #0]
 800327c:	605a      	str	r2, [r3, #4]
 800327e:	609a      	str	r2, [r3, #8]
 8003280:	60da      	str	r2, [r3, #12]
 8003282:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003284:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003288:	2254      	movs	r2, #84	; 0x54
 800328a:	2100      	movs	r1, #0
 800328c:	4618      	mov	r0, r3
 800328e:	f004 fe87 	bl	8007fa0 <memset>
  if(huart->Instance==LPUART1)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4ab5      	ldr	r2, [pc, #724]	; (800356c <HAL_UART_MspInit+0x300>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d13c      	bne.n	8003316 <HAL_UART_MspInit+0xaa>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800329c:	2320      	movs	r3, #32
 800329e:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80032a0:	2300      	movs	r3, #0
 80032a2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80032a8:	4618      	mov	r0, r3
 80032aa:	f001 fd19 	bl	8004ce0 <HAL_RCCEx_PeriphCLKConfig>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80032b4:	f7ff fc90 	bl	8002bd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80032b8:	4bad      	ldr	r3, [pc, #692]	; (8003570 <HAL_UART_MspInit+0x304>)
 80032ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032bc:	4aac      	ldr	r2, [pc, #688]	; (8003570 <HAL_UART_MspInit+0x304>)
 80032be:	f043 0301 	orr.w	r3, r3, #1
 80032c2:	65d3      	str	r3, [r2, #92]	; 0x5c
 80032c4:	4baa      	ldr	r3, [pc, #680]	; (8003570 <HAL_UART_MspInit+0x304>)
 80032c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c8:	f003 0301 	and.w	r3, r3, #1
 80032cc:	637b      	str	r3, [r7, #52]	; 0x34
 80032ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032d0:	4ba7      	ldr	r3, [pc, #668]	; (8003570 <HAL_UART_MspInit+0x304>)
 80032d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032d4:	4aa6      	ldr	r2, [pc, #664]	; (8003570 <HAL_UART_MspInit+0x304>)
 80032d6:	f043 0301 	orr.w	r3, r3, #1
 80032da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032dc:	4ba4      	ldr	r3, [pc, #656]	; (8003570 <HAL_UART_MspInit+0x304>)
 80032de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032e0:	f003 0301 	and.w	r3, r3, #1
 80032e4:	633b      	str	r3, [r7, #48]	; 0x30
 80032e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80032e8:	230c      	movs	r3, #12
 80032ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ee:	2302      	movs	r3, #2
 80032f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f4:	2300      	movs	r3, #0
 80032f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032fa:	2300      	movs	r3, #0
 80032fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8003300:	230c      	movs	r3, #12
 8003302:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003306:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800330a:	4619      	mov	r1, r3
 800330c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003310:	f000 fd40 	bl	8003d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003314:	e126      	b.n	8003564 <HAL_UART_MspInit+0x2f8>
  else if(huart->Instance==UART4)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a96      	ldr	r2, [pc, #600]	; (8003574 <HAL_UART_MspInit+0x308>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d13c      	bne.n	800339a <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003320:	2308      	movs	r3, #8
 8003322:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8003324:	2300      	movs	r3, #0
 8003326:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003328:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800332c:	4618      	mov	r0, r3
 800332e:	f001 fcd7 	bl	8004ce0 <HAL_RCCEx_PeriphCLKConfig>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8003338:	f7ff fc4e 	bl	8002bd8 <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 800333c:	4b8c      	ldr	r3, [pc, #560]	; (8003570 <HAL_UART_MspInit+0x304>)
 800333e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003340:	4a8b      	ldr	r2, [pc, #556]	; (8003570 <HAL_UART_MspInit+0x304>)
 8003342:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003346:	6593      	str	r3, [r2, #88]	; 0x58
 8003348:	4b89      	ldr	r3, [pc, #548]	; (8003570 <HAL_UART_MspInit+0x304>)
 800334a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800334c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003350:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003354:	4b86      	ldr	r3, [pc, #536]	; (8003570 <HAL_UART_MspInit+0x304>)
 8003356:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003358:	4a85      	ldr	r2, [pc, #532]	; (8003570 <HAL_UART_MspInit+0x304>)
 800335a:	f043 0304 	orr.w	r3, r3, #4
 800335e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003360:	4b83      	ldr	r3, [pc, #524]	; (8003570 <HAL_UART_MspInit+0x304>)
 8003362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003364:	f003 0304 	and.w	r3, r3, #4
 8003368:	62bb      	str	r3, [r7, #40]	; 0x28
 800336a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800336c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003370:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003374:	2302      	movs	r3, #2
 8003376:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800337a:	2300      	movs	r3, #0
 800337c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003380:	2300      	movs	r3, #0
 8003382:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8003386:	2305      	movs	r3, #5
 8003388:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800338c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003390:	4619      	mov	r1, r3
 8003392:	4879      	ldr	r0, [pc, #484]	; (8003578 <HAL_UART_MspInit+0x30c>)
 8003394:	f000 fcfe 	bl	8003d94 <HAL_GPIO_Init>
}
 8003398:	e0e4      	b.n	8003564 <HAL_UART_MspInit+0x2f8>
  else if(huart->Instance==UART5)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a77      	ldr	r2, [pc, #476]	; (800357c <HAL_UART_MspInit+0x310>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d15d      	bne.n	8003460 <HAL_UART_MspInit+0x1f4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80033a4:	2310      	movs	r3, #16
 80033a6:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80033a8:	2300      	movs	r3, #0
 80033aa:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033ac:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80033b0:	4618      	mov	r0, r3
 80033b2:	f001 fc95 	bl	8004ce0 <HAL_RCCEx_PeriphCLKConfig>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <HAL_UART_MspInit+0x154>
      Error_Handler();
 80033bc:	f7ff fc0c 	bl	8002bd8 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 80033c0:	4b6b      	ldr	r3, [pc, #428]	; (8003570 <HAL_UART_MspInit+0x304>)
 80033c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c4:	4a6a      	ldr	r2, [pc, #424]	; (8003570 <HAL_UART_MspInit+0x304>)
 80033c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80033ca:	6593      	str	r3, [r2, #88]	; 0x58
 80033cc:	4b68      	ldr	r3, [pc, #416]	; (8003570 <HAL_UART_MspInit+0x304>)
 80033ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033d4:	627b      	str	r3, [r7, #36]	; 0x24
 80033d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033d8:	4b65      	ldr	r3, [pc, #404]	; (8003570 <HAL_UART_MspInit+0x304>)
 80033da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033dc:	4a64      	ldr	r2, [pc, #400]	; (8003570 <HAL_UART_MspInit+0x304>)
 80033de:	f043 0304 	orr.w	r3, r3, #4
 80033e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033e4:	4b62      	ldr	r3, [pc, #392]	; (8003570 <HAL_UART_MspInit+0x304>)
 80033e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033e8:	f003 0304 	and.w	r3, r3, #4
 80033ec:	623b      	str	r3, [r7, #32]
 80033ee:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80033f0:	4b5f      	ldr	r3, [pc, #380]	; (8003570 <HAL_UART_MspInit+0x304>)
 80033f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033f4:	4a5e      	ldr	r2, [pc, #376]	; (8003570 <HAL_UART_MspInit+0x304>)
 80033f6:	f043 0308 	orr.w	r3, r3, #8
 80033fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033fc:	4b5c      	ldr	r3, [pc, #368]	; (8003570 <HAL_UART_MspInit+0x304>)
 80033fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003400:	f003 0308 	and.w	r3, r3, #8
 8003404:	61fb      	str	r3, [r7, #28]
 8003406:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003408:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800340c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003410:	2302      	movs	r3, #2
 8003412:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003416:	2300      	movs	r3, #0
 8003418:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800341c:	2300      	movs	r3, #0
 800341e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8003422:	2305      	movs	r3, #5
 8003424:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003428:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800342c:	4619      	mov	r1, r3
 800342e:	4852      	ldr	r0, [pc, #328]	; (8003578 <HAL_UART_MspInit+0x30c>)
 8003430:	f000 fcb0 	bl	8003d94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003434:	2304      	movs	r3, #4
 8003436:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800343a:	2302      	movs	r3, #2
 800343c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003440:	2300      	movs	r3, #0
 8003442:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003446:	2300      	movs	r3, #0
 8003448:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800344c:	2305      	movs	r3, #5
 800344e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003452:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003456:	4619      	mov	r1, r3
 8003458:	4849      	ldr	r0, [pc, #292]	; (8003580 <HAL_UART_MspInit+0x314>)
 800345a:	f000 fc9b 	bl	8003d94 <HAL_GPIO_Init>
}
 800345e:	e081      	b.n	8003564 <HAL_UART_MspInit+0x2f8>
  else if(huart->Instance==USART1)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a47      	ldr	r2, [pc, #284]	; (8003584 <HAL_UART_MspInit+0x318>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d13b      	bne.n	80034e2 <HAL_UART_MspInit+0x276>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800346a:	2301      	movs	r3, #1
 800346c:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800346e:	2300      	movs	r3, #0
 8003470:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003472:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003476:	4618      	mov	r0, r3
 8003478:	f001 fc32 	bl	8004ce0 <HAL_RCCEx_PeriphCLKConfig>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <HAL_UART_MspInit+0x21a>
      Error_Handler();
 8003482:	f7ff fba9 	bl	8002bd8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003486:	4b3a      	ldr	r3, [pc, #232]	; (8003570 <HAL_UART_MspInit+0x304>)
 8003488:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800348a:	4a39      	ldr	r2, [pc, #228]	; (8003570 <HAL_UART_MspInit+0x304>)
 800348c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003490:	6613      	str	r3, [r2, #96]	; 0x60
 8003492:	4b37      	ldr	r3, [pc, #220]	; (8003570 <HAL_UART_MspInit+0x304>)
 8003494:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003496:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800349a:	61bb      	str	r3, [r7, #24]
 800349c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800349e:	4b34      	ldr	r3, [pc, #208]	; (8003570 <HAL_UART_MspInit+0x304>)
 80034a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034a2:	4a33      	ldr	r2, [pc, #204]	; (8003570 <HAL_UART_MspInit+0x304>)
 80034a4:	f043 0304 	orr.w	r3, r3, #4
 80034a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034aa:	4b31      	ldr	r3, [pc, #196]	; (8003570 <HAL_UART_MspInit+0x304>)
 80034ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ae:	f003 0304 	and.w	r3, r3, #4
 80034b2:	617b      	str	r3, [r7, #20]
 80034b4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80034b6:	2330      	movs	r3, #48	; 0x30
 80034b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034bc:	2302      	movs	r3, #2
 80034be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c2:	2300      	movs	r3, #0
 80034c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c8:	2300      	movs	r3, #0
 80034ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80034ce:	2307      	movs	r3, #7
 80034d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034d4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80034d8:	4619      	mov	r1, r3
 80034da:	4827      	ldr	r0, [pc, #156]	; (8003578 <HAL_UART_MspInit+0x30c>)
 80034dc:	f000 fc5a 	bl	8003d94 <HAL_GPIO_Init>
}
 80034e0:	e040      	b.n	8003564 <HAL_UART_MspInit+0x2f8>
  else if(huart->Instance==USART3)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a28      	ldr	r2, [pc, #160]	; (8003588 <HAL_UART_MspInit+0x31c>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d13b      	bne.n	8003564 <HAL_UART_MspInit+0x2f8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80034ec:	2304      	movs	r3, #4
 80034ee:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80034f0:	2300      	movs	r3, #0
 80034f2:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034f4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80034f8:	4618      	mov	r0, r3
 80034fa:	f001 fbf1 	bl	8004ce0 <HAL_RCCEx_PeriphCLKConfig>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <HAL_UART_MspInit+0x29c>
      Error_Handler();
 8003504:	f7ff fb68 	bl	8002bd8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003508:	4b19      	ldr	r3, [pc, #100]	; (8003570 <HAL_UART_MspInit+0x304>)
 800350a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800350c:	4a18      	ldr	r2, [pc, #96]	; (8003570 <HAL_UART_MspInit+0x304>)
 800350e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003512:	6593      	str	r3, [r2, #88]	; 0x58
 8003514:	4b16      	ldr	r3, [pc, #88]	; (8003570 <HAL_UART_MspInit+0x304>)
 8003516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003518:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800351c:	613b      	str	r3, [r7, #16]
 800351e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003520:	4b13      	ldr	r3, [pc, #76]	; (8003570 <HAL_UART_MspInit+0x304>)
 8003522:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003524:	4a12      	ldr	r2, [pc, #72]	; (8003570 <HAL_UART_MspInit+0x304>)
 8003526:	f043 0302 	orr.w	r3, r3, #2
 800352a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800352c:	4b10      	ldr	r3, [pc, #64]	; (8003570 <HAL_UART_MspInit+0x304>)
 800352e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003530:	f003 0302 	and.w	r3, r3, #2
 8003534:	60fb      	str	r3, [r7, #12]
 8003536:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003538:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800353c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003540:	2302      	movs	r3, #2
 8003542:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003546:	2300      	movs	r3, #0
 8003548:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800354c:	2300      	movs	r3, #0
 800354e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003552:	2307      	movs	r3, #7
 8003554:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003558:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800355c:	4619      	mov	r1, r3
 800355e:	480b      	ldr	r0, [pc, #44]	; (800358c <HAL_UART_MspInit+0x320>)
 8003560:	f000 fc18 	bl	8003d94 <HAL_GPIO_Init>
}
 8003564:	bf00      	nop
 8003566:	37a0      	adds	r7, #160	; 0xa0
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40008000 	.word	0x40008000
 8003570:	40021000 	.word	0x40021000
 8003574:	40004c00 	.word	0x40004c00
 8003578:	48000800 	.word	0x48000800
 800357c:	40005000 	.word	0x40005000
 8003580:	48000c00 	.word	0x48000c00
 8003584:	40013800 	.word	0x40013800
 8003588:	40004800 	.word	0x40004800
 800358c:	48000400 	.word	0x48000400

08003590 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b08e      	sub	sp, #56	; 0x38
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003598:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800359c:	2200      	movs	r2, #0
 800359e:	601a      	str	r2, [r3, #0]
 80035a0:	605a      	str	r2, [r3, #4]
 80035a2:	609a      	str	r2, [r3, #8]
 80035a4:	60da      	str	r2, [r3, #12]
 80035a6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a49      	ldr	r2, [pc, #292]	; (80036d4 <HAL_TIM_Base_MspInit+0x144>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d10c      	bne.n	80035cc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80035b2:	4b49      	ldr	r3, [pc, #292]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 80035b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035b6:	4a48      	ldr	r2, [pc, #288]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 80035b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035bc:	6613      	str	r3, [r2, #96]	; 0x60
 80035be:	4b46      	ldr	r3, [pc, #280]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 80035c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035c6:	623b      	str	r3, [r7, #32]
 80035c8:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80035ca:	e07f      	b.n	80036cc <HAL_TIM_Base_MspInit+0x13c>
  else if(htim_base->Instance==TIM2)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035d4:	d10c      	bne.n	80035f0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035d6:	4b40      	ldr	r3, [pc, #256]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 80035d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035da:	4a3f      	ldr	r2, [pc, #252]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 80035dc:	f043 0301 	orr.w	r3, r3, #1
 80035e0:	6593      	str	r3, [r2, #88]	; 0x58
 80035e2:	4b3d      	ldr	r3, [pc, #244]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 80035e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	61fb      	str	r3, [r7, #28]
 80035ec:	69fb      	ldr	r3, [r7, #28]
}
 80035ee:	e06d      	b.n	80036cc <HAL_TIM_Base_MspInit+0x13c>
  else if(htim_base->Instance==TIM4)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a39      	ldr	r2, [pc, #228]	; (80036dc <HAL_TIM_Base_MspInit+0x14c>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d132      	bne.n	8003660 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80035fa:	4b37      	ldr	r3, [pc, #220]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 80035fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035fe:	4a36      	ldr	r2, [pc, #216]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 8003600:	f043 0304 	orr.w	r3, r3, #4
 8003604:	6593      	str	r3, [r2, #88]	; 0x58
 8003606:	4b34      	ldr	r3, [pc, #208]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 8003608:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800360a:	f003 0304 	and.w	r3, r3, #4
 800360e:	61bb      	str	r3, [r7, #24]
 8003610:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003612:	4b31      	ldr	r3, [pc, #196]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 8003614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003616:	4a30      	ldr	r2, [pc, #192]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 8003618:	f043 0301 	orr.w	r3, r3, #1
 800361c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800361e:	4b2e      	ldr	r3, [pc, #184]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 8003620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	617b      	str	r3, [r7, #20]
 8003628:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800362a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800362e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003630:	2302      	movs	r3, #2
 8003632:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003634:	2300      	movs	r3, #0
 8003636:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003638:	2300      	movs	r3, #0
 800363a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800363c:	230a      	movs	r3, #10
 800363e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003640:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003644:	4619      	mov	r1, r3
 8003646:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800364a:	f000 fba3 	bl	8003d94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800364e:	2200      	movs	r2, #0
 8003650:	2100      	movs	r1, #0
 8003652:	201e      	movs	r0, #30
 8003654:	f000 fb69 	bl	8003d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003658:	201e      	movs	r0, #30
 800365a:	f000 fb80 	bl	8003d5e <HAL_NVIC_EnableIRQ>
}
 800365e:	e035      	b.n	80036cc <HAL_TIM_Base_MspInit+0x13c>
  else if(htim_base->Instance==TIM5)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a1e      	ldr	r2, [pc, #120]	; (80036e0 <HAL_TIM_Base_MspInit+0x150>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d130      	bne.n	80036cc <HAL_TIM_Base_MspInit+0x13c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800366a:	4b1b      	ldr	r3, [pc, #108]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 800366c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800366e:	4a1a      	ldr	r2, [pc, #104]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 8003670:	f043 0308 	orr.w	r3, r3, #8
 8003674:	6593      	str	r3, [r2, #88]	; 0x58
 8003676:	4b18      	ldr	r3, [pc, #96]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 8003678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800367a:	f003 0308 	and.w	r3, r3, #8
 800367e:	613b      	str	r3, [r7, #16]
 8003680:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003682:	4b15      	ldr	r3, [pc, #84]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 8003684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003686:	4a14      	ldr	r2, [pc, #80]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 8003688:	f043 0301 	orr.w	r3, r3, #1
 800368c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800368e:	4b12      	ldr	r3, [pc, #72]	; (80036d8 <HAL_TIM_Base_MspInit+0x148>)
 8003690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003692:	f003 0301 	and.w	r3, r3, #1
 8003696:	60fb      	str	r3, [r7, #12]
 8003698:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ul_Pin|ur_Pin;
 800369a:	2303      	movs	r3, #3
 800369c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800369e:	2302      	movs	r3, #2
 80036a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a2:	2300      	movs	r3, #0
 80036a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036a6:	2300      	movs	r3, #0
 80036a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80036aa:	2302      	movs	r3, #2
 80036ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036b2:	4619      	mov	r1, r3
 80036b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036b8:	f000 fb6c 	bl	8003d94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80036bc:	2200      	movs	r2, #0
 80036be:	2100      	movs	r1, #0
 80036c0:	2032      	movs	r0, #50	; 0x32
 80036c2:	f000 fb32 	bl	8003d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80036c6:	2032      	movs	r0, #50	; 0x32
 80036c8:	f000 fb49 	bl	8003d5e <HAL_NVIC_EnableIRQ>
}
 80036cc:	bf00      	nop
 80036ce:	3738      	adds	r7, #56	; 0x38
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	40012c00 	.word	0x40012c00
 80036d8:	40021000 	.word	0x40021000
 80036dc:	40000800 	.word	0x40000800
 80036e0:	40000c00 	.word	0x40000c00

080036e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b08a      	sub	sp, #40	; 0x28
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036ec:	f107 0314 	add.w	r3, r7, #20
 80036f0:	2200      	movs	r2, #0
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	605a      	str	r2, [r3, #4]
 80036f6:	609a      	str	r2, [r3, #8]
 80036f8:	60da      	str	r2, [r3, #12]
 80036fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a2c      	ldr	r2, [pc, #176]	; (80037b4 <HAL_TIM_MspPostInit+0xd0>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d11c      	bne.n	8003740 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003706:	4b2c      	ldr	r3, [pc, #176]	; (80037b8 <HAL_TIM_MspPostInit+0xd4>)
 8003708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800370a:	4a2b      	ldr	r2, [pc, #172]	; (80037b8 <HAL_TIM_MspPostInit+0xd4>)
 800370c:	f043 0304 	orr.w	r3, r3, #4
 8003710:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003712:	4b29      	ldr	r3, [pc, #164]	; (80037b8 <HAL_TIM_MspPostInit+0xd4>)
 8003714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003716:	f003 0304 	and.w	r3, r3, #4
 800371a:	613b      	str	r3, [r7, #16]
 800371c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = uen_Pin;
 800371e:	2301      	movs	r3, #1
 8003720:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003722:	2302      	movs	r3, #2
 8003724:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003726:	2300      	movs	r3, #0
 8003728:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800372a:	2300      	movs	r3, #0
 800372c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800372e:	2302      	movs	r3, #2
 8003730:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(uen_GPIO_Port, &GPIO_InitStruct);
 8003732:	f107 0314 	add.w	r3, r7, #20
 8003736:	4619      	mov	r1, r3
 8003738:	4820      	ldr	r0, [pc, #128]	; (80037bc <HAL_TIM_MspPostInit+0xd8>)
 800373a:	f000 fb2b 	bl	8003d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800373e:	e034      	b.n	80037aa <HAL_TIM_MspPostInit+0xc6>
  else if(htim->Instance==TIM2)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003748:	d12f      	bne.n	80037aa <HAL_TIM_MspPostInit+0xc6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800374a:	4b1b      	ldr	r3, [pc, #108]	; (80037b8 <HAL_TIM_MspPostInit+0xd4>)
 800374c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800374e:	4a1a      	ldr	r2, [pc, #104]	; (80037b8 <HAL_TIM_MspPostInit+0xd4>)
 8003750:	f043 0301 	orr.w	r3, r3, #1
 8003754:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003756:	4b18      	ldr	r3, [pc, #96]	; (80037b8 <HAL_TIM_MspPostInit+0xd4>)
 8003758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003762:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003766:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003768:	2302      	movs	r3, #2
 800376a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800376c:	2300      	movs	r3, #0
 800376e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003770:	2300      	movs	r3, #0
 8003772:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8003774:	230a      	movs	r3, #10
 8003776:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003778:	f107 0314 	add.w	r3, r7, #20
 800377c:	4619      	mov	r1, r3
 800377e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003782:	f000 fb07 	bl	8003d94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003786:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800378a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800378c:	2302      	movs	r3, #2
 800378e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003790:	2300      	movs	r3, #0
 8003792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003794:	2300      	movs	r3, #0
 8003796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003798:	2301      	movs	r3, #1
 800379a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800379c:	f107 0314 	add.w	r3, r7, #20
 80037a0:	4619      	mov	r1, r3
 80037a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037a6:	f000 faf5 	bl	8003d94 <HAL_GPIO_Init>
}
 80037aa:	bf00      	nop
 80037ac:	3728      	adds	r7, #40	; 0x28
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40012c00 	.word	0x40012c00
 80037b8:	40021000 	.word	0x40021000
 80037bc:	48000800 	.word	0x48000800

080037c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037c0:	b480      	push	{r7}
 80037c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80037c4:	e7fe      	b.n	80037c4 <NMI_Handler+0x4>

080037c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037c6:	b480      	push	{r7}
 80037c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037ca:	e7fe      	b.n	80037ca <HardFault_Handler+0x4>

080037cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037d0:	e7fe      	b.n	80037d0 <MemManage_Handler+0x4>

080037d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037d2:	b480      	push	{r7}
 80037d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037d6:	e7fe      	b.n	80037d6 <BusFault_Handler+0x4>

080037d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037d8:	b480      	push	{r7}
 80037da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037dc:	e7fe      	b.n	80037dc <UsageFault_Handler+0x4>

080037de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037de:	b480      	push	{r7}
 80037e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037e2:	bf00      	nop
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037f0:	bf00      	nop
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr

080037fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037fa:	b480      	push	{r7}
 80037fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037fe:	bf00      	nop
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800380c:	f000 f972 	bl	8003af4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003810:	bf00      	nop
 8003812:	bd80      	pop	{r7, pc}

08003814 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003818:	4802      	ldr	r0, [pc, #8]	; (8003824 <TIM4_IRQHandler+0x10>)
 800381a:	f002 f82b 	bl	8005874 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800381e:	bf00      	nop
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	2000056c 	.word	0x2000056c

08003828 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800382c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003830:	f000 fc4a 	bl	80040c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003834:	bf00      	nop
 8003836:	bd80      	pop	{r7, pc}

08003838 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800383c:	4802      	ldr	r0, [pc, #8]	; (8003848 <TIM5_IRQHandler+0x10>)
 800383e:	f002 f819 	bl	8005874 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003842:	bf00      	nop
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	200005b8 	.word	0x200005b8

0800384c <_getpid>:
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
 8003850:	2301      	movs	r3, #1
 8003852:	4618      	mov	r0, r3
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <_kill>:
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
 8003866:	f004 fb71 	bl	8007f4c <__errno>
 800386a:	4603      	mov	r3, r0
 800386c:	2216      	movs	r2, #22
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003874:	4618      	mov	r0, r3
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <_exit>:
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f7ff ffe7 	bl	800385c <_kill>
 800388e:	e7fe      	b.n	800388e <_exit+0x12>

08003890 <_read>:
 8003890:	b580      	push	{r7, lr}
 8003892:	b086      	sub	sp, #24
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	e00a      	b.n	80038b8 <_read+0x28>
 80038a2:	f3af 8000 	nop.w
 80038a6:	4601      	mov	r1, r0
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	1c5a      	adds	r2, r3, #1
 80038ac:	60ba      	str	r2, [r7, #8]
 80038ae:	b2ca      	uxtb	r2, r1
 80038b0:	701a      	strb	r2, [r3, #0]
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	3301      	adds	r3, #1
 80038b6:	617b      	str	r3, [r7, #20]
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	429a      	cmp	r2, r3
 80038be:	dbf0      	blt.n	80038a2 <_read+0x12>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4618      	mov	r0, r3
 80038c4:	3718      	adds	r7, #24
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <_write>:
 80038ca:	b580      	push	{r7, lr}
 80038cc:	b086      	sub	sp, #24
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	60f8      	str	r0, [r7, #12]
 80038d2:	60b9      	str	r1, [r7, #8]
 80038d4:	607a      	str	r2, [r7, #4]
 80038d6:	2300      	movs	r3, #0
 80038d8:	617b      	str	r3, [r7, #20]
 80038da:	e009      	b.n	80038f0 <_write+0x26>
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	1c5a      	adds	r2, r3, #1
 80038e0:	60ba      	str	r2, [r7, #8]
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7ff f965 	bl	8002bb4 <__io_putchar>
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	3301      	adds	r3, #1
 80038ee:	617b      	str	r3, [r7, #20]
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	dbf1      	blt.n	80038dc <_write+0x12>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4618      	mov	r0, r3
 80038fc:	3718      	adds	r7, #24
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}

08003902 <_close>:
 8003902:	b480      	push	{r7}
 8003904:	b083      	sub	sp, #12
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
 800390a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800390e:	4618      	mov	r0, r3
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr

0800391a <_fstat>:
 800391a:	b480      	push	{r7}
 800391c:	b083      	sub	sp, #12
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
 8003922:	6039      	str	r1, [r7, #0]
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800392a:	605a      	str	r2, [r3, #4]
 800392c:	2300      	movs	r3, #0
 800392e:	4618      	mov	r0, r3
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr

0800393a <_isatty>:
 800393a:	b480      	push	{r7}
 800393c:	b083      	sub	sp, #12
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
 8003942:	2301      	movs	r3, #1
 8003944:	4618      	mov	r0, r3
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <_lseek>:
 8003950:	b480      	push	{r7}
 8003952:	b085      	sub	sp, #20
 8003954:	af00      	add	r7, sp, #0
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	60b9      	str	r1, [r7, #8]
 800395a:	607a      	str	r2, [r7, #4]
 800395c:	2300      	movs	r3, #0
 800395e:	4618      	mov	r0, r3
 8003960:	3714      	adds	r7, #20
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
	...

0800396c <_sbrk>:
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	4a14      	ldr	r2, [pc, #80]	; (80039c8 <_sbrk+0x5c>)
 8003976:	4b15      	ldr	r3, [pc, #84]	; (80039cc <_sbrk+0x60>)
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	617b      	str	r3, [r7, #20]
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	613b      	str	r3, [r7, #16]
 8003980:	4b13      	ldr	r3, [pc, #76]	; (80039d0 <_sbrk+0x64>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d102      	bne.n	800398e <_sbrk+0x22>
 8003988:	4b11      	ldr	r3, [pc, #68]	; (80039d0 <_sbrk+0x64>)
 800398a:	4a12      	ldr	r2, [pc, #72]	; (80039d4 <_sbrk+0x68>)
 800398c:	601a      	str	r2, [r3, #0]
 800398e:	4b10      	ldr	r3, [pc, #64]	; (80039d0 <_sbrk+0x64>)
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4413      	add	r3, r2
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	429a      	cmp	r2, r3
 800399a:	d207      	bcs.n	80039ac <_sbrk+0x40>
 800399c:	f004 fad6 	bl	8007f4c <__errno>
 80039a0:	4603      	mov	r3, r0
 80039a2:	220c      	movs	r2, #12
 80039a4:	601a      	str	r2, [r3, #0]
 80039a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80039aa:	e009      	b.n	80039c0 <_sbrk+0x54>
 80039ac:	4b08      	ldr	r3, [pc, #32]	; (80039d0 <_sbrk+0x64>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	60fb      	str	r3, [r7, #12]
 80039b2:	4b07      	ldr	r3, [pc, #28]	; (80039d0 <_sbrk+0x64>)
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4413      	add	r3, r2
 80039ba:	4a05      	ldr	r2, [pc, #20]	; (80039d0 <_sbrk+0x64>)
 80039bc:	6013      	str	r3, [r2, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	4618      	mov	r0, r3
 80039c2:	3718      	adds	r7, #24
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	20020000 	.word	0x20020000
 80039cc:	00000400 	.word	0x00000400
 80039d0:	20000808 	.word	0x20000808
 80039d4:	20000820 	.word	0x20000820

080039d8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80039d8:	b480      	push	{r7}
 80039da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80039dc:	4b06      	ldr	r3, [pc, #24]	; (80039f8 <SystemInit+0x20>)
 80039de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e2:	4a05      	ldr	r2, [pc, #20]	; (80039f8 <SystemInit+0x20>)
 80039e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80039e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80039ec:	bf00      	nop
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	e000ed00 	.word	0xe000ed00

080039fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80039fc:	480d      	ldr	r0, [pc, #52]	; (8003a34 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80039fe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a00:	480d      	ldr	r0, [pc, #52]	; (8003a38 <LoopForever+0x6>)
  ldr r1, =_edata
 8003a02:	490e      	ldr	r1, [pc, #56]	; (8003a3c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003a04:	4a0e      	ldr	r2, [pc, #56]	; (8003a40 <LoopForever+0xe>)
  movs r3, #0
 8003a06:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003a08:	e002      	b.n	8003a10 <LoopCopyDataInit>

08003a0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a0e:	3304      	adds	r3, #4

08003a10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a14:	d3f9      	bcc.n	8003a0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a16:	4a0b      	ldr	r2, [pc, #44]	; (8003a44 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003a18:	4c0b      	ldr	r4, [pc, #44]	; (8003a48 <LoopForever+0x16>)
  movs r3, #0
 8003a1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a1c:	e001      	b.n	8003a22 <LoopFillZerobss>

08003a1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a20:	3204      	adds	r2, #4

08003a22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a24:	d3fb      	bcc.n	8003a1e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003a26:	f7ff ffd7 	bl	80039d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a2a:	f004 fa95 	bl	8007f58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003a2e:	f7fe fa23 	bl	8001e78 <main>

08003a32 <LoopForever>:

LoopForever:
    b LoopForever
 8003a32:	e7fe      	b.n	8003a32 <LoopForever>
  ldr   r0, =_estack
 8003a34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003a38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a3c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003a40:	0800b034 	.word	0x0800b034
  ldr r2, =_sbss
 8003a44:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8003a48:	20000820 	.word	0x20000820

08003a4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003a4c:	e7fe      	b.n	8003a4c <ADC1_2_IRQHandler>

08003a4e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b082      	sub	sp, #8
 8003a52:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003a54:	2300      	movs	r3, #0
 8003a56:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a58:	2003      	movs	r0, #3
 8003a5a:	f000 f95b 	bl	8003d14 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a5e:	2000      	movs	r0, #0
 8003a60:	f000 f80e 	bl	8003a80 <HAL_InitTick>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d002      	beq.n	8003a70 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	71fb      	strb	r3, [r7, #7]
 8003a6e:	e001      	b.n	8003a74 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003a70:	f7ff fbd8 	bl	8003224 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003a74:	79fb      	ldrb	r3, [r7, #7]

}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
	...

08003a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003a8c:	4b16      	ldr	r3, [pc, #88]	; (8003ae8 <HAL_InitTick+0x68>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d022      	beq.n	8003ada <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003a94:	4b15      	ldr	r3, [pc, #84]	; (8003aec <HAL_InitTick+0x6c>)
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	4b13      	ldr	r3, [pc, #76]	; (8003ae8 <HAL_InitTick+0x68>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003aa0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f000 f966 	bl	8003d7a <HAL_SYSTICK_Config>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d10f      	bne.n	8003ad4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2b0f      	cmp	r3, #15
 8003ab8:	d809      	bhi.n	8003ace <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003aba:	2200      	movs	r2, #0
 8003abc:	6879      	ldr	r1, [r7, #4]
 8003abe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ac2:	f000 f932 	bl	8003d2a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003ac6:	4a0a      	ldr	r2, [pc, #40]	; (8003af0 <HAL_InitTick+0x70>)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6013      	str	r3, [r2, #0]
 8003acc:	e007      	b.n	8003ade <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	73fb      	strb	r3, [r7, #15]
 8003ad2:	e004      	b.n	8003ade <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	73fb      	strb	r3, [r7, #15]
 8003ad8:	e001      	b.n	8003ade <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	20000010 	.word	0x20000010
 8003aec:	20000008 	.word	0x20000008
 8003af0:	2000000c 	.word	0x2000000c

08003af4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003af4:	b480      	push	{r7}
 8003af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003af8:	4b05      	ldr	r3, [pc, #20]	; (8003b10 <HAL_IncTick+0x1c>)
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	4b05      	ldr	r3, [pc, #20]	; (8003b14 <HAL_IncTick+0x20>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4413      	add	r3, r2
 8003b02:	4a03      	ldr	r2, [pc, #12]	; (8003b10 <HAL_IncTick+0x1c>)
 8003b04:	6013      	str	r3, [r2, #0]
}
 8003b06:	bf00      	nop
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr
 8003b10:	2000080c 	.word	0x2000080c
 8003b14:	20000010 	.word	0x20000010

08003b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8003b1c:	4b03      	ldr	r3, [pc, #12]	; (8003b2c <HAL_GetTick+0x14>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	2000080c 	.word	0x2000080c

08003b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b38:	f7ff ffee 	bl	8003b18 <HAL_GetTick>
 8003b3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b48:	d004      	beq.n	8003b54 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b4a:	4b09      	ldr	r3, [pc, #36]	; (8003b70 <HAL_Delay+0x40>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	4413      	add	r3, r2
 8003b52:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b54:	bf00      	nop
 8003b56:	f7ff ffdf 	bl	8003b18 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	68fa      	ldr	r2, [r7, #12]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d8f7      	bhi.n	8003b56 <HAL_Delay+0x26>
  {
  }
}
 8003b66:	bf00      	nop
 8003b68:	bf00      	nop
 8003b6a:	3710      	adds	r7, #16
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	20000010 	.word	0x20000010

08003b74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f003 0307 	and.w	r3, r3, #7
 8003b82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b84:	4b0c      	ldr	r3, [pc, #48]	; (8003bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b8a:	68ba      	ldr	r2, [r7, #8]
 8003b8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b90:	4013      	ands	r3, r2
 8003b92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ba0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ba4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ba6:	4a04      	ldr	r2, [pc, #16]	; (8003bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	60d3      	str	r3, [r2, #12]
}
 8003bac:	bf00      	nop
 8003bae:	3714      	adds	r7, #20
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	e000ed00 	.word	0xe000ed00

08003bbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bc0:	4b04      	ldr	r3, [pc, #16]	; (8003bd4 <__NVIC_GetPriorityGrouping+0x18>)
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	0a1b      	lsrs	r3, r3, #8
 8003bc6:	f003 0307 	and.w	r3, r3, #7
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	e000ed00 	.word	0xe000ed00

08003bd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	4603      	mov	r3, r0
 8003be0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	db0b      	blt.n	8003c02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bea:	79fb      	ldrb	r3, [r7, #7]
 8003bec:	f003 021f 	and.w	r2, r3, #31
 8003bf0:	4907      	ldr	r1, [pc, #28]	; (8003c10 <__NVIC_EnableIRQ+0x38>)
 8003bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf6:	095b      	lsrs	r3, r3, #5
 8003bf8:	2001      	movs	r0, #1
 8003bfa:	fa00 f202 	lsl.w	r2, r0, r2
 8003bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c02:	bf00      	nop
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	e000e100 	.word	0xe000e100

08003c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	6039      	str	r1, [r7, #0]
 8003c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	db0a      	blt.n	8003c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	b2da      	uxtb	r2, r3
 8003c2c:	490c      	ldr	r1, [pc, #48]	; (8003c60 <__NVIC_SetPriority+0x4c>)
 8003c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c32:	0112      	lsls	r2, r2, #4
 8003c34:	b2d2      	uxtb	r2, r2
 8003c36:	440b      	add	r3, r1
 8003c38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c3c:	e00a      	b.n	8003c54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	b2da      	uxtb	r2, r3
 8003c42:	4908      	ldr	r1, [pc, #32]	; (8003c64 <__NVIC_SetPriority+0x50>)
 8003c44:	79fb      	ldrb	r3, [r7, #7]
 8003c46:	f003 030f 	and.w	r3, r3, #15
 8003c4a:	3b04      	subs	r3, #4
 8003c4c:	0112      	lsls	r2, r2, #4
 8003c4e:	b2d2      	uxtb	r2, r2
 8003c50:	440b      	add	r3, r1
 8003c52:	761a      	strb	r2, [r3, #24]
}
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr
 8003c60:	e000e100 	.word	0xe000e100
 8003c64:	e000ed00 	.word	0xe000ed00

08003c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b089      	sub	sp, #36	; 0x24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f003 0307 	and.w	r3, r3, #7
 8003c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	f1c3 0307 	rsb	r3, r3, #7
 8003c82:	2b04      	cmp	r3, #4
 8003c84:	bf28      	it	cs
 8003c86:	2304      	movcs	r3, #4
 8003c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	3304      	adds	r3, #4
 8003c8e:	2b06      	cmp	r3, #6
 8003c90:	d902      	bls.n	8003c98 <NVIC_EncodePriority+0x30>
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	3b03      	subs	r3, #3
 8003c96:	e000      	b.n	8003c9a <NVIC_EncodePriority+0x32>
 8003c98:	2300      	movs	r3, #0
 8003c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca6:	43da      	mvns	r2, r3
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	401a      	ands	r2, r3
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cb0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cba:	43d9      	mvns	r1, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cc0:	4313      	orrs	r3, r2
         );
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3724      	adds	r7, #36	; 0x24
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
	...

08003cd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ce0:	d301      	bcc.n	8003ce6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e00f      	b.n	8003d06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ce6:	4a0a      	ldr	r2, [pc, #40]	; (8003d10 <SysTick_Config+0x40>)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	3b01      	subs	r3, #1
 8003cec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cee:	210f      	movs	r1, #15
 8003cf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003cf4:	f7ff ff8e 	bl	8003c14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cf8:	4b05      	ldr	r3, [pc, #20]	; (8003d10 <SysTick_Config+0x40>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cfe:	4b04      	ldr	r3, [pc, #16]	; (8003d10 <SysTick_Config+0x40>)
 8003d00:	2207      	movs	r2, #7
 8003d02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3708      	adds	r7, #8
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	e000e010 	.word	0xe000e010

08003d14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f7ff ff29 	bl	8003b74 <__NVIC_SetPriorityGrouping>
}
 8003d22:	bf00      	nop
 8003d24:	3708      	adds	r7, #8
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	b086      	sub	sp, #24
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	4603      	mov	r3, r0
 8003d32:	60b9      	str	r1, [r7, #8]
 8003d34:	607a      	str	r2, [r7, #4]
 8003d36:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003d38:	f7ff ff40 	bl	8003bbc <__NVIC_GetPriorityGrouping>
 8003d3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	68b9      	ldr	r1, [r7, #8]
 8003d42:	6978      	ldr	r0, [r7, #20]
 8003d44:	f7ff ff90 	bl	8003c68 <NVIC_EncodePriority>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d4e:	4611      	mov	r1, r2
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7ff ff5f 	bl	8003c14 <__NVIC_SetPriority>
}
 8003d56:	bf00      	nop
 8003d58:	3718      	adds	r7, #24
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}

08003d5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d5e:	b580      	push	{r7, lr}
 8003d60:	b082      	sub	sp, #8
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	4603      	mov	r3, r0
 8003d66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7ff ff33 	bl	8003bd8 <__NVIC_EnableIRQ>
}
 8003d72:	bf00      	nop
 8003d74:	3708      	adds	r7, #8
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}

08003d7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b082      	sub	sp, #8
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f7ff ffa4 	bl	8003cd0 <SysTick_Config>
 8003d88:	4603      	mov	r3, r0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3708      	adds	r7, #8
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
	...

08003d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b087      	sub	sp, #28
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003da2:	e15a      	b.n	800405a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	2101      	movs	r1, #1
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	fa01 f303 	lsl.w	r3, r1, r3
 8003db0:	4013      	ands	r3, r2
 8003db2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f000 814c 	beq.w	8004054 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f003 0303 	and.w	r3, r3, #3
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d005      	beq.n	8003dd4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d130      	bne.n	8003e36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	005b      	lsls	r3, r3, #1
 8003dde:	2203      	movs	r2, #3
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	43db      	mvns	r3, r3
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	4013      	ands	r3, r2
 8003dea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	68da      	ldr	r2, [r3, #12]
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	fa02 f303 	lsl.w	r3, r2, r3
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	693a      	ldr	r2, [r7, #16]
 8003e02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e12:	43db      	mvns	r3, r3
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	4013      	ands	r3, r2
 8003e18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	091b      	lsrs	r3, r3, #4
 8003e20:	f003 0201 	and.w	r2, r3, #1
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	693a      	ldr	r2, [r7, #16]
 8003e34:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f003 0303 	and.w	r3, r3, #3
 8003e3e:	2b03      	cmp	r3, #3
 8003e40:	d017      	beq.n	8003e72 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	2203      	movs	r2, #3
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	43db      	mvns	r3, r3
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	4013      	ands	r3, r2
 8003e58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	689a      	ldr	r2, [r3, #8]
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	005b      	lsls	r3, r3, #1
 8003e62:	fa02 f303 	lsl.w	r3, r2, r3
 8003e66:	693a      	ldr	r2, [r7, #16]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	693a      	ldr	r2, [r7, #16]
 8003e70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f003 0303 	and.w	r3, r3, #3
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d123      	bne.n	8003ec6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	08da      	lsrs	r2, r3, #3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	3208      	adds	r2, #8
 8003e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	f003 0307 	and.w	r3, r3, #7
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	220f      	movs	r2, #15
 8003e96:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9a:	43db      	mvns	r3, r3
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	691a      	ldr	r2, [r3, #16]
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f003 0307 	and.w	r3, r3, #7
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	08da      	lsrs	r2, r3, #3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	3208      	adds	r2, #8
 8003ec0:	6939      	ldr	r1, [r7, #16]
 8003ec2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	2203      	movs	r2, #3
 8003ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed6:	43db      	mvns	r3, r3
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	4013      	ands	r3, r2
 8003edc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f003 0203 	and.w	r2, r3, #3
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	005b      	lsls	r3, r3, #1
 8003eea:	fa02 f303 	lsl.w	r3, r2, r3
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	693a      	ldr	r2, [r7, #16]
 8003ef8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f000 80a6 	beq.w	8004054 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f08:	4b5b      	ldr	r3, [pc, #364]	; (8004078 <HAL_GPIO_Init+0x2e4>)
 8003f0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f0c:	4a5a      	ldr	r2, [pc, #360]	; (8004078 <HAL_GPIO_Init+0x2e4>)
 8003f0e:	f043 0301 	orr.w	r3, r3, #1
 8003f12:	6613      	str	r3, [r2, #96]	; 0x60
 8003f14:	4b58      	ldr	r3, [pc, #352]	; (8004078 <HAL_GPIO_Init+0x2e4>)
 8003f16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	60bb      	str	r3, [r7, #8]
 8003f1e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f20:	4a56      	ldr	r2, [pc, #344]	; (800407c <HAL_GPIO_Init+0x2e8>)
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	089b      	lsrs	r3, r3, #2
 8003f26:	3302      	adds	r3, #2
 8003f28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	f003 0303 	and.w	r3, r3, #3
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	220f      	movs	r2, #15
 8003f38:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3c:	43db      	mvns	r3, r3
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	4013      	ands	r3, r2
 8003f42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003f4a:	d01f      	beq.n	8003f8c <HAL_GPIO_Init+0x1f8>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a4c      	ldr	r2, [pc, #304]	; (8004080 <HAL_GPIO_Init+0x2ec>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d019      	beq.n	8003f88 <HAL_GPIO_Init+0x1f4>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	4a4b      	ldr	r2, [pc, #300]	; (8004084 <HAL_GPIO_Init+0x2f0>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d013      	beq.n	8003f84 <HAL_GPIO_Init+0x1f0>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a4a      	ldr	r2, [pc, #296]	; (8004088 <HAL_GPIO_Init+0x2f4>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d00d      	beq.n	8003f80 <HAL_GPIO_Init+0x1ec>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a49      	ldr	r2, [pc, #292]	; (800408c <HAL_GPIO_Init+0x2f8>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d007      	beq.n	8003f7c <HAL_GPIO_Init+0x1e8>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a48      	ldr	r2, [pc, #288]	; (8004090 <HAL_GPIO_Init+0x2fc>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d101      	bne.n	8003f78 <HAL_GPIO_Init+0x1e4>
 8003f74:	2305      	movs	r3, #5
 8003f76:	e00a      	b.n	8003f8e <HAL_GPIO_Init+0x1fa>
 8003f78:	2306      	movs	r3, #6
 8003f7a:	e008      	b.n	8003f8e <HAL_GPIO_Init+0x1fa>
 8003f7c:	2304      	movs	r3, #4
 8003f7e:	e006      	b.n	8003f8e <HAL_GPIO_Init+0x1fa>
 8003f80:	2303      	movs	r3, #3
 8003f82:	e004      	b.n	8003f8e <HAL_GPIO_Init+0x1fa>
 8003f84:	2302      	movs	r3, #2
 8003f86:	e002      	b.n	8003f8e <HAL_GPIO_Init+0x1fa>
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e000      	b.n	8003f8e <HAL_GPIO_Init+0x1fa>
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	f002 0203 	and.w	r2, r2, #3
 8003f94:	0092      	lsls	r2, r2, #2
 8003f96:	4093      	lsls	r3, r2
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f9e:	4937      	ldr	r1, [pc, #220]	; (800407c <HAL_GPIO_Init+0x2e8>)
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	089b      	lsrs	r3, r3, #2
 8003fa4:	3302      	adds	r3, #2
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fac:	4b39      	ldr	r3, [pc, #228]	; (8004094 <HAL_GPIO_Init+0x300>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	43db      	mvns	r3, r3
 8003fb6:	693a      	ldr	r2, [r7, #16]
 8003fb8:	4013      	ands	r3, r2
 8003fba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d003      	beq.n	8003fd0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003fd0:	4a30      	ldr	r2, [pc, #192]	; (8004094 <HAL_GPIO_Init+0x300>)
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003fd6:	4b2f      	ldr	r3, [pc, #188]	; (8004094 <HAL_GPIO_Init+0x300>)
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	43db      	mvns	r3, r3
 8003fe0:	693a      	ldr	r2, [r7, #16]
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d003      	beq.n	8003ffa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003ffa:	4a26      	ldr	r2, [pc, #152]	; (8004094 <HAL_GPIO_Init+0x300>)
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004000:	4b24      	ldr	r3, [pc, #144]	; (8004094 <HAL_GPIO_Init+0x300>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	43db      	mvns	r3, r3
 800400a:	693a      	ldr	r2, [r7, #16]
 800400c:	4013      	ands	r3, r2
 800400e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004018:	2b00      	cmp	r3, #0
 800401a:	d003      	beq.n	8004024 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	4313      	orrs	r3, r2
 8004022:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004024:	4a1b      	ldr	r2, [pc, #108]	; (8004094 <HAL_GPIO_Init+0x300>)
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800402a:	4b1a      	ldr	r3, [pc, #104]	; (8004094 <HAL_GPIO_Init+0x300>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	43db      	mvns	r3, r3
 8004034:	693a      	ldr	r2, [r7, #16]
 8004036:	4013      	ands	r3, r2
 8004038:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	4313      	orrs	r3, r2
 800404c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800404e:	4a11      	ldr	r2, [pc, #68]	; (8004094 <HAL_GPIO_Init+0x300>)
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	3301      	adds	r3, #1
 8004058:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	fa22 f303 	lsr.w	r3, r2, r3
 8004064:	2b00      	cmp	r3, #0
 8004066:	f47f ae9d 	bne.w	8003da4 <HAL_GPIO_Init+0x10>
  }
}
 800406a:	bf00      	nop
 800406c:	bf00      	nop
 800406e:	371c      	adds	r7, #28
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr
 8004078:	40021000 	.word	0x40021000
 800407c:	40010000 	.word	0x40010000
 8004080:	48000400 	.word	0x48000400
 8004084:	48000800 	.word	0x48000800
 8004088:	48000c00 	.word	0x48000c00
 800408c:	48001000 	.word	0x48001000
 8004090:	48001400 	.word	0x48001400
 8004094:	40010400 	.word	0x40010400

08004098 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	460b      	mov	r3, r1
 80040a2:	807b      	strh	r3, [r7, #2]
 80040a4:	4613      	mov	r3, r2
 80040a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040a8:	787b      	ldrb	r3, [r7, #1]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d003      	beq.n	80040b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040ae:	887a      	ldrh	r2, [r7, #2]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040b4:	e002      	b.n	80040bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040b6:	887a      	ldrh	r2, [r7, #2]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	4603      	mov	r3, r0
 80040d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80040d2:	4b08      	ldr	r3, [pc, #32]	; (80040f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040d4:	695a      	ldr	r2, [r3, #20]
 80040d6:	88fb      	ldrh	r3, [r7, #6]
 80040d8:	4013      	ands	r3, r2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d006      	beq.n	80040ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80040de:	4a05      	ldr	r2, [pc, #20]	; (80040f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040e0:	88fb      	ldrh	r3, [r7, #6]
 80040e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80040e4:	88fb      	ldrh	r3, [r7, #6]
 80040e6:	4618      	mov	r0, r3
 80040e8:	f000 f806 	bl	80040f8 <HAL_GPIO_EXTI_Callback>
  }
}
 80040ec:	bf00      	nop
 80040ee:	3708      	adds	r7, #8
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	40010400 	.word	0x40010400

080040f8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	4603      	mov	r3, r0
 8004100:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004102:	bf00      	nop
 8004104:	370c      	adds	r7, #12
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
	...

08004110 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d141      	bne.n	80041a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800411e:	4b4b      	ldr	r3, [pc, #300]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004126:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800412a:	d131      	bne.n	8004190 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800412c:	4b47      	ldr	r3, [pc, #284]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800412e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004132:	4a46      	ldr	r2, [pc, #280]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004134:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004138:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800413c:	4b43      	ldr	r3, [pc, #268]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004144:	4a41      	ldr	r2, [pc, #260]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004146:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800414a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800414c:	4b40      	ldr	r3, [pc, #256]	; (8004250 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2232      	movs	r2, #50	; 0x32
 8004152:	fb02 f303 	mul.w	r3, r2, r3
 8004156:	4a3f      	ldr	r2, [pc, #252]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004158:	fba2 2303 	umull	r2, r3, r2, r3
 800415c:	0c9b      	lsrs	r3, r3, #18
 800415e:	3301      	adds	r3, #1
 8004160:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004162:	e002      	b.n	800416a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	3b01      	subs	r3, #1
 8004168:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800416a:	4b38      	ldr	r3, [pc, #224]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004172:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004176:	d102      	bne.n	800417e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1f2      	bne.n	8004164 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800417e:	4b33      	ldr	r3, [pc, #204]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004186:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800418a:	d158      	bne.n	800423e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e057      	b.n	8004240 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004190:	4b2e      	ldr	r3, [pc, #184]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004192:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004196:	4a2d      	ldr	r2, [pc, #180]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004198:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800419c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80041a0:	e04d      	b.n	800423e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041a8:	d141      	bne.n	800422e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80041aa:	4b28      	ldr	r3, [pc, #160]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80041b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041b6:	d131      	bne.n	800421c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041b8:	4b24      	ldr	r3, [pc, #144]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041be:	4a23      	ldr	r2, [pc, #140]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041c4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80041c8:	4b20      	ldr	r3, [pc, #128]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80041d0:	4a1e      	ldr	r2, [pc, #120]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80041d8:	4b1d      	ldr	r3, [pc, #116]	; (8004250 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2232      	movs	r2, #50	; 0x32
 80041de:	fb02 f303 	mul.w	r3, r2, r3
 80041e2:	4a1c      	ldr	r2, [pc, #112]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80041e4:	fba2 2303 	umull	r2, r3, r2, r3
 80041e8:	0c9b      	lsrs	r3, r3, #18
 80041ea:	3301      	adds	r3, #1
 80041ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041ee:	e002      	b.n	80041f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	3b01      	subs	r3, #1
 80041f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041f6:	4b15      	ldr	r3, [pc, #84]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041f8:	695b      	ldr	r3, [r3, #20]
 80041fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004202:	d102      	bne.n	800420a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1f2      	bne.n	80041f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800420a:	4b10      	ldr	r3, [pc, #64]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004212:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004216:	d112      	bne.n	800423e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e011      	b.n	8004240 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800421c:	4b0b      	ldr	r3, [pc, #44]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800421e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004222:	4a0a      	ldr	r2, [pc, #40]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004224:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004228:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800422c:	e007      	b.n	800423e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800422e:	4b07      	ldr	r3, [pc, #28]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004236:	4a05      	ldr	r2, [pc, #20]	; (800424c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004238:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800423c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800423e:	2300      	movs	r3, #0
}
 8004240:	4618      	mov	r0, r3
 8004242:	3714      	adds	r7, #20
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr
 800424c:	40007000 	.word	0x40007000
 8004250:	20000008 	.word	0x20000008
 8004254:	431bde83 	.word	0x431bde83

08004258 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800425c:	4b05      	ldr	r3, [pc, #20]	; (8004274 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	4a04      	ldr	r2, [pc, #16]	; (8004274 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004262:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004266:	6093      	str	r3, [r2, #8]
}
 8004268:	bf00      	nop
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	40007000 	.word	0x40007000

08004278 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b088      	sub	sp, #32
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d101      	bne.n	800428a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e306      	b.n	8004898 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0301 	and.w	r3, r3, #1
 8004292:	2b00      	cmp	r3, #0
 8004294:	d075      	beq.n	8004382 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004296:	4b97      	ldr	r3, [pc, #604]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	f003 030c 	and.w	r3, r3, #12
 800429e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042a0:	4b94      	ldr	r3, [pc, #592]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	f003 0303 	and.w	r3, r3, #3
 80042a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	2b0c      	cmp	r3, #12
 80042ae:	d102      	bne.n	80042b6 <HAL_RCC_OscConfig+0x3e>
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	2b03      	cmp	r3, #3
 80042b4:	d002      	beq.n	80042bc <HAL_RCC_OscConfig+0x44>
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	2b08      	cmp	r3, #8
 80042ba:	d10b      	bne.n	80042d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042bc:	4b8d      	ldr	r3, [pc, #564]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d05b      	beq.n	8004380 <HAL_RCC_OscConfig+0x108>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d157      	bne.n	8004380 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e2e1      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042dc:	d106      	bne.n	80042ec <HAL_RCC_OscConfig+0x74>
 80042de:	4b85      	ldr	r3, [pc, #532]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a84      	ldr	r2, [pc, #528]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80042e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042e8:	6013      	str	r3, [r2, #0]
 80042ea:	e01d      	b.n	8004328 <HAL_RCC_OscConfig+0xb0>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042f4:	d10c      	bne.n	8004310 <HAL_RCC_OscConfig+0x98>
 80042f6:	4b7f      	ldr	r3, [pc, #508]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a7e      	ldr	r2, [pc, #504]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80042fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004300:	6013      	str	r3, [r2, #0]
 8004302:	4b7c      	ldr	r3, [pc, #496]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a7b      	ldr	r2, [pc, #492]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004308:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	e00b      	b.n	8004328 <HAL_RCC_OscConfig+0xb0>
 8004310:	4b78      	ldr	r3, [pc, #480]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a77      	ldr	r2, [pc, #476]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004316:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800431a:	6013      	str	r3, [r2, #0]
 800431c:	4b75      	ldr	r3, [pc, #468]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a74      	ldr	r2, [pc, #464]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004322:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004326:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d013      	beq.n	8004358 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004330:	f7ff fbf2 	bl	8003b18 <HAL_GetTick>
 8004334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004336:	e008      	b.n	800434a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004338:	f7ff fbee 	bl	8003b18 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	2b64      	cmp	r3, #100	; 0x64
 8004344:	d901      	bls.n	800434a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e2a6      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800434a:	4b6a      	ldr	r3, [pc, #424]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d0f0      	beq.n	8004338 <HAL_RCC_OscConfig+0xc0>
 8004356:	e014      	b.n	8004382 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004358:	f7ff fbde 	bl	8003b18 <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004360:	f7ff fbda 	bl	8003b18 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b64      	cmp	r3, #100	; 0x64
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e292      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004372:	4b60      	ldr	r3, [pc, #384]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1f0      	bne.n	8004360 <HAL_RCC_OscConfig+0xe8>
 800437e:	e000      	b.n	8004382 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004380:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0302 	and.w	r3, r3, #2
 800438a:	2b00      	cmp	r3, #0
 800438c:	d075      	beq.n	800447a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800438e:	4b59      	ldr	r3, [pc, #356]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f003 030c 	and.w	r3, r3, #12
 8004396:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004398:	4b56      	ldr	r3, [pc, #344]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	f003 0303 	and.w	r3, r3, #3
 80043a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	2b0c      	cmp	r3, #12
 80043a6:	d102      	bne.n	80043ae <HAL_RCC_OscConfig+0x136>
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d002      	beq.n	80043b4 <HAL_RCC_OscConfig+0x13c>
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	2b04      	cmp	r3, #4
 80043b2:	d11f      	bne.n	80043f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043b4:	4b4f      	ldr	r3, [pc, #316]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d005      	beq.n	80043cc <HAL_RCC_OscConfig+0x154>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d101      	bne.n	80043cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e265      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043cc:	4b49      	ldr	r3, [pc, #292]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	061b      	lsls	r3, r3, #24
 80043da:	4946      	ldr	r1, [pc, #280]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80043e0:	4b45      	ldr	r3, [pc, #276]	; (80044f8 <HAL_RCC_OscConfig+0x280>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4618      	mov	r0, r3
 80043e6:	f7ff fb4b 	bl	8003a80 <HAL_InitTick>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d043      	beq.n	8004478 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e251      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d023      	beq.n	8004444 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043fc:	4b3d      	ldr	r3, [pc, #244]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a3c      	ldr	r2, [pc, #240]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004402:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004406:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004408:	f7ff fb86 	bl	8003b18 <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800440e:	e008      	b.n	8004422 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004410:	f7ff fb82 	bl	8003b18 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b02      	cmp	r3, #2
 800441c:	d901      	bls.n	8004422 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e23a      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004422:	4b34      	ldr	r3, [pc, #208]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800442a:	2b00      	cmp	r3, #0
 800442c:	d0f0      	beq.n	8004410 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800442e:	4b31      	ldr	r3, [pc, #196]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	061b      	lsls	r3, r3, #24
 800443c:	492d      	ldr	r1, [pc, #180]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 800443e:	4313      	orrs	r3, r2
 8004440:	604b      	str	r3, [r1, #4]
 8004442:	e01a      	b.n	800447a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004444:	4b2b      	ldr	r3, [pc, #172]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a2a      	ldr	r2, [pc, #168]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 800444a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800444e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004450:	f7ff fb62 	bl	8003b18 <HAL_GetTick>
 8004454:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004456:	e008      	b.n	800446a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004458:	f7ff fb5e 	bl	8003b18 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	2b02      	cmp	r3, #2
 8004464:	d901      	bls.n	800446a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e216      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800446a:	4b22      	ldr	r3, [pc, #136]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1f0      	bne.n	8004458 <HAL_RCC_OscConfig+0x1e0>
 8004476:	e000      	b.n	800447a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004478:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0308 	and.w	r3, r3, #8
 8004482:	2b00      	cmp	r3, #0
 8004484:	d041      	beq.n	800450a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d01c      	beq.n	80044c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800448e:	4b19      	ldr	r3, [pc, #100]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004490:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004494:	4a17      	ldr	r2, [pc, #92]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 8004496:	f043 0301 	orr.w	r3, r3, #1
 800449a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800449e:	f7ff fb3b 	bl	8003b18 <HAL_GetTick>
 80044a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044a4:	e008      	b.n	80044b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044a6:	f7ff fb37 	bl	8003b18 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d901      	bls.n	80044b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e1ef      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044b8:	4b0e      	ldr	r3, [pc, #56]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80044ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d0ef      	beq.n	80044a6 <HAL_RCC_OscConfig+0x22e>
 80044c6:	e020      	b.n	800450a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044c8:	4b0a      	ldr	r3, [pc, #40]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80044ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044ce:	4a09      	ldr	r2, [pc, #36]	; (80044f4 <HAL_RCC_OscConfig+0x27c>)
 80044d0:	f023 0301 	bic.w	r3, r3, #1
 80044d4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d8:	f7ff fb1e 	bl	8003b18 <HAL_GetTick>
 80044dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044de:	e00d      	b.n	80044fc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044e0:	f7ff fb1a 	bl	8003b18 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d906      	bls.n	80044fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e1d2      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
 80044f2:	bf00      	nop
 80044f4:	40021000 	.word	0x40021000
 80044f8:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044fc:	4b8c      	ldr	r3, [pc, #560]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80044fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	2b00      	cmp	r3, #0
 8004508:	d1ea      	bne.n	80044e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0304 	and.w	r3, r3, #4
 8004512:	2b00      	cmp	r3, #0
 8004514:	f000 80a6 	beq.w	8004664 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004518:	2300      	movs	r3, #0
 800451a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800451c:	4b84      	ldr	r3, [pc, #528]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 800451e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004520:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d101      	bne.n	800452c <HAL_RCC_OscConfig+0x2b4>
 8004528:	2301      	movs	r3, #1
 800452a:	e000      	b.n	800452e <HAL_RCC_OscConfig+0x2b6>
 800452c:	2300      	movs	r3, #0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00d      	beq.n	800454e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004532:	4b7f      	ldr	r3, [pc, #508]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 8004534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004536:	4a7e      	ldr	r2, [pc, #504]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 8004538:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800453c:	6593      	str	r3, [r2, #88]	; 0x58
 800453e:	4b7c      	ldr	r3, [pc, #496]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 8004540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004546:	60fb      	str	r3, [r7, #12]
 8004548:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800454a:	2301      	movs	r3, #1
 800454c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800454e:	4b79      	ldr	r3, [pc, #484]	; (8004734 <HAL_RCC_OscConfig+0x4bc>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004556:	2b00      	cmp	r3, #0
 8004558:	d118      	bne.n	800458c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800455a:	4b76      	ldr	r3, [pc, #472]	; (8004734 <HAL_RCC_OscConfig+0x4bc>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a75      	ldr	r2, [pc, #468]	; (8004734 <HAL_RCC_OscConfig+0x4bc>)
 8004560:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004564:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004566:	f7ff fad7 	bl	8003b18 <HAL_GetTick>
 800456a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800456c:	e008      	b.n	8004580 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800456e:	f7ff fad3 	bl	8003b18 <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	2b02      	cmp	r3, #2
 800457a:	d901      	bls.n	8004580 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800457c:	2303      	movs	r3, #3
 800457e:	e18b      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004580:	4b6c      	ldr	r3, [pc, #432]	; (8004734 <HAL_RCC_OscConfig+0x4bc>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004588:	2b00      	cmp	r3, #0
 800458a:	d0f0      	beq.n	800456e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	2b01      	cmp	r3, #1
 8004592:	d108      	bne.n	80045a6 <HAL_RCC_OscConfig+0x32e>
 8004594:	4b66      	ldr	r3, [pc, #408]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 8004596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800459a:	4a65      	ldr	r2, [pc, #404]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 800459c:	f043 0301 	orr.w	r3, r3, #1
 80045a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045a4:	e024      	b.n	80045f0 <HAL_RCC_OscConfig+0x378>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	2b05      	cmp	r3, #5
 80045ac:	d110      	bne.n	80045d0 <HAL_RCC_OscConfig+0x358>
 80045ae:	4b60      	ldr	r3, [pc, #384]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80045b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045b4:	4a5e      	ldr	r2, [pc, #376]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80045b6:	f043 0304 	orr.w	r3, r3, #4
 80045ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045be:	4b5c      	ldr	r3, [pc, #368]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80045c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045c4:	4a5a      	ldr	r2, [pc, #360]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80045c6:	f043 0301 	orr.w	r3, r3, #1
 80045ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045ce:	e00f      	b.n	80045f0 <HAL_RCC_OscConfig+0x378>
 80045d0:	4b57      	ldr	r3, [pc, #348]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80045d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045d6:	4a56      	ldr	r2, [pc, #344]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80045d8:	f023 0301 	bic.w	r3, r3, #1
 80045dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045e0:	4b53      	ldr	r3, [pc, #332]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80045e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045e6:	4a52      	ldr	r2, [pc, #328]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80045e8:	f023 0304 	bic.w	r3, r3, #4
 80045ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d016      	beq.n	8004626 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045f8:	f7ff fa8e 	bl	8003b18 <HAL_GetTick>
 80045fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045fe:	e00a      	b.n	8004616 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004600:	f7ff fa8a 	bl	8003b18 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	f241 3288 	movw	r2, #5000	; 0x1388
 800460e:	4293      	cmp	r3, r2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e140      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004616:	4b46      	ldr	r3, [pc, #280]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 8004618:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d0ed      	beq.n	8004600 <HAL_RCC_OscConfig+0x388>
 8004624:	e015      	b.n	8004652 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004626:	f7ff fa77 	bl	8003b18 <HAL_GetTick>
 800462a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800462c:	e00a      	b.n	8004644 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800462e:	f7ff fa73 	bl	8003b18 <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	f241 3288 	movw	r2, #5000	; 0x1388
 800463c:	4293      	cmp	r3, r2
 800463e:	d901      	bls.n	8004644 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e129      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004644:	4b3a      	ldr	r3, [pc, #232]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 8004646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800464a:	f003 0302 	and.w	r3, r3, #2
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1ed      	bne.n	800462e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004652:	7ffb      	ldrb	r3, [r7, #31]
 8004654:	2b01      	cmp	r3, #1
 8004656:	d105      	bne.n	8004664 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004658:	4b35      	ldr	r3, [pc, #212]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 800465a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800465c:	4a34      	ldr	r2, [pc, #208]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 800465e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004662:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0320 	and.w	r3, r3, #32
 800466c:	2b00      	cmp	r3, #0
 800466e:	d03c      	beq.n	80046ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d01c      	beq.n	80046b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004678:	4b2d      	ldr	r3, [pc, #180]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 800467a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800467e:	4a2c      	ldr	r2, [pc, #176]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 8004680:	f043 0301 	orr.w	r3, r3, #1
 8004684:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004688:	f7ff fa46 	bl	8003b18 <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800468e:	e008      	b.n	80046a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004690:	f7ff fa42 	bl	8003b18 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b02      	cmp	r3, #2
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e0fa      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80046a2:	4b23      	ldr	r3, [pc, #140]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80046a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d0ef      	beq.n	8004690 <HAL_RCC_OscConfig+0x418>
 80046b0:	e01b      	b.n	80046ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80046b2:	4b1f      	ldr	r3, [pc, #124]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80046b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80046b8:	4a1d      	ldr	r2, [pc, #116]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80046ba:	f023 0301 	bic.w	r3, r3, #1
 80046be:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c2:	f7ff fa29 	bl	8003b18 <HAL_GetTick>
 80046c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80046c8:	e008      	b.n	80046dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046ca:	f7ff fa25 	bl	8003b18 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d901      	bls.n	80046dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e0dd      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80046dc:	4b14      	ldr	r3, [pc, #80]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80046de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80046e2:	f003 0302 	and.w	r3, r3, #2
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1ef      	bne.n	80046ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	69db      	ldr	r3, [r3, #28]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	f000 80d1 	beq.w	8004896 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046f4:	4b0e      	ldr	r3, [pc, #56]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	f003 030c 	and.w	r3, r3, #12
 80046fc:	2b0c      	cmp	r3, #12
 80046fe:	f000 808b 	beq.w	8004818 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	69db      	ldr	r3, [r3, #28]
 8004706:	2b02      	cmp	r3, #2
 8004708:	d15e      	bne.n	80047c8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800470a:	4b09      	ldr	r3, [pc, #36]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a08      	ldr	r2, [pc, #32]	; (8004730 <HAL_RCC_OscConfig+0x4b8>)
 8004710:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004714:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004716:	f7ff f9ff 	bl	8003b18 <HAL_GetTick>
 800471a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800471c:	e00c      	b.n	8004738 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800471e:	f7ff f9fb 	bl	8003b18 <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	2b02      	cmp	r3, #2
 800472a:	d905      	bls.n	8004738 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e0b3      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
 8004730:	40021000 	.word	0x40021000
 8004734:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004738:	4b59      	ldr	r3, [pc, #356]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004740:	2b00      	cmp	r3, #0
 8004742:	d1ec      	bne.n	800471e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004744:	4b56      	ldr	r3, [pc, #344]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 8004746:	68da      	ldr	r2, [r3, #12]
 8004748:	4b56      	ldr	r3, [pc, #344]	; (80048a4 <HAL_RCC_OscConfig+0x62c>)
 800474a:	4013      	ands	r3, r2
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6a11      	ldr	r1, [r2, #32]
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004754:	3a01      	subs	r2, #1
 8004756:	0112      	lsls	r2, r2, #4
 8004758:	4311      	orrs	r1, r2
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800475e:	0212      	lsls	r2, r2, #8
 8004760:	4311      	orrs	r1, r2
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004766:	0852      	lsrs	r2, r2, #1
 8004768:	3a01      	subs	r2, #1
 800476a:	0552      	lsls	r2, r2, #21
 800476c:	4311      	orrs	r1, r2
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004772:	0852      	lsrs	r2, r2, #1
 8004774:	3a01      	subs	r2, #1
 8004776:	0652      	lsls	r2, r2, #25
 8004778:	4311      	orrs	r1, r2
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800477e:	06d2      	lsls	r2, r2, #27
 8004780:	430a      	orrs	r2, r1
 8004782:	4947      	ldr	r1, [pc, #284]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 8004784:	4313      	orrs	r3, r2
 8004786:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004788:	4b45      	ldr	r3, [pc, #276]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a44      	ldr	r2, [pc, #272]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 800478e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004792:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004794:	4b42      	ldr	r3, [pc, #264]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	4a41      	ldr	r2, [pc, #260]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 800479a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800479e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a0:	f7ff f9ba 	bl	8003b18 <HAL_GetTick>
 80047a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047a6:	e008      	b.n	80047ba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a8:	f7ff f9b6 	bl	8003b18 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d901      	bls.n	80047ba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e06e      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ba:	4b39      	ldr	r3, [pc, #228]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d0f0      	beq.n	80047a8 <HAL_RCC_OscConfig+0x530>
 80047c6:	e066      	b.n	8004896 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047c8:	4b35      	ldr	r3, [pc, #212]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a34      	ldr	r2, [pc, #208]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 80047ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047d2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80047d4:	4b32      	ldr	r3, [pc, #200]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	4a31      	ldr	r2, [pc, #196]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 80047da:	f023 0303 	bic.w	r3, r3, #3
 80047de:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80047e0:	4b2f      	ldr	r3, [pc, #188]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	4a2e      	ldr	r2, [pc, #184]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 80047e6:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80047ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f0:	f7ff f992 	bl	8003b18 <HAL_GetTick>
 80047f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047f6:	e008      	b.n	800480a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047f8:	f7ff f98e 	bl	8003b18 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	2b02      	cmp	r3, #2
 8004804:	d901      	bls.n	800480a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e046      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800480a:	4b25      	ldr	r3, [pc, #148]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1f0      	bne.n	80047f8 <HAL_RCC_OscConfig+0x580>
 8004816:	e03e      	b.n	8004896 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	69db      	ldr	r3, [r3, #28]
 800481c:	2b01      	cmp	r3, #1
 800481e:	d101      	bne.n	8004824 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e039      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004824:	4b1e      	ldr	r3, [pc, #120]	; (80048a0 <HAL_RCC_OscConfig+0x628>)
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	f003 0203 	and.w	r2, r3, #3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a1b      	ldr	r3, [r3, #32]
 8004834:	429a      	cmp	r2, r3
 8004836:	d12c      	bne.n	8004892 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004842:	3b01      	subs	r3, #1
 8004844:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004846:	429a      	cmp	r2, r3
 8004848:	d123      	bne.n	8004892 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004854:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004856:	429a      	cmp	r2, r3
 8004858:	d11b      	bne.n	8004892 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004864:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004866:	429a      	cmp	r2, r3
 8004868:	d113      	bne.n	8004892 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004874:	085b      	lsrs	r3, r3, #1
 8004876:	3b01      	subs	r3, #1
 8004878:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800487a:	429a      	cmp	r2, r3
 800487c:	d109      	bne.n	8004892 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004888:	085b      	lsrs	r3, r3, #1
 800488a:	3b01      	subs	r3, #1
 800488c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800488e:	429a      	cmp	r2, r3
 8004890:	d001      	beq.n	8004896 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e000      	b.n	8004898 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3720      	adds	r7, #32
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	40021000 	.word	0x40021000
 80048a4:	019f800c 	.word	0x019f800c

080048a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b086      	sub	sp, #24
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80048b2:	2300      	movs	r3, #0
 80048b4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d101      	bne.n	80048c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e11e      	b.n	8004afe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048c0:	4b91      	ldr	r3, [pc, #580]	; (8004b08 <HAL_RCC_ClockConfig+0x260>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 030f 	and.w	r3, r3, #15
 80048c8:	683a      	ldr	r2, [r7, #0]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d910      	bls.n	80048f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ce:	4b8e      	ldr	r3, [pc, #568]	; (8004b08 <HAL_RCC_ClockConfig+0x260>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f023 020f 	bic.w	r2, r3, #15
 80048d6:	498c      	ldr	r1, [pc, #560]	; (8004b08 <HAL_RCC_ClockConfig+0x260>)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	4313      	orrs	r3, r2
 80048dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048de:	4b8a      	ldr	r3, [pc, #552]	; (8004b08 <HAL_RCC_ClockConfig+0x260>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 030f 	and.w	r3, r3, #15
 80048e6:	683a      	ldr	r2, [r7, #0]
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d001      	beq.n	80048f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e106      	b.n	8004afe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0301 	and.w	r3, r3, #1
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d073      	beq.n	80049e4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	2b03      	cmp	r3, #3
 8004902:	d129      	bne.n	8004958 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004904:	4b81      	ldr	r3, [pc, #516]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d101      	bne.n	8004914 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e0f4      	b.n	8004afe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004914:	f000 f99e 	bl	8004c54 <RCC_GetSysClockFreqFromPLLSource>
 8004918:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	4a7c      	ldr	r2, [pc, #496]	; (8004b10 <HAL_RCC_ClockConfig+0x268>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d93f      	bls.n	80049a2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004922:	4b7a      	ldr	r3, [pc, #488]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d009      	beq.n	8004942 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004936:	2b00      	cmp	r3, #0
 8004938:	d033      	beq.n	80049a2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800493e:	2b00      	cmp	r3, #0
 8004940:	d12f      	bne.n	80049a2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004942:	4b72      	ldr	r3, [pc, #456]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800494a:	4a70      	ldr	r2, [pc, #448]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 800494c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004950:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004952:	2380      	movs	r3, #128	; 0x80
 8004954:	617b      	str	r3, [r7, #20]
 8004956:	e024      	b.n	80049a2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	2b02      	cmp	r3, #2
 800495e:	d107      	bne.n	8004970 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004960:	4b6a      	ldr	r3, [pc, #424]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d109      	bne.n	8004980 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e0c6      	b.n	8004afe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004970:	4b66      	ldr	r3, [pc, #408]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004978:	2b00      	cmp	r3, #0
 800497a:	d101      	bne.n	8004980 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e0be      	b.n	8004afe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004980:	f000 f8ce 	bl	8004b20 <HAL_RCC_GetSysClockFreq>
 8004984:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	4a61      	ldr	r2, [pc, #388]	; (8004b10 <HAL_RCC_ClockConfig+0x268>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d909      	bls.n	80049a2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800498e:	4b5f      	ldr	r3, [pc, #380]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004996:	4a5d      	ldr	r2, [pc, #372]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004998:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800499c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800499e:	2380      	movs	r3, #128	; 0x80
 80049a0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80049a2:	4b5a      	ldr	r3, [pc, #360]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	f023 0203 	bic.w	r2, r3, #3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	4957      	ldr	r1, [pc, #348]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049b4:	f7ff f8b0 	bl	8003b18 <HAL_GetTick>
 80049b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ba:	e00a      	b.n	80049d2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049bc:	f7ff f8ac 	bl	8003b18 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e095      	b.n	8004afe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049d2:	4b4e      	ldr	r3, [pc, #312]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f003 020c 	and.w	r2, r3, #12
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d1eb      	bne.n	80049bc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d023      	beq.n	8004a38 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0304 	and.w	r3, r3, #4
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d005      	beq.n	8004a08 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049fc:	4b43      	ldr	r3, [pc, #268]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	4a42      	ldr	r2, [pc, #264]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004a02:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004a06:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0308 	and.w	r3, r3, #8
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d007      	beq.n	8004a24 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004a14:	4b3d      	ldr	r3, [pc, #244]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004a1c:	4a3b      	ldr	r2, [pc, #236]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004a1e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004a22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a24:	4b39      	ldr	r3, [pc, #228]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	4936      	ldr	r1, [pc, #216]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004a32:	4313      	orrs	r3, r2
 8004a34:	608b      	str	r3, [r1, #8]
 8004a36:	e008      	b.n	8004a4a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	2b80      	cmp	r3, #128	; 0x80
 8004a3c:	d105      	bne.n	8004a4a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004a3e:	4b33      	ldr	r3, [pc, #204]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	4a32      	ldr	r2, [pc, #200]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004a44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a48:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a4a:	4b2f      	ldr	r3, [pc, #188]	; (8004b08 <HAL_RCC_ClockConfig+0x260>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 030f 	and.w	r3, r3, #15
 8004a52:	683a      	ldr	r2, [r7, #0]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d21d      	bcs.n	8004a94 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a58:	4b2b      	ldr	r3, [pc, #172]	; (8004b08 <HAL_RCC_ClockConfig+0x260>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f023 020f 	bic.w	r2, r3, #15
 8004a60:	4929      	ldr	r1, [pc, #164]	; (8004b08 <HAL_RCC_ClockConfig+0x260>)
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004a68:	f7ff f856 	bl	8003b18 <HAL_GetTick>
 8004a6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a6e:	e00a      	b.n	8004a86 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a70:	f7ff f852 	bl	8003b18 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d901      	bls.n	8004a86 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004a82:	2303      	movs	r3, #3
 8004a84:	e03b      	b.n	8004afe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a86:	4b20      	ldr	r3, [pc, #128]	; (8004b08 <HAL_RCC_ClockConfig+0x260>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 030f 	and.w	r3, r3, #15
 8004a8e:	683a      	ldr	r2, [r7, #0]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d1ed      	bne.n	8004a70 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0304 	and.w	r3, r3, #4
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d008      	beq.n	8004ab2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aa0:	4b1a      	ldr	r3, [pc, #104]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	4917      	ldr	r1, [pc, #92]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d009      	beq.n	8004ad2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004abe:	4b13      	ldr	r3, [pc, #76]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	490f      	ldr	r1, [pc, #60]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004ad2:	f000 f825 	bl	8004b20 <HAL_RCC_GetSysClockFreq>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	4b0c      	ldr	r3, [pc, #48]	; (8004b0c <HAL_RCC_ClockConfig+0x264>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	091b      	lsrs	r3, r3, #4
 8004ade:	f003 030f 	and.w	r3, r3, #15
 8004ae2:	490c      	ldr	r1, [pc, #48]	; (8004b14 <HAL_RCC_ClockConfig+0x26c>)
 8004ae4:	5ccb      	ldrb	r3, [r1, r3]
 8004ae6:	f003 031f 	and.w	r3, r3, #31
 8004aea:	fa22 f303 	lsr.w	r3, r2, r3
 8004aee:	4a0a      	ldr	r2, [pc, #40]	; (8004b18 <HAL_RCC_ClockConfig+0x270>)
 8004af0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004af2:	4b0a      	ldr	r3, [pc, #40]	; (8004b1c <HAL_RCC_ClockConfig+0x274>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7fe ffc2 	bl	8003a80 <HAL_InitTick>
 8004afc:	4603      	mov	r3, r0
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3718      	adds	r7, #24
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	40022000 	.word	0x40022000
 8004b0c:	40021000 	.word	0x40021000
 8004b10:	04c4b400 	.word	0x04c4b400
 8004b14:	0800ac0c 	.word	0x0800ac0c
 8004b18:	20000008 	.word	0x20000008
 8004b1c:	2000000c 	.word	0x2000000c

08004b20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b087      	sub	sp, #28
 8004b24:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004b26:	4b2c      	ldr	r3, [pc, #176]	; (8004bd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 030c 	and.w	r3, r3, #12
 8004b2e:	2b04      	cmp	r3, #4
 8004b30:	d102      	bne.n	8004b38 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004b32:	4b2a      	ldr	r3, [pc, #168]	; (8004bdc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b34:	613b      	str	r3, [r7, #16]
 8004b36:	e047      	b.n	8004bc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004b38:	4b27      	ldr	r3, [pc, #156]	; (8004bd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f003 030c 	and.w	r3, r3, #12
 8004b40:	2b08      	cmp	r3, #8
 8004b42:	d102      	bne.n	8004b4a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004b44:	4b26      	ldr	r3, [pc, #152]	; (8004be0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004b46:	613b      	str	r3, [r7, #16]
 8004b48:	e03e      	b.n	8004bc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004b4a:	4b23      	ldr	r3, [pc, #140]	; (8004bd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f003 030c 	and.w	r3, r3, #12
 8004b52:	2b0c      	cmp	r3, #12
 8004b54:	d136      	bne.n	8004bc4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b56:	4b20      	ldr	r3, [pc, #128]	; (8004bd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f003 0303 	and.w	r3, r3, #3
 8004b5e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b60:	4b1d      	ldr	r3, [pc, #116]	; (8004bd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	091b      	lsrs	r3, r3, #4
 8004b66:	f003 030f 	and.w	r3, r3, #15
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2b03      	cmp	r3, #3
 8004b72:	d10c      	bne.n	8004b8e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b74:	4a1a      	ldr	r2, [pc, #104]	; (8004be0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b7c:	4a16      	ldr	r2, [pc, #88]	; (8004bd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b7e:	68d2      	ldr	r2, [r2, #12]
 8004b80:	0a12      	lsrs	r2, r2, #8
 8004b82:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004b86:	fb02 f303 	mul.w	r3, r2, r3
 8004b8a:	617b      	str	r3, [r7, #20]
      break;
 8004b8c:	e00c      	b.n	8004ba8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b8e:	4a13      	ldr	r2, [pc, #76]	; (8004bdc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b96:	4a10      	ldr	r2, [pc, #64]	; (8004bd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b98:	68d2      	ldr	r2, [r2, #12]
 8004b9a:	0a12      	lsrs	r2, r2, #8
 8004b9c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004ba0:	fb02 f303 	mul.w	r3, r2, r3
 8004ba4:	617b      	str	r3, [r7, #20]
      break;
 8004ba6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ba8:	4b0b      	ldr	r3, [pc, #44]	; (8004bd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	0e5b      	lsrs	r3, r3, #25
 8004bae:	f003 0303 	and.w	r3, r3, #3
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc0:	613b      	str	r3, [r7, #16]
 8004bc2:	e001      	b.n	8004bc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004bc8:	693b      	ldr	r3, [r7, #16]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	371c      	adds	r7, #28
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	40021000 	.word	0x40021000
 8004bdc:	00f42400 	.word	0x00f42400
 8004be0:	016e3600 	.word	0x016e3600

08004be4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004be4:	b480      	push	{r7}
 8004be6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004be8:	4b03      	ldr	r3, [pc, #12]	; (8004bf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004bea:	681b      	ldr	r3, [r3, #0]
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	20000008 	.word	0x20000008

08004bfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004c00:	f7ff fff0 	bl	8004be4 <HAL_RCC_GetHCLKFreq>
 8004c04:	4602      	mov	r2, r0
 8004c06:	4b06      	ldr	r3, [pc, #24]	; (8004c20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	0a1b      	lsrs	r3, r3, #8
 8004c0c:	f003 0307 	and.w	r3, r3, #7
 8004c10:	4904      	ldr	r1, [pc, #16]	; (8004c24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c12:	5ccb      	ldrb	r3, [r1, r3]
 8004c14:	f003 031f 	and.w	r3, r3, #31
 8004c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	40021000 	.word	0x40021000
 8004c24:	0800ac1c 	.word	0x0800ac1c

08004c28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004c2c:	f7ff ffda 	bl	8004be4 <HAL_RCC_GetHCLKFreq>
 8004c30:	4602      	mov	r2, r0
 8004c32:	4b06      	ldr	r3, [pc, #24]	; (8004c4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	0adb      	lsrs	r3, r3, #11
 8004c38:	f003 0307 	and.w	r3, r3, #7
 8004c3c:	4904      	ldr	r1, [pc, #16]	; (8004c50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004c3e:	5ccb      	ldrb	r3, [r1, r3]
 8004c40:	f003 031f 	and.w	r3, r3, #31
 8004c44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	40021000 	.word	0x40021000
 8004c50:	0800ac1c 	.word	0x0800ac1c

08004c54 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b087      	sub	sp, #28
 8004c58:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c5a:	4b1e      	ldr	r3, [pc, #120]	; (8004cd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c5c:	68db      	ldr	r3, [r3, #12]
 8004c5e:	f003 0303 	and.w	r3, r3, #3
 8004c62:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c64:	4b1b      	ldr	r3, [pc, #108]	; (8004cd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	091b      	lsrs	r3, r3, #4
 8004c6a:	f003 030f 	and.w	r3, r3, #15
 8004c6e:	3301      	adds	r3, #1
 8004c70:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	2b03      	cmp	r3, #3
 8004c76:	d10c      	bne.n	8004c92 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c78:	4a17      	ldr	r2, [pc, #92]	; (8004cd8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c80:	4a14      	ldr	r2, [pc, #80]	; (8004cd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c82:	68d2      	ldr	r2, [r2, #12]
 8004c84:	0a12      	lsrs	r2, r2, #8
 8004c86:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004c8a:	fb02 f303 	mul.w	r3, r2, r3
 8004c8e:	617b      	str	r3, [r7, #20]
    break;
 8004c90:	e00c      	b.n	8004cac <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c92:	4a12      	ldr	r2, [pc, #72]	; (8004cdc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9a:	4a0e      	ldr	r2, [pc, #56]	; (8004cd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c9c:	68d2      	ldr	r2, [r2, #12]
 8004c9e:	0a12      	lsrs	r2, r2, #8
 8004ca0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004ca4:	fb02 f303 	mul.w	r3, r2, r3
 8004ca8:	617b      	str	r3, [r7, #20]
    break;
 8004caa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004cac:	4b09      	ldr	r3, [pc, #36]	; (8004cd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	0e5b      	lsrs	r3, r3, #25
 8004cb2:	f003 0303 	and.w	r3, r3, #3
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	005b      	lsls	r3, r3, #1
 8004cba:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004cbc:	697a      	ldr	r2, [r7, #20]
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004cc6:	687b      	ldr	r3, [r7, #4]
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	371c      	adds	r7, #28
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr
 8004cd4:	40021000 	.word	0x40021000
 8004cd8:	016e3600 	.word	0x016e3600
 8004cdc:	00f42400 	.word	0x00f42400

08004ce0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ce8:	2300      	movs	r3, #0
 8004cea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cec:	2300      	movs	r3, #0
 8004cee:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f000 8098 	beq.w	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d02:	4b43      	ldr	r3, [pc, #268]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10d      	bne.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d0e:	4b40      	ldr	r3, [pc, #256]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d12:	4a3f      	ldr	r2, [pc, #252]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d18:	6593      	str	r3, [r2, #88]	; 0x58
 8004d1a:	4b3d      	ldr	r3, [pc, #244]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d22:	60bb      	str	r3, [r7, #8]
 8004d24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d26:	2301      	movs	r3, #1
 8004d28:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d2a:	4b3a      	ldr	r3, [pc, #232]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a39      	ldr	r2, [pc, #228]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004d30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d34:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d36:	f7fe feef 	bl	8003b18 <HAL_GetTick>
 8004d3a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d3c:	e009      	b.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d3e:	f7fe feeb 	bl	8003b18 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d902      	bls.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	74fb      	strb	r3, [r7, #19]
        break;
 8004d50:	e005      	b.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d52:	4b30      	ldr	r3, [pc, #192]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d0ef      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004d5e:	7cfb      	ldrb	r3, [r7, #19]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d159      	bne.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004d64:	4b2a      	ldr	r3, [pc, #168]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d6e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d01e      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d019      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004d80:	4b23      	ldr	r3, [pc, #140]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d8a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004d8c:	4b20      	ldr	r3, [pc, #128]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d92:	4a1f      	ldr	r2, [pc, #124]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004d9c:	4b1c      	ldr	r3, [pc, #112]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004da2:	4a1b      	ldr	r2, [pc, #108]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004da4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004da8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004dac:	4a18      	ldr	r2, [pc, #96]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d016      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dbe:	f7fe feab 	bl	8003b18 <HAL_GetTick>
 8004dc2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dc4:	e00b      	b.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dc6:	f7fe fea7 	bl	8003b18 <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d902      	bls.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	74fb      	strb	r3, [r7, #19]
            break;
 8004ddc:	e006      	b.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dde:	4b0c      	ldr	r3, [pc, #48]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004de4:	f003 0302 	and.w	r3, r3, #2
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d0ec      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004dec:	7cfb      	ldrb	r3, [r7, #19]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d10b      	bne.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004df2:	4b07      	ldr	r3, [pc, #28]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004df8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e00:	4903      	ldr	r1, [pc, #12]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004e08:	e008      	b.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e0a:	7cfb      	ldrb	r3, [r7, #19]
 8004e0c:	74bb      	strb	r3, [r7, #18]
 8004e0e:	e005      	b.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e10:	40021000 	.word	0x40021000
 8004e14:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e18:	7cfb      	ldrb	r3, [r7, #19]
 8004e1a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e1c:	7c7b      	ldrb	r3, [r7, #17]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d105      	bne.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e22:	4ba7      	ldr	r3, [pc, #668]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e26:	4aa6      	ldr	r2, [pc, #664]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e2c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00a      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e3a:	4ba1      	ldr	r3, [pc, #644]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e40:	f023 0203 	bic.w	r2, r3, #3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	499d      	ldr	r1, [pc, #628]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 0302 	and.w	r3, r3, #2
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d00a      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e5c:	4b98      	ldr	r3, [pc, #608]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e62:	f023 020c 	bic.w	r2, r3, #12
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	4995      	ldr	r1, [pc, #596]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0304 	and.w	r3, r3, #4
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d00a      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e7e:	4b90      	ldr	r3, [pc, #576]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e84:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	498c      	ldr	r1, [pc, #560]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0308 	and.w	r3, r3, #8
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00a      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ea0:	4b87      	ldr	r3, [pc, #540]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ea6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	4984      	ldr	r1, [pc, #528]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0310 	and.w	r3, r3, #16
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00a      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ec2:	4b7f      	ldr	r3, [pc, #508]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ec8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	497b      	ldr	r1, [pc, #492]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0320 	and.w	r3, r3, #32
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00a      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ee4:	4b76      	ldr	r3, [pc, #472]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eea:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	699b      	ldr	r3, [r3, #24]
 8004ef2:	4973      	ldr	r1, [pc, #460]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00a      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f06:	4b6e      	ldr	r3, [pc, #440]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f0c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	69db      	ldr	r3, [r3, #28]
 8004f14:	496a      	ldr	r1, [pc, #424]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d00a      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f28:	4b65      	ldr	r3, [pc, #404]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f2e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	4962      	ldr	r1, [pc, #392]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00a      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f4a:	4b5d      	ldr	r3, [pc, #372]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f50:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f58:	4959      	ldr	r1, [pc, #356]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00a      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004f6c:	4b54      	ldr	r3, [pc, #336]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f72:	f023 0203 	bic.w	r2, r3, #3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f7a:	4951      	ldr	r1, [pc, #324]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00a      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f8e:	4b4c      	ldr	r3, [pc, #304]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f9c:	4948      	ldr	r1, [pc, #288]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d015      	beq.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004fb0:	4b43      	ldr	r3, [pc, #268]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fb6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fbe:	4940      	ldr	r1, [pc, #256]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fce:	d105      	bne.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fd0:	4b3b      	ldr	r3, [pc, #236]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	4a3a      	ldr	r2, [pc, #232]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fd6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fda:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d015      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004fe8:	4b35      	ldr	r3, [pc, #212]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ff6:	4932      	ldr	r1, [pc, #200]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005002:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005006:	d105      	bne.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005008:	4b2d      	ldr	r3, [pc, #180]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	4a2c      	ldr	r2, [pc, #176]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800500e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005012:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d015      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005020:	4b27      	ldr	r3, [pc, #156]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005026:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502e:	4924      	ldr	r1, [pc, #144]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005030:	4313      	orrs	r3, r2
 8005032:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800503e:	d105      	bne.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005040:	4b1f      	ldr	r3, [pc, #124]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	4a1e      	ldr	r2, [pc, #120]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005046:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800504a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d015      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005058:	4b19      	ldr	r3, [pc, #100]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800505a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800505e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005066:	4916      	ldr	r1, [pc, #88]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005068:	4313      	orrs	r3, r2
 800506a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005072:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005076:	d105      	bne.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005078:	4b11      	ldr	r3, [pc, #68]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	4a10      	ldr	r2, [pc, #64]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800507e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005082:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800508c:	2b00      	cmp	r3, #0
 800508e:	d019      	beq.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005090:	4b0b      	ldr	r3, [pc, #44]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005096:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800509e:	4908      	ldr	r1, [pc, #32]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050ae:	d109      	bne.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050b0:	4b03      	ldr	r3, [pc, #12]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	4a02      	ldr	r2, [pc, #8]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050ba:	60d3      	str	r3, [r2, #12]
 80050bc:	e002      	b.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80050be:	bf00      	nop
 80050c0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d015      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80050d0:	4b29      	ldr	r3, [pc, #164]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80050d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050d6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050de:	4926      	ldr	r1, [pc, #152]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80050e0:	4313      	orrs	r3, r2
 80050e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80050ee:	d105      	bne.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80050f0:	4b21      	ldr	r3, [pc, #132]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	4a20      	ldr	r2, [pc, #128]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80050f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050fa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005104:	2b00      	cmp	r3, #0
 8005106:	d015      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005108:	4b1b      	ldr	r3, [pc, #108]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800510a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800510e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005116:	4918      	ldr	r1, [pc, #96]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005118:	4313      	orrs	r3, r2
 800511a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005122:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005126:	d105      	bne.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005128:	4b13      	ldr	r3, [pc, #76]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	4a12      	ldr	r2, [pc, #72]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800512e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005132:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d015      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005140:	4b0d      	ldr	r3, [pc, #52]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005142:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005146:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800514e:	490a      	ldr	r1, [pc, #40]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005150:	4313      	orrs	r3, r2
 8005152:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800515a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800515e:	d105      	bne.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005160:	4b05      	ldr	r3, [pc, #20]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	4a04      	ldr	r2, [pc, #16]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005166:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800516a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800516c:	7cbb      	ldrb	r3, [r7, #18]
}
 800516e:	4618      	mov	r0, r3
 8005170:	3718      	adds	r7, #24
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}
 8005176:	bf00      	nop
 8005178:	40021000 	.word	0x40021000

0800517c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e049      	b.n	8005222 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d106      	bne.n	80051a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f7fe f9f4 	bl	8003590 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	3304      	adds	r3, #4
 80051b8:	4619      	mov	r1, r3
 80051ba:	4610      	mov	r0, r2
 80051bc:	f001 f80c 	bl	80061d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b082      	sub	sp, #8
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d101      	bne.n	800523c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e049      	b.n	80052d0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005242:	b2db      	uxtb	r3, r3
 8005244:	2b00      	cmp	r3, #0
 8005246:	d106      	bne.n	8005256 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 f841 	bl	80052d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2202      	movs	r2, #2
 800525a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	3304      	adds	r3, #4
 8005266:	4619      	mov	r1, r3
 8005268:	4610      	mov	r0, r2
 800526a:	f000 ffb5 	bl	80061d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2201      	movs	r2, #1
 8005282:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2201      	movs	r2, #1
 800529a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2201      	movs	r2, #1
 80052a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2201      	movs	r2, #1
 80052aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2201      	movs	r2, #1
 80052b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052ce:	2300      	movs	r3, #0
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3708      	adds	r7, #8
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80052e0:	bf00      	nop
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d109      	bne.n	8005310 <HAL_TIM_PWM_Start+0x24>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005302:	b2db      	uxtb	r3, r3
 8005304:	2b01      	cmp	r3, #1
 8005306:	bf14      	ite	ne
 8005308:	2301      	movne	r3, #1
 800530a:	2300      	moveq	r3, #0
 800530c:	b2db      	uxtb	r3, r3
 800530e:	e03c      	b.n	800538a <HAL_TIM_PWM_Start+0x9e>
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	2b04      	cmp	r3, #4
 8005314:	d109      	bne.n	800532a <HAL_TIM_PWM_Start+0x3e>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800531c:	b2db      	uxtb	r3, r3
 800531e:	2b01      	cmp	r3, #1
 8005320:	bf14      	ite	ne
 8005322:	2301      	movne	r3, #1
 8005324:	2300      	moveq	r3, #0
 8005326:	b2db      	uxtb	r3, r3
 8005328:	e02f      	b.n	800538a <HAL_TIM_PWM_Start+0x9e>
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	2b08      	cmp	r3, #8
 800532e:	d109      	bne.n	8005344 <HAL_TIM_PWM_Start+0x58>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005336:	b2db      	uxtb	r3, r3
 8005338:	2b01      	cmp	r3, #1
 800533a:	bf14      	ite	ne
 800533c:	2301      	movne	r3, #1
 800533e:	2300      	moveq	r3, #0
 8005340:	b2db      	uxtb	r3, r3
 8005342:	e022      	b.n	800538a <HAL_TIM_PWM_Start+0x9e>
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	2b0c      	cmp	r3, #12
 8005348:	d109      	bne.n	800535e <HAL_TIM_PWM_Start+0x72>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005350:	b2db      	uxtb	r3, r3
 8005352:	2b01      	cmp	r3, #1
 8005354:	bf14      	ite	ne
 8005356:	2301      	movne	r3, #1
 8005358:	2300      	moveq	r3, #0
 800535a:	b2db      	uxtb	r3, r3
 800535c:	e015      	b.n	800538a <HAL_TIM_PWM_Start+0x9e>
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	2b10      	cmp	r3, #16
 8005362:	d109      	bne.n	8005378 <HAL_TIM_PWM_Start+0x8c>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800536a:	b2db      	uxtb	r3, r3
 800536c:	2b01      	cmp	r3, #1
 800536e:	bf14      	ite	ne
 8005370:	2301      	movne	r3, #1
 8005372:	2300      	moveq	r3, #0
 8005374:	b2db      	uxtb	r3, r3
 8005376:	e008      	b.n	800538a <HAL_TIM_PWM_Start+0x9e>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b01      	cmp	r3, #1
 8005382:	bf14      	ite	ne
 8005384:	2301      	movne	r3, #1
 8005386:	2300      	moveq	r3, #0
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d001      	beq.n	8005392 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e0a6      	b.n	80054e0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d104      	bne.n	80053a2 <HAL_TIM_PWM_Start+0xb6>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2202      	movs	r2, #2
 800539c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053a0:	e023      	b.n	80053ea <HAL_TIM_PWM_Start+0xfe>
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	2b04      	cmp	r3, #4
 80053a6:	d104      	bne.n	80053b2 <HAL_TIM_PWM_Start+0xc6>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2202      	movs	r2, #2
 80053ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053b0:	e01b      	b.n	80053ea <HAL_TIM_PWM_Start+0xfe>
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b08      	cmp	r3, #8
 80053b6:	d104      	bne.n	80053c2 <HAL_TIM_PWM_Start+0xd6>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2202      	movs	r2, #2
 80053bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053c0:	e013      	b.n	80053ea <HAL_TIM_PWM_Start+0xfe>
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	2b0c      	cmp	r3, #12
 80053c6:	d104      	bne.n	80053d2 <HAL_TIM_PWM_Start+0xe6>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2202      	movs	r2, #2
 80053cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80053d0:	e00b      	b.n	80053ea <HAL_TIM_PWM_Start+0xfe>
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	2b10      	cmp	r3, #16
 80053d6:	d104      	bne.n	80053e2 <HAL_TIM_PWM_Start+0xf6>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2202      	movs	r2, #2
 80053dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053e0:	e003      	b.n	80053ea <HAL_TIM_PWM_Start+0xfe>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2202      	movs	r2, #2
 80053e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2201      	movs	r2, #1
 80053f0:	6839      	ldr	r1, [r7, #0]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f001 fc88 	bl	8006d08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a3a      	ldr	r2, [pc, #232]	; (80054e8 <HAL_TIM_PWM_Start+0x1fc>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d018      	beq.n	8005434 <HAL_TIM_PWM_Start+0x148>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a39      	ldr	r2, [pc, #228]	; (80054ec <HAL_TIM_PWM_Start+0x200>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d013      	beq.n	8005434 <HAL_TIM_PWM_Start+0x148>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a37      	ldr	r2, [pc, #220]	; (80054f0 <HAL_TIM_PWM_Start+0x204>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d00e      	beq.n	8005434 <HAL_TIM_PWM_Start+0x148>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a36      	ldr	r2, [pc, #216]	; (80054f4 <HAL_TIM_PWM_Start+0x208>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d009      	beq.n	8005434 <HAL_TIM_PWM_Start+0x148>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a34      	ldr	r2, [pc, #208]	; (80054f8 <HAL_TIM_PWM_Start+0x20c>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d004      	beq.n	8005434 <HAL_TIM_PWM_Start+0x148>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a33      	ldr	r2, [pc, #204]	; (80054fc <HAL_TIM_PWM_Start+0x210>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d101      	bne.n	8005438 <HAL_TIM_PWM_Start+0x14c>
 8005434:	2301      	movs	r3, #1
 8005436:	e000      	b.n	800543a <HAL_TIM_PWM_Start+0x14e>
 8005438:	2300      	movs	r3, #0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d007      	beq.n	800544e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800544c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a25      	ldr	r2, [pc, #148]	; (80054e8 <HAL_TIM_PWM_Start+0x1fc>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d022      	beq.n	800549e <HAL_TIM_PWM_Start+0x1b2>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005460:	d01d      	beq.n	800549e <HAL_TIM_PWM_Start+0x1b2>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a26      	ldr	r2, [pc, #152]	; (8005500 <HAL_TIM_PWM_Start+0x214>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d018      	beq.n	800549e <HAL_TIM_PWM_Start+0x1b2>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a24      	ldr	r2, [pc, #144]	; (8005504 <HAL_TIM_PWM_Start+0x218>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d013      	beq.n	800549e <HAL_TIM_PWM_Start+0x1b2>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a23      	ldr	r2, [pc, #140]	; (8005508 <HAL_TIM_PWM_Start+0x21c>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d00e      	beq.n	800549e <HAL_TIM_PWM_Start+0x1b2>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a19      	ldr	r2, [pc, #100]	; (80054ec <HAL_TIM_PWM_Start+0x200>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d009      	beq.n	800549e <HAL_TIM_PWM_Start+0x1b2>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a18      	ldr	r2, [pc, #96]	; (80054f0 <HAL_TIM_PWM_Start+0x204>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d004      	beq.n	800549e <HAL_TIM_PWM_Start+0x1b2>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a18      	ldr	r2, [pc, #96]	; (80054fc <HAL_TIM_PWM_Start+0x210>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d115      	bne.n	80054ca <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	689a      	ldr	r2, [r3, #8]
 80054a4:	4b19      	ldr	r3, [pc, #100]	; (800550c <HAL_TIM_PWM_Start+0x220>)
 80054a6:	4013      	ands	r3, r2
 80054a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2b06      	cmp	r3, #6
 80054ae:	d015      	beq.n	80054dc <HAL_TIM_PWM_Start+0x1f0>
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054b6:	d011      	beq.n	80054dc <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f042 0201 	orr.w	r2, r2, #1
 80054c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054c8:	e008      	b.n	80054dc <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f042 0201 	orr.w	r2, r2, #1
 80054d8:	601a      	str	r2, [r3, #0]
 80054da:	e000      	b.n	80054de <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80054de:	2300      	movs	r3, #0
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3710      	adds	r7, #16
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	40012c00 	.word	0x40012c00
 80054ec:	40013400 	.word	0x40013400
 80054f0:	40014000 	.word	0x40014000
 80054f4:	40014400 	.word	0x40014400
 80054f8:	40014800 	.word	0x40014800
 80054fc:	40015000 	.word	0x40015000
 8005500:	40000400 	.word	0x40000400
 8005504:	40000800 	.word	0x40000800
 8005508:	40000c00 	.word	0x40000c00
 800550c:	00010007 	.word	0x00010007

08005510 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b082      	sub	sp, #8
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d101      	bne.n	8005522 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e049      	b.n	80055b6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005528:	b2db      	uxtb	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	d106      	bne.n	800553c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 f841 	bl	80055be <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	3304      	adds	r3, #4
 800554c:	4619      	mov	r1, r3
 800554e:	4610      	mov	r0, r2
 8005550:	f000 fe42 	bl	80061d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3708      	adds	r7, #8
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80055be:	b480      	push	{r7}
 80055c0:	b083      	sub	sp, #12
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80055c6:	bf00      	nop
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
	...

080055d4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055de:	2300      	movs	r3, #0
 80055e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d104      	bne.n	80055f2 <HAL_TIM_IC_Start_IT+0x1e>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	e023      	b.n	800563a <HAL_TIM_IC_Start_IT+0x66>
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	2b04      	cmp	r3, #4
 80055f6:	d104      	bne.n	8005602 <HAL_TIM_IC_Start_IT+0x2e>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	e01b      	b.n	800563a <HAL_TIM_IC_Start_IT+0x66>
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	2b08      	cmp	r3, #8
 8005606:	d104      	bne.n	8005612 <HAL_TIM_IC_Start_IT+0x3e>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800560e:	b2db      	uxtb	r3, r3
 8005610:	e013      	b.n	800563a <HAL_TIM_IC_Start_IT+0x66>
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	2b0c      	cmp	r3, #12
 8005616:	d104      	bne.n	8005622 <HAL_TIM_IC_Start_IT+0x4e>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800561e:	b2db      	uxtb	r3, r3
 8005620:	e00b      	b.n	800563a <HAL_TIM_IC_Start_IT+0x66>
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	2b10      	cmp	r3, #16
 8005626:	d104      	bne.n	8005632 <HAL_TIM_IC_Start_IT+0x5e>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800562e:	b2db      	uxtb	r3, r3
 8005630:	e003      	b.n	800563a <HAL_TIM_IC_Start_IT+0x66>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005638:	b2db      	uxtb	r3, r3
 800563a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d104      	bne.n	800564c <HAL_TIM_IC_Start_IT+0x78>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005648:	b2db      	uxtb	r3, r3
 800564a:	e013      	b.n	8005674 <HAL_TIM_IC_Start_IT+0xa0>
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	2b04      	cmp	r3, #4
 8005650:	d104      	bne.n	800565c <HAL_TIM_IC_Start_IT+0x88>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005658:	b2db      	uxtb	r3, r3
 800565a:	e00b      	b.n	8005674 <HAL_TIM_IC_Start_IT+0xa0>
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	2b08      	cmp	r3, #8
 8005660:	d104      	bne.n	800566c <HAL_TIM_IC_Start_IT+0x98>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8005668:	b2db      	uxtb	r3, r3
 800566a:	e003      	b.n	8005674 <HAL_TIM_IC_Start_IT+0xa0>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8005672:	b2db      	uxtb	r3, r3
 8005674:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005676:	7bbb      	ldrb	r3, [r7, #14]
 8005678:	2b01      	cmp	r3, #1
 800567a:	d102      	bne.n	8005682 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800567c:	7b7b      	ldrb	r3, [r7, #13]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d001      	beq.n	8005686 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e0e2      	b.n	800584c <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d104      	bne.n	8005696 <HAL_TIM_IC_Start_IT+0xc2>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2202      	movs	r2, #2
 8005690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005694:	e023      	b.n	80056de <HAL_TIM_IC_Start_IT+0x10a>
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	2b04      	cmp	r3, #4
 800569a:	d104      	bne.n	80056a6 <HAL_TIM_IC_Start_IT+0xd2>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2202      	movs	r2, #2
 80056a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056a4:	e01b      	b.n	80056de <HAL_TIM_IC_Start_IT+0x10a>
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b08      	cmp	r3, #8
 80056aa:	d104      	bne.n	80056b6 <HAL_TIM_IC_Start_IT+0xe2>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056b4:	e013      	b.n	80056de <HAL_TIM_IC_Start_IT+0x10a>
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	2b0c      	cmp	r3, #12
 80056ba:	d104      	bne.n	80056c6 <HAL_TIM_IC_Start_IT+0xf2>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2202      	movs	r2, #2
 80056c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80056c4:	e00b      	b.n	80056de <HAL_TIM_IC_Start_IT+0x10a>
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	2b10      	cmp	r3, #16
 80056ca:	d104      	bne.n	80056d6 <HAL_TIM_IC_Start_IT+0x102>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2202      	movs	r2, #2
 80056d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056d4:	e003      	b.n	80056de <HAL_TIM_IC_Start_IT+0x10a>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2202      	movs	r2, #2
 80056da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d104      	bne.n	80056ee <HAL_TIM_IC_Start_IT+0x11a>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056ec:	e013      	b.n	8005716 <HAL_TIM_IC_Start_IT+0x142>
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	2b04      	cmp	r3, #4
 80056f2:	d104      	bne.n	80056fe <HAL_TIM_IC_Start_IT+0x12a>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2202      	movs	r2, #2
 80056f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80056fc:	e00b      	b.n	8005716 <HAL_TIM_IC_Start_IT+0x142>
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	2b08      	cmp	r3, #8
 8005702:	d104      	bne.n	800570e <HAL_TIM_IC_Start_IT+0x13a>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2202      	movs	r2, #2
 8005708:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800570c:	e003      	b.n	8005716 <HAL_TIM_IC_Start_IT+0x142>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2202      	movs	r2, #2
 8005712:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	2b0c      	cmp	r3, #12
 800571a:	d841      	bhi.n	80057a0 <HAL_TIM_IC_Start_IT+0x1cc>
 800571c:	a201      	add	r2, pc, #4	; (adr r2, 8005724 <HAL_TIM_IC_Start_IT+0x150>)
 800571e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005722:	bf00      	nop
 8005724:	08005759 	.word	0x08005759
 8005728:	080057a1 	.word	0x080057a1
 800572c:	080057a1 	.word	0x080057a1
 8005730:	080057a1 	.word	0x080057a1
 8005734:	0800576b 	.word	0x0800576b
 8005738:	080057a1 	.word	0x080057a1
 800573c:	080057a1 	.word	0x080057a1
 8005740:	080057a1 	.word	0x080057a1
 8005744:	0800577d 	.word	0x0800577d
 8005748:	080057a1 	.word	0x080057a1
 800574c:	080057a1 	.word	0x080057a1
 8005750:	080057a1 	.word	0x080057a1
 8005754:	0800578f 	.word	0x0800578f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68da      	ldr	r2, [r3, #12]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f042 0202 	orr.w	r2, r2, #2
 8005766:	60da      	str	r2, [r3, #12]
      break;
 8005768:	e01d      	b.n	80057a6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68da      	ldr	r2, [r3, #12]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f042 0204 	orr.w	r2, r2, #4
 8005778:	60da      	str	r2, [r3, #12]
      break;
 800577a:	e014      	b.n	80057a6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68da      	ldr	r2, [r3, #12]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 0208 	orr.w	r2, r2, #8
 800578a:	60da      	str	r2, [r3, #12]
      break;
 800578c:	e00b      	b.n	80057a6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	68da      	ldr	r2, [r3, #12]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f042 0210 	orr.w	r2, r2, #16
 800579c:	60da      	str	r2, [r3, #12]
      break;
 800579e:	e002      	b.n	80057a6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	73fb      	strb	r3, [r7, #15]
      break;
 80057a4:	bf00      	nop
  }

  if (status == HAL_OK)
 80057a6:	7bfb      	ldrb	r3, [r7, #15]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d14e      	bne.n	800584a <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2201      	movs	r2, #1
 80057b2:	6839      	ldr	r1, [r7, #0]
 80057b4:	4618      	mov	r0, r3
 80057b6:	f001 faa7 	bl	8006d08 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a25      	ldr	r2, [pc, #148]	; (8005854 <HAL_TIM_IC_Start_IT+0x280>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d022      	beq.n	800580a <HAL_TIM_IC_Start_IT+0x236>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057cc:	d01d      	beq.n	800580a <HAL_TIM_IC_Start_IT+0x236>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a21      	ldr	r2, [pc, #132]	; (8005858 <HAL_TIM_IC_Start_IT+0x284>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d018      	beq.n	800580a <HAL_TIM_IC_Start_IT+0x236>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a1f      	ldr	r2, [pc, #124]	; (800585c <HAL_TIM_IC_Start_IT+0x288>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d013      	beq.n	800580a <HAL_TIM_IC_Start_IT+0x236>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a1e      	ldr	r2, [pc, #120]	; (8005860 <HAL_TIM_IC_Start_IT+0x28c>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d00e      	beq.n	800580a <HAL_TIM_IC_Start_IT+0x236>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a1c      	ldr	r2, [pc, #112]	; (8005864 <HAL_TIM_IC_Start_IT+0x290>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d009      	beq.n	800580a <HAL_TIM_IC_Start_IT+0x236>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a1b      	ldr	r2, [pc, #108]	; (8005868 <HAL_TIM_IC_Start_IT+0x294>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d004      	beq.n	800580a <HAL_TIM_IC_Start_IT+0x236>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a19      	ldr	r2, [pc, #100]	; (800586c <HAL_TIM_IC_Start_IT+0x298>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d115      	bne.n	8005836 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	689a      	ldr	r2, [r3, #8]
 8005810:	4b17      	ldr	r3, [pc, #92]	; (8005870 <HAL_TIM_IC_Start_IT+0x29c>)
 8005812:	4013      	ands	r3, r2
 8005814:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	2b06      	cmp	r3, #6
 800581a:	d015      	beq.n	8005848 <HAL_TIM_IC_Start_IT+0x274>
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005822:	d011      	beq.n	8005848 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f042 0201 	orr.w	r2, r2, #1
 8005832:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005834:	e008      	b.n	8005848 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f042 0201 	orr.w	r2, r2, #1
 8005844:	601a      	str	r2, [r3, #0]
 8005846:	e000      	b.n	800584a <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005848:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800584a:	7bfb      	ldrb	r3, [r7, #15]
}
 800584c:	4618      	mov	r0, r3
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}
 8005854:	40012c00 	.word	0x40012c00
 8005858:	40000400 	.word	0x40000400
 800585c:	40000800 	.word	0x40000800
 8005860:	40000c00 	.word	0x40000c00
 8005864:	40013400 	.word	0x40013400
 8005868:	40014000 	.word	0x40014000
 800586c:	40015000 	.word	0x40015000
 8005870:	00010007 	.word	0x00010007

08005874 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	691b      	ldr	r3, [r3, #16]
 8005882:	f003 0302 	and.w	r3, r3, #2
 8005886:	2b02      	cmp	r3, #2
 8005888:	d122      	bne.n	80058d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	2b02      	cmp	r3, #2
 8005896:	d11b      	bne.n	80058d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f06f 0202 	mvn.w	r2, #2
 80058a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2201      	movs	r2, #1
 80058a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	699b      	ldr	r3, [r3, #24]
 80058ae:	f003 0303 	and.w	r3, r3, #3
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d003      	beq.n	80058be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f7fb fb5a 	bl	8000f70 <HAL_TIM_IC_CaptureCallback>
 80058bc:	e005      	b.n	80058ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 fc6c 	bl	800619c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f000 fc73 	bl	80061b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	f003 0304 	and.w	r3, r3, #4
 80058da:	2b04      	cmp	r3, #4
 80058dc:	d122      	bne.n	8005924 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	f003 0304 	and.w	r3, r3, #4
 80058e8:	2b04      	cmp	r3, #4
 80058ea:	d11b      	bne.n	8005924 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f06f 0204 	mvn.w	r2, #4
 80058f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2202      	movs	r2, #2
 80058fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	699b      	ldr	r3, [r3, #24]
 8005902:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005906:	2b00      	cmp	r3, #0
 8005908:	d003      	beq.n	8005912 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f7fb fb30 	bl	8000f70 <HAL_TIM_IC_CaptureCallback>
 8005910:	e005      	b.n	800591e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 fc42 	bl	800619c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f000 fc49 	bl	80061b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	f003 0308 	and.w	r3, r3, #8
 800592e:	2b08      	cmp	r3, #8
 8005930:	d122      	bne.n	8005978 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	f003 0308 	and.w	r3, r3, #8
 800593c:	2b08      	cmp	r3, #8
 800593e:	d11b      	bne.n	8005978 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f06f 0208 	mvn.w	r2, #8
 8005948:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2204      	movs	r2, #4
 800594e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	69db      	ldr	r3, [r3, #28]
 8005956:	f003 0303 	and.w	r3, r3, #3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d003      	beq.n	8005966 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f7fb fb06 	bl	8000f70 <HAL_TIM_IC_CaptureCallback>
 8005964:	e005      	b.n	8005972 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 fc18 	bl	800619c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 fc1f 	bl	80061b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	f003 0310 	and.w	r3, r3, #16
 8005982:	2b10      	cmp	r3, #16
 8005984:	d122      	bne.n	80059cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	f003 0310 	and.w	r3, r3, #16
 8005990:	2b10      	cmp	r3, #16
 8005992:	d11b      	bne.n	80059cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f06f 0210 	mvn.w	r2, #16
 800599c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2208      	movs	r2, #8
 80059a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	69db      	ldr	r3, [r3, #28]
 80059aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d003      	beq.n	80059ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7fb fadc 	bl	8000f70 <HAL_TIM_IC_CaptureCallback>
 80059b8:	e005      	b.n	80059c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 fbee 	bl	800619c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 fbf5 	bl	80061b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d10e      	bne.n	80059f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	f003 0301 	and.w	r3, r3, #1
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d107      	bne.n	80059f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f06f 0201 	mvn.w	r2, #1
 80059f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 fbc8 	bl	8006188 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a02:	2b80      	cmp	r3, #128	; 0x80
 8005a04:	d10e      	bne.n	8005a24 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a10:	2b80      	cmp	r3, #128	; 0x80
 8005a12:	d107      	bne.n	8005a24 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f001 faea 	bl	8006ff8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a32:	d10e      	bne.n	8005a52 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a3e:	2b80      	cmp	r3, #128	; 0x80
 8005a40:	d107      	bne.n	8005a52 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005a4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f001 fadd 	bl	800700c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a5c:	2b40      	cmp	r3, #64	; 0x40
 8005a5e:	d10e      	bne.n	8005a7e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a6a:	2b40      	cmp	r3, #64	; 0x40
 8005a6c:	d107      	bne.n	8005a7e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f000 fba3 	bl	80061c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	691b      	ldr	r3, [r3, #16]
 8005a84:	f003 0320 	and.w	r3, r3, #32
 8005a88:	2b20      	cmp	r3, #32
 8005a8a:	d10e      	bne.n	8005aaa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	f003 0320 	and.w	r3, r3, #32
 8005a96:	2b20      	cmp	r3, #32
 8005a98:	d107      	bne.n	8005aaa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f06f 0220 	mvn.w	r2, #32
 8005aa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f001 fa9d 	bl	8006fe4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ab4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ab8:	d10f      	bne.n	8005ada <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ac4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ac8:	d107      	bne.n	8005ada <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8005ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f001 faa3 	bl	8007020 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ae4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ae8:	d10f      	bne.n	8005b0a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005af4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005af8:	d107      	bne.n	8005b0a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8005b02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f001 fa95 	bl	8007034 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b18:	d10f      	bne.n	8005b3a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b24:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b28:	d107      	bne.n	8005b3a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8005b32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	f001 fa87 	bl	8007048 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b44:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005b48:	d10f      	bne.n	8005b6a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b54:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005b58:	d107      	bne.n	8005b6a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8005b62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f001 fa79 	bl	800705c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b6a:	bf00      	nop
 8005b6c:	3708      	adds	r7, #8
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005b72:	b580      	push	{r7, lr}
 8005b74:	b086      	sub	sp, #24
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	60f8      	str	r0, [r7, #12]
 8005b7a:	60b9      	str	r1, [r7, #8]
 8005b7c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d101      	bne.n	8005b90 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	e088      	b.n	8005ca2 <HAL_TIM_IC_ConfigChannel+0x130>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d11b      	bne.n	8005bd6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6818      	ldr	r0, [r3, #0]
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	6819      	ldr	r1, [r3, #0]
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	685a      	ldr	r2, [r3, #4]
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	f000 fee5 	bl	800697c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	699a      	ldr	r2, [r3, #24]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f022 020c 	bic.w	r2, r2, #12
 8005bc0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	6999      	ldr	r1, [r3, #24]
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	689a      	ldr	r2, [r3, #8]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	619a      	str	r2, [r3, #24]
 8005bd4:	e060      	b.n	8005c98 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2b04      	cmp	r3, #4
 8005bda:	d11c      	bne.n	8005c16 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6818      	ldr	r0, [r3, #0]
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	6819      	ldr	r1, [r3, #0]
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	685a      	ldr	r2, [r3, #4]
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	f000 ff69 	bl	8006ac2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	699a      	ldr	r2, [r3, #24]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005bfe:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	6999      	ldr	r1, [r3, #24]
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	021a      	lsls	r2, r3, #8
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	430a      	orrs	r2, r1
 8005c12:	619a      	str	r2, [r3, #24]
 8005c14:	e040      	b.n	8005c98 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2b08      	cmp	r3, #8
 8005c1a:	d11b      	bne.n	8005c54 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6818      	ldr	r0, [r3, #0]
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	6819      	ldr	r1, [r3, #0]
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	685a      	ldr	r2, [r3, #4]
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	f000 ffb6 	bl	8006b9c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	69da      	ldr	r2, [r3, #28]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f022 020c 	bic.w	r2, r2, #12
 8005c3e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	69d9      	ldr	r1, [r3, #28]
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	689a      	ldr	r2, [r3, #8]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	61da      	str	r2, [r3, #28]
 8005c52:	e021      	b.n	8005c98 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2b0c      	cmp	r3, #12
 8005c58:	d11c      	bne.n	8005c94 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6818      	ldr	r0, [r3, #0]
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	6819      	ldr	r1, [r3, #0]
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	f000 ffd3 	bl	8006c14 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	69da      	ldr	r2, [r3, #28]
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005c7c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	69d9      	ldr	r1, [r3, #28]
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	021a      	lsls	r2, r3, #8
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	61da      	str	r2, [r3, #28]
 8005c92:	e001      	b.n	8005c98 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ca0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3718      	adds	r7, #24
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
	...

08005cac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b086      	sub	sp, #24
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d101      	bne.n	8005cca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005cc6:	2302      	movs	r3, #2
 8005cc8:	e0ff      	b.n	8005eca <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2b14      	cmp	r3, #20
 8005cd6:	f200 80f0 	bhi.w	8005eba <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005cda:	a201      	add	r2, pc, #4	; (adr r2, 8005ce0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ce0:	08005d35 	.word	0x08005d35
 8005ce4:	08005ebb 	.word	0x08005ebb
 8005ce8:	08005ebb 	.word	0x08005ebb
 8005cec:	08005ebb 	.word	0x08005ebb
 8005cf0:	08005d75 	.word	0x08005d75
 8005cf4:	08005ebb 	.word	0x08005ebb
 8005cf8:	08005ebb 	.word	0x08005ebb
 8005cfc:	08005ebb 	.word	0x08005ebb
 8005d00:	08005db7 	.word	0x08005db7
 8005d04:	08005ebb 	.word	0x08005ebb
 8005d08:	08005ebb 	.word	0x08005ebb
 8005d0c:	08005ebb 	.word	0x08005ebb
 8005d10:	08005df7 	.word	0x08005df7
 8005d14:	08005ebb 	.word	0x08005ebb
 8005d18:	08005ebb 	.word	0x08005ebb
 8005d1c:	08005ebb 	.word	0x08005ebb
 8005d20:	08005e39 	.word	0x08005e39
 8005d24:	08005ebb 	.word	0x08005ebb
 8005d28:	08005ebb 	.word	0x08005ebb
 8005d2c:	08005ebb 	.word	0x08005ebb
 8005d30:	08005e79 	.word	0x08005e79
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	68b9      	ldr	r1, [r7, #8]
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f000 faf4 	bl	8006328 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	699a      	ldr	r2, [r3, #24]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f042 0208 	orr.w	r2, r2, #8
 8005d4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	699a      	ldr	r2, [r3, #24]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f022 0204 	bic.w	r2, r2, #4
 8005d5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6999      	ldr	r1, [r3, #24]
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	691a      	ldr	r2, [r3, #16]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	619a      	str	r2, [r3, #24]
      break;
 8005d72:	e0a5      	b.n	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68b9      	ldr	r1, [r7, #8]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f000 fb6e 	bl	800645c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	699a      	ldr	r2, [r3, #24]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	699a      	ldr	r2, [r3, #24]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	6999      	ldr	r1, [r3, #24]
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	691b      	ldr	r3, [r3, #16]
 8005daa:	021a      	lsls	r2, r3, #8
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	430a      	orrs	r2, r1
 8005db2:	619a      	str	r2, [r3, #24]
      break;
 8005db4:	e084      	b.n	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	68b9      	ldr	r1, [r7, #8]
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f000 fbe1 	bl	8006584 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	69da      	ldr	r2, [r3, #28]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f042 0208 	orr.w	r2, r2, #8
 8005dd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	69da      	ldr	r2, [r3, #28]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 0204 	bic.w	r2, r2, #4
 8005de0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	69d9      	ldr	r1, [r3, #28]
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	691a      	ldr	r2, [r3, #16]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	430a      	orrs	r2, r1
 8005df2:	61da      	str	r2, [r3, #28]
      break;
 8005df4:	e064      	b.n	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68b9      	ldr	r1, [r7, #8]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f000 fc53 	bl	80066a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	69da      	ldr	r2, [r3, #28]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	69da      	ldr	r2, [r3, #28]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	69d9      	ldr	r1, [r3, #28]
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	021a      	lsls	r2, r3, #8
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	430a      	orrs	r2, r1
 8005e34:	61da      	str	r2, [r3, #28]
      break;
 8005e36:	e043      	b.n	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	68b9      	ldr	r1, [r7, #8]
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f000 fcc6 	bl	80067d0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f042 0208 	orr.w	r2, r2, #8
 8005e52:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f022 0204 	bic.w	r2, r2, #4
 8005e62:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	691a      	ldr	r2, [r3, #16]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	430a      	orrs	r2, r1
 8005e74:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8005e76:	e023      	b.n	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68b9      	ldr	r1, [r7, #8]
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f000 fd10 	bl	80068a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e92:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ea2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	021a      	lsls	r2, r3, #8
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	430a      	orrs	r2, r1
 8005eb6:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8005eb8:	e002      	b.n	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	75fb      	strb	r3, [r7, #23]
      break;
 8005ebe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ec8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3718      	adds	r7, #24
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop

08005ed4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b084      	sub	sp, #16
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d101      	bne.n	8005ef0 <HAL_TIM_ConfigClockSource+0x1c>
 8005eec:	2302      	movs	r3, #2
 8005eee:	e0f6      	b.n	80060de <HAL_TIM_ConfigClockSource+0x20a>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8005f0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005f12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a6f      	ldr	r2, [pc, #444]	; (80060e8 <HAL_TIM_ConfigClockSource+0x214>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	f000 80c1 	beq.w	80060b2 <HAL_TIM_ConfigClockSource+0x1de>
 8005f30:	4a6d      	ldr	r2, [pc, #436]	; (80060e8 <HAL_TIM_ConfigClockSource+0x214>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	f200 80c6 	bhi.w	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f38:	4a6c      	ldr	r2, [pc, #432]	; (80060ec <HAL_TIM_ConfigClockSource+0x218>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	f000 80b9 	beq.w	80060b2 <HAL_TIM_ConfigClockSource+0x1de>
 8005f40:	4a6a      	ldr	r2, [pc, #424]	; (80060ec <HAL_TIM_ConfigClockSource+0x218>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	f200 80be 	bhi.w	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f48:	4a69      	ldr	r2, [pc, #420]	; (80060f0 <HAL_TIM_ConfigClockSource+0x21c>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	f000 80b1 	beq.w	80060b2 <HAL_TIM_ConfigClockSource+0x1de>
 8005f50:	4a67      	ldr	r2, [pc, #412]	; (80060f0 <HAL_TIM_ConfigClockSource+0x21c>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	f200 80b6 	bhi.w	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f58:	4a66      	ldr	r2, [pc, #408]	; (80060f4 <HAL_TIM_ConfigClockSource+0x220>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	f000 80a9 	beq.w	80060b2 <HAL_TIM_ConfigClockSource+0x1de>
 8005f60:	4a64      	ldr	r2, [pc, #400]	; (80060f4 <HAL_TIM_ConfigClockSource+0x220>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	f200 80ae 	bhi.w	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f68:	4a63      	ldr	r2, [pc, #396]	; (80060f8 <HAL_TIM_ConfigClockSource+0x224>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	f000 80a1 	beq.w	80060b2 <HAL_TIM_ConfigClockSource+0x1de>
 8005f70:	4a61      	ldr	r2, [pc, #388]	; (80060f8 <HAL_TIM_ConfigClockSource+0x224>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	f200 80a6 	bhi.w	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f78:	4a60      	ldr	r2, [pc, #384]	; (80060fc <HAL_TIM_ConfigClockSource+0x228>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	f000 8099 	beq.w	80060b2 <HAL_TIM_ConfigClockSource+0x1de>
 8005f80:	4a5e      	ldr	r2, [pc, #376]	; (80060fc <HAL_TIM_ConfigClockSource+0x228>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	f200 809e 	bhi.w	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f88:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005f8c:	f000 8091 	beq.w	80060b2 <HAL_TIM_ConfigClockSource+0x1de>
 8005f90:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005f94:	f200 8096 	bhi.w	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f9c:	f000 8089 	beq.w	80060b2 <HAL_TIM_ConfigClockSource+0x1de>
 8005fa0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005fa4:	f200 808e 	bhi.w	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fa8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fac:	d03e      	beq.n	800602c <HAL_TIM_ConfigClockSource+0x158>
 8005fae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fb2:	f200 8087 	bhi.w	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fba:	f000 8086 	beq.w	80060ca <HAL_TIM_ConfigClockSource+0x1f6>
 8005fbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fc2:	d87f      	bhi.n	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fc4:	2b70      	cmp	r3, #112	; 0x70
 8005fc6:	d01a      	beq.n	8005ffe <HAL_TIM_ConfigClockSource+0x12a>
 8005fc8:	2b70      	cmp	r3, #112	; 0x70
 8005fca:	d87b      	bhi.n	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fcc:	2b60      	cmp	r3, #96	; 0x60
 8005fce:	d050      	beq.n	8006072 <HAL_TIM_ConfigClockSource+0x19e>
 8005fd0:	2b60      	cmp	r3, #96	; 0x60
 8005fd2:	d877      	bhi.n	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fd4:	2b50      	cmp	r3, #80	; 0x50
 8005fd6:	d03c      	beq.n	8006052 <HAL_TIM_ConfigClockSource+0x17e>
 8005fd8:	2b50      	cmp	r3, #80	; 0x50
 8005fda:	d873      	bhi.n	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fdc:	2b40      	cmp	r3, #64	; 0x40
 8005fde:	d058      	beq.n	8006092 <HAL_TIM_ConfigClockSource+0x1be>
 8005fe0:	2b40      	cmp	r3, #64	; 0x40
 8005fe2:	d86f      	bhi.n	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fe4:	2b30      	cmp	r3, #48	; 0x30
 8005fe6:	d064      	beq.n	80060b2 <HAL_TIM_ConfigClockSource+0x1de>
 8005fe8:	2b30      	cmp	r3, #48	; 0x30
 8005fea:	d86b      	bhi.n	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fec:	2b20      	cmp	r3, #32
 8005fee:	d060      	beq.n	80060b2 <HAL_TIM_ConfigClockSource+0x1de>
 8005ff0:	2b20      	cmp	r3, #32
 8005ff2:	d867      	bhi.n	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d05c      	beq.n	80060b2 <HAL_TIM_ConfigClockSource+0x1de>
 8005ff8:	2b10      	cmp	r3, #16
 8005ffa:	d05a      	beq.n	80060b2 <HAL_TIM_ConfigClockSource+0x1de>
 8005ffc:	e062      	b.n	80060c4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6818      	ldr	r0, [r3, #0]
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	6899      	ldr	r1, [r3, #8]
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	f000 fe5b 	bl	8006cc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006020:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68ba      	ldr	r2, [r7, #8]
 8006028:	609a      	str	r2, [r3, #8]
      break;
 800602a:	e04f      	b.n	80060cc <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6818      	ldr	r0, [r3, #0]
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	6899      	ldr	r1, [r3, #8]
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	685a      	ldr	r2, [r3, #4]
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	f000 fe44 	bl	8006cc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689a      	ldr	r2, [r3, #8]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800604e:	609a      	str	r2, [r3, #8]
      break;
 8006050:	e03c      	b.n	80060cc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6818      	ldr	r0, [r3, #0]
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	6859      	ldr	r1, [r3, #4]
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	461a      	mov	r2, r3
 8006060:	f000 fd00 	bl	8006a64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2150      	movs	r1, #80	; 0x50
 800606a:	4618      	mov	r0, r3
 800606c:	f000 fe0f 	bl	8006c8e <TIM_ITRx_SetConfig>
      break;
 8006070:	e02c      	b.n	80060cc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6818      	ldr	r0, [r3, #0]
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	6859      	ldr	r1, [r3, #4]
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	461a      	mov	r2, r3
 8006080:	f000 fd5c 	bl	8006b3c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2160      	movs	r1, #96	; 0x60
 800608a:	4618      	mov	r0, r3
 800608c:	f000 fdff 	bl	8006c8e <TIM_ITRx_SetConfig>
      break;
 8006090:	e01c      	b.n	80060cc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6818      	ldr	r0, [r3, #0]
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	6859      	ldr	r1, [r3, #4]
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	461a      	mov	r2, r3
 80060a0:	f000 fce0 	bl	8006a64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2140      	movs	r1, #64	; 0x40
 80060aa:	4618      	mov	r0, r3
 80060ac:	f000 fdef 	bl	8006c8e <TIM_ITRx_SetConfig>
      break;
 80060b0:	e00c      	b.n	80060cc <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4619      	mov	r1, r3
 80060bc:	4610      	mov	r0, r2
 80060be:	f000 fde6 	bl	8006c8e <TIM_ITRx_SetConfig>
      break;
 80060c2:	e003      	b.n	80060cc <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	73fb      	strb	r3, [r7, #15]
      break;
 80060c8:	e000      	b.n	80060cc <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80060ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2201      	movs	r2, #1
 80060d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80060dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3710      	adds	r7, #16
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	00100070 	.word	0x00100070
 80060ec:	00100060 	.word	0x00100060
 80060f0:	00100050 	.word	0x00100050
 80060f4:	00100040 	.word	0x00100040
 80060f8:	00100030 	.word	0x00100030
 80060fc:	00100020 	.word	0x00100020

08006100 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800610a:	2300      	movs	r3, #0
 800610c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	2b0c      	cmp	r3, #12
 8006112:	d831      	bhi.n	8006178 <HAL_TIM_ReadCapturedValue+0x78>
 8006114:	a201      	add	r2, pc, #4	; (adr r2, 800611c <HAL_TIM_ReadCapturedValue+0x1c>)
 8006116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800611a:	bf00      	nop
 800611c:	08006151 	.word	0x08006151
 8006120:	08006179 	.word	0x08006179
 8006124:	08006179 	.word	0x08006179
 8006128:	08006179 	.word	0x08006179
 800612c:	0800615b 	.word	0x0800615b
 8006130:	08006179 	.word	0x08006179
 8006134:	08006179 	.word	0x08006179
 8006138:	08006179 	.word	0x08006179
 800613c:	08006165 	.word	0x08006165
 8006140:	08006179 	.word	0x08006179
 8006144:	08006179 	.word	0x08006179
 8006148:	08006179 	.word	0x08006179
 800614c:	0800616f 	.word	0x0800616f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006156:	60fb      	str	r3, [r7, #12]

      break;
 8006158:	e00f      	b.n	800617a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006160:	60fb      	str	r3, [r7, #12]

      break;
 8006162:	e00a      	b.n	800617a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616a:	60fb      	str	r3, [r7, #12]

      break;
 800616c:	e005      	b.n	800617a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006174:	60fb      	str	r3, [r7, #12]

      break;
 8006176:	e000      	b.n	800617a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006178:	bf00      	nop
  }

  return tmpreg;
 800617a:	68fb      	ldr	r3, [r7, #12]
}
 800617c:	4618      	mov	r0, r3
 800617e:	3714      	adds	r7, #20
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr

08006188 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006190:	bf00      	nop
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr

0800619c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061b8:	bf00      	nop
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061cc:	bf00      	nop
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80061d8:	b480      	push	{r7}
 80061da:	b085      	sub	sp, #20
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a46      	ldr	r2, [pc, #280]	; (8006304 <TIM_Base_SetConfig+0x12c>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d017      	beq.n	8006220 <TIM_Base_SetConfig+0x48>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061f6:	d013      	beq.n	8006220 <TIM_Base_SetConfig+0x48>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a43      	ldr	r2, [pc, #268]	; (8006308 <TIM_Base_SetConfig+0x130>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d00f      	beq.n	8006220 <TIM_Base_SetConfig+0x48>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4a42      	ldr	r2, [pc, #264]	; (800630c <TIM_Base_SetConfig+0x134>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d00b      	beq.n	8006220 <TIM_Base_SetConfig+0x48>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a41      	ldr	r2, [pc, #260]	; (8006310 <TIM_Base_SetConfig+0x138>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d007      	beq.n	8006220 <TIM_Base_SetConfig+0x48>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a40      	ldr	r2, [pc, #256]	; (8006314 <TIM_Base_SetConfig+0x13c>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d003      	beq.n	8006220 <TIM_Base_SetConfig+0x48>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a3f      	ldr	r2, [pc, #252]	; (8006318 <TIM_Base_SetConfig+0x140>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d108      	bne.n	8006232 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006226:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	4313      	orrs	r3, r2
 8006230:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a33      	ldr	r2, [pc, #204]	; (8006304 <TIM_Base_SetConfig+0x12c>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d023      	beq.n	8006282 <TIM_Base_SetConfig+0xaa>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006240:	d01f      	beq.n	8006282 <TIM_Base_SetConfig+0xaa>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a30      	ldr	r2, [pc, #192]	; (8006308 <TIM_Base_SetConfig+0x130>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d01b      	beq.n	8006282 <TIM_Base_SetConfig+0xaa>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a2f      	ldr	r2, [pc, #188]	; (800630c <TIM_Base_SetConfig+0x134>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d017      	beq.n	8006282 <TIM_Base_SetConfig+0xaa>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a2e      	ldr	r2, [pc, #184]	; (8006310 <TIM_Base_SetConfig+0x138>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d013      	beq.n	8006282 <TIM_Base_SetConfig+0xaa>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a2d      	ldr	r2, [pc, #180]	; (8006314 <TIM_Base_SetConfig+0x13c>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d00f      	beq.n	8006282 <TIM_Base_SetConfig+0xaa>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a2d      	ldr	r2, [pc, #180]	; (800631c <TIM_Base_SetConfig+0x144>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d00b      	beq.n	8006282 <TIM_Base_SetConfig+0xaa>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a2c      	ldr	r2, [pc, #176]	; (8006320 <TIM_Base_SetConfig+0x148>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d007      	beq.n	8006282 <TIM_Base_SetConfig+0xaa>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a2b      	ldr	r2, [pc, #172]	; (8006324 <TIM_Base_SetConfig+0x14c>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d003      	beq.n	8006282 <TIM_Base_SetConfig+0xaa>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a26      	ldr	r2, [pc, #152]	; (8006318 <TIM_Base_SetConfig+0x140>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d108      	bne.n	8006294 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006288:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	68db      	ldr	r3, [r3, #12]
 800628e:	68fa      	ldr	r2, [r7, #12]
 8006290:	4313      	orrs	r3, r2
 8006292:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	4313      	orrs	r3, r2
 80062a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	689a      	ldr	r2, [r3, #8]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a12      	ldr	r2, [pc, #72]	; (8006304 <TIM_Base_SetConfig+0x12c>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d013      	beq.n	80062e8 <TIM_Base_SetConfig+0x110>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a14      	ldr	r2, [pc, #80]	; (8006314 <TIM_Base_SetConfig+0x13c>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d00f      	beq.n	80062e8 <TIM_Base_SetConfig+0x110>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4a14      	ldr	r2, [pc, #80]	; (800631c <TIM_Base_SetConfig+0x144>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d00b      	beq.n	80062e8 <TIM_Base_SetConfig+0x110>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	4a13      	ldr	r2, [pc, #76]	; (8006320 <TIM_Base_SetConfig+0x148>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d007      	beq.n	80062e8 <TIM_Base_SetConfig+0x110>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	4a12      	ldr	r2, [pc, #72]	; (8006324 <TIM_Base_SetConfig+0x14c>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d003      	beq.n	80062e8 <TIM_Base_SetConfig+0x110>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4a0d      	ldr	r2, [pc, #52]	; (8006318 <TIM_Base_SetConfig+0x140>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d103      	bne.n	80062f0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	691a      	ldr	r2, [r3, #16]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	615a      	str	r2, [r3, #20]
}
 80062f6:	bf00      	nop
 80062f8:	3714      	adds	r7, #20
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	40012c00 	.word	0x40012c00
 8006308:	40000400 	.word	0x40000400
 800630c:	40000800 	.word	0x40000800
 8006310:	40000c00 	.word	0x40000c00
 8006314:	40013400 	.word	0x40013400
 8006318:	40015000 	.word	0x40015000
 800631c:	40014000 	.word	0x40014000
 8006320:	40014400 	.word	0x40014400
 8006324:	40014800 	.word	0x40014800

08006328 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006328:	b480      	push	{r7}
 800632a:	b087      	sub	sp, #28
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	f023 0201 	bic.w	r2, r3, #1
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a1b      	ldr	r3, [r3, #32]
 8006342:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	699b      	ldr	r3, [r3, #24]
 800634e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006356:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800635a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f023 0303 	bic.w	r3, r3, #3
 8006362:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	4313      	orrs	r3, r2
 800636c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	f023 0302 	bic.w	r3, r3, #2
 8006374:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	4313      	orrs	r3, r2
 800637e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a30      	ldr	r2, [pc, #192]	; (8006444 <TIM_OC1_SetConfig+0x11c>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d013      	beq.n	80063b0 <TIM_OC1_SetConfig+0x88>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a2f      	ldr	r2, [pc, #188]	; (8006448 <TIM_OC1_SetConfig+0x120>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d00f      	beq.n	80063b0 <TIM_OC1_SetConfig+0x88>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4a2e      	ldr	r2, [pc, #184]	; (800644c <TIM_OC1_SetConfig+0x124>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d00b      	beq.n	80063b0 <TIM_OC1_SetConfig+0x88>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a2d      	ldr	r2, [pc, #180]	; (8006450 <TIM_OC1_SetConfig+0x128>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d007      	beq.n	80063b0 <TIM_OC1_SetConfig+0x88>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a2c      	ldr	r2, [pc, #176]	; (8006454 <TIM_OC1_SetConfig+0x12c>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d003      	beq.n	80063b0 <TIM_OC1_SetConfig+0x88>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a2b      	ldr	r2, [pc, #172]	; (8006458 <TIM_OC1_SetConfig+0x130>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d10c      	bne.n	80063ca <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	f023 0308 	bic.w	r3, r3, #8
 80063b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	4313      	orrs	r3, r2
 80063c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	f023 0304 	bic.w	r3, r3, #4
 80063c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a1d      	ldr	r2, [pc, #116]	; (8006444 <TIM_OC1_SetConfig+0x11c>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d013      	beq.n	80063fa <TIM_OC1_SetConfig+0xd2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a1c      	ldr	r2, [pc, #112]	; (8006448 <TIM_OC1_SetConfig+0x120>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d00f      	beq.n	80063fa <TIM_OC1_SetConfig+0xd2>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a1b      	ldr	r2, [pc, #108]	; (800644c <TIM_OC1_SetConfig+0x124>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d00b      	beq.n	80063fa <TIM_OC1_SetConfig+0xd2>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a1a      	ldr	r2, [pc, #104]	; (8006450 <TIM_OC1_SetConfig+0x128>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d007      	beq.n	80063fa <TIM_OC1_SetConfig+0xd2>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a19      	ldr	r2, [pc, #100]	; (8006454 <TIM_OC1_SetConfig+0x12c>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d003      	beq.n	80063fa <TIM_OC1_SetConfig+0xd2>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a18      	ldr	r2, [pc, #96]	; (8006458 <TIM_OC1_SetConfig+0x130>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d111      	bne.n	800641e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006400:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006408:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	693a      	ldr	r2, [r7, #16]
 8006410:	4313      	orrs	r3, r2
 8006412:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	699b      	ldr	r3, [r3, #24]
 8006418:	693a      	ldr	r2, [r7, #16]
 800641a:	4313      	orrs	r3, r2
 800641c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	693a      	ldr	r2, [r7, #16]
 8006422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	68fa      	ldr	r2, [r7, #12]
 8006428:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	685a      	ldr	r2, [r3, #4]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	697a      	ldr	r2, [r7, #20]
 8006436:	621a      	str	r2, [r3, #32]
}
 8006438:	bf00      	nop
 800643a:	371c      	adds	r7, #28
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr
 8006444:	40012c00 	.word	0x40012c00
 8006448:	40013400 	.word	0x40013400
 800644c:	40014000 	.word	0x40014000
 8006450:	40014400 	.word	0x40014400
 8006454:	40014800 	.word	0x40014800
 8006458:	40015000 	.word	0x40015000

0800645c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800645c:	b480      	push	{r7}
 800645e:	b087      	sub	sp, #28
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6a1b      	ldr	r3, [r3, #32]
 800646a:	f023 0210 	bic.w	r2, r3, #16
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	699b      	ldr	r3, [r3, #24]
 8006482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800648a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800648e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006496:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	021b      	lsls	r3, r3, #8
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	f023 0320 	bic.w	r3, r3, #32
 80064aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	011b      	lsls	r3, r3, #4
 80064b2:	697a      	ldr	r2, [r7, #20]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a2c      	ldr	r2, [pc, #176]	; (800656c <TIM_OC2_SetConfig+0x110>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d007      	beq.n	80064d0 <TIM_OC2_SetConfig+0x74>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a2b      	ldr	r2, [pc, #172]	; (8006570 <TIM_OC2_SetConfig+0x114>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d003      	beq.n	80064d0 <TIM_OC2_SetConfig+0x74>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a2a      	ldr	r2, [pc, #168]	; (8006574 <TIM_OC2_SetConfig+0x118>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d10d      	bne.n	80064ec <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	011b      	lsls	r3, r3, #4
 80064de:	697a      	ldr	r2, [r7, #20]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a1f      	ldr	r2, [pc, #124]	; (800656c <TIM_OC2_SetConfig+0x110>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d013      	beq.n	800651c <TIM_OC2_SetConfig+0xc0>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a1e      	ldr	r2, [pc, #120]	; (8006570 <TIM_OC2_SetConfig+0x114>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d00f      	beq.n	800651c <TIM_OC2_SetConfig+0xc0>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a1e      	ldr	r2, [pc, #120]	; (8006578 <TIM_OC2_SetConfig+0x11c>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d00b      	beq.n	800651c <TIM_OC2_SetConfig+0xc0>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a1d      	ldr	r2, [pc, #116]	; (800657c <TIM_OC2_SetConfig+0x120>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d007      	beq.n	800651c <TIM_OC2_SetConfig+0xc0>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a1c      	ldr	r2, [pc, #112]	; (8006580 <TIM_OC2_SetConfig+0x124>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d003      	beq.n	800651c <TIM_OC2_SetConfig+0xc0>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a17      	ldr	r2, [pc, #92]	; (8006574 <TIM_OC2_SetConfig+0x118>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d113      	bne.n	8006544 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006522:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800652a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	695b      	ldr	r3, [r3, #20]
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	4313      	orrs	r3, r2
 8006536:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	699b      	ldr	r3, [r3, #24]
 800653c:	009b      	lsls	r3, r3, #2
 800653e:	693a      	ldr	r2, [r7, #16]
 8006540:	4313      	orrs	r3, r2
 8006542:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	685a      	ldr	r2, [r3, #4]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	697a      	ldr	r2, [r7, #20]
 800655c:	621a      	str	r2, [r3, #32]
}
 800655e:	bf00      	nop
 8006560:	371c      	adds	r7, #28
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	40012c00 	.word	0x40012c00
 8006570:	40013400 	.word	0x40013400
 8006574:	40015000 	.word	0x40015000
 8006578:	40014000 	.word	0x40014000
 800657c:	40014400 	.word	0x40014400
 8006580:	40014800 	.word	0x40014800

08006584 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006584:	b480      	push	{r7}
 8006586:	b087      	sub	sp, #28
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a1b      	ldr	r3, [r3, #32]
 8006592:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a1b      	ldr	r3, [r3, #32]
 800659e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	69db      	ldr	r3, [r3, #28]
 80065aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f023 0303 	bic.w	r3, r3, #3
 80065be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	4313      	orrs	r3, r2
 80065c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80065d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	021b      	lsls	r3, r3, #8
 80065d8:	697a      	ldr	r2, [r7, #20]
 80065da:	4313      	orrs	r3, r2
 80065dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a2b      	ldr	r2, [pc, #172]	; (8006690 <TIM_OC3_SetConfig+0x10c>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d007      	beq.n	80065f6 <TIM_OC3_SetConfig+0x72>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a2a      	ldr	r2, [pc, #168]	; (8006694 <TIM_OC3_SetConfig+0x110>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d003      	beq.n	80065f6 <TIM_OC3_SetConfig+0x72>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a29      	ldr	r2, [pc, #164]	; (8006698 <TIM_OC3_SetConfig+0x114>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d10d      	bne.n	8006612 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80065fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	68db      	ldr	r3, [r3, #12]
 8006602:	021b      	lsls	r3, r3, #8
 8006604:	697a      	ldr	r2, [r7, #20]
 8006606:	4313      	orrs	r3, r2
 8006608:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006610:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a1e      	ldr	r2, [pc, #120]	; (8006690 <TIM_OC3_SetConfig+0x10c>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d013      	beq.n	8006642 <TIM_OC3_SetConfig+0xbe>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a1d      	ldr	r2, [pc, #116]	; (8006694 <TIM_OC3_SetConfig+0x110>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d00f      	beq.n	8006642 <TIM_OC3_SetConfig+0xbe>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a1d      	ldr	r2, [pc, #116]	; (800669c <TIM_OC3_SetConfig+0x118>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d00b      	beq.n	8006642 <TIM_OC3_SetConfig+0xbe>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a1c      	ldr	r2, [pc, #112]	; (80066a0 <TIM_OC3_SetConfig+0x11c>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d007      	beq.n	8006642 <TIM_OC3_SetConfig+0xbe>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a1b      	ldr	r2, [pc, #108]	; (80066a4 <TIM_OC3_SetConfig+0x120>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d003      	beq.n	8006642 <TIM_OC3_SetConfig+0xbe>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a16      	ldr	r2, [pc, #88]	; (8006698 <TIM_OC3_SetConfig+0x114>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d113      	bne.n	800666a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006648:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006650:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	695b      	ldr	r3, [r3, #20]
 8006656:	011b      	lsls	r3, r3, #4
 8006658:	693a      	ldr	r2, [r7, #16]
 800665a:	4313      	orrs	r3, r2
 800665c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	011b      	lsls	r3, r3, #4
 8006664:	693a      	ldr	r2, [r7, #16]
 8006666:	4313      	orrs	r3, r2
 8006668:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	68fa      	ldr	r2, [r7, #12]
 8006674:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	685a      	ldr	r2, [r3, #4]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	697a      	ldr	r2, [r7, #20]
 8006682:	621a      	str	r2, [r3, #32]
}
 8006684:	bf00      	nop
 8006686:	371c      	adds	r7, #28
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr
 8006690:	40012c00 	.word	0x40012c00
 8006694:	40013400 	.word	0x40013400
 8006698:	40015000 	.word	0x40015000
 800669c:	40014000 	.word	0x40014000
 80066a0:	40014400 	.word	0x40014400
 80066a4:	40014800 	.word	0x40014800

080066a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b087      	sub	sp, #28
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6a1b      	ldr	r3, [r3, #32]
 80066b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a1b      	ldr	r3, [r3, #32]
 80066c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	69db      	ldr	r3, [r3, #28]
 80066ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80066d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	021b      	lsls	r3, r3, #8
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	031b      	lsls	r3, r3, #12
 80066fe:	697a      	ldr	r2, [r7, #20]
 8006700:	4313      	orrs	r3, r2
 8006702:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a2c      	ldr	r2, [pc, #176]	; (80067b8 <TIM_OC4_SetConfig+0x110>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d007      	beq.n	800671c <TIM_OC4_SetConfig+0x74>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4a2b      	ldr	r2, [pc, #172]	; (80067bc <TIM_OC4_SetConfig+0x114>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d003      	beq.n	800671c <TIM_OC4_SetConfig+0x74>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a2a      	ldr	r2, [pc, #168]	; (80067c0 <TIM_OC4_SetConfig+0x118>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d10d      	bne.n	8006738 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006722:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	031b      	lsls	r3, r3, #12
 800672a:	697a      	ldr	r2, [r7, #20]
 800672c:	4313      	orrs	r3, r2
 800672e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006736:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a1f      	ldr	r2, [pc, #124]	; (80067b8 <TIM_OC4_SetConfig+0x110>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d013      	beq.n	8006768 <TIM_OC4_SetConfig+0xc0>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a1e      	ldr	r2, [pc, #120]	; (80067bc <TIM_OC4_SetConfig+0x114>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d00f      	beq.n	8006768 <TIM_OC4_SetConfig+0xc0>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a1e      	ldr	r2, [pc, #120]	; (80067c4 <TIM_OC4_SetConfig+0x11c>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d00b      	beq.n	8006768 <TIM_OC4_SetConfig+0xc0>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a1d      	ldr	r2, [pc, #116]	; (80067c8 <TIM_OC4_SetConfig+0x120>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d007      	beq.n	8006768 <TIM_OC4_SetConfig+0xc0>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a1c      	ldr	r2, [pc, #112]	; (80067cc <TIM_OC4_SetConfig+0x124>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d003      	beq.n	8006768 <TIM_OC4_SetConfig+0xc0>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a17      	ldr	r2, [pc, #92]	; (80067c0 <TIM_OC4_SetConfig+0x118>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d113      	bne.n	8006790 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800676e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006776:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	695b      	ldr	r3, [r3, #20]
 800677c:	019b      	lsls	r3, r3, #6
 800677e:	693a      	ldr	r2, [r7, #16]
 8006780:	4313      	orrs	r3, r2
 8006782:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	699b      	ldr	r3, [r3, #24]
 8006788:	019b      	lsls	r3, r3, #6
 800678a:	693a      	ldr	r2, [r7, #16]
 800678c:	4313      	orrs	r3, r2
 800678e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	693a      	ldr	r2, [r7, #16]
 8006794:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	68fa      	ldr	r2, [r7, #12]
 800679a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	685a      	ldr	r2, [r3, #4]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	621a      	str	r2, [r3, #32]
}
 80067aa:	bf00      	nop
 80067ac:	371c      	adds	r7, #28
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr
 80067b6:	bf00      	nop
 80067b8:	40012c00 	.word	0x40012c00
 80067bc:	40013400 	.word	0x40013400
 80067c0:	40015000 	.word	0x40015000
 80067c4:	40014000 	.word	0x40014000
 80067c8:	40014400 	.word	0x40014400
 80067cc:	40014800 	.word	0x40014800

080067d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b087      	sub	sp, #28
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a1b      	ldr	r3, [r3, #32]
 80067de:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006802:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	4313      	orrs	r3, r2
 800680c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006814:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	041b      	lsls	r3, r3, #16
 800681c:	693a      	ldr	r2, [r7, #16]
 800681e:	4313      	orrs	r3, r2
 8006820:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a19      	ldr	r2, [pc, #100]	; (800688c <TIM_OC5_SetConfig+0xbc>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d013      	beq.n	8006852 <TIM_OC5_SetConfig+0x82>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a18      	ldr	r2, [pc, #96]	; (8006890 <TIM_OC5_SetConfig+0xc0>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d00f      	beq.n	8006852 <TIM_OC5_SetConfig+0x82>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a17      	ldr	r2, [pc, #92]	; (8006894 <TIM_OC5_SetConfig+0xc4>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d00b      	beq.n	8006852 <TIM_OC5_SetConfig+0x82>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a16      	ldr	r2, [pc, #88]	; (8006898 <TIM_OC5_SetConfig+0xc8>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d007      	beq.n	8006852 <TIM_OC5_SetConfig+0x82>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a15      	ldr	r2, [pc, #84]	; (800689c <TIM_OC5_SetConfig+0xcc>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d003      	beq.n	8006852 <TIM_OC5_SetConfig+0x82>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a14      	ldr	r2, [pc, #80]	; (80068a0 <TIM_OC5_SetConfig+0xd0>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d109      	bne.n	8006866 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006858:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	695b      	ldr	r3, [r3, #20]
 800685e:	021b      	lsls	r3, r3, #8
 8006860:	697a      	ldr	r2, [r7, #20]
 8006862:	4313      	orrs	r3, r2
 8006864:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	697a      	ldr	r2, [r7, #20]
 800686a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	685a      	ldr	r2, [r3, #4]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	693a      	ldr	r2, [r7, #16]
 800687e:	621a      	str	r2, [r3, #32]
}
 8006880:	bf00      	nop
 8006882:	371c      	adds	r7, #28
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr
 800688c:	40012c00 	.word	0x40012c00
 8006890:	40013400 	.word	0x40013400
 8006894:	40014000 	.word	0x40014000
 8006898:	40014400 	.word	0x40014400
 800689c:	40014800 	.word	0x40014800
 80068a0:	40015000 	.word	0x40015000

080068a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b087      	sub	sp, #28
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a1b      	ldr	r3, [r3, #32]
 80068b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a1b      	ldr	r3, [r3, #32]
 80068be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	021b      	lsls	r3, r3, #8
 80068de:	68fa      	ldr	r2, [r7, #12]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80068ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	051b      	lsls	r3, r3, #20
 80068f2:	693a      	ldr	r2, [r7, #16]
 80068f4:	4313      	orrs	r3, r2
 80068f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a1a      	ldr	r2, [pc, #104]	; (8006964 <TIM_OC6_SetConfig+0xc0>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d013      	beq.n	8006928 <TIM_OC6_SetConfig+0x84>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a19      	ldr	r2, [pc, #100]	; (8006968 <TIM_OC6_SetConfig+0xc4>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d00f      	beq.n	8006928 <TIM_OC6_SetConfig+0x84>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a18      	ldr	r2, [pc, #96]	; (800696c <TIM_OC6_SetConfig+0xc8>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d00b      	beq.n	8006928 <TIM_OC6_SetConfig+0x84>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a17      	ldr	r2, [pc, #92]	; (8006970 <TIM_OC6_SetConfig+0xcc>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d007      	beq.n	8006928 <TIM_OC6_SetConfig+0x84>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a16      	ldr	r2, [pc, #88]	; (8006974 <TIM_OC6_SetConfig+0xd0>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d003      	beq.n	8006928 <TIM_OC6_SetConfig+0x84>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a15      	ldr	r2, [pc, #84]	; (8006978 <TIM_OC6_SetConfig+0xd4>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d109      	bne.n	800693c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800692e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	695b      	ldr	r3, [r3, #20]
 8006934:	029b      	lsls	r3, r3, #10
 8006936:	697a      	ldr	r2, [r7, #20]
 8006938:	4313      	orrs	r3, r2
 800693a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	697a      	ldr	r2, [r7, #20]
 8006940:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	68fa      	ldr	r2, [r7, #12]
 8006946:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	685a      	ldr	r2, [r3, #4]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	693a      	ldr	r2, [r7, #16]
 8006954:	621a      	str	r2, [r3, #32]
}
 8006956:	bf00      	nop
 8006958:	371c      	adds	r7, #28
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	40012c00 	.word	0x40012c00
 8006968:	40013400 	.word	0x40013400
 800696c:	40014000 	.word	0x40014000
 8006970:	40014400 	.word	0x40014400
 8006974:	40014800 	.word	0x40014800
 8006978:	40015000 	.word	0x40015000

0800697c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800697c:	b480      	push	{r7}
 800697e:	b087      	sub	sp, #28
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	607a      	str	r2, [r7, #4]
 8006988:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6a1b      	ldr	r3, [r3, #32]
 800698e:	f023 0201 	bic.w	r2, r3, #1
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	699b      	ldr	r3, [r3, #24]
 800699a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6a1b      	ldr	r3, [r3, #32]
 80069a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	4a28      	ldr	r2, [pc, #160]	; (8006a48 <TIM_TI1_SetConfig+0xcc>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d01b      	beq.n	80069e2 <TIM_TI1_SetConfig+0x66>
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069b0:	d017      	beq.n	80069e2 <TIM_TI1_SetConfig+0x66>
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	4a25      	ldr	r2, [pc, #148]	; (8006a4c <TIM_TI1_SetConfig+0xd0>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d013      	beq.n	80069e2 <TIM_TI1_SetConfig+0x66>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	4a24      	ldr	r2, [pc, #144]	; (8006a50 <TIM_TI1_SetConfig+0xd4>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d00f      	beq.n	80069e2 <TIM_TI1_SetConfig+0x66>
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	4a23      	ldr	r2, [pc, #140]	; (8006a54 <TIM_TI1_SetConfig+0xd8>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d00b      	beq.n	80069e2 <TIM_TI1_SetConfig+0x66>
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	4a22      	ldr	r2, [pc, #136]	; (8006a58 <TIM_TI1_SetConfig+0xdc>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d007      	beq.n	80069e2 <TIM_TI1_SetConfig+0x66>
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	4a21      	ldr	r2, [pc, #132]	; (8006a5c <TIM_TI1_SetConfig+0xe0>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d003      	beq.n	80069e2 <TIM_TI1_SetConfig+0x66>
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	4a20      	ldr	r2, [pc, #128]	; (8006a60 <TIM_TI1_SetConfig+0xe4>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d101      	bne.n	80069e6 <TIM_TI1_SetConfig+0x6a>
 80069e2:	2301      	movs	r3, #1
 80069e4:	e000      	b.n	80069e8 <TIM_TI1_SetConfig+0x6c>
 80069e6:	2300      	movs	r3, #0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d008      	beq.n	80069fe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	f023 0303 	bic.w	r3, r3, #3
 80069f2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	617b      	str	r3, [r7, #20]
 80069fc:	e003      	b.n	8006a06 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	f043 0301 	orr.w	r3, r3, #1
 8006a04:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	011b      	lsls	r3, r3, #4
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	697a      	ldr	r2, [r7, #20]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	f023 030a 	bic.w	r3, r3, #10
 8006a20:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	f003 030a 	and.w	r3, r3, #10
 8006a28:	693a      	ldr	r2, [r7, #16]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	697a      	ldr	r2, [r7, #20]
 8006a32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	693a      	ldr	r2, [r7, #16]
 8006a38:	621a      	str	r2, [r3, #32]
}
 8006a3a:	bf00      	nop
 8006a3c:	371c      	adds	r7, #28
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	40012c00 	.word	0x40012c00
 8006a4c:	40000400 	.word	0x40000400
 8006a50:	40000800 	.word	0x40000800
 8006a54:	40000c00 	.word	0x40000c00
 8006a58:	40013400 	.word	0x40013400
 8006a5c:	40014000 	.word	0x40014000
 8006a60:	40015000 	.word	0x40015000

08006a64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b087      	sub	sp, #28
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6a1b      	ldr	r3, [r3, #32]
 8006a74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6a1b      	ldr	r3, [r3, #32]
 8006a7a:	f023 0201 	bic.w	r2, r3, #1
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	699b      	ldr	r3, [r3, #24]
 8006a86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	011b      	lsls	r3, r3, #4
 8006a94:	693a      	ldr	r2, [r7, #16]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	f023 030a 	bic.w	r3, r3, #10
 8006aa0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	697a      	ldr	r2, [r7, #20]
 8006ab4:	621a      	str	r2, [r3, #32]
}
 8006ab6:	bf00      	nop
 8006ab8:	371c      	adds	r7, #28
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr

08006ac2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b087      	sub	sp, #28
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	60f8      	str	r0, [r7, #12]
 8006aca:	60b9      	str	r1, [r7, #8]
 8006acc:	607a      	str	r2, [r7, #4]
 8006ace:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6a1b      	ldr	r3, [r3, #32]
 8006ad4:	f023 0210 	bic.w	r2, r3, #16
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6a1b      	ldr	r3, [r3, #32]
 8006ae6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006aee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	021b      	lsls	r3, r3, #8
 8006af4:	697a      	ldr	r2, [r7, #20]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	031b      	lsls	r3, r3, #12
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	697a      	ldr	r2, [r7, #20]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b14:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	011b      	lsls	r3, r3, #4
 8006b1a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006b1e:	693a      	ldr	r2, [r7, #16]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	693a      	ldr	r2, [r7, #16]
 8006b2e:	621a      	str	r2, [r3, #32]
}
 8006b30:	bf00      	nop
 8006b32:	371c      	adds	r7, #28
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b087      	sub	sp, #28
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	60f8      	str	r0, [r7, #12]
 8006b44:	60b9      	str	r1, [r7, #8]
 8006b46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6a1b      	ldr	r3, [r3, #32]
 8006b4c:	f023 0210 	bic.w	r2, r3, #16
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	699b      	ldr	r3, [r3, #24]
 8006b58:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b66:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	031b      	lsls	r3, r3, #12
 8006b6c:	697a      	ldr	r2, [r7, #20]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	011b      	lsls	r3, r3, #4
 8006b7e:	693a      	ldr	r2, [r7, #16]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	697a      	ldr	r2, [r7, #20]
 8006b88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	693a      	ldr	r2, [r7, #16]
 8006b8e:	621a      	str	r2, [r3, #32]
}
 8006b90:	bf00      	nop
 8006b92:	371c      	adds	r7, #28
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b087      	sub	sp, #28
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	607a      	str	r2, [r7, #4]
 8006ba8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6a1b      	ldr	r3, [r3, #32]
 8006bae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	69db      	ldr	r3, [r3, #28]
 8006bba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6a1b      	ldr	r3, [r3, #32]
 8006bc0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	f023 0303 	bic.w	r3, r3, #3
 8006bc8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006bca:	697a      	ldr	r2, [r7, #20]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bd8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	011b      	lsls	r3, r3, #4
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	697a      	ldr	r2, [r7, #20]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006bec:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	021b      	lsls	r3, r3, #8
 8006bf2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006bf6:	693a      	ldr	r2, [r7, #16]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	697a      	ldr	r2, [r7, #20]
 8006c00:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	693a      	ldr	r2, [r7, #16]
 8006c06:	621a      	str	r2, [r3, #32]
}
 8006c08:	bf00      	nop
 8006c0a:	371c      	adds	r7, #28
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b087      	sub	sp, #28
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	607a      	str	r2, [r7, #4]
 8006c20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	69db      	ldr	r3, [r3, #28]
 8006c32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6a1b      	ldr	r3, [r3, #32]
 8006c38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c40:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	021b      	lsls	r3, r3, #8
 8006c46:	697a      	ldr	r2, [r7, #20]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c52:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	031b      	lsls	r3, r3, #12
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	697a      	ldr	r2, [r7, #20]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006c66:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	031b      	lsls	r3, r3, #12
 8006c6c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006c70:	693a      	ldr	r2, [r7, #16]
 8006c72:	4313      	orrs	r3, r2
 8006c74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	697a      	ldr	r2, [r7, #20]
 8006c7a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	693a      	ldr	r2, [r7, #16]
 8006c80:	621a      	str	r2, [r3, #32]
}
 8006c82:	bf00      	nop
 8006c84:	371c      	adds	r7, #28
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr

08006c8e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c8e:	b480      	push	{r7}
 8006c90:	b085      	sub	sp, #20
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
 8006c96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006ca4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ca8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006caa:	683a      	ldr	r2, [r7, #0]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	f043 0307 	orr.w	r3, r3, #7
 8006cb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	609a      	str	r2, [r3, #8]
}
 8006cbc:	bf00      	nop
 8006cbe:	3714      	adds	r7, #20
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b087      	sub	sp, #28
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	60f8      	str	r0, [r7, #12]
 8006cd0:	60b9      	str	r1, [r7, #8]
 8006cd2:	607a      	str	r2, [r7, #4]
 8006cd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ce2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	021a      	lsls	r2, r3, #8
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	431a      	orrs	r2, r3
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	697a      	ldr	r2, [r7, #20]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	697a      	ldr	r2, [r7, #20]
 8006cfa:	609a      	str	r2, [r3, #8]
}
 8006cfc:	bf00      	nop
 8006cfe:	371c      	adds	r7, #28
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b087      	sub	sp, #28
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	60b9      	str	r1, [r7, #8]
 8006d12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	f003 031f 	and.w	r3, r3, #31
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6a1a      	ldr	r2, [r3, #32]
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	43db      	mvns	r3, r3
 8006d2a:	401a      	ands	r2, r3
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6a1a      	ldr	r2, [r3, #32]
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	f003 031f 	and.w	r3, r3, #31
 8006d3a:	6879      	ldr	r1, [r7, #4]
 8006d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8006d40:	431a      	orrs	r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	621a      	str	r2, [r3, #32]
}
 8006d46:	bf00      	nop
 8006d48:	371c      	adds	r7, #28
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
	...

08006d54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b085      	sub	sp, #20
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d101      	bne.n	8006d6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d68:	2302      	movs	r3, #2
 8006d6a:	e074      	b.n	8006e56 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2202      	movs	r2, #2
 8006d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a34      	ldr	r2, [pc, #208]	; (8006e64 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d009      	beq.n	8006daa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a33      	ldr	r2, [pc, #204]	; (8006e68 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d004      	beq.n	8006daa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a31      	ldr	r2, [pc, #196]	; (8006e6c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d108      	bne.n	8006dbc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006db0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	68fa      	ldr	r2, [r7, #12]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006dc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	68fa      	ldr	r2, [r7, #12]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a21      	ldr	r2, [pc, #132]	; (8006e64 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d022      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dec:	d01d      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a1f      	ldr	r2, [pc, #124]	; (8006e70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d018      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a1d      	ldr	r2, [pc, #116]	; (8006e74 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d013      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a1c      	ldr	r2, [pc, #112]	; (8006e78 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d00e      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a15      	ldr	r2, [pc, #84]	; (8006e68 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d009      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a18      	ldr	r2, [pc, #96]	; (8006e7c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d004      	beq.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a11      	ldr	r2, [pc, #68]	; (8006e6c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d10c      	bne.n	8006e44 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	68ba      	ldr	r2, [r7, #8]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	68ba      	ldr	r2, [r7, #8]
 8006e42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3714      	adds	r7, #20
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop
 8006e64:	40012c00 	.word	0x40012c00
 8006e68:	40013400 	.word	0x40013400
 8006e6c:	40015000 	.word	0x40015000
 8006e70:	40000400 	.word	0x40000400
 8006e74:	40000800 	.word	0x40000800
 8006e78:	40000c00 	.word	0x40000c00
 8006e7c:	40014000 	.word	0x40014000

08006e80 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b085      	sub	sp, #20
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d101      	bne.n	8006e9c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006e98:	2302      	movs	r3, #2
 8006e9a:	e096      	b.n	8006fca <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	691b      	ldr	r3, [r3, #16]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	695b      	ldr	r3, [r3, #20]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f02:	4313      	orrs	r3, r2
 8006f04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	699b      	ldr	r3, [r3, #24]
 8006f10:	041b      	lsls	r3, r3, #16
 8006f12:	4313      	orrs	r3, r2
 8006f14:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a2f      	ldr	r2, [pc, #188]	; (8006fd8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d009      	beq.n	8006f34 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a2d      	ldr	r2, [pc, #180]	; (8006fdc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d004      	beq.n	8006f34 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a2c      	ldr	r2, [pc, #176]	; (8006fe0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d106      	bne.n	8006f42 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	69db      	ldr	r3, [r3, #28]
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a24      	ldr	r2, [pc, #144]	; (8006fd8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d009      	beq.n	8006f60 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a22      	ldr	r2, [pc, #136]	; (8006fdc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d004      	beq.n	8006f60 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a21      	ldr	r2, [pc, #132]	; (8006fe0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d12b      	bne.n	8006fb8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f6a:	051b      	lsls	r3, r3, #20
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	6a1b      	ldr	r3, [r3, #32]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a11      	ldr	r2, [pc, #68]	; (8006fd8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d009      	beq.n	8006faa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a10      	ldr	r2, [pc, #64]	; (8006fdc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d004      	beq.n	8006faa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a0e      	ldr	r2, [pc, #56]	; (8006fe0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d106      	bne.n	8006fb8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3714      	adds	r7, #20
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr
 8006fd6:	bf00      	nop
 8006fd8:	40012c00 	.word	0x40012c00
 8006fdc:	40013400 	.word	0x40013400
 8006fe0:	40015000 	.word	0x40015000

08006fe4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fec:	bf00      	nop
 8006fee:	370c      	adds	r7, #12
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007028:	bf00      	nop
 800702a:	370c      	adds	r7, #12
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800703c:	bf00      	nop
 800703e:	370c      	adds	r7, #12
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr

08007048 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007050:	bf00      	nop
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007064:	bf00      	nop
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr

08007070 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b082      	sub	sp, #8
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d101      	bne.n	8007082 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e042      	b.n	8007108 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007088:	2b00      	cmp	r3, #0
 800708a:	d106      	bne.n	800709a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2200      	movs	r2, #0
 8007090:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f7fc f8e9 	bl	800326c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2224      	movs	r2, #36	; 0x24
 800709e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f022 0201 	bic.w	r2, r2, #1
 80070b0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 f996 	bl	80073e4 <UART_SetConfig>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d101      	bne.n	80070c2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e022      	b.n	8007108 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d002      	beq.n	80070d0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 fc86 	bl	80079dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	685a      	ldr	r2, [r3, #4]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80070de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	689a      	ldr	r2, [r3, #8]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80070ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f042 0201 	orr.w	r2, r2, #1
 80070fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f000 fd0d 	bl	8007b20 <UART_CheckIdleState>
 8007106:	4603      	mov	r3, r0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3708      	adds	r7, #8
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}

08007110 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b08a      	sub	sp, #40	; 0x28
 8007114:	af02      	add	r7, sp, #8
 8007116:	60f8      	str	r0, [r7, #12]
 8007118:	60b9      	str	r1, [r7, #8]
 800711a:	603b      	str	r3, [r7, #0]
 800711c:	4613      	mov	r3, r2
 800711e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007126:	2b20      	cmp	r3, #32
 8007128:	f040 8083 	bne.w	8007232 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d002      	beq.n	8007138 <HAL_UART_Transmit+0x28>
 8007132:	88fb      	ldrh	r3, [r7, #6]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d101      	bne.n	800713c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007138:	2301      	movs	r3, #1
 800713a:	e07b      	b.n	8007234 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007142:	2b01      	cmp	r3, #1
 8007144:	d101      	bne.n	800714a <HAL_UART_Transmit+0x3a>
 8007146:	2302      	movs	r3, #2
 8007148:	e074      	b.n	8007234 <HAL_UART_Transmit+0x124>
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2201      	movs	r2, #1
 800714e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2200      	movs	r2, #0
 8007156:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	2221      	movs	r2, #33	; 0x21
 800715e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007162:	f7fc fcd9 	bl	8003b18 <HAL_GetTick>
 8007166:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	88fa      	ldrh	r2, [r7, #6]
 800716c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	88fa      	ldrh	r2, [r7, #6]
 8007174:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	689b      	ldr	r3, [r3, #8]
 800717c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007180:	d108      	bne.n	8007194 <HAL_UART_Transmit+0x84>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	691b      	ldr	r3, [r3, #16]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d104      	bne.n	8007194 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800718a:	2300      	movs	r3, #0
 800718c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	61bb      	str	r3, [r7, #24]
 8007192:	e003      	b.n	800719c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007198:	2300      	movs	r3, #0
 800719a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2200      	movs	r2, #0
 80071a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80071a4:	e02c      	b.n	8007200 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	2200      	movs	r2, #0
 80071ae:	2180      	movs	r1, #128	; 0x80
 80071b0:	68f8      	ldr	r0, [r7, #12]
 80071b2:	f000 fd00 	bl	8007bb6 <UART_WaitOnFlagUntilTimeout>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d001      	beq.n	80071c0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80071bc:	2303      	movs	r3, #3
 80071be:	e039      	b.n	8007234 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d10b      	bne.n	80071de <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	881b      	ldrh	r3, [r3, #0]
 80071ca:	461a      	mov	r2, r3
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071d4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80071d6:	69bb      	ldr	r3, [r7, #24]
 80071d8:	3302      	adds	r3, #2
 80071da:	61bb      	str	r3, [r7, #24]
 80071dc:	e007      	b.n	80071ee <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80071de:	69fb      	ldr	r3, [r7, #28]
 80071e0:	781a      	ldrb	r2, [r3, #0]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	3301      	adds	r3, #1
 80071ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	3b01      	subs	r3, #1
 80071f8:	b29a      	uxth	r2, r3
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007206:	b29b      	uxth	r3, r3
 8007208:	2b00      	cmp	r3, #0
 800720a:	d1cc      	bne.n	80071a6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	9300      	str	r3, [sp, #0]
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	2200      	movs	r2, #0
 8007214:	2140      	movs	r1, #64	; 0x40
 8007216:	68f8      	ldr	r0, [r7, #12]
 8007218:	f000 fccd 	bl	8007bb6 <UART_WaitOnFlagUntilTimeout>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d001      	beq.n	8007226 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e006      	b.n	8007234 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2220      	movs	r2, #32
 800722a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800722e:	2300      	movs	r3, #0
 8007230:	e000      	b.n	8007234 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8007232:	2302      	movs	r3, #2
  }
}
 8007234:	4618      	mov	r0, r3
 8007236:	3720      	adds	r7, #32
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}

0800723c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b08a      	sub	sp, #40	; 0x28
 8007240:	af02      	add	r7, sp, #8
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	60b9      	str	r1, [r7, #8]
 8007246:	603b      	str	r3, [r7, #0]
 8007248:	4613      	mov	r3, r2
 800724a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007252:	2b20      	cmp	r3, #32
 8007254:	f040 80c0 	bne.w	80073d8 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d002      	beq.n	8007264 <HAL_UART_Receive+0x28>
 800725e:	88fb      	ldrh	r3, [r7, #6]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d101      	bne.n	8007268 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8007264:	2301      	movs	r3, #1
 8007266:	e0b8      	b.n	80073da <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800726e:	2b01      	cmp	r3, #1
 8007270:	d101      	bne.n	8007276 <HAL_UART_Receive+0x3a>
 8007272:	2302      	movs	r3, #2
 8007274:	e0b1      	b.n	80073da <HAL_UART_Receive+0x19e>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2201      	movs	r2, #1
 800727a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2200      	movs	r2, #0
 8007282:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2222      	movs	r2, #34	; 0x22
 800728a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2200      	movs	r2, #0
 8007292:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007294:	f7fc fc40 	bl	8003b18 <HAL_GetTick>
 8007298:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	88fa      	ldrh	r2, [r7, #6]
 800729e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	88fa      	ldrh	r2, [r7, #6]
 80072a6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072b2:	d10e      	bne.n	80072d2 <HAL_UART_Receive+0x96>
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	691b      	ldr	r3, [r3, #16]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d105      	bne.n	80072c8 <HAL_UART_Receive+0x8c>
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f240 12ff 	movw	r2, #511	; 0x1ff
 80072c2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80072c6:	e02d      	b.n	8007324 <HAL_UART_Receive+0xe8>
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	22ff      	movs	r2, #255	; 0xff
 80072cc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80072d0:	e028      	b.n	8007324 <HAL_UART_Receive+0xe8>
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d10d      	bne.n	80072f6 <HAL_UART_Receive+0xba>
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	691b      	ldr	r3, [r3, #16]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d104      	bne.n	80072ec <HAL_UART_Receive+0xb0>
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	22ff      	movs	r2, #255	; 0xff
 80072e6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80072ea:	e01b      	b.n	8007324 <HAL_UART_Receive+0xe8>
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	227f      	movs	r2, #127	; 0x7f
 80072f0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80072f4:	e016      	b.n	8007324 <HAL_UART_Receive+0xe8>
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80072fe:	d10d      	bne.n	800731c <HAL_UART_Receive+0xe0>
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	691b      	ldr	r3, [r3, #16]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d104      	bne.n	8007312 <HAL_UART_Receive+0xd6>
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	227f      	movs	r2, #127	; 0x7f
 800730c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007310:	e008      	b.n	8007324 <HAL_UART_Receive+0xe8>
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	223f      	movs	r2, #63	; 0x3f
 8007316:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800731a:	e003      	b.n	8007324 <HAL_UART_Receive+0xe8>
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2200      	movs	r2, #0
 8007320:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800732a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007334:	d108      	bne.n	8007348 <HAL_UART_Receive+0x10c>
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d104      	bne.n	8007348 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 800733e:	2300      	movs	r3, #0
 8007340:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	61bb      	str	r3, [r7, #24]
 8007346:	e003      	b.n	8007350 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800734c:	2300      	movs	r3, #0
 800734e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2200      	movs	r2, #0
 8007354:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007358:	e032      	b.n	80073c0 <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	9300      	str	r3, [sp, #0]
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	2200      	movs	r2, #0
 8007362:	2120      	movs	r1, #32
 8007364:	68f8      	ldr	r0, [r7, #12]
 8007366:	f000 fc26 	bl	8007bb6 <UART_WaitOnFlagUntilTimeout>
 800736a:	4603      	mov	r3, r0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d001      	beq.n	8007374 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 8007370:	2303      	movs	r3, #3
 8007372:	e032      	b.n	80073da <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d10c      	bne.n	8007394 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007380:	b29a      	uxth	r2, r3
 8007382:	8a7b      	ldrh	r3, [r7, #18]
 8007384:	4013      	ands	r3, r2
 8007386:	b29a      	uxth	r2, r3
 8007388:	69bb      	ldr	r3, [r7, #24]
 800738a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800738c:	69bb      	ldr	r3, [r7, #24]
 800738e:	3302      	adds	r3, #2
 8007390:	61bb      	str	r3, [r7, #24]
 8007392:	e00c      	b.n	80073ae <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739a:	b2da      	uxtb	r2, r3
 800739c:	8a7b      	ldrh	r3, [r7, #18]
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	4013      	ands	r3, r2
 80073a2:	b2da      	uxtb	r2, r3
 80073a4:	69fb      	ldr	r3, [r7, #28]
 80073a6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	3301      	adds	r3, #1
 80073ac:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	3b01      	subs	r3, #1
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d1c6      	bne.n	800735a <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2220      	movs	r2, #32
 80073d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80073d4:	2300      	movs	r3, #0
 80073d6:	e000      	b.n	80073da <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 80073d8:	2302      	movs	r3, #2
  }
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3720      	adds	r7, #32
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
	...

080073e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80073e8:	b08c      	sub	sp, #48	; 0x30
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80073ee:	2300      	movs	r3, #0
 80073f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	689a      	ldr	r2, [r3, #8]
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	691b      	ldr	r3, [r3, #16]
 80073fc:	431a      	orrs	r2, r3
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	695b      	ldr	r3, [r3, #20]
 8007402:	431a      	orrs	r2, r3
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	69db      	ldr	r3, [r3, #28]
 8007408:	4313      	orrs	r3, r2
 800740a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	4baa      	ldr	r3, [pc, #680]	; (80076bc <UART_SetConfig+0x2d8>)
 8007414:	4013      	ands	r3, r2
 8007416:	697a      	ldr	r2, [r7, #20]
 8007418:	6812      	ldr	r2, [r2, #0]
 800741a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800741c:	430b      	orrs	r3, r1
 800741e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	68da      	ldr	r2, [r3, #12]
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	430a      	orrs	r2, r1
 8007434:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	699b      	ldr	r3, [r3, #24]
 800743a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a9f      	ldr	r2, [pc, #636]	; (80076c0 <UART_SetConfig+0x2dc>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d004      	beq.n	8007450 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	6a1b      	ldr	r3, [r3, #32]
 800744a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800744c:	4313      	orrs	r3, r2
 800744e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800745a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800745e:	697a      	ldr	r2, [r7, #20]
 8007460:	6812      	ldr	r2, [r2, #0]
 8007462:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007464:	430b      	orrs	r3, r1
 8007466:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800746e:	f023 010f 	bic.w	r1, r3, #15
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	430a      	orrs	r2, r1
 800747c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a90      	ldr	r2, [pc, #576]	; (80076c4 <UART_SetConfig+0x2e0>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d125      	bne.n	80074d4 <UART_SetConfig+0xf0>
 8007488:	4b8f      	ldr	r3, [pc, #572]	; (80076c8 <UART_SetConfig+0x2e4>)
 800748a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800748e:	f003 0303 	and.w	r3, r3, #3
 8007492:	2b03      	cmp	r3, #3
 8007494:	d81a      	bhi.n	80074cc <UART_SetConfig+0xe8>
 8007496:	a201      	add	r2, pc, #4	; (adr r2, 800749c <UART_SetConfig+0xb8>)
 8007498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800749c:	080074ad 	.word	0x080074ad
 80074a0:	080074bd 	.word	0x080074bd
 80074a4:	080074b5 	.word	0x080074b5
 80074a8:	080074c5 	.word	0x080074c5
 80074ac:	2301      	movs	r3, #1
 80074ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074b2:	e116      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80074b4:	2302      	movs	r3, #2
 80074b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074ba:	e112      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80074bc:	2304      	movs	r3, #4
 80074be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074c2:	e10e      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80074c4:	2308      	movs	r3, #8
 80074c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074ca:	e10a      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80074cc:	2310      	movs	r3, #16
 80074ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074d2:	e106      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a7c      	ldr	r2, [pc, #496]	; (80076cc <UART_SetConfig+0x2e8>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d138      	bne.n	8007550 <UART_SetConfig+0x16c>
 80074de:	4b7a      	ldr	r3, [pc, #488]	; (80076c8 <UART_SetConfig+0x2e4>)
 80074e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074e4:	f003 030c 	and.w	r3, r3, #12
 80074e8:	2b0c      	cmp	r3, #12
 80074ea:	d82d      	bhi.n	8007548 <UART_SetConfig+0x164>
 80074ec:	a201      	add	r2, pc, #4	; (adr r2, 80074f4 <UART_SetConfig+0x110>)
 80074ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f2:	bf00      	nop
 80074f4:	08007529 	.word	0x08007529
 80074f8:	08007549 	.word	0x08007549
 80074fc:	08007549 	.word	0x08007549
 8007500:	08007549 	.word	0x08007549
 8007504:	08007539 	.word	0x08007539
 8007508:	08007549 	.word	0x08007549
 800750c:	08007549 	.word	0x08007549
 8007510:	08007549 	.word	0x08007549
 8007514:	08007531 	.word	0x08007531
 8007518:	08007549 	.word	0x08007549
 800751c:	08007549 	.word	0x08007549
 8007520:	08007549 	.word	0x08007549
 8007524:	08007541 	.word	0x08007541
 8007528:	2300      	movs	r3, #0
 800752a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800752e:	e0d8      	b.n	80076e2 <UART_SetConfig+0x2fe>
 8007530:	2302      	movs	r3, #2
 8007532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007536:	e0d4      	b.n	80076e2 <UART_SetConfig+0x2fe>
 8007538:	2304      	movs	r3, #4
 800753a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800753e:	e0d0      	b.n	80076e2 <UART_SetConfig+0x2fe>
 8007540:	2308      	movs	r3, #8
 8007542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007546:	e0cc      	b.n	80076e2 <UART_SetConfig+0x2fe>
 8007548:	2310      	movs	r3, #16
 800754a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800754e:	e0c8      	b.n	80076e2 <UART_SetConfig+0x2fe>
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a5e      	ldr	r2, [pc, #376]	; (80076d0 <UART_SetConfig+0x2ec>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d125      	bne.n	80075a6 <UART_SetConfig+0x1c2>
 800755a:	4b5b      	ldr	r3, [pc, #364]	; (80076c8 <UART_SetConfig+0x2e4>)
 800755c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007560:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007564:	2b30      	cmp	r3, #48	; 0x30
 8007566:	d016      	beq.n	8007596 <UART_SetConfig+0x1b2>
 8007568:	2b30      	cmp	r3, #48	; 0x30
 800756a:	d818      	bhi.n	800759e <UART_SetConfig+0x1ba>
 800756c:	2b20      	cmp	r3, #32
 800756e:	d00a      	beq.n	8007586 <UART_SetConfig+0x1a2>
 8007570:	2b20      	cmp	r3, #32
 8007572:	d814      	bhi.n	800759e <UART_SetConfig+0x1ba>
 8007574:	2b00      	cmp	r3, #0
 8007576:	d002      	beq.n	800757e <UART_SetConfig+0x19a>
 8007578:	2b10      	cmp	r3, #16
 800757a:	d008      	beq.n	800758e <UART_SetConfig+0x1aa>
 800757c:	e00f      	b.n	800759e <UART_SetConfig+0x1ba>
 800757e:	2300      	movs	r3, #0
 8007580:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007584:	e0ad      	b.n	80076e2 <UART_SetConfig+0x2fe>
 8007586:	2302      	movs	r3, #2
 8007588:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800758c:	e0a9      	b.n	80076e2 <UART_SetConfig+0x2fe>
 800758e:	2304      	movs	r3, #4
 8007590:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007594:	e0a5      	b.n	80076e2 <UART_SetConfig+0x2fe>
 8007596:	2308      	movs	r3, #8
 8007598:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800759c:	e0a1      	b.n	80076e2 <UART_SetConfig+0x2fe>
 800759e:	2310      	movs	r3, #16
 80075a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075a4:	e09d      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a4a      	ldr	r2, [pc, #296]	; (80076d4 <UART_SetConfig+0x2f0>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d125      	bne.n	80075fc <UART_SetConfig+0x218>
 80075b0:	4b45      	ldr	r3, [pc, #276]	; (80076c8 <UART_SetConfig+0x2e4>)
 80075b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80075ba:	2bc0      	cmp	r3, #192	; 0xc0
 80075bc:	d016      	beq.n	80075ec <UART_SetConfig+0x208>
 80075be:	2bc0      	cmp	r3, #192	; 0xc0
 80075c0:	d818      	bhi.n	80075f4 <UART_SetConfig+0x210>
 80075c2:	2b80      	cmp	r3, #128	; 0x80
 80075c4:	d00a      	beq.n	80075dc <UART_SetConfig+0x1f8>
 80075c6:	2b80      	cmp	r3, #128	; 0x80
 80075c8:	d814      	bhi.n	80075f4 <UART_SetConfig+0x210>
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d002      	beq.n	80075d4 <UART_SetConfig+0x1f0>
 80075ce:	2b40      	cmp	r3, #64	; 0x40
 80075d0:	d008      	beq.n	80075e4 <UART_SetConfig+0x200>
 80075d2:	e00f      	b.n	80075f4 <UART_SetConfig+0x210>
 80075d4:	2300      	movs	r3, #0
 80075d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075da:	e082      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80075dc:	2302      	movs	r3, #2
 80075de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075e2:	e07e      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80075e4:	2304      	movs	r3, #4
 80075e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075ea:	e07a      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80075ec:	2308      	movs	r3, #8
 80075ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075f2:	e076      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80075f4:	2310      	movs	r3, #16
 80075f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075fa:	e072      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a35      	ldr	r2, [pc, #212]	; (80076d8 <UART_SetConfig+0x2f4>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d12a      	bne.n	800765c <UART_SetConfig+0x278>
 8007606:	4b30      	ldr	r3, [pc, #192]	; (80076c8 <UART_SetConfig+0x2e4>)
 8007608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800760c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007610:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007614:	d01a      	beq.n	800764c <UART_SetConfig+0x268>
 8007616:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800761a:	d81b      	bhi.n	8007654 <UART_SetConfig+0x270>
 800761c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007620:	d00c      	beq.n	800763c <UART_SetConfig+0x258>
 8007622:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007626:	d815      	bhi.n	8007654 <UART_SetConfig+0x270>
 8007628:	2b00      	cmp	r3, #0
 800762a:	d003      	beq.n	8007634 <UART_SetConfig+0x250>
 800762c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007630:	d008      	beq.n	8007644 <UART_SetConfig+0x260>
 8007632:	e00f      	b.n	8007654 <UART_SetConfig+0x270>
 8007634:	2300      	movs	r3, #0
 8007636:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800763a:	e052      	b.n	80076e2 <UART_SetConfig+0x2fe>
 800763c:	2302      	movs	r3, #2
 800763e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007642:	e04e      	b.n	80076e2 <UART_SetConfig+0x2fe>
 8007644:	2304      	movs	r3, #4
 8007646:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800764a:	e04a      	b.n	80076e2 <UART_SetConfig+0x2fe>
 800764c:	2308      	movs	r3, #8
 800764e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007652:	e046      	b.n	80076e2 <UART_SetConfig+0x2fe>
 8007654:	2310      	movs	r3, #16
 8007656:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800765a:	e042      	b.n	80076e2 <UART_SetConfig+0x2fe>
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a17      	ldr	r2, [pc, #92]	; (80076c0 <UART_SetConfig+0x2dc>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d13a      	bne.n	80076dc <UART_SetConfig+0x2f8>
 8007666:	4b18      	ldr	r3, [pc, #96]	; (80076c8 <UART_SetConfig+0x2e4>)
 8007668:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800766c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007670:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007674:	d01a      	beq.n	80076ac <UART_SetConfig+0x2c8>
 8007676:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800767a:	d81b      	bhi.n	80076b4 <UART_SetConfig+0x2d0>
 800767c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007680:	d00c      	beq.n	800769c <UART_SetConfig+0x2b8>
 8007682:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007686:	d815      	bhi.n	80076b4 <UART_SetConfig+0x2d0>
 8007688:	2b00      	cmp	r3, #0
 800768a:	d003      	beq.n	8007694 <UART_SetConfig+0x2b0>
 800768c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007690:	d008      	beq.n	80076a4 <UART_SetConfig+0x2c0>
 8007692:	e00f      	b.n	80076b4 <UART_SetConfig+0x2d0>
 8007694:	2300      	movs	r3, #0
 8007696:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800769a:	e022      	b.n	80076e2 <UART_SetConfig+0x2fe>
 800769c:	2302      	movs	r3, #2
 800769e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076a2:	e01e      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80076a4:	2304      	movs	r3, #4
 80076a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076aa:	e01a      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80076ac:	2308      	movs	r3, #8
 80076ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076b2:	e016      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80076b4:	2310      	movs	r3, #16
 80076b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076ba:	e012      	b.n	80076e2 <UART_SetConfig+0x2fe>
 80076bc:	cfff69f3 	.word	0xcfff69f3
 80076c0:	40008000 	.word	0x40008000
 80076c4:	40013800 	.word	0x40013800
 80076c8:	40021000 	.word	0x40021000
 80076cc:	40004400 	.word	0x40004400
 80076d0:	40004800 	.word	0x40004800
 80076d4:	40004c00 	.word	0x40004c00
 80076d8:	40005000 	.word	0x40005000
 80076dc:	2310      	movs	r3, #16
 80076de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4aae      	ldr	r2, [pc, #696]	; (80079a0 <UART_SetConfig+0x5bc>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	f040 8097 	bne.w	800781c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80076ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80076f2:	2b08      	cmp	r3, #8
 80076f4:	d823      	bhi.n	800773e <UART_SetConfig+0x35a>
 80076f6:	a201      	add	r2, pc, #4	; (adr r2, 80076fc <UART_SetConfig+0x318>)
 80076f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076fc:	08007721 	.word	0x08007721
 8007700:	0800773f 	.word	0x0800773f
 8007704:	08007729 	.word	0x08007729
 8007708:	0800773f 	.word	0x0800773f
 800770c:	0800772f 	.word	0x0800772f
 8007710:	0800773f 	.word	0x0800773f
 8007714:	0800773f 	.word	0x0800773f
 8007718:	0800773f 	.word	0x0800773f
 800771c:	08007737 	.word	0x08007737
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007720:	f7fd fa6c 	bl	8004bfc <HAL_RCC_GetPCLK1Freq>
 8007724:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007726:	e010      	b.n	800774a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007728:	4b9e      	ldr	r3, [pc, #632]	; (80079a4 <UART_SetConfig+0x5c0>)
 800772a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800772c:	e00d      	b.n	800774a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800772e:	f7fd f9f7 	bl	8004b20 <HAL_RCC_GetSysClockFreq>
 8007732:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007734:	e009      	b.n	800774a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007736:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800773a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800773c:	e005      	b.n	800774a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800773e:	2300      	movs	r3, #0
 8007740:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007742:	2301      	movs	r3, #1
 8007744:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007748:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800774a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800774c:	2b00      	cmp	r3, #0
 800774e:	f000 8130 	beq.w	80079b2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007756:	4a94      	ldr	r2, [pc, #592]	; (80079a8 <UART_SetConfig+0x5c4>)
 8007758:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800775c:	461a      	mov	r2, r3
 800775e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007760:	fbb3 f3f2 	udiv	r3, r3, r2
 8007764:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	685a      	ldr	r2, [r3, #4]
 800776a:	4613      	mov	r3, r2
 800776c:	005b      	lsls	r3, r3, #1
 800776e:	4413      	add	r3, r2
 8007770:	69ba      	ldr	r2, [r7, #24]
 8007772:	429a      	cmp	r2, r3
 8007774:	d305      	bcc.n	8007782 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800777c:	69ba      	ldr	r2, [r7, #24]
 800777e:	429a      	cmp	r2, r3
 8007780:	d903      	bls.n	800778a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007788:	e113      	b.n	80079b2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800778a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778c:	2200      	movs	r2, #0
 800778e:	60bb      	str	r3, [r7, #8]
 8007790:	60fa      	str	r2, [r7, #12]
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007796:	4a84      	ldr	r2, [pc, #528]	; (80079a8 <UART_SetConfig+0x5c4>)
 8007798:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800779c:	b29b      	uxth	r3, r3
 800779e:	2200      	movs	r2, #0
 80077a0:	603b      	str	r3, [r7, #0]
 80077a2:	607a      	str	r2, [r7, #4]
 80077a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80077ac:	f7f9 fa44 	bl	8000c38 <__aeabi_uldivmod>
 80077b0:	4602      	mov	r2, r0
 80077b2:	460b      	mov	r3, r1
 80077b4:	4610      	mov	r0, r2
 80077b6:	4619      	mov	r1, r3
 80077b8:	f04f 0200 	mov.w	r2, #0
 80077bc:	f04f 0300 	mov.w	r3, #0
 80077c0:	020b      	lsls	r3, r1, #8
 80077c2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80077c6:	0202      	lsls	r2, r0, #8
 80077c8:	6979      	ldr	r1, [r7, #20]
 80077ca:	6849      	ldr	r1, [r1, #4]
 80077cc:	0849      	lsrs	r1, r1, #1
 80077ce:	2000      	movs	r0, #0
 80077d0:	460c      	mov	r4, r1
 80077d2:	4605      	mov	r5, r0
 80077d4:	eb12 0804 	adds.w	r8, r2, r4
 80077d8:	eb43 0905 	adc.w	r9, r3, r5
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	469a      	mov	sl, r3
 80077e4:	4693      	mov	fp, r2
 80077e6:	4652      	mov	r2, sl
 80077e8:	465b      	mov	r3, fp
 80077ea:	4640      	mov	r0, r8
 80077ec:	4649      	mov	r1, r9
 80077ee:	f7f9 fa23 	bl	8000c38 <__aeabi_uldivmod>
 80077f2:	4602      	mov	r2, r0
 80077f4:	460b      	mov	r3, r1
 80077f6:	4613      	mov	r3, r2
 80077f8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80077fa:	6a3b      	ldr	r3, [r7, #32]
 80077fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007800:	d308      	bcc.n	8007814 <UART_SetConfig+0x430>
 8007802:	6a3b      	ldr	r3, [r7, #32]
 8007804:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007808:	d204      	bcs.n	8007814 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	6a3a      	ldr	r2, [r7, #32]
 8007810:	60da      	str	r2, [r3, #12]
 8007812:	e0ce      	b.n	80079b2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007814:	2301      	movs	r3, #1
 8007816:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800781a:	e0ca      	b.n	80079b2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	69db      	ldr	r3, [r3, #28]
 8007820:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007824:	d166      	bne.n	80078f4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007826:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800782a:	2b08      	cmp	r3, #8
 800782c:	d827      	bhi.n	800787e <UART_SetConfig+0x49a>
 800782e:	a201      	add	r2, pc, #4	; (adr r2, 8007834 <UART_SetConfig+0x450>)
 8007830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007834:	08007859 	.word	0x08007859
 8007838:	08007861 	.word	0x08007861
 800783c:	08007869 	.word	0x08007869
 8007840:	0800787f 	.word	0x0800787f
 8007844:	0800786f 	.word	0x0800786f
 8007848:	0800787f 	.word	0x0800787f
 800784c:	0800787f 	.word	0x0800787f
 8007850:	0800787f 	.word	0x0800787f
 8007854:	08007877 	.word	0x08007877
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007858:	f7fd f9d0 	bl	8004bfc <HAL_RCC_GetPCLK1Freq>
 800785c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800785e:	e014      	b.n	800788a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007860:	f7fd f9e2 	bl	8004c28 <HAL_RCC_GetPCLK2Freq>
 8007864:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007866:	e010      	b.n	800788a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007868:	4b4e      	ldr	r3, [pc, #312]	; (80079a4 <UART_SetConfig+0x5c0>)
 800786a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800786c:	e00d      	b.n	800788a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800786e:	f7fd f957 	bl	8004b20 <HAL_RCC_GetSysClockFreq>
 8007872:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007874:	e009      	b.n	800788a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007876:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800787a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800787c:	e005      	b.n	800788a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800787e:	2300      	movs	r3, #0
 8007880:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007882:	2301      	movs	r3, #1
 8007884:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007888:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800788a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788c:	2b00      	cmp	r3, #0
 800788e:	f000 8090 	beq.w	80079b2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007896:	4a44      	ldr	r2, [pc, #272]	; (80079a8 <UART_SetConfig+0x5c4>)
 8007898:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800789c:	461a      	mov	r2, r3
 800789e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80078a4:	005a      	lsls	r2, r3, #1
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	085b      	lsrs	r3, r3, #1
 80078ac:	441a      	add	r2, r3
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80078b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078b8:	6a3b      	ldr	r3, [r7, #32]
 80078ba:	2b0f      	cmp	r3, #15
 80078bc:	d916      	bls.n	80078ec <UART_SetConfig+0x508>
 80078be:	6a3b      	ldr	r3, [r7, #32]
 80078c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078c4:	d212      	bcs.n	80078ec <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80078c6:	6a3b      	ldr	r3, [r7, #32]
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	f023 030f 	bic.w	r3, r3, #15
 80078ce:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80078d0:	6a3b      	ldr	r3, [r7, #32]
 80078d2:	085b      	lsrs	r3, r3, #1
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	f003 0307 	and.w	r3, r3, #7
 80078da:	b29a      	uxth	r2, r3
 80078dc:	8bfb      	ldrh	r3, [r7, #30]
 80078de:	4313      	orrs	r3, r2
 80078e0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	8bfa      	ldrh	r2, [r7, #30]
 80078e8:	60da      	str	r2, [r3, #12]
 80078ea:	e062      	b.n	80079b2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80078f2:	e05e      	b.n	80079b2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80078f4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80078f8:	2b08      	cmp	r3, #8
 80078fa:	d828      	bhi.n	800794e <UART_SetConfig+0x56a>
 80078fc:	a201      	add	r2, pc, #4	; (adr r2, 8007904 <UART_SetConfig+0x520>)
 80078fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007902:	bf00      	nop
 8007904:	08007929 	.word	0x08007929
 8007908:	08007931 	.word	0x08007931
 800790c:	08007939 	.word	0x08007939
 8007910:	0800794f 	.word	0x0800794f
 8007914:	0800793f 	.word	0x0800793f
 8007918:	0800794f 	.word	0x0800794f
 800791c:	0800794f 	.word	0x0800794f
 8007920:	0800794f 	.word	0x0800794f
 8007924:	08007947 	.word	0x08007947
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007928:	f7fd f968 	bl	8004bfc <HAL_RCC_GetPCLK1Freq>
 800792c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800792e:	e014      	b.n	800795a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007930:	f7fd f97a 	bl	8004c28 <HAL_RCC_GetPCLK2Freq>
 8007934:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007936:	e010      	b.n	800795a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007938:	4b1a      	ldr	r3, [pc, #104]	; (80079a4 <UART_SetConfig+0x5c0>)
 800793a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800793c:	e00d      	b.n	800795a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800793e:	f7fd f8ef 	bl	8004b20 <HAL_RCC_GetSysClockFreq>
 8007942:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007944:	e009      	b.n	800795a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007946:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800794a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800794c:	e005      	b.n	800795a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800794e:	2300      	movs	r3, #0
 8007950:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007958:	bf00      	nop
    }

    if (pclk != 0U)
 800795a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800795c:	2b00      	cmp	r3, #0
 800795e:	d028      	beq.n	80079b2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007964:	4a10      	ldr	r2, [pc, #64]	; (80079a8 <UART_SetConfig+0x5c4>)
 8007966:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800796a:	461a      	mov	r2, r3
 800796c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800796e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	085b      	lsrs	r3, r3, #1
 8007978:	441a      	add	r2, r3
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007982:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007984:	6a3b      	ldr	r3, [r7, #32]
 8007986:	2b0f      	cmp	r3, #15
 8007988:	d910      	bls.n	80079ac <UART_SetConfig+0x5c8>
 800798a:	6a3b      	ldr	r3, [r7, #32]
 800798c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007990:	d20c      	bcs.n	80079ac <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007992:	6a3b      	ldr	r3, [r7, #32]
 8007994:	b29a      	uxth	r2, r3
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	60da      	str	r2, [r3, #12]
 800799c:	e009      	b.n	80079b2 <UART_SetConfig+0x5ce>
 800799e:	bf00      	nop
 80079a0:	40008000 	.word	0x40008000
 80079a4:	00f42400 	.word	0x00f42400
 80079a8:	0800ac24 	.word	0x0800ac24
      }
      else
      {
        ret = HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	2201      	movs	r2, #1
 80079b6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	2201      	movs	r2, #1
 80079be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	2200      	movs	r2, #0
 80079c6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	2200      	movs	r2, #0
 80079cc:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80079ce:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3730      	adds	r7, #48	; 0x30
 80079d6:	46bd      	mov	sp, r7
 80079d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080079dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80079dc:	b480      	push	{r7}
 80079de:	b083      	sub	sp, #12
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e8:	f003 0301 	and.w	r3, r3, #1
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d00a      	beq.n	8007a06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a0a:	f003 0302 	and.w	r3, r3, #2
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d00a      	beq.n	8007a28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	430a      	orrs	r2, r1
 8007a26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a2c:	f003 0304 	and.w	r3, r3, #4
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d00a      	beq.n	8007a4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	430a      	orrs	r2, r1
 8007a48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a4e:	f003 0308 	and.w	r3, r3, #8
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00a      	beq.n	8007a6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	430a      	orrs	r2, r1
 8007a6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a70:	f003 0310 	and.w	r3, r3, #16
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d00a      	beq.n	8007a8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	430a      	orrs	r2, r1
 8007a8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a92:	f003 0320 	and.w	r3, r3, #32
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d00a      	beq.n	8007ab0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	430a      	orrs	r2, r1
 8007aae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d01a      	beq.n	8007af2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	430a      	orrs	r2, r1
 8007ad0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ad6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ada:	d10a      	bne.n	8007af2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	430a      	orrs	r2, r1
 8007af0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d00a      	beq.n	8007b14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	430a      	orrs	r2, r1
 8007b12:	605a      	str	r2, [r3, #4]
  }
}
 8007b14:	bf00      	nop
 8007b16:	370c      	adds	r7, #12
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1e:	4770      	bx	lr

08007b20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b086      	sub	sp, #24
 8007b24:	af02      	add	r7, sp, #8
 8007b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b30:	f7fb fff2 	bl	8003b18 <HAL_GetTick>
 8007b34:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f003 0308 	and.w	r3, r3, #8
 8007b40:	2b08      	cmp	r3, #8
 8007b42:	d10e      	bne.n	8007b62 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b48:	9300      	str	r3, [sp, #0]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 f82f 	bl	8007bb6 <UART_WaitOnFlagUntilTimeout>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d001      	beq.n	8007b62 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e025      	b.n	8007bae <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 0304 	and.w	r3, r3, #4
 8007b6c:	2b04      	cmp	r3, #4
 8007b6e:	d10e      	bne.n	8007b8e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f000 f819 	bl	8007bb6 <UART_WaitOnFlagUntilTimeout>
 8007b84:	4603      	mov	r3, r0
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d001      	beq.n	8007b8e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b8a:	2303      	movs	r3, #3
 8007b8c:	e00f      	b.n	8007bae <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2220      	movs	r2, #32
 8007b92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2220      	movs	r2, #32
 8007b9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3710      	adds	r7, #16
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}

08007bb6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b09c      	sub	sp, #112	; 0x70
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	60f8      	str	r0, [r7, #12]
 8007bbe:	60b9      	str	r1, [r7, #8]
 8007bc0:	603b      	str	r3, [r7, #0]
 8007bc2:	4613      	mov	r3, r2
 8007bc4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bc6:	e0a9      	b.n	8007d1c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bc8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007bca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007bce:	f000 80a5 	beq.w	8007d1c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bd2:	f7fb ffa1 	bl	8003b18 <HAL_GetTick>
 8007bd6:	4602      	mov	r2, r0
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	1ad3      	subs	r3, r2, r3
 8007bdc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007bde:	429a      	cmp	r2, r3
 8007be0:	d302      	bcc.n	8007be8 <UART_WaitOnFlagUntilTimeout+0x32>
 8007be2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d140      	bne.n	8007c6a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bf0:	e853 3f00 	ldrex	r3, [r3]
 8007bf4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007bf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bf8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007bfc:	667b      	str	r3, [r7, #100]	; 0x64
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	461a      	mov	r2, r3
 8007c04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c06:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c08:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007c0c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007c0e:	e841 2300 	strex	r3, r2, [r1]
 8007c12:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007c14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d1e6      	bne.n	8007be8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	3308      	adds	r3, #8
 8007c20:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c24:	e853 3f00 	ldrex	r3, [r3]
 8007c28:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c2c:	f023 0301 	bic.w	r3, r3, #1
 8007c30:	663b      	str	r3, [r7, #96]	; 0x60
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	3308      	adds	r3, #8
 8007c38:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007c3a:	64ba      	str	r2, [r7, #72]	; 0x48
 8007c3c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c3e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007c40:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c42:	e841 2300 	strex	r3, r2, [r1]
 8007c46:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007c48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d1e5      	bne.n	8007c1a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2220      	movs	r2, #32
 8007c52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2220      	movs	r2, #32
 8007c5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2200      	movs	r2, #0
 8007c62:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007c66:	2303      	movs	r3, #3
 8007c68:	e069      	b.n	8007d3e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 0304 	and.w	r3, r3, #4
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d051      	beq.n	8007d1c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	69db      	ldr	r3, [r3, #28]
 8007c7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c86:	d149      	bne.n	8007d1c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c90:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c9a:	e853 3f00 	ldrex	r3, [r3]
 8007c9e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007ca6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	461a      	mov	r2, r3
 8007cae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cb0:	637b      	str	r3, [r7, #52]	; 0x34
 8007cb2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007cb6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007cb8:	e841 2300 	strex	r3, r2, [r1]
 8007cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d1e6      	bne.n	8007c92 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	3308      	adds	r3, #8
 8007cca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	e853 3f00 	ldrex	r3, [r3]
 8007cd2:	613b      	str	r3, [r7, #16]
   return(result);
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	f023 0301 	bic.w	r3, r3, #1
 8007cda:	66bb      	str	r3, [r7, #104]	; 0x68
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	3308      	adds	r3, #8
 8007ce2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007ce4:	623a      	str	r2, [r7, #32]
 8007ce6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce8:	69f9      	ldr	r1, [r7, #28]
 8007cea:	6a3a      	ldr	r2, [r7, #32]
 8007cec:	e841 2300 	strex	r3, r2, [r1]
 8007cf0:	61bb      	str	r3, [r7, #24]
   return(result);
 8007cf2:	69bb      	ldr	r3, [r7, #24]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d1e5      	bne.n	8007cc4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2220      	movs	r2, #32
 8007cfc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2220      	movs	r2, #32
 8007d04:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2220      	movs	r2, #32
 8007d0c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007d18:	2303      	movs	r3, #3
 8007d1a:	e010      	b.n	8007d3e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	69da      	ldr	r2, [r3, #28]
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	4013      	ands	r3, r2
 8007d26:	68ba      	ldr	r2, [r7, #8]
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	bf0c      	ite	eq
 8007d2c:	2301      	moveq	r3, #1
 8007d2e:	2300      	movne	r3, #0
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	461a      	mov	r2, r3
 8007d34:	79fb      	ldrb	r3, [r7, #7]
 8007d36:	429a      	cmp	r2, r3
 8007d38:	f43f af46 	beq.w	8007bc8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d3c:	2300      	movs	r3, #0
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3770      	adds	r7, #112	; 0x70
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}

08007d46 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007d46:	b480      	push	{r7}
 8007d48:	b085      	sub	sp, #20
 8007d4a:	af00      	add	r7, sp, #0
 8007d4c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d101      	bne.n	8007d5c <HAL_UARTEx_DisableFifoMode+0x16>
 8007d58:	2302      	movs	r3, #2
 8007d5a:	e027      	b.n	8007dac <HAL_UARTEx_DisableFifoMode+0x66>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2224      	movs	r2, #36	; 0x24
 8007d68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f022 0201 	bic.w	r2, r2, #1
 8007d82:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007d8a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	68fa      	ldr	r2, [r7, #12]
 8007d98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2220      	movs	r2, #32
 8007d9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2200      	movs	r2, #0
 8007da6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3714      	adds	r7, #20
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d101      	bne.n	8007dd0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007dcc:	2302      	movs	r3, #2
 8007dce:	e02d      	b.n	8007e2c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2224      	movs	r2, #36	; 0x24
 8007ddc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f022 0201 	bic.w	r2, r2, #1
 8007df6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	683a      	ldr	r2, [r7, #0]
 8007e08:	430a      	orrs	r2, r1
 8007e0a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 f84f 	bl	8007eb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	68fa      	ldr	r2, [r7, #12]
 8007e18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2220      	movs	r2, #32
 8007e1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007e2a:	2300      	movs	r3, #0
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3710      	adds	r7, #16
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d101      	bne.n	8007e4c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007e48:	2302      	movs	r3, #2
 8007e4a:	e02d      	b.n	8007ea8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2224      	movs	r2, #36	; 0x24
 8007e58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	681a      	ldr	r2, [r3, #0]
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f022 0201 	bic.w	r2, r2, #1
 8007e72:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	683a      	ldr	r2, [r7, #0]
 8007e84:	430a      	orrs	r2, r1
 8007e86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f000 f811 	bl	8007eb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	68fa      	ldr	r2, [r7, #12]
 8007e94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2220      	movs	r2, #32
 8007e9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3710      	adds	r7, #16
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b085      	sub	sp, #20
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d108      	bne.n	8007ed2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2201      	movs	r2, #1
 8007ecc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007ed0:	e031      	b.n	8007f36 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007ed2:	2308      	movs	r3, #8
 8007ed4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007ed6:	2308      	movs	r3, #8
 8007ed8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	0e5b      	lsrs	r3, r3, #25
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	f003 0307 	and.w	r3, r3, #7
 8007ee8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	689b      	ldr	r3, [r3, #8]
 8007ef0:	0f5b      	lsrs	r3, r3, #29
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	f003 0307 	and.w	r3, r3, #7
 8007ef8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007efa:	7bbb      	ldrb	r3, [r7, #14]
 8007efc:	7b3a      	ldrb	r2, [r7, #12]
 8007efe:	4911      	ldr	r1, [pc, #68]	; (8007f44 <UARTEx_SetNbDataToProcess+0x94>)
 8007f00:	5c8a      	ldrb	r2, [r1, r2]
 8007f02:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007f06:	7b3a      	ldrb	r2, [r7, #12]
 8007f08:	490f      	ldr	r1, [pc, #60]	; (8007f48 <UARTEx_SetNbDataToProcess+0x98>)
 8007f0a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f0c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f18:	7bfb      	ldrb	r3, [r7, #15]
 8007f1a:	7b7a      	ldrb	r2, [r7, #13]
 8007f1c:	4909      	ldr	r1, [pc, #36]	; (8007f44 <UARTEx_SetNbDataToProcess+0x94>)
 8007f1e:	5c8a      	ldrb	r2, [r1, r2]
 8007f20:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007f24:	7b7a      	ldrb	r2, [r7, #13]
 8007f26:	4908      	ldr	r1, [pc, #32]	; (8007f48 <UARTEx_SetNbDataToProcess+0x98>)
 8007f28:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f2a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f2e:	b29a      	uxth	r2, r3
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007f36:	bf00      	nop
 8007f38:	3714      	adds	r7, #20
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr
 8007f42:	bf00      	nop
 8007f44:	0800ac3c 	.word	0x0800ac3c
 8007f48:	0800ac44 	.word	0x0800ac44

08007f4c <__errno>:
 8007f4c:	4b01      	ldr	r3, [pc, #4]	; (8007f54 <__errno+0x8>)
 8007f4e:	6818      	ldr	r0, [r3, #0]
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	20000014 	.word	0x20000014

08007f58 <__libc_init_array>:
 8007f58:	b570      	push	{r4, r5, r6, lr}
 8007f5a:	4d0d      	ldr	r5, [pc, #52]	; (8007f90 <__libc_init_array+0x38>)
 8007f5c:	4c0d      	ldr	r4, [pc, #52]	; (8007f94 <__libc_init_array+0x3c>)
 8007f5e:	1b64      	subs	r4, r4, r5
 8007f60:	10a4      	asrs	r4, r4, #2
 8007f62:	2600      	movs	r6, #0
 8007f64:	42a6      	cmp	r6, r4
 8007f66:	d109      	bne.n	8007f7c <__libc_init_array+0x24>
 8007f68:	4d0b      	ldr	r5, [pc, #44]	; (8007f98 <__libc_init_array+0x40>)
 8007f6a:	4c0c      	ldr	r4, [pc, #48]	; (8007f9c <__libc_init_array+0x44>)
 8007f6c:	f002 fdc2 	bl	800aaf4 <_init>
 8007f70:	1b64      	subs	r4, r4, r5
 8007f72:	10a4      	asrs	r4, r4, #2
 8007f74:	2600      	movs	r6, #0
 8007f76:	42a6      	cmp	r6, r4
 8007f78:	d105      	bne.n	8007f86 <__libc_init_array+0x2e>
 8007f7a:	bd70      	pop	{r4, r5, r6, pc}
 8007f7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f80:	4798      	blx	r3
 8007f82:	3601      	adds	r6, #1
 8007f84:	e7ee      	b.n	8007f64 <__libc_init_array+0xc>
 8007f86:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f8a:	4798      	blx	r3
 8007f8c:	3601      	adds	r6, #1
 8007f8e:	e7f2      	b.n	8007f76 <__libc_init_array+0x1e>
 8007f90:	0800b02c 	.word	0x0800b02c
 8007f94:	0800b02c 	.word	0x0800b02c
 8007f98:	0800b02c 	.word	0x0800b02c
 8007f9c:	0800b030 	.word	0x0800b030

08007fa0 <memset>:
 8007fa0:	4402      	add	r2, r0
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d100      	bne.n	8007faa <memset+0xa>
 8007fa8:	4770      	bx	lr
 8007faa:	f803 1b01 	strb.w	r1, [r3], #1
 8007fae:	e7f9      	b.n	8007fa4 <memset+0x4>

08007fb0 <__cvt>:
 8007fb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fb4:	ec55 4b10 	vmov	r4, r5, d0
 8007fb8:	2d00      	cmp	r5, #0
 8007fba:	460e      	mov	r6, r1
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	462b      	mov	r3, r5
 8007fc0:	bfbb      	ittet	lt
 8007fc2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007fc6:	461d      	movlt	r5, r3
 8007fc8:	2300      	movge	r3, #0
 8007fca:	232d      	movlt	r3, #45	; 0x2d
 8007fcc:	700b      	strb	r3, [r1, #0]
 8007fce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fd0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007fd4:	4691      	mov	r9, r2
 8007fd6:	f023 0820 	bic.w	r8, r3, #32
 8007fda:	bfbc      	itt	lt
 8007fdc:	4622      	movlt	r2, r4
 8007fde:	4614      	movlt	r4, r2
 8007fe0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007fe4:	d005      	beq.n	8007ff2 <__cvt+0x42>
 8007fe6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007fea:	d100      	bne.n	8007fee <__cvt+0x3e>
 8007fec:	3601      	adds	r6, #1
 8007fee:	2102      	movs	r1, #2
 8007ff0:	e000      	b.n	8007ff4 <__cvt+0x44>
 8007ff2:	2103      	movs	r1, #3
 8007ff4:	ab03      	add	r3, sp, #12
 8007ff6:	9301      	str	r3, [sp, #4]
 8007ff8:	ab02      	add	r3, sp, #8
 8007ffa:	9300      	str	r3, [sp, #0]
 8007ffc:	ec45 4b10 	vmov	d0, r4, r5
 8008000:	4653      	mov	r3, sl
 8008002:	4632      	mov	r2, r6
 8008004:	f000 fe18 	bl	8008c38 <_dtoa_r>
 8008008:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800800c:	4607      	mov	r7, r0
 800800e:	d102      	bne.n	8008016 <__cvt+0x66>
 8008010:	f019 0f01 	tst.w	r9, #1
 8008014:	d022      	beq.n	800805c <__cvt+0xac>
 8008016:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800801a:	eb07 0906 	add.w	r9, r7, r6
 800801e:	d110      	bne.n	8008042 <__cvt+0x92>
 8008020:	783b      	ldrb	r3, [r7, #0]
 8008022:	2b30      	cmp	r3, #48	; 0x30
 8008024:	d10a      	bne.n	800803c <__cvt+0x8c>
 8008026:	2200      	movs	r2, #0
 8008028:	2300      	movs	r3, #0
 800802a:	4620      	mov	r0, r4
 800802c:	4629      	mov	r1, r5
 800802e:	f7f8 fd73 	bl	8000b18 <__aeabi_dcmpeq>
 8008032:	b918      	cbnz	r0, 800803c <__cvt+0x8c>
 8008034:	f1c6 0601 	rsb	r6, r6, #1
 8008038:	f8ca 6000 	str.w	r6, [sl]
 800803c:	f8da 3000 	ldr.w	r3, [sl]
 8008040:	4499      	add	r9, r3
 8008042:	2200      	movs	r2, #0
 8008044:	2300      	movs	r3, #0
 8008046:	4620      	mov	r0, r4
 8008048:	4629      	mov	r1, r5
 800804a:	f7f8 fd65 	bl	8000b18 <__aeabi_dcmpeq>
 800804e:	b108      	cbz	r0, 8008054 <__cvt+0xa4>
 8008050:	f8cd 900c 	str.w	r9, [sp, #12]
 8008054:	2230      	movs	r2, #48	; 0x30
 8008056:	9b03      	ldr	r3, [sp, #12]
 8008058:	454b      	cmp	r3, r9
 800805a:	d307      	bcc.n	800806c <__cvt+0xbc>
 800805c:	9b03      	ldr	r3, [sp, #12]
 800805e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008060:	1bdb      	subs	r3, r3, r7
 8008062:	4638      	mov	r0, r7
 8008064:	6013      	str	r3, [r2, #0]
 8008066:	b004      	add	sp, #16
 8008068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800806c:	1c59      	adds	r1, r3, #1
 800806e:	9103      	str	r1, [sp, #12]
 8008070:	701a      	strb	r2, [r3, #0]
 8008072:	e7f0      	b.n	8008056 <__cvt+0xa6>

08008074 <__exponent>:
 8008074:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008076:	4603      	mov	r3, r0
 8008078:	2900      	cmp	r1, #0
 800807a:	bfb8      	it	lt
 800807c:	4249      	neglt	r1, r1
 800807e:	f803 2b02 	strb.w	r2, [r3], #2
 8008082:	bfb4      	ite	lt
 8008084:	222d      	movlt	r2, #45	; 0x2d
 8008086:	222b      	movge	r2, #43	; 0x2b
 8008088:	2909      	cmp	r1, #9
 800808a:	7042      	strb	r2, [r0, #1]
 800808c:	dd2a      	ble.n	80080e4 <__exponent+0x70>
 800808e:	f10d 0407 	add.w	r4, sp, #7
 8008092:	46a4      	mov	ip, r4
 8008094:	270a      	movs	r7, #10
 8008096:	46a6      	mov	lr, r4
 8008098:	460a      	mov	r2, r1
 800809a:	fb91 f6f7 	sdiv	r6, r1, r7
 800809e:	fb07 1516 	mls	r5, r7, r6, r1
 80080a2:	3530      	adds	r5, #48	; 0x30
 80080a4:	2a63      	cmp	r2, #99	; 0x63
 80080a6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80080aa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80080ae:	4631      	mov	r1, r6
 80080b0:	dcf1      	bgt.n	8008096 <__exponent+0x22>
 80080b2:	3130      	adds	r1, #48	; 0x30
 80080b4:	f1ae 0502 	sub.w	r5, lr, #2
 80080b8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80080bc:	1c44      	adds	r4, r0, #1
 80080be:	4629      	mov	r1, r5
 80080c0:	4561      	cmp	r1, ip
 80080c2:	d30a      	bcc.n	80080da <__exponent+0x66>
 80080c4:	f10d 0209 	add.w	r2, sp, #9
 80080c8:	eba2 020e 	sub.w	r2, r2, lr
 80080cc:	4565      	cmp	r5, ip
 80080ce:	bf88      	it	hi
 80080d0:	2200      	movhi	r2, #0
 80080d2:	4413      	add	r3, r2
 80080d4:	1a18      	subs	r0, r3, r0
 80080d6:	b003      	add	sp, #12
 80080d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080de:	f804 2f01 	strb.w	r2, [r4, #1]!
 80080e2:	e7ed      	b.n	80080c0 <__exponent+0x4c>
 80080e4:	2330      	movs	r3, #48	; 0x30
 80080e6:	3130      	adds	r1, #48	; 0x30
 80080e8:	7083      	strb	r3, [r0, #2]
 80080ea:	70c1      	strb	r1, [r0, #3]
 80080ec:	1d03      	adds	r3, r0, #4
 80080ee:	e7f1      	b.n	80080d4 <__exponent+0x60>

080080f0 <_printf_float>:
 80080f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f4:	ed2d 8b02 	vpush	{d8}
 80080f8:	b08d      	sub	sp, #52	; 0x34
 80080fa:	460c      	mov	r4, r1
 80080fc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008100:	4616      	mov	r6, r2
 8008102:	461f      	mov	r7, r3
 8008104:	4605      	mov	r5, r0
 8008106:	f001 fd3d 	bl	8009b84 <_localeconv_r>
 800810a:	f8d0 a000 	ldr.w	sl, [r0]
 800810e:	4650      	mov	r0, sl
 8008110:	f7f8 f886 	bl	8000220 <strlen>
 8008114:	2300      	movs	r3, #0
 8008116:	930a      	str	r3, [sp, #40]	; 0x28
 8008118:	6823      	ldr	r3, [r4, #0]
 800811a:	9305      	str	r3, [sp, #20]
 800811c:	f8d8 3000 	ldr.w	r3, [r8]
 8008120:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008124:	3307      	adds	r3, #7
 8008126:	f023 0307 	bic.w	r3, r3, #7
 800812a:	f103 0208 	add.w	r2, r3, #8
 800812e:	f8c8 2000 	str.w	r2, [r8]
 8008132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008136:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800813a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800813e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008142:	9307      	str	r3, [sp, #28]
 8008144:	f8cd 8018 	str.w	r8, [sp, #24]
 8008148:	ee08 0a10 	vmov	s16, r0
 800814c:	4b9f      	ldr	r3, [pc, #636]	; (80083cc <_printf_float+0x2dc>)
 800814e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008152:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008156:	f7f8 fd11 	bl	8000b7c <__aeabi_dcmpun>
 800815a:	bb88      	cbnz	r0, 80081c0 <_printf_float+0xd0>
 800815c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008160:	4b9a      	ldr	r3, [pc, #616]	; (80083cc <_printf_float+0x2dc>)
 8008162:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008166:	f7f8 fceb 	bl	8000b40 <__aeabi_dcmple>
 800816a:	bb48      	cbnz	r0, 80081c0 <_printf_float+0xd0>
 800816c:	2200      	movs	r2, #0
 800816e:	2300      	movs	r3, #0
 8008170:	4640      	mov	r0, r8
 8008172:	4649      	mov	r1, r9
 8008174:	f7f8 fcda 	bl	8000b2c <__aeabi_dcmplt>
 8008178:	b110      	cbz	r0, 8008180 <_printf_float+0x90>
 800817a:	232d      	movs	r3, #45	; 0x2d
 800817c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008180:	4b93      	ldr	r3, [pc, #588]	; (80083d0 <_printf_float+0x2e0>)
 8008182:	4894      	ldr	r0, [pc, #592]	; (80083d4 <_printf_float+0x2e4>)
 8008184:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008188:	bf94      	ite	ls
 800818a:	4698      	movls	r8, r3
 800818c:	4680      	movhi	r8, r0
 800818e:	2303      	movs	r3, #3
 8008190:	6123      	str	r3, [r4, #16]
 8008192:	9b05      	ldr	r3, [sp, #20]
 8008194:	f023 0204 	bic.w	r2, r3, #4
 8008198:	6022      	str	r2, [r4, #0]
 800819a:	f04f 0900 	mov.w	r9, #0
 800819e:	9700      	str	r7, [sp, #0]
 80081a0:	4633      	mov	r3, r6
 80081a2:	aa0b      	add	r2, sp, #44	; 0x2c
 80081a4:	4621      	mov	r1, r4
 80081a6:	4628      	mov	r0, r5
 80081a8:	f000 f9d8 	bl	800855c <_printf_common>
 80081ac:	3001      	adds	r0, #1
 80081ae:	f040 8090 	bne.w	80082d2 <_printf_float+0x1e2>
 80081b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081b6:	b00d      	add	sp, #52	; 0x34
 80081b8:	ecbd 8b02 	vpop	{d8}
 80081bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081c0:	4642      	mov	r2, r8
 80081c2:	464b      	mov	r3, r9
 80081c4:	4640      	mov	r0, r8
 80081c6:	4649      	mov	r1, r9
 80081c8:	f7f8 fcd8 	bl	8000b7c <__aeabi_dcmpun>
 80081cc:	b140      	cbz	r0, 80081e0 <_printf_float+0xf0>
 80081ce:	464b      	mov	r3, r9
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	bfbc      	itt	lt
 80081d4:	232d      	movlt	r3, #45	; 0x2d
 80081d6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80081da:	487f      	ldr	r0, [pc, #508]	; (80083d8 <_printf_float+0x2e8>)
 80081dc:	4b7f      	ldr	r3, [pc, #508]	; (80083dc <_printf_float+0x2ec>)
 80081de:	e7d1      	b.n	8008184 <_printf_float+0x94>
 80081e0:	6863      	ldr	r3, [r4, #4]
 80081e2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80081e6:	9206      	str	r2, [sp, #24]
 80081e8:	1c5a      	adds	r2, r3, #1
 80081ea:	d13f      	bne.n	800826c <_printf_float+0x17c>
 80081ec:	2306      	movs	r3, #6
 80081ee:	6063      	str	r3, [r4, #4]
 80081f0:	9b05      	ldr	r3, [sp, #20]
 80081f2:	6861      	ldr	r1, [r4, #4]
 80081f4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80081f8:	2300      	movs	r3, #0
 80081fa:	9303      	str	r3, [sp, #12]
 80081fc:	ab0a      	add	r3, sp, #40	; 0x28
 80081fe:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008202:	ab09      	add	r3, sp, #36	; 0x24
 8008204:	ec49 8b10 	vmov	d0, r8, r9
 8008208:	9300      	str	r3, [sp, #0]
 800820a:	6022      	str	r2, [r4, #0]
 800820c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008210:	4628      	mov	r0, r5
 8008212:	f7ff fecd 	bl	8007fb0 <__cvt>
 8008216:	9b06      	ldr	r3, [sp, #24]
 8008218:	9909      	ldr	r1, [sp, #36]	; 0x24
 800821a:	2b47      	cmp	r3, #71	; 0x47
 800821c:	4680      	mov	r8, r0
 800821e:	d108      	bne.n	8008232 <_printf_float+0x142>
 8008220:	1cc8      	adds	r0, r1, #3
 8008222:	db02      	blt.n	800822a <_printf_float+0x13a>
 8008224:	6863      	ldr	r3, [r4, #4]
 8008226:	4299      	cmp	r1, r3
 8008228:	dd41      	ble.n	80082ae <_printf_float+0x1be>
 800822a:	f1ab 0b02 	sub.w	fp, fp, #2
 800822e:	fa5f fb8b 	uxtb.w	fp, fp
 8008232:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008236:	d820      	bhi.n	800827a <_printf_float+0x18a>
 8008238:	3901      	subs	r1, #1
 800823a:	465a      	mov	r2, fp
 800823c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008240:	9109      	str	r1, [sp, #36]	; 0x24
 8008242:	f7ff ff17 	bl	8008074 <__exponent>
 8008246:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008248:	1813      	adds	r3, r2, r0
 800824a:	2a01      	cmp	r2, #1
 800824c:	4681      	mov	r9, r0
 800824e:	6123      	str	r3, [r4, #16]
 8008250:	dc02      	bgt.n	8008258 <_printf_float+0x168>
 8008252:	6822      	ldr	r2, [r4, #0]
 8008254:	07d2      	lsls	r2, r2, #31
 8008256:	d501      	bpl.n	800825c <_printf_float+0x16c>
 8008258:	3301      	adds	r3, #1
 800825a:	6123      	str	r3, [r4, #16]
 800825c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008260:	2b00      	cmp	r3, #0
 8008262:	d09c      	beq.n	800819e <_printf_float+0xae>
 8008264:	232d      	movs	r3, #45	; 0x2d
 8008266:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800826a:	e798      	b.n	800819e <_printf_float+0xae>
 800826c:	9a06      	ldr	r2, [sp, #24]
 800826e:	2a47      	cmp	r2, #71	; 0x47
 8008270:	d1be      	bne.n	80081f0 <_printf_float+0x100>
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1bc      	bne.n	80081f0 <_printf_float+0x100>
 8008276:	2301      	movs	r3, #1
 8008278:	e7b9      	b.n	80081ee <_printf_float+0xfe>
 800827a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800827e:	d118      	bne.n	80082b2 <_printf_float+0x1c2>
 8008280:	2900      	cmp	r1, #0
 8008282:	6863      	ldr	r3, [r4, #4]
 8008284:	dd0b      	ble.n	800829e <_printf_float+0x1ae>
 8008286:	6121      	str	r1, [r4, #16]
 8008288:	b913      	cbnz	r3, 8008290 <_printf_float+0x1a0>
 800828a:	6822      	ldr	r2, [r4, #0]
 800828c:	07d0      	lsls	r0, r2, #31
 800828e:	d502      	bpl.n	8008296 <_printf_float+0x1a6>
 8008290:	3301      	adds	r3, #1
 8008292:	440b      	add	r3, r1
 8008294:	6123      	str	r3, [r4, #16]
 8008296:	65a1      	str	r1, [r4, #88]	; 0x58
 8008298:	f04f 0900 	mov.w	r9, #0
 800829c:	e7de      	b.n	800825c <_printf_float+0x16c>
 800829e:	b913      	cbnz	r3, 80082a6 <_printf_float+0x1b6>
 80082a0:	6822      	ldr	r2, [r4, #0]
 80082a2:	07d2      	lsls	r2, r2, #31
 80082a4:	d501      	bpl.n	80082aa <_printf_float+0x1ba>
 80082a6:	3302      	adds	r3, #2
 80082a8:	e7f4      	b.n	8008294 <_printf_float+0x1a4>
 80082aa:	2301      	movs	r3, #1
 80082ac:	e7f2      	b.n	8008294 <_printf_float+0x1a4>
 80082ae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80082b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082b4:	4299      	cmp	r1, r3
 80082b6:	db05      	blt.n	80082c4 <_printf_float+0x1d4>
 80082b8:	6823      	ldr	r3, [r4, #0]
 80082ba:	6121      	str	r1, [r4, #16]
 80082bc:	07d8      	lsls	r0, r3, #31
 80082be:	d5ea      	bpl.n	8008296 <_printf_float+0x1a6>
 80082c0:	1c4b      	adds	r3, r1, #1
 80082c2:	e7e7      	b.n	8008294 <_printf_float+0x1a4>
 80082c4:	2900      	cmp	r1, #0
 80082c6:	bfd4      	ite	le
 80082c8:	f1c1 0202 	rsble	r2, r1, #2
 80082cc:	2201      	movgt	r2, #1
 80082ce:	4413      	add	r3, r2
 80082d0:	e7e0      	b.n	8008294 <_printf_float+0x1a4>
 80082d2:	6823      	ldr	r3, [r4, #0]
 80082d4:	055a      	lsls	r2, r3, #21
 80082d6:	d407      	bmi.n	80082e8 <_printf_float+0x1f8>
 80082d8:	6923      	ldr	r3, [r4, #16]
 80082da:	4642      	mov	r2, r8
 80082dc:	4631      	mov	r1, r6
 80082de:	4628      	mov	r0, r5
 80082e0:	47b8      	blx	r7
 80082e2:	3001      	adds	r0, #1
 80082e4:	d12c      	bne.n	8008340 <_printf_float+0x250>
 80082e6:	e764      	b.n	80081b2 <_printf_float+0xc2>
 80082e8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80082ec:	f240 80e0 	bls.w	80084b0 <_printf_float+0x3c0>
 80082f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80082f4:	2200      	movs	r2, #0
 80082f6:	2300      	movs	r3, #0
 80082f8:	f7f8 fc0e 	bl	8000b18 <__aeabi_dcmpeq>
 80082fc:	2800      	cmp	r0, #0
 80082fe:	d034      	beq.n	800836a <_printf_float+0x27a>
 8008300:	4a37      	ldr	r2, [pc, #220]	; (80083e0 <_printf_float+0x2f0>)
 8008302:	2301      	movs	r3, #1
 8008304:	4631      	mov	r1, r6
 8008306:	4628      	mov	r0, r5
 8008308:	47b8      	blx	r7
 800830a:	3001      	adds	r0, #1
 800830c:	f43f af51 	beq.w	80081b2 <_printf_float+0xc2>
 8008310:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008314:	429a      	cmp	r2, r3
 8008316:	db02      	blt.n	800831e <_printf_float+0x22e>
 8008318:	6823      	ldr	r3, [r4, #0]
 800831a:	07d8      	lsls	r0, r3, #31
 800831c:	d510      	bpl.n	8008340 <_printf_float+0x250>
 800831e:	ee18 3a10 	vmov	r3, s16
 8008322:	4652      	mov	r2, sl
 8008324:	4631      	mov	r1, r6
 8008326:	4628      	mov	r0, r5
 8008328:	47b8      	blx	r7
 800832a:	3001      	adds	r0, #1
 800832c:	f43f af41 	beq.w	80081b2 <_printf_float+0xc2>
 8008330:	f04f 0800 	mov.w	r8, #0
 8008334:	f104 091a 	add.w	r9, r4, #26
 8008338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800833a:	3b01      	subs	r3, #1
 800833c:	4543      	cmp	r3, r8
 800833e:	dc09      	bgt.n	8008354 <_printf_float+0x264>
 8008340:	6823      	ldr	r3, [r4, #0]
 8008342:	079b      	lsls	r3, r3, #30
 8008344:	f100 8105 	bmi.w	8008552 <_printf_float+0x462>
 8008348:	68e0      	ldr	r0, [r4, #12]
 800834a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800834c:	4298      	cmp	r0, r3
 800834e:	bfb8      	it	lt
 8008350:	4618      	movlt	r0, r3
 8008352:	e730      	b.n	80081b6 <_printf_float+0xc6>
 8008354:	2301      	movs	r3, #1
 8008356:	464a      	mov	r2, r9
 8008358:	4631      	mov	r1, r6
 800835a:	4628      	mov	r0, r5
 800835c:	47b8      	blx	r7
 800835e:	3001      	adds	r0, #1
 8008360:	f43f af27 	beq.w	80081b2 <_printf_float+0xc2>
 8008364:	f108 0801 	add.w	r8, r8, #1
 8008368:	e7e6      	b.n	8008338 <_printf_float+0x248>
 800836a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800836c:	2b00      	cmp	r3, #0
 800836e:	dc39      	bgt.n	80083e4 <_printf_float+0x2f4>
 8008370:	4a1b      	ldr	r2, [pc, #108]	; (80083e0 <_printf_float+0x2f0>)
 8008372:	2301      	movs	r3, #1
 8008374:	4631      	mov	r1, r6
 8008376:	4628      	mov	r0, r5
 8008378:	47b8      	blx	r7
 800837a:	3001      	adds	r0, #1
 800837c:	f43f af19 	beq.w	80081b2 <_printf_float+0xc2>
 8008380:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008384:	4313      	orrs	r3, r2
 8008386:	d102      	bne.n	800838e <_printf_float+0x29e>
 8008388:	6823      	ldr	r3, [r4, #0]
 800838a:	07d9      	lsls	r1, r3, #31
 800838c:	d5d8      	bpl.n	8008340 <_printf_float+0x250>
 800838e:	ee18 3a10 	vmov	r3, s16
 8008392:	4652      	mov	r2, sl
 8008394:	4631      	mov	r1, r6
 8008396:	4628      	mov	r0, r5
 8008398:	47b8      	blx	r7
 800839a:	3001      	adds	r0, #1
 800839c:	f43f af09 	beq.w	80081b2 <_printf_float+0xc2>
 80083a0:	f04f 0900 	mov.w	r9, #0
 80083a4:	f104 0a1a 	add.w	sl, r4, #26
 80083a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083aa:	425b      	negs	r3, r3
 80083ac:	454b      	cmp	r3, r9
 80083ae:	dc01      	bgt.n	80083b4 <_printf_float+0x2c4>
 80083b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083b2:	e792      	b.n	80082da <_printf_float+0x1ea>
 80083b4:	2301      	movs	r3, #1
 80083b6:	4652      	mov	r2, sl
 80083b8:	4631      	mov	r1, r6
 80083ba:	4628      	mov	r0, r5
 80083bc:	47b8      	blx	r7
 80083be:	3001      	adds	r0, #1
 80083c0:	f43f aef7 	beq.w	80081b2 <_printf_float+0xc2>
 80083c4:	f109 0901 	add.w	r9, r9, #1
 80083c8:	e7ee      	b.n	80083a8 <_printf_float+0x2b8>
 80083ca:	bf00      	nop
 80083cc:	7fefffff 	.word	0x7fefffff
 80083d0:	0800ac50 	.word	0x0800ac50
 80083d4:	0800ac54 	.word	0x0800ac54
 80083d8:	0800ac5c 	.word	0x0800ac5c
 80083dc:	0800ac58 	.word	0x0800ac58
 80083e0:	0800ac60 	.word	0x0800ac60
 80083e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80083e8:	429a      	cmp	r2, r3
 80083ea:	bfa8      	it	ge
 80083ec:	461a      	movge	r2, r3
 80083ee:	2a00      	cmp	r2, #0
 80083f0:	4691      	mov	r9, r2
 80083f2:	dc37      	bgt.n	8008464 <_printf_float+0x374>
 80083f4:	f04f 0b00 	mov.w	fp, #0
 80083f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083fc:	f104 021a 	add.w	r2, r4, #26
 8008400:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008402:	9305      	str	r3, [sp, #20]
 8008404:	eba3 0309 	sub.w	r3, r3, r9
 8008408:	455b      	cmp	r3, fp
 800840a:	dc33      	bgt.n	8008474 <_printf_float+0x384>
 800840c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008410:	429a      	cmp	r2, r3
 8008412:	db3b      	blt.n	800848c <_printf_float+0x39c>
 8008414:	6823      	ldr	r3, [r4, #0]
 8008416:	07da      	lsls	r2, r3, #31
 8008418:	d438      	bmi.n	800848c <_printf_float+0x39c>
 800841a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800841c:	9a05      	ldr	r2, [sp, #20]
 800841e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008420:	1a9a      	subs	r2, r3, r2
 8008422:	eba3 0901 	sub.w	r9, r3, r1
 8008426:	4591      	cmp	r9, r2
 8008428:	bfa8      	it	ge
 800842a:	4691      	movge	r9, r2
 800842c:	f1b9 0f00 	cmp.w	r9, #0
 8008430:	dc35      	bgt.n	800849e <_printf_float+0x3ae>
 8008432:	f04f 0800 	mov.w	r8, #0
 8008436:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800843a:	f104 0a1a 	add.w	sl, r4, #26
 800843e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008442:	1a9b      	subs	r3, r3, r2
 8008444:	eba3 0309 	sub.w	r3, r3, r9
 8008448:	4543      	cmp	r3, r8
 800844a:	f77f af79 	ble.w	8008340 <_printf_float+0x250>
 800844e:	2301      	movs	r3, #1
 8008450:	4652      	mov	r2, sl
 8008452:	4631      	mov	r1, r6
 8008454:	4628      	mov	r0, r5
 8008456:	47b8      	blx	r7
 8008458:	3001      	adds	r0, #1
 800845a:	f43f aeaa 	beq.w	80081b2 <_printf_float+0xc2>
 800845e:	f108 0801 	add.w	r8, r8, #1
 8008462:	e7ec      	b.n	800843e <_printf_float+0x34e>
 8008464:	4613      	mov	r3, r2
 8008466:	4631      	mov	r1, r6
 8008468:	4642      	mov	r2, r8
 800846a:	4628      	mov	r0, r5
 800846c:	47b8      	blx	r7
 800846e:	3001      	adds	r0, #1
 8008470:	d1c0      	bne.n	80083f4 <_printf_float+0x304>
 8008472:	e69e      	b.n	80081b2 <_printf_float+0xc2>
 8008474:	2301      	movs	r3, #1
 8008476:	4631      	mov	r1, r6
 8008478:	4628      	mov	r0, r5
 800847a:	9205      	str	r2, [sp, #20]
 800847c:	47b8      	blx	r7
 800847e:	3001      	adds	r0, #1
 8008480:	f43f ae97 	beq.w	80081b2 <_printf_float+0xc2>
 8008484:	9a05      	ldr	r2, [sp, #20]
 8008486:	f10b 0b01 	add.w	fp, fp, #1
 800848a:	e7b9      	b.n	8008400 <_printf_float+0x310>
 800848c:	ee18 3a10 	vmov	r3, s16
 8008490:	4652      	mov	r2, sl
 8008492:	4631      	mov	r1, r6
 8008494:	4628      	mov	r0, r5
 8008496:	47b8      	blx	r7
 8008498:	3001      	adds	r0, #1
 800849a:	d1be      	bne.n	800841a <_printf_float+0x32a>
 800849c:	e689      	b.n	80081b2 <_printf_float+0xc2>
 800849e:	9a05      	ldr	r2, [sp, #20]
 80084a0:	464b      	mov	r3, r9
 80084a2:	4442      	add	r2, r8
 80084a4:	4631      	mov	r1, r6
 80084a6:	4628      	mov	r0, r5
 80084a8:	47b8      	blx	r7
 80084aa:	3001      	adds	r0, #1
 80084ac:	d1c1      	bne.n	8008432 <_printf_float+0x342>
 80084ae:	e680      	b.n	80081b2 <_printf_float+0xc2>
 80084b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084b2:	2a01      	cmp	r2, #1
 80084b4:	dc01      	bgt.n	80084ba <_printf_float+0x3ca>
 80084b6:	07db      	lsls	r3, r3, #31
 80084b8:	d538      	bpl.n	800852c <_printf_float+0x43c>
 80084ba:	2301      	movs	r3, #1
 80084bc:	4642      	mov	r2, r8
 80084be:	4631      	mov	r1, r6
 80084c0:	4628      	mov	r0, r5
 80084c2:	47b8      	blx	r7
 80084c4:	3001      	adds	r0, #1
 80084c6:	f43f ae74 	beq.w	80081b2 <_printf_float+0xc2>
 80084ca:	ee18 3a10 	vmov	r3, s16
 80084ce:	4652      	mov	r2, sl
 80084d0:	4631      	mov	r1, r6
 80084d2:	4628      	mov	r0, r5
 80084d4:	47b8      	blx	r7
 80084d6:	3001      	adds	r0, #1
 80084d8:	f43f ae6b 	beq.w	80081b2 <_printf_float+0xc2>
 80084dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80084e0:	2200      	movs	r2, #0
 80084e2:	2300      	movs	r3, #0
 80084e4:	f7f8 fb18 	bl	8000b18 <__aeabi_dcmpeq>
 80084e8:	b9d8      	cbnz	r0, 8008522 <_printf_float+0x432>
 80084ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ec:	f108 0201 	add.w	r2, r8, #1
 80084f0:	3b01      	subs	r3, #1
 80084f2:	4631      	mov	r1, r6
 80084f4:	4628      	mov	r0, r5
 80084f6:	47b8      	blx	r7
 80084f8:	3001      	adds	r0, #1
 80084fa:	d10e      	bne.n	800851a <_printf_float+0x42a>
 80084fc:	e659      	b.n	80081b2 <_printf_float+0xc2>
 80084fe:	2301      	movs	r3, #1
 8008500:	4652      	mov	r2, sl
 8008502:	4631      	mov	r1, r6
 8008504:	4628      	mov	r0, r5
 8008506:	47b8      	blx	r7
 8008508:	3001      	adds	r0, #1
 800850a:	f43f ae52 	beq.w	80081b2 <_printf_float+0xc2>
 800850e:	f108 0801 	add.w	r8, r8, #1
 8008512:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008514:	3b01      	subs	r3, #1
 8008516:	4543      	cmp	r3, r8
 8008518:	dcf1      	bgt.n	80084fe <_printf_float+0x40e>
 800851a:	464b      	mov	r3, r9
 800851c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008520:	e6dc      	b.n	80082dc <_printf_float+0x1ec>
 8008522:	f04f 0800 	mov.w	r8, #0
 8008526:	f104 0a1a 	add.w	sl, r4, #26
 800852a:	e7f2      	b.n	8008512 <_printf_float+0x422>
 800852c:	2301      	movs	r3, #1
 800852e:	4642      	mov	r2, r8
 8008530:	e7df      	b.n	80084f2 <_printf_float+0x402>
 8008532:	2301      	movs	r3, #1
 8008534:	464a      	mov	r2, r9
 8008536:	4631      	mov	r1, r6
 8008538:	4628      	mov	r0, r5
 800853a:	47b8      	blx	r7
 800853c:	3001      	adds	r0, #1
 800853e:	f43f ae38 	beq.w	80081b2 <_printf_float+0xc2>
 8008542:	f108 0801 	add.w	r8, r8, #1
 8008546:	68e3      	ldr	r3, [r4, #12]
 8008548:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800854a:	1a5b      	subs	r3, r3, r1
 800854c:	4543      	cmp	r3, r8
 800854e:	dcf0      	bgt.n	8008532 <_printf_float+0x442>
 8008550:	e6fa      	b.n	8008348 <_printf_float+0x258>
 8008552:	f04f 0800 	mov.w	r8, #0
 8008556:	f104 0919 	add.w	r9, r4, #25
 800855a:	e7f4      	b.n	8008546 <_printf_float+0x456>

0800855c <_printf_common>:
 800855c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008560:	4616      	mov	r6, r2
 8008562:	4699      	mov	r9, r3
 8008564:	688a      	ldr	r2, [r1, #8]
 8008566:	690b      	ldr	r3, [r1, #16]
 8008568:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800856c:	4293      	cmp	r3, r2
 800856e:	bfb8      	it	lt
 8008570:	4613      	movlt	r3, r2
 8008572:	6033      	str	r3, [r6, #0]
 8008574:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008578:	4607      	mov	r7, r0
 800857a:	460c      	mov	r4, r1
 800857c:	b10a      	cbz	r2, 8008582 <_printf_common+0x26>
 800857e:	3301      	adds	r3, #1
 8008580:	6033      	str	r3, [r6, #0]
 8008582:	6823      	ldr	r3, [r4, #0]
 8008584:	0699      	lsls	r1, r3, #26
 8008586:	bf42      	ittt	mi
 8008588:	6833      	ldrmi	r3, [r6, #0]
 800858a:	3302      	addmi	r3, #2
 800858c:	6033      	strmi	r3, [r6, #0]
 800858e:	6825      	ldr	r5, [r4, #0]
 8008590:	f015 0506 	ands.w	r5, r5, #6
 8008594:	d106      	bne.n	80085a4 <_printf_common+0x48>
 8008596:	f104 0a19 	add.w	sl, r4, #25
 800859a:	68e3      	ldr	r3, [r4, #12]
 800859c:	6832      	ldr	r2, [r6, #0]
 800859e:	1a9b      	subs	r3, r3, r2
 80085a0:	42ab      	cmp	r3, r5
 80085a2:	dc26      	bgt.n	80085f2 <_printf_common+0x96>
 80085a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80085a8:	1e13      	subs	r3, r2, #0
 80085aa:	6822      	ldr	r2, [r4, #0]
 80085ac:	bf18      	it	ne
 80085ae:	2301      	movne	r3, #1
 80085b0:	0692      	lsls	r2, r2, #26
 80085b2:	d42b      	bmi.n	800860c <_printf_common+0xb0>
 80085b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80085b8:	4649      	mov	r1, r9
 80085ba:	4638      	mov	r0, r7
 80085bc:	47c0      	blx	r8
 80085be:	3001      	adds	r0, #1
 80085c0:	d01e      	beq.n	8008600 <_printf_common+0xa4>
 80085c2:	6823      	ldr	r3, [r4, #0]
 80085c4:	68e5      	ldr	r5, [r4, #12]
 80085c6:	6832      	ldr	r2, [r6, #0]
 80085c8:	f003 0306 	and.w	r3, r3, #6
 80085cc:	2b04      	cmp	r3, #4
 80085ce:	bf08      	it	eq
 80085d0:	1aad      	subeq	r5, r5, r2
 80085d2:	68a3      	ldr	r3, [r4, #8]
 80085d4:	6922      	ldr	r2, [r4, #16]
 80085d6:	bf0c      	ite	eq
 80085d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085dc:	2500      	movne	r5, #0
 80085de:	4293      	cmp	r3, r2
 80085e0:	bfc4      	itt	gt
 80085e2:	1a9b      	subgt	r3, r3, r2
 80085e4:	18ed      	addgt	r5, r5, r3
 80085e6:	2600      	movs	r6, #0
 80085e8:	341a      	adds	r4, #26
 80085ea:	42b5      	cmp	r5, r6
 80085ec:	d11a      	bne.n	8008624 <_printf_common+0xc8>
 80085ee:	2000      	movs	r0, #0
 80085f0:	e008      	b.n	8008604 <_printf_common+0xa8>
 80085f2:	2301      	movs	r3, #1
 80085f4:	4652      	mov	r2, sl
 80085f6:	4649      	mov	r1, r9
 80085f8:	4638      	mov	r0, r7
 80085fa:	47c0      	blx	r8
 80085fc:	3001      	adds	r0, #1
 80085fe:	d103      	bne.n	8008608 <_printf_common+0xac>
 8008600:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008608:	3501      	adds	r5, #1
 800860a:	e7c6      	b.n	800859a <_printf_common+0x3e>
 800860c:	18e1      	adds	r1, r4, r3
 800860e:	1c5a      	adds	r2, r3, #1
 8008610:	2030      	movs	r0, #48	; 0x30
 8008612:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008616:	4422      	add	r2, r4
 8008618:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800861c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008620:	3302      	adds	r3, #2
 8008622:	e7c7      	b.n	80085b4 <_printf_common+0x58>
 8008624:	2301      	movs	r3, #1
 8008626:	4622      	mov	r2, r4
 8008628:	4649      	mov	r1, r9
 800862a:	4638      	mov	r0, r7
 800862c:	47c0      	blx	r8
 800862e:	3001      	adds	r0, #1
 8008630:	d0e6      	beq.n	8008600 <_printf_common+0xa4>
 8008632:	3601      	adds	r6, #1
 8008634:	e7d9      	b.n	80085ea <_printf_common+0x8e>
	...

08008638 <_printf_i>:
 8008638:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800863c:	7e0f      	ldrb	r7, [r1, #24]
 800863e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008640:	2f78      	cmp	r7, #120	; 0x78
 8008642:	4691      	mov	r9, r2
 8008644:	4680      	mov	r8, r0
 8008646:	460c      	mov	r4, r1
 8008648:	469a      	mov	sl, r3
 800864a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800864e:	d807      	bhi.n	8008660 <_printf_i+0x28>
 8008650:	2f62      	cmp	r7, #98	; 0x62
 8008652:	d80a      	bhi.n	800866a <_printf_i+0x32>
 8008654:	2f00      	cmp	r7, #0
 8008656:	f000 80d8 	beq.w	800880a <_printf_i+0x1d2>
 800865a:	2f58      	cmp	r7, #88	; 0x58
 800865c:	f000 80a3 	beq.w	80087a6 <_printf_i+0x16e>
 8008660:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008664:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008668:	e03a      	b.n	80086e0 <_printf_i+0xa8>
 800866a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800866e:	2b15      	cmp	r3, #21
 8008670:	d8f6      	bhi.n	8008660 <_printf_i+0x28>
 8008672:	a101      	add	r1, pc, #4	; (adr r1, 8008678 <_printf_i+0x40>)
 8008674:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008678:	080086d1 	.word	0x080086d1
 800867c:	080086e5 	.word	0x080086e5
 8008680:	08008661 	.word	0x08008661
 8008684:	08008661 	.word	0x08008661
 8008688:	08008661 	.word	0x08008661
 800868c:	08008661 	.word	0x08008661
 8008690:	080086e5 	.word	0x080086e5
 8008694:	08008661 	.word	0x08008661
 8008698:	08008661 	.word	0x08008661
 800869c:	08008661 	.word	0x08008661
 80086a0:	08008661 	.word	0x08008661
 80086a4:	080087f1 	.word	0x080087f1
 80086a8:	08008715 	.word	0x08008715
 80086ac:	080087d3 	.word	0x080087d3
 80086b0:	08008661 	.word	0x08008661
 80086b4:	08008661 	.word	0x08008661
 80086b8:	08008813 	.word	0x08008813
 80086bc:	08008661 	.word	0x08008661
 80086c0:	08008715 	.word	0x08008715
 80086c4:	08008661 	.word	0x08008661
 80086c8:	08008661 	.word	0x08008661
 80086cc:	080087db 	.word	0x080087db
 80086d0:	682b      	ldr	r3, [r5, #0]
 80086d2:	1d1a      	adds	r2, r3, #4
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	602a      	str	r2, [r5, #0]
 80086d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80086e0:	2301      	movs	r3, #1
 80086e2:	e0a3      	b.n	800882c <_printf_i+0x1f4>
 80086e4:	6820      	ldr	r0, [r4, #0]
 80086e6:	6829      	ldr	r1, [r5, #0]
 80086e8:	0606      	lsls	r6, r0, #24
 80086ea:	f101 0304 	add.w	r3, r1, #4
 80086ee:	d50a      	bpl.n	8008706 <_printf_i+0xce>
 80086f0:	680e      	ldr	r6, [r1, #0]
 80086f2:	602b      	str	r3, [r5, #0]
 80086f4:	2e00      	cmp	r6, #0
 80086f6:	da03      	bge.n	8008700 <_printf_i+0xc8>
 80086f8:	232d      	movs	r3, #45	; 0x2d
 80086fa:	4276      	negs	r6, r6
 80086fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008700:	485e      	ldr	r0, [pc, #376]	; (800887c <_printf_i+0x244>)
 8008702:	230a      	movs	r3, #10
 8008704:	e019      	b.n	800873a <_printf_i+0x102>
 8008706:	680e      	ldr	r6, [r1, #0]
 8008708:	602b      	str	r3, [r5, #0]
 800870a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800870e:	bf18      	it	ne
 8008710:	b236      	sxthne	r6, r6
 8008712:	e7ef      	b.n	80086f4 <_printf_i+0xbc>
 8008714:	682b      	ldr	r3, [r5, #0]
 8008716:	6820      	ldr	r0, [r4, #0]
 8008718:	1d19      	adds	r1, r3, #4
 800871a:	6029      	str	r1, [r5, #0]
 800871c:	0601      	lsls	r1, r0, #24
 800871e:	d501      	bpl.n	8008724 <_printf_i+0xec>
 8008720:	681e      	ldr	r6, [r3, #0]
 8008722:	e002      	b.n	800872a <_printf_i+0xf2>
 8008724:	0646      	lsls	r6, r0, #25
 8008726:	d5fb      	bpl.n	8008720 <_printf_i+0xe8>
 8008728:	881e      	ldrh	r6, [r3, #0]
 800872a:	4854      	ldr	r0, [pc, #336]	; (800887c <_printf_i+0x244>)
 800872c:	2f6f      	cmp	r7, #111	; 0x6f
 800872e:	bf0c      	ite	eq
 8008730:	2308      	moveq	r3, #8
 8008732:	230a      	movne	r3, #10
 8008734:	2100      	movs	r1, #0
 8008736:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800873a:	6865      	ldr	r5, [r4, #4]
 800873c:	60a5      	str	r5, [r4, #8]
 800873e:	2d00      	cmp	r5, #0
 8008740:	bfa2      	ittt	ge
 8008742:	6821      	ldrge	r1, [r4, #0]
 8008744:	f021 0104 	bicge.w	r1, r1, #4
 8008748:	6021      	strge	r1, [r4, #0]
 800874a:	b90e      	cbnz	r6, 8008750 <_printf_i+0x118>
 800874c:	2d00      	cmp	r5, #0
 800874e:	d04d      	beq.n	80087ec <_printf_i+0x1b4>
 8008750:	4615      	mov	r5, r2
 8008752:	fbb6 f1f3 	udiv	r1, r6, r3
 8008756:	fb03 6711 	mls	r7, r3, r1, r6
 800875a:	5dc7      	ldrb	r7, [r0, r7]
 800875c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008760:	4637      	mov	r7, r6
 8008762:	42bb      	cmp	r3, r7
 8008764:	460e      	mov	r6, r1
 8008766:	d9f4      	bls.n	8008752 <_printf_i+0x11a>
 8008768:	2b08      	cmp	r3, #8
 800876a:	d10b      	bne.n	8008784 <_printf_i+0x14c>
 800876c:	6823      	ldr	r3, [r4, #0]
 800876e:	07de      	lsls	r6, r3, #31
 8008770:	d508      	bpl.n	8008784 <_printf_i+0x14c>
 8008772:	6923      	ldr	r3, [r4, #16]
 8008774:	6861      	ldr	r1, [r4, #4]
 8008776:	4299      	cmp	r1, r3
 8008778:	bfde      	ittt	le
 800877a:	2330      	movle	r3, #48	; 0x30
 800877c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008780:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008784:	1b52      	subs	r2, r2, r5
 8008786:	6122      	str	r2, [r4, #16]
 8008788:	f8cd a000 	str.w	sl, [sp]
 800878c:	464b      	mov	r3, r9
 800878e:	aa03      	add	r2, sp, #12
 8008790:	4621      	mov	r1, r4
 8008792:	4640      	mov	r0, r8
 8008794:	f7ff fee2 	bl	800855c <_printf_common>
 8008798:	3001      	adds	r0, #1
 800879a:	d14c      	bne.n	8008836 <_printf_i+0x1fe>
 800879c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80087a0:	b004      	add	sp, #16
 80087a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087a6:	4835      	ldr	r0, [pc, #212]	; (800887c <_printf_i+0x244>)
 80087a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80087ac:	6829      	ldr	r1, [r5, #0]
 80087ae:	6823      	ldr	r3, [r4, #0]
 80087b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80087b4:	6029      	str	r1, [r5, #0]
 80087b6:	061d      	lsls	r5, r3, #24
 80087b8:	d514      	bpl.n	80087e4 <_printf_i+0x1ac>
 80087ba:	07df      	lsls	r7, r3, #31
 80087bc:	bf44      	itt	mi
 80087be:	f043 0320 	orrmi.w	r3, r3, #32
 80087c2:	6023      	strmi	r3, [r4, #0]
 80087c4:	b91e      	cbnz	r6, 80087ce <_printf_i+0x196>
 80087c6:	6823      	ldr	r3, [r4, #0]
 80087c8:	f023 0320 	bic.w	r3, r3, #32
 80087cc:	6023      	str	r3, [r4, #0]
 80087ce:	2310      	movs	r3, #16
 80087d0:	e7b0      	b.n	8008734 <_printf_i+0xfc>
 80087d2:	6823      	ldr	r3, [r4, #0]
 80087d4:	f043 0320 	orr.w	r3, r3, #32
 80087d8:	6023      	str	r3, [r4, #0]
 80087da:	2378      	movs	r3, #120	; 0x78
 80087dc:	4828      	ldr	r0, [pc, #160]	; (8008880 <_printf_i+0x248>)
 80087de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80087e2:	e7e3      	b.n	80087ac <_printf_i+0x174>
 80087e4:	0659      	lsls	r1, r3, #25
 80087e6:	bf48      	it	mi
 80087e8:	b2b6      	uxthmi	r6, r6
 80087ea:	e7e6      	b.n	80087ba <_printf_i+0x182>
 80087ec:	4615      	mov	r5, r2
 80087ee:	e7bb      	b.n	8008768 <_printf_i+0x130>
 80087f0:	682b      	ldr	r3, [r5, #0]
 80087f2:	6826      	ldr	r6, [r4, #0]
 80087f4:	6961      	ldr	r1, [r4, #20]
 80087f6:	1d18      	adds	r0, r3, #4
 80087f8:	6028      	str	r0, [r5, #0]
 80087fa:	0635      	lsls	r5, r6, #24
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	d501      	bpl.n	8008804 <_printf_i+0x1cc>
 8008800:	6019      	str	r1, [r3, #0]
 8008802:	e002      	b.n	800880a <_printf_i+0x1d2>
 8008804:	0670      	lsls	r0, r6, #25
 8008806:	d5fb      	bpl.n	8008800 <_printf_i+0x1c8>
 8008808:	8019      	strh	r1, [r3, #0]
 800880a:	2300      	movs	r3, #0
 800880c:	6123      	str	r3, [r4, #16]
 800880e:	4615      	mov	r5, r2
 8008810:	e7ba      	b.n	8008788 <_printf_i+0x150>
 8008812:	682b      	ldr	r3, [r5, #0]
 8008814:	1d1a      	adds	r2, r3, #4
 8008816:	602a      	str	r2, [r5, #0]
 8008818:	681d      	ldr	r5, [r3, #0]
 800881a:	6862      	ldr	r2, [r4, #4]
 800881c:	2100      	movs	r1, #0
 800881e:	4628      	mov	r0, r5
 8008820:	f7f7 fd06 	bl	8000230 <memchr>
 8008824:	b108      	cbz	r0, 800882a <_printf_i+0x1f2>
 8008826:	1b40      	subs	r0, r0, r5
 8008828:	6060      	str	r0, [r4, #4]
 800882a:	6863      	ldr	r3, [r4, #4]
 800882c:	6123      	str	r3, [r4, #16]
 800882e:	2300      	movs	r3, #0
 8008830:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008834:	e7a8      	b.n	8008788 <_printf_i+0x150>
 8008836:	6923      	ldr	r3, [r4, #16]
 8008838:	462a      	mov	r2, r5
 800883a:	4649      	mov	r1, r9
 800883c:	4640      	mov	r0, r8
 800883e:	47d0      	blx	sl
 8008840:	3001      	adds	r0, #1
 8008842:	d0ab      	beq.n	800879c <_printf_i+0x164>
 8008844:	6823      	ldr	r3, [r4, #0]
 8008846:	079b      	lsls	r3, r3, #30
 8008848:	d413      	bmi.n	8008872 <_printf_i+0x23a>
 800884a:	68e0      	ldr	r0, [r4, #12]
 800884c:	9b03      	ldr	r3, [sp, #12]
 800884e:	4298      	cmp	r0, r3
 8008850:	bfb8      	it	lt
 8008852:	4618      	movlt	r0, r3
 8008854:	e7a4      	b.n	80087a0 <_printf_i+0x168>
 8008856:	2301      	movs	r3, #1
 8008858:	4632      	mov	r2, r6
 800885a:	4649      	mov	r1, r9
 800885c:	4640      	mov	r0, r8
 800885e:	47d0      	blx	sl
 8008860:	3001      	adds	r0, #1
 8008862:	d09b      	beq.n	800879c <_printf_i+0x164>
 8008864:	3501      	adds	r5, #1
 8008866:	68e3      	ldr	r3, [r4, #12]
 8008868:	9903      	ldr	r1, [sp, #12]
 800886a:	1a5b      	subs	r3, r3, r1
 800886c:	42ab      	cmp	r3, r5
 800886e:	dcf2      	bgt.n	8008856 <_printf_i+0x21e>
 8008870:	e7eb      	b.n	800884a <_printf_i+0x212>
 8008872:	2500      	movs	r5, #0
 8008874:	f104 0619 	add.w	r6, r4, #25
 8008878:	e7f5      	b.n	8008866 <_printf_i+0x22e>
 800887a:	bf00      	nop
 800887c:	0800ac62 	.word	0x0800ac62
 8008880:	0800ac73 	.word	0x0800ac73

08008884 <iprintf>:
 8008884:	b40f      	push	{r0, r1, r2, r3}
 8008886:	4b0a      	ldr	r3, [pc, #40]	; (80088b0 <iprintf+0x2c>)
 8008888:	b513      	push	{r0, r1, r4, lr}
 800888a:	681c      	ldr	r4, [r3, #0]
 800888c:	b124      	cbz	r4, 8008898 <iprintf+0x14>
 800888e:	69a3      	ldr	r3, [r4, #24]
 8008890:	b913      	cbnz	r3, 8008898 <iprintf+0x14>
 8008892:	4620      	mov	r0, r4
 8008894:	f001 f8d8 	bl	8009a48 <__sinit>
 8008898:	ab05      	add	r3, sp, #20
 800889a:	9a04      	ldr	r2, [sp, #16]
 800889c:	68a1      	ldr	r1, [r4, #8]
 800889e:	9301      	str	r3, [sp, #4]
 80088a0:	4620      	mov	r0, r4
 80088a2:	f001 fe95 	bl	800a5d0 <_vfiprintf_r>
 80088a6:	b002      	add	sp, #8
 80088a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088ac:	b004      	add	sp, #16
 80088ae:	4770      	bx	lr
 80088b0:	20000014 	.word	0x20000014

080088b4 <_puts_r>:
 80088b4:	b570      	push	{r4, r5, r6, lr}
 80088b6:	460e      	mov	r6, r1
 80088b8:	4605      	mov	r5, r0
 80088ba:	b118      	cbz	r0, 80088c4 <_puts_r+0x10>
 80088bc:	6983      	ldr	r3, [r0, #24]
 80088be:	b90b      	cbnz	r3, 80088c4 <_puts_r+0x10>
 80088c0:	f001 f8c2 	bl	8009a48 <__sinit>
 80088c4:	69ab      	ldr	r3, [r5, #24]
 80088c6:	68ac      	ldr	r4, [r5, #8]
 80088c8:	b913      	cbnz	r3, 80088d0 <_puts_r+0x1c>
 80088ca:	4628      	mov	r0, r5
 80088cc:	f001 f8bc 	bl	8009a48 <__sinit>
 80088d0:	4b2c      	ldr	r3, [pc, #176]	; (8008984 <_puts_r+0xd0>)
 80088d2:	429c      	cmp	r4, r3
 80088d4:	d120      	bne.n	8008918 <_puts_r+0x64>
 80088d6:	686c      	ldr	r4, [r5, #4]
 80088d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80088da:	07db      	lsls	r3, r3, #31
 80088dc:	d405      	bmi.n	80088ea <_puts_r+0x36>
 80088de:	89a3      	ldrh	r3, [r4, #12]
 80088e0:	0598      	lsls	r0, r3, #22
 80088e2:	d402      	bmi.n	80088ea <_puts_r+0x36>
 80088e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088e6:	f001 f952 	bl	8009b8e <__retarget_lock_acquire_recursive>
 80088ea:	89a3      	ldrh	r3, [r4, #12]
 80088ec:	0719      	lsls	r1, r3, #28
 80088ee:	d51d      	bpl.n	800892c <_puts_r+0x78>
 80088f0:	6923      	ldr	r3, [r4, #16]
 80088f2:	b1db      	cbz	r3, 800892c <_puts_r+0x78>
 80088f4:	3e01      	subs	r6, #1
 80088f6:	68a3      	ldr	r3, [r4, #8]
 80088f8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80088fc:	3b01      	subs	r3, #1
 80088fe:	60a3      	str	r3, [r4, #8]
 8008900:	bb39      	cbnz	r1, 8008952 <_puts_r+0x9e>
 8008902:	2b00      	cmp	r3, #0
 8008904:	da38      	bge.n	8008978 <_puts_r+0xc4>
 8008906:	4622      	mov	r2, r4
 8008908:	210a      	movs	r1, #10
 800890a:	4628      	mov	r0, r5
 800890c:	f000 f848 	bl	80089a0 <__swbuf_r>
 8008910:	3001      	adds	r0, #1
 8008912:	d011      	beq.n	8008938 <_puts_r+0x84>
 8008914:	250a      	movs	r5, #10
 8008916:	e011      	b.n	800893c <_puts_r+0x88>
 8008918:	4b1b      	ldr	r3, [pc, #108]	; (8008988 <_puts_r+0xd4>)
 800891a:	429c      	cmp	r4, r3
 800891c:	d101      	bne.n	8008922 <_puts_r+0x6e>
 800891e:	68ac      	ldr	r4, [r5, #8]
 8008920:	e7da      	b.n	80088d8 <_puts_r+0x24>
 8008922:	4b1a      	ldr	r3, [pc, #104]	; (800898c <_puts_r+0xd8>)
 8008924:	429c      	cmp	r4, r3
 8008926:	bf08      	it	eq
 8008928:	68ec      	ldreq	r4, [r5, #12]
 800892a:	e7d5      	b.n	80088d8 <_puts_r+0x24>
 800892c:	4621      	mov	r1, r4
 800892e:	4628      	mov	r0, r5
 8008930:	f000 f888 	bl	8008a44 <__swsetup_r>
 8008934:	2800      	cmp	r0, #0
 8008936:	d0dd      	beq.n	80088f4 <_puts_r+0x40>
 8008938:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800893c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800893e:	07da      	lsls	r2, r3, #31
 8008940:	d405      	bmi.n	800894e <_puts_r+0x9a>
 8008942:	89a3      	ldrh	r3, [r4, #12]
 8008944:	059b      	lsls	r3, r3, #22
 8008946:	d402      	bmi.n	800894e <_puts_r+0x9a>
 8008948:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800894a:	f001 f921 	bl	8009b90 <__retarget_lock_release_recursive>
 800894e:	4628      	mov	r0, r5
 8008950:	bd70      	pop	{r4, r5, r6, pc}
 8008952:	2b00      	cmp	r3, #0
 8008954:	da04      	bge.n	8008960 <_puts_r+0xac>
 8008956:	69a2      	ldr	r2, [r4, #24]
 8008958:	429a      	cmp	r2, r3
 800895a:	dc06      	bgt.n	800896a <_puts_r+0xb6>
 800895c:	290a      	cmp	r1, #10
 800895e:	d004      	beq.n	800896a <_puts_r+0xb6>
 8008960:	6823      	ldr	r3, [r4, #0]
 8008962:	1c5a      	adds	r2, r3, #1
 8008964:	6022      	str	r2, [r4, #0]
 8008966:	7019      	strb	r1, [r3, #0]
 8008968:	e7c5      	b.n	80088f6 <_puts_r+0x42>
 800896a:	4622      	mov	r2, r4
 800896c:	4628      	mov	r0, r5
 800896e:	f000 f817 	bl	80089a0 <__swbuf_r>
 8008972:	3001      	adds	r0, #1
 8008974:	d1bf      	bne.n	80088f6 <_puts_r+0x42>
 8008976:	e7df      	b.n	8008938 <_puts_r+0x84>
 8008978:	6823      	ldr	r3, [r4, #0]
 800897a:	250a      	movs	r5, #10
 800897c:	1c5a      	adds	r2, r3, #1
 800897e:	6022      	str	r2, [r4, #0]
 8008980:	701d      	strb	r5, [r3, #0]
 8008982:	e7db      	b.n	800893c <_puts_r+0x88>
 8008984:	0800ad34 	.word	0x0800ad34
 8008988:	0800ad54 	.word	0x0800ad54
 800898c:	0800ad14 	.word	0x0800ad14

08008990 <puts>:
 8008990:	4b02      	ldr	r3, [pc, #8]	; (800899c <puts+0xc>)
 8008992:	4601      	mov	r1, r0
 8008994:	6818      	ldr	r0, [r3, #0]
 8008996:	f7ff bf8d 	b.w	80088b4 <_puts_r>
 800899a:	bf00      	nop
 800899c:	20000014 	.word	0x20000014

080089a0 <__swbuf_r>:
 80089a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089a2:	460e      	mov	r6, r1
 80089a4:	4614      	mov	r4, r2
 80089a6:	4605      	mov	r5, r0
 80089a8:	b118      	cbz	r0, 80089b2 <__swbuf_r+0x12>
 80089aa:	6983      	ldr	r3, [r0, #24]
 80089ac:	b90b      	cbnz	r3, 80089b2 <__swbuf_r+0x12>
 80089ae:	f001 f84b 	bl	8009a48 <__sinit>
 80089b2:	4b21      	ldr	r3, [pc, #132]	; (8008a38 <__swbuf_r+0x98>)
 80089b4:	429c      	cmp	r4, r3
 80089b6:	d12b      	bne.n	8008a10 <__swbuf_r+0x70>
 80089b8:	686c      	ldr	r4, [r5, #4]
 80089ba:	69a3      	ldr	r3, [r4, #24]
 80089bc:	60a3      	str	r3, [r4, #8]
 80089be:	89a3      	ldrh	r3, [r4, #12]
 80089c0:	071a      	lsls	r2, r3, #28
 80089c2:	d52f      	bpl.n	8008a24 <__swbuf_r+0x84>
 80089c4:	6923      	ldr	r3, [r4, #16]
 80089c6:	b36b      	cbz	r3, 8008a24 <__swbuf_r+0x84>
 80089c8:	6923      	ldr	r3, [r4, #16]
 80089ca:	6820      	ldr	r0, [r4, #0]
 80089cc:	1ac0      	subs	r0, r0, r3
 80089ce:	6963      	ldr	r3, [r4, #20]
 80089d0:	b2f6      	uxtb	r6, r6
 80089d2:	4283      	cmp	r3, r0
 80089d4:	4637      	mov	r7, r6
 80089d6:	dc04      	bgt.n	80089e2 <__swbuf_r+0x42>
 80089d8:	4621      	mov	r1, r4
 80089da:	4628      	mov	r0, r5
 80089dc:	f000 ffa0 	bl	8009920 <_fflush_r>
 80089e0:	bb30      	cbnz	r0, 8008a30 <__swbuf_r+0x90>
 80089e2:	68a3      	ldr	r3, [r4, #8]
 80089e4:	3b01      	subs	r3, #1
 80089e6:	60a3      	str	r3, [r4, #8]
 80089e8:	6823      	ldr	r3, [r4, #0]
 80089ea:	1c5a      	adds	r2, r3, #1
 80089ec:	6022      	str	r2, [r4, #0]
 80089ee:	701e      	strb	r6, [r3, #0]
 80089f0:	6963      	ldr	r3, [r4, #20]
 80089f2:	3001      	adds	r0, #1
 80089f4:	4283      	cmp	r3, r0
 80089f6:	d004      	beq.n	8008a02 <__swbuf_r+0x62>
 80089f8:	89a3      	ldrh	r3, [r4, #12]
 80089fa:	07db      	lsls	r3, r3, #31
 80089fc:	d506      	bpl.n	8008a0c <__swbuf_r+0x6c>
 80089fe:	2e0a      	cmp	r6, #10
 8008a00:	d104      	bne.n	8008a0c <__swbuf_r+0x6c>
 8008a02:	4621      	mov	r1, r4
 8008a04:	4628      	mov	r0, r5
 8008a06:	f000 ff8b 	bl	8009920 <_fflush_r>
 8008a0a:	b988      	cbnz	r0, 8008a30 <__swbuf_r+0x90>
 8008a0c:	4638      	mov	r0, r7
 8008a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a10:	4b0a      	ldr	r3, [pc, #40]	; (8008a3c <__swbuf_r+0x9c>)
 8008a12:	429c      	cmp	r4, r3
 8008a14:	d101      	bne.n	8008a1a <__swbuf_r+0x7a>
 8008a16:	68ac      	ldr	r4, [r5, #8]
 8008a18:	e7cf      	b.n	80089ba <__swbuf_r+0x1a>
 8008a1a:	4b09      	ldr	r3, [pc, #36]	; (8008a40 <__swbuf_r+0xa0>)
 8008a1c:	429c      	cmp	r4, r3
 8008a1e:	bf08      	it	eq
 8008a20:	68ec      	ldreq	r4, [r5, #12]
 8008a22:	e7ca      	b.n	80089ba <__swbuf_r+0x1a>
 8008a24:	4621      	mov	r1, r4
 8008a26:	4628      	mov	r0, r5
 8008a28:	f000 f80c 	bl	8008a44 <__swsetup_r>
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	d0cb      	beq.n	80089c8 <__swbuf_r+0x28>
 8008a30:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008a34:	e7ea      	b.n	8008a0c <__swbuf_r+0x6c>
 8008a36:	bf00      	nop
 8008a38:	0800ad34 	.word	0x0800ad34
 8008a3c:	0800ad54 	.word	0x0800ad54
 8008a40:	0800ad14 	.word	0x0800ad14

08008a44 <__swsetup_r>:
 8008a44:	4b32      	ldr	r3, [pc, #200]	; (8008b10 <__swsetup_r+0xcc>)
 8008a46:	b570      	push	{r4, r5, r6, lr}
 8008a48:	681d      	ldr	r5, [r3, #0]
 8008a4a:	4606      	mov	r6, r0
 8008a4c:	460c      	mov	r4, r1
 8008a4e:	b125      	cbz	r5, 8008a5a <__swsetup_r+0x16>
 8008a50:	69ab      	ldr	r3, [r5, #24]
 8008a52:	b913      	cbnz	r3, 8008a5a <__swsetup_r+0x16>
 8008a54:	4628      	mov	r0, r5
 8008a56:	f000 fff7 	bl	8009a48 <__sinit>
 8008a5a:	4b2e      	ldr	r3, [pc, #184]	; (8008b14 <__swsetup_r+0xd0>)
 8008a5c:	429c      	cmp	r4, r3
 8008a5e:	d10f      	bne.n	8008a80 <__swsetup_r+0x3c>
 8008a60:	686c      	ldr	r4, [r5, #4]
 8008a62:	89a3      	ldrh	r3, [r4, #12]
 8008a64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a68:	0719      	lsls	r1, r3, #28
 8008a6a:	d42c      	bmi.n	8008ac6 <__swsetup_r+0x82>
 8008a6c:	06dd      	lsls	r5, r3, #27
 8008a6e:	d411      	bmi.n	8008a94 <__swsetup_r+0x50>
 8008a70:	2309      	movs	r3, #9
 8008a72:	6033      	str	r3, [r6, #0]
 8008a74:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008a78:	81a3      	strh	r3, [r4, #12]
 8008a7a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a7e:	e03e      	b.n	8008afe <__swsetup_r+0xba>
 8008a80:	4b25      	ldr	r3, [pc, #148]	; (8008b18 <__swsetup_r+0xd4>)
 8008a82:	429c      	cmp	r4, r3
 8008a84:	d101      	bne.n	8008a8a <__swsetup_r+0x46>
 8008a86:	68ac      	ldr	r4, [r5, #8]
 8008a88:	e7eb      	b.n	8008a62 <__swsetup_r+0x1e>
 8008a8a:	4b24      	ldr	r3, [pc, #144]	; (8008b1c <__swsetup_r+0xd8>)
 8008a8c:	429c      	cmp	r4, r3
 8008a8e:	bf08      	it	eq
 8008a90:	68ec      	ldreq	r4, [r5, #12]
 8008a92:	e7e6      	b.n	8008a62 <__swsetup_r+0x1e>
 8008a94:	0758      	lsls	r0, r3, #29
 8008a96:	d512      	bpl.n	8008abe <__swsetup_r+0x7a>
 8008a98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a9a:	b141      	cbz	r1, 8008aae <__swsetup_r+0x6a>
 8008a9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008aa0:	4299      	cmp	r1, r3
 8008aa2:	d002      	beq.n	8008aaa <__swsetup_r+0x66>
 8008aa4:	4630      	mov	r0, r6
 8008aa6:	f001 fc89 	bl	800a3bc <_free_r>
 8008aaa:	2300      	movs	r3, #0
 8008aac:	6363      	str	r3, [r4, #52]	; 0x34
 8008aae:	89a3      	ldrh	r3, [r4, #12]
 8008ab0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008ab4:	81a3      	strh	r3, [r4, #12]
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	6063      	str	r3, [r4, #4]
 8008aba:	6923      	ldr	r3, [r4, #16]
 8008abc:	6023      	str	r3, [r4, #0]
 8008abe:	89a3      	ldrh	r3, [r4, #12]
 8008ac0:	f043 0308 	orr.w	r3, r3, #8
 8008ac4:	81a3      	strh	r3, [r4, #12]
 8008ac6:	6923      	ldr	r3, [r4, #16]
 8008ac8:	b94b      	cbnz	r3, 8008ade <__swsetup_r+0x9a>
 8008aca:	89a3      	ldrh	r3, [r4, #12]
 8008acc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ad0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ad4:	d003      	beq.n	8008ade <__swsetup_r+0x9a>
 8008ad6:	4621      	mov	r1, r4
 8008ad8:	4630      	mov	r0, r6
 8008ada:	f001 f87f 	bl	8009bdc <__smakebuf_r>
 8008ade:	89a0      	ldrh	r0, [r4, #12]
 8008ae0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ae4:	f010 0301 	ands.w	r3, r0, #1
 8008ae8:	d00a      	beq.n	8008b00 <__swsetup_r+0xbc>
 8008aea:	2300      	movs	r3, #0
 8008aec:	60a3      	str	r3, [r4, #8]
 8008aee:	6963      	ldr	r3, [r4, #20]
 8008af0:	425b      	negs	r3, r3
 8008af2:	61a3      	str	r3, [r4, #24]
 8008af4:	6923      	ldr	r3, [r4, #16]
 8008af6:	b943      	cbnz	r3, 8008b0a <__swsetup_r+0xc6>
 8008af8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008afc:	d1ba      	bne.n	8008a74 <__swsetup_r+0x30>
 8008afe:	bd70      	pop	{r4, r5, r6, pc}
 8008b00:	0781      	lsls	r1, r0, #30
 8008b02:	bf58      	it	pl
 8008b04:	6963      	ldrpl	r3, [r4, #20]
 8008b06:	60a3      	str	r3, [r4, #8]
 8008b08:	e7f4      	b.n	8008af4 <__swsetup_r+0xb0>
 8008b0a:	2000      	movs	r0, #0
 8008b0c:	e7f7      	b.n	8008afe <__swsetup_r+0xba>
 8008b0e:	bf00      	nop
 8008b10:	20000014 	.word	0x20000014
 8008b14:	0800ad34 	.word	0x0800ad34
 8008b18:	0800ad54 	.word	0x0800ad54
 8008b1c:	0800ad14 	.word	0x0800ad14

08008b20 <quorem>:
 8008b20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b24:	6903      	ldr	r3, [r0, #16]
 8008b26:	690c      	ldr	r4, [r1, #16]
 8008b28:	42a3      	cmp	r3, r4
 8008b2a:	4607      	mov	r7, r0
 8008b2c:	f2c0 8081 	blt.w	8008c32 <quorem+0x112>
 8008b30:	3c01      	subs	r4, #1
 8008b32:	f101 0814 	add.w	r8, r1, #20
 8008b36:	f100 0514 	add.w	r5, r0, #20
 8008b3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b3e:	9301      	str	r3, [sp, #4]
 8008b40:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b48:	3301      	adds	r3, #1
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008b50:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008b54:	fbb2 f6f3 	udiv	r6, r2, r3
 8008b58:	d331      	bcc.n	8008bbe <quorem+0x9e>
 8008b5a:	f04f 0e00 	mov.w	lr, #0
 8008b5e:	4640      	mov	r0, r8
 8008b60:	46ac      	mov	ip, r5
 8008b62:	46f2      	mov	sl, lr
 8008b64:	f850 2b04 	ldr.w	r2, [r0], #4
 8008b68:	b293      	uxth	r3, r2
 8008b6a:	fb06 e303 	mla	r3, r6, r3, lr
 8008b6e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008b72:	b29b      	uxth	r3, r3
 8008b74:	ebaa 0303 	sub.w	r3, sl, r3
 8008b78:	f8dc a000 	ldr.w	sl, [ip]
 8008b7c:	0c12      	lsrs	r2, r2, #16
 8008b7e:	fa13 f38a 	uxtah	r3, r3, sl
 8008b82:	fb06 e202 	mla	r2, r6, r2, lr
 8008b86:	9300      	str	r3, [sp, #0]
 8008b88:	9b00      	ldr	r3, [sp, #0]
 8008b8a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008b8e:	b292      	uxth	r2, r2
 8008b90:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008b94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b98:	f8bd 3000 	ldrh.w	r3, [sp]
 8008b9c:	4581      	cmp	r9, r0
 8008b9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ba2:	f84c 3b04 	str.w	r3, [ip], #4
 8008ba6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008baa:	d2db      	bcs.n	8008b64 <quorem+0x44>
 8008bac:	f855 300b 	ldr.w	r3, [r5, fp]
 8008bb0:	b92b      	cbnz	r3, 8008bbe <quorem+0x9e>
 8008bb2:	9b01      	ldr	r3, [sp, #4]
 8008bb4:	3b04      	subs	r3, #4
 8008bb6:	429d      	cmp	r5, r3
 8008bb8:	461a      	mov	r2, r3
 8008bba:	d32e      	bcc.n	8008c1a <quorem+0xfa>
 8008bbc:	613c      	str	r4, [r7, #16]
 8008bbe:	4638      	mov	r0, r7
 8008bc0:	f001 fae4 	bl	800a18c <__mcmp>
 8008bc4:	2800      	cmp	r0, #0
 8008bc6:	db24      	blt.n	8008c12 <quorem+0xf2>
 8008bc8:	3601      	adds	r6, #1
 8008bca:	4628      	mov	r0, r5
 8008bcc:	f04f 0c00 	mov.w	ip, #0
 8008bd0:	f858 2b04 	ldr.w	r2, [r8], #4
 8008bd4:	f8d0 e000 	ldr.w	lr, [r0]
 8008bd8:	b293      	uxth	r3, r2
 8008bda:	ebac 0303 	sub.w	r3, ip, r3
 8008bde:	0c12      	lsrs	r2, r2, #16
 8008be0:	fa13 f38e 	uxtah	r3, r3, lr
 8008be4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008be8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bf2:	45c1      	cmp	r9, r8
 8008bf4:	f840 3b04 	str.w	r3, [r0], #4
 8008bf8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008bfc:	d2e8      	bcs.n	8008bd0 <quorem+0xb0>
 8008bfe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c06:	b922      	cbnz	r2, 8008c12 <quorem+0xf2>
 8008c08:	3b04      	subs	r3, #4
 8008c0a:	429d      	cmp	r5, r3
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	d30a      	bcc.n	8008c26 <quorem+0x106>
 8008c10:	613c      	str	r4, [r7, #16]
 8008c12:	4630      	mov	r0, r6
 8008c14:	b003      	add	sp, #12
 8008c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c1a:	6812      	ldr	r2, [r2, #0]
 8008c1c:	3b04      	subs	r3, #4
 8008c1e:	2a00      	cmp	r2, #0
 8008c20:	d1cc      	bne.n	8008bbc <quorem+0x9c>
 8008c22:	3c01      	subs	r4, #1
 8008c24:	e7c7      	b.n	8008bb6 <quorem+0x96>
 8008c26:	6812      	ldr	r2, [r2, #0]
 8008c28:	3b04      	subs	r3, #4
 8008c2a:	2a00      	cmp	r2, #0
 8008c2c:	d1f0      	bne.n	8008c10 <quorem+0xf0>
 8008c2e:	3c01      	subs	r4, #1
 8008c30:	e7eb      	b.n	8008c0a <quorem+0xea>
 8008c32:	2000      	movs	r0, #0
 8008c34:	e7ee      	b.n	8008c14 <quorem+0xf4>
	...

08008c38 <_dtoa_r>:
 8008c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c3c:	ed2d 8b04 	vpush	{d8-d9}
 8008c40:	ec57 6b10 	vmov	r6, r7, d0
 8008c44:	b093      	sub	sp, #76	; 0x4c
 8008c46:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008c48:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008c4c:	9106      	str	r1, [sp, #24]
 8008c4e:	ee10 aa10 	vmov	sl, s0
 8008c52:	4604      	mov	r4, r0
 8008c54:	9209      	str	r2, [sp, #36]	; 0x24
 8008c56:	930c      	str	r3, [sp, #48]	; 0x30
 8008c58:	46bb      	mov	fp, r7
 8008c5a:	b975      	cbnz	r5, 8008c7a <_dtoa_r+0x42>
 8008c5c:	2010      	movs	r0, #16
 8008c5e:	f000 fffd 	bl	8009c5c <malloc>
 8008c62:	4602      	mov	r2, r0
 8008c64:	6260      	str	r0, [r4, #36]	; 0x24
 8008c66:	b920      	cbnz	r0, 8008c72 <_dtoa_r+0x3a>
 8008c68:	4ba7      	ldr	r3, [pc, #668]	; (8008f08 <_dtoa_r+0x2d0>)
 8008c6a:	21ea      	movs	r1, #234	; 0xea
 8008c6c:	48a7      	ldr	r0, [pc, #668]	; (8008f0c <_dtoa_r+0x2d4>)
 8008c6e:	f001 fe45 	bl	800a8fc <__assert_func>
 8008c72:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008c76:	6005      	str	r5, [r0, #0]
 8008c78:	60c5      	str	r5, [r0, #12]
 8008c7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c7c:	6819      	ldr	r1, [r3, #0]
 8008c7e:	b151      	cbz	r1, 8008c96 <_dtoa_r+0x5e>
 8008c80:	685a      	ldr	r2, [r3, #4]
 8008c82:	604a      	str	r2, [r1, #4]
 8008c84:	2301      	movs	r3, #1
 8008c86:	4093      	lsls	r3, r2
 8008c88:	608b      	str	r3, [r1, #8]
 8008c8a:	4620      	mov	r0, r4
 8008c8c:	f001 f83c 	bl	8009d08 <_Bfree>
 8008c90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c92:	2200      	movs	r2, #0
 8008c94:	601a      	str	r2, [r3, #0]
 8008c96:	1e3b      	subs	r3, r7, #0
 8008c98:	bfaa      	itet	ge
 8008c9a:	2300      	movge	r3, #0
 8008c9c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008ca0:	f8c8 3000 	strge.w	r3, [r8]
 8008ca4:	4b9a      	ldr	r3, [pc, #616]	; (8008f10 <_dtoa_r+0x2d8>)
 8008ca6:	bfbc      	itt	lt
 8008ca8:	2201      	movlt	r2, #1
 8008caa:	f8c8 2000 	strlt.w	r2, [r8]
 8008cae:	ea33 030b 	bics.w	r3, r3, fp
 8008cb2:	d11b      	bne.n	8008cec <_dtoa_r+0xb4>
 8008cb4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008cb6:	f242 730f 	movw	r3, #9999	; 0x270f
 8008cba:	6013      	str	r3, [r2, #0]
 8008cbc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008cc0:	4333      	orrs	r3, r6
 8008cc2:	f000 8592 	beq.w	80097ea <_dtoa_r+0xbb2>
 8008cc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cc8:	b963      	cbnz	r3, 8008ce4 <_dtoa_r+0xac>
 8008cca:	4b92      	ldr	r3, [pc, #584]	; (8008f14 <_dtoa_r+0x2dc>)
 8008ccc:	e022      	b.n	8008d14 <_dtoa_r+0xdc>
 8008cce:	4b92      	ldr	r3, [pc, #584]	; (8008f18 <_dtoa_r+0x2e0>)
 8008cd0:	9301      	str	r3, [sp, #4]
 8008cd2:	3308      	adds	r3, #8
 8008cd4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008cd6:	6013      	str	r3, [r2, #0]
 8008cd8:	9801      	ldr	r0, [sp, #4]
 8008cda:	b013      	add	sp, #76	; 0x4c
 8008cdc:	ecbd 8b04 	vpop	{d8-d9}
 8008ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce4:	4b8b      	ldr	r3, [pc, #556]	; (8008f14 <_dtoa_r+0x2dc>)
 8008ce6:	9301      	str	r3, [sp, #4]
 8008ce8:	3303      	adds	r3, #3
 8008cea:	e7f3      	b.n	8008cd4 <_dtoa_r+0x9c>
 8008cec:	2200      	movs	r2, #0
 8008cee:	2300      	movs	r3, #0
 8008cf0:	4650      	mov	r0, sl
 8008cf2:	4659      	mov	r1, fp
 8008cf4:	f7f7 ff10 	bl	8000b18 <__aeabi_dcmpeq>
 8008cf8:	ec4b ab19 	vmov	d9, sl, fp
 8008cfc:	4680      	mov	r8, r0
 8008cfe:	b158      	cbz	r0, 8008d18 <_dtoa_r+0xe0>
 8008d00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d02:	2301      	movs	r3, #1
 8008d04:	6013      	str	r3, [r2, #0]
 8008d06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	f000 856b 	beq.w	80097e4 <_dtoa_r+0xbac>
 8008d0e:	4883      	ldr	r0, [pc, #524]	; (8008f1c <_dtoa_r+0x2e4>)
 8008d10:	6018      	str	r0, [r3, #0]
 8008d12:	1e43      	subs	r3, r0, #1
 8008d14:	9301      	str	r3, [sp, #4]
 8008d16:	e7df      	b.n	8008cd8 <_dtoa_r+0xa0>
 8008d18:	ec4b ab10 	vmov	d0, sl, fp
 8008d1c:	aa10      	add	r2, sp, #64	; 0x40
 8008d1e:	a911      	add	r1, sp, #68	; 0x44
 8008d20:	4620      	mov	r0, r4
 8008d22:	f001 fad9 	bl	800a2d8 <__d2b>
 8008d26:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008d2a:	ee08 0a10 	vmov	s16, r0
 8008d2e:	2d00      	cmp	r5, #0
 8008d30:	f000 8084 	beq.w	8008e3c <_dtoa_r+0x204>
 8008d34:	ee19 3a90 	vmov	r3, s19
 8008d38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d3c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008d40:	4656      	mov	r6, sl
 8008d42:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008d46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008d4a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008d4e:	4b74      	ldr	r3, [pc, #464]	; (8008f20 <_dtoa_r+0x2e8>)
 8008d50:	2200      	movs	r2, #0
 8008d52:	4630      	mov	r0, r6
 8008d54:	4639      	mov	r1, r7
 8008d56:	f7f7 fabf 	bl	80002d8 <__aeabi_dsub>
 8008d5a:	a365      	add	r3, pc, #404	; (adr r3, 8008ef0 <_dtoa_r+0x2b8>)
 8008d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d60:	f7f7 fc72 	bl	8000648 <__aeabi_dmul>
 8008d64:	a364      	add	r3, pc, #400	; (adr r3, 8008ef8 <_dtoa_r+0x2c0>)
 8008d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6a:	f7f7 fab7 	bl	80002dc <__adddf3>
 8008d6e:	4606      	mov	r6, r0
 8008d70:	4628      	mov	r0, r5
 8008d72:	460f      	mov	r7, r1
 8008d74:	f7f7 fbfe 	bl	8000574 <__aeabi_i2d>
 8008d78:	a361      	add	r3, pc, #388	; (adr r3, 8008f00 <_dtoa_r+0x2c8>)
 8008d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7e:	f7f7 fc63 	bl	8000648 <__aeabi_dmul>
 8008d82:	4602      	mov	r2, r0
 8008d84:	460b      	mov	r3, r1
 8008d86:	4630      	mov	r0, r6
 8008d88:	4639      	mov	r1, r7
 8008d8a:	f7f7 faa7 	bl	80002dc <__adddf3>
 8008d8e:	4606      	mov	r6, r0
 8008d90:	460f      	mov	r7, r1
 8008d92:	f7f7 ff09 	bl	8000ba8 <__aeabi_d2iz>
 8008d96:	2200      	movs	r2, #0
 8008d98:	9000      	str	r0, [sp, #0]
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	4630      	mov	r0, r6
 8008d9e:	4639      	mov	r1, r7
 8008da0:	f7f7 fec4 	bl	8000b2c <__aeabi_dcmplt>
 8008da4:	b150      	cbz	r0, 8008dbc <_dtoa_r+0x184>
 8008da6:	9800      	ldr	r0, [sp, #0]
 8008da8:	f7f7 fbe4 	bl	8000574 <__aeabi_i2d>
 8008dac:	4632      	mov	r2, r6
 8008dae:	463b      	mov	r3, r7
 8008db0:	f7f7 feb2 	bl	8000b18 <__aeabi_dcmpeq>
 8008db4:	b910      	cbnz	r0, 8008dbc <_dtoa_r+0x184>
 8008db6:	9b00      	ldr	r3, [sp, #0]
 8008db8:	3b01      	subs	r3, #1
 8008dba:	9300      	str	r3, [sp, #0]
 8008dbc:	9b00      	ldr	r3, [sp, #0]
 8008dbe:	2b16      	cmp	r3, #22
 8008dc0:	d85a      	bhi.n	8008e78 <_dtoa_r+0x240>
 8008dc2:	9a00      	ldr	r2, [sp, #0]
 8008dc4:	4b57      	ldr	r3, [pc, #348]	; (8008f24 <_dtoa_r+0x2ec>)
 8008dc6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dce:	ec51 0b19 	vmov	r0, r1, d9
 8008dd2:	f7f7 feab 	bl	8000b2c <__aeabi_dcmplt>
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	d050      	beq.n	8008e7c <_dtoa_r+0x244>
 8008dda:	9b00      	ldr	r3, [sp, #0]
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	9300      	str	r3, [sp, #0]
 8008de0:	2300      	movs	r3, #0
 8008de2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008de4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008de6:	1b5d      	subs	r5, r3, r5
 8008de8:	1e6b      	subs	r3, r5, #1
 8008dea:	9305      	str	r3, [sp, #20]
 8008dec:	bf45      	ittet	mi
 8008dee:	f1c5 0301 	rsbmi	r3, r5, #1
 8008df2:	9304      	strmi	r3, [sp, #16]
 8008df4:	2300      	movpl	r3, #0
 8008df6:	2300      	movmi	r3, #0
 8008df8:	bf4c      	ite	mi
 8008dfa:	9305      	strmi	r3, [sp, #20]
 8008dfc:	9304      	strpl	r3, [sp, #16]
 8008dfe:	9b00      	ldr	r3, [sp, #0]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	db3d      	blt.n	8008e80 <_dtoa_r+0x248>
 8008e04:	9b05      	ldr	r3, [sp, #20]
 8008e06:	9a00      	ldr	r2, [sp, #0]
 8008e08:	920a      	str	r2, [sp, #40]	; 0x28
 8008e0a:	4413      	add	r3, r2
 8008e0c:	9305      	str	r3, [sp, #20]
 8008e0e:	2300      	movs	r3, #0
 8008e10:	9307      	str	r3, [sp, #28]
 8008e12:	9b06      	ldr	r3, [sp, #24]
 8008e14:	2b09      	cmp	r3, #9
 8008e16:	f200 8089 	bhi.w	8008f2c <_dtoa_r+0x2f4>
 8008e1a:	2b05      	cmp	r3, #5
 8008e1c:	bfc4      	itt	gt
 8008e1e:	3b04      	subgt	r3, #4
 8008e20:	9306      	strgt	r3, [sp, #24]
 8008e22:	9b06      	ldr	r3, [sp, #24]
 8008e24:	f1a3 0302 	sub.w	r3, r3, #2
 8008e28:	bfcc      	ite	gt
 8008e2a:	2500      	movgt	r5, #0
 8008e2c:	2501      	movle	r5, #1
 8008e2e:	2b03      	cmp	r3, #3
 8008e30:	f200 8087 	bhi.w	8008f42 <_dtoa_r+0x30a>
 8008e34:	e8df f003 	tbb	[pc, r3]
 8008e38:	59383a2d 	.word	0x59383a2d
 8008e3c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008e40:	441d      	add	r5, r3
 8008e42:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008e46:	2b20      	cmp	r3, #32
 8008e48:	bfc1      	itttt	gt
 8008e4a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008e4e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008e52:	fa0b f303 	lslgt.w	r3, fp, r3
 8008e56:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008e5a:	bfda      	itte	le
 8008e5c:	f1c3 0320 	rsble	r3, r3, #32
 8008e60:	fa06 f003 	lslle.w	r0, r6, r3
 8008e64:	4318      	orrgt	r0, r3
 8008e66:	f7f7 fb75 	bl	8000554 <__aeabi_ui2d>
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	4606      	mov	r6, r0
 8008e6e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008e72:	3d01      	subs	r5, #1
 8008e74:	930e      	str	r3, [sp, #56]	; 0x38
 8008e76:	e76a      	b.n	8008d4e <_dtoa_r+0x116>
 8008e78:	2301      	movs	r3, #1
 8008e7a:	e7b2      	b.n	8008de2 <_dtoa_r+0x1aa>
 8008e7c:	900b      	str	r0, [sp, #44]	; 0x2c
 8008e7e:	e7b1      	b.n	8008de4 <_dtoa_r+0x1ac>
 8008e80:	9b04      	ldr	r3, [sp, #16]
 8008e82:	9a00      	ldr	r2, [sp, #0]
 8008e84:	1a9b      	subs	r3, r3, r2
 8008e86:	9304      	str	r3, [sp, #16]
 8008e88:	4253      	negs	r3, r2
 8008e8a:	9307      	str	r3, [sp, #28]
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	930a      	str	r3, [sp, #40]	; 0x28
 8008e90:	e7bf      	b.n	8008e12 <_dtoa_r+0x1da>
 8008e92:	2300      	movs	r3, #0
 8008e94:	9308      	str	r3, [sp, #32]
 8008e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	dc55      	bgt.n	8008f48 <_dtoa_r+0x310>
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	9209      	str	r2, [sp, #36]	; 0x24
 8008ea6:	e00c      	b.n	8008ec2 <_dtoa_r+0x28a>
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e7f3      	b.n	8008e94 <_dtoa_r+0x25c>
 8008eac:	2300      	movs	r3, #0
 8008eae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008eb0:	9308      	str	r3, [sp, #32]
 8008eb2:	9b00      	ldr	r3, [sp, #0]
 8008eb4:	4413      	add	r3, r2
 8008eb6:	9302      	str	r3, [sp, #8]
 8008eb8:	3301      	adds	r3, #1
 8008eba:	2b01      	cmp	r3, #1
 8008ebc:	9303      	str	r3, [sp, #12]
 8008ebe:	bfb8      	it	lt
 8008ec0:	2301      	movlt	r3, #1
 8008ec2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	6042      	str	r2, [r0, #4]
 8008ec8:	2204      	movs	r2, #4
 8008eca:	f102 0614 	add.w	r6, r2, #20
 8008ece:	429e      	cmp	r6, r3
 8008ed0:	6841      	ldr	r1, [r0, #4]
 8008ed2:	d93d      	bls.n	8008f50 <_dtoa_r+0x318>
 8008ed4:	4620      	mov	r0, r4
 8008ed6:	f000 fed7 	bl	8009c88 <_Balloc>
 8008eda:	9001      	str	r0, [sp, #4]
 8008edc:	2800      	cmp	r0, #0
 8008ede:	d13b      	bne.n	8008f58 <_dtoa_r+0x320>
 8008ee0:	4b11      	ldr	r3, [pc, #68]	; (8008f28 <_dtoa_r+0x2f0>)
 8008ee2:	4602      	mov	r2, r0
 8008ee4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008ee8:	e6c0      	b.n	8008c6c <_dtoa_r+0x34>
 8008eea:	2301      	movs	r3, #1
 8008eec:	e7df      	b.n	8008eae <_dtoa_r+0x276>
 8008eee:	bf00      	nop
 8008ef0:	636f4361 	.word	0x636f4361
 8008ef4:	3fd287a7 	.word	0x3fd287a7
 8008ef8:	8b60c8b3 	.word	0x8b60c8b3
 8008efc:	3fc68a28 	.word	0x3fc68a28
 8008f00:	509f79fb 	.word	0x509f79fb
 8008f04:	3fd34413 	.word	0x3fd34413
 8008f08:	0800ac91 	.word	0x0800ac91
 8008f0c:	0800aca8 	.word	0x0800aca8
 8008f10:	7ff00000 	.word	0x7ff00000
 8008f14:	0800ac8d 	.word	0x0800ac8d
 8008f18:	0800ac84 	.word	0x0800ac84
 8008f1c:	0800ac61 	.word	0x0800ac61
 8008f20:	3ff80000 	.word	0x3ff80000
 8008f24:	0800adf8 	.word	0x0800adf8
 8008f28:	0800ad03 	.word	0x0800ad03
 8008f2c:	2501      	movs	r5, #1
 8008f2e:	2300      	movs	r3, #0
 8008f30:	9306      	str	r3, [sp, #24]
 8008f32:	9508      	str	r5, [sp, #32]
 8008f34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008f38:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	2312      	movs	r3, #18
 8008f40:	e7b0      	b.n	8008ea4 <_dtoa_r+0x26c>
 8008f42:	2301      	movs	r3, #1
 8008f44:	9308      	str	r3, [sp, #32]
 8008f46:	e7f5      	b.n	8008f34 <_dtoa_r+0x2fc>
 8008f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f4a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008f4e:	e7b8      	b.n	8008ec2 <_dtoa_r+0x28a>
 8008f50:	3101      	adds	r1, #1
 8008f52:	6041      	str	r1, [r0, #4]
 8008f54:	0052      	lsls	r2, r2, #1
 8008f56:	e7b8      	b.n	8008eca <_dtoa_r+0x292>
 8008f58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f5a:	9a01      	ldr	r2, [sp, #4]
 8008f5c:	601a      	str	r2, [r3, #0]
 8008f5e:	9b03      	ldr	r3, [sp, #12]
 8008f60:	2b0e      	cmp	r3, #14
 8008f62:	f200 809d 	bhi.w	80090a0 <_dtoa_r+0x468>
 8008f66:	2d00      	cmp	r5, #0
 8008f68:	f000 809a 	beq.w	80090a0 <_dtoa_r+0x468>
 8008f6c:	9b00      	ldr	r3, [sp, #0]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	dd32      	ble.n	8008fd8 <_dtoa_r+0x3a0>
 8008f72:	4ab7      	ldr	r2, [pc, #732]	; (8009250 <_dtoa_r+0x618>)
 8008f74:	f003 030f 	and.w	r3, r3, #15
 8008f78:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008f7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008f80:	9b00      	ldr	r3, [sp, #0]
 8008f82:	05d8      	lsls	r0, r3, #23
 8008f84:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008f88:	d516      	bpl.n	8008fb8 <_dtoa_r+0x380>
 8008f8a:	4bb2      	ldr	r3, [pc, #712]	; (8009254 <_dtoa_r+0x61c>)
 8008f8c:	ec51 0b19 	vmov	r0, r1, d9
 8008f90:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008f94:	f7f7 fc82 	bl	800089c <__aeabi_ddiv>
 8008f98:	f007 070f 	and.w	r7, r7, #15
 8008f9c:	4682      	mov	sl, r0
 8008f9e:	468b      	mov	fp, r1
 8008fa0:	2503      	movs	r5, #3
 8008fa2:	4eac      	ldr	r6, [pc, #688]	; (8009254 <_dtoa_r+0x61c>)
 8008fa4:	b957      	cbnz	r7, 8008fbc <_dtoa_r+0x384>
 8008fa6:	4642      	mov	r2, r8
 8008fa8:	464b      	mov	r3, r9
 8008faa:	4650      	mov	r0, sl
 8008fac:	4659      	mov	r1, fp
 8008fae:	f7f7 fc75 	bl	800089c <__aeabi_ddiv>
 8008fb2:	4682      	mov	sl, r0
 8008fb4:	468b      	mov	fp, r1
 8008fb6:	e028      	b.n	800900a <_dtoa_r+0x3d2>
 8008fb8:	2502      	movs	r5, #2
 8008fba:	e7f2      	b.n	8008fa2 <_dtoa_r+0x36a>
 8008fbc:	07f9      	lsls	r1, r7, #31
 8008fbe:	d508      	bpl.n	8008fd2 <_dtoa_r+0x39a>
 8008fc0:	4640      	mov	r0, r8
 8008fc2:	4649      	mov	r1, r9
 8008fc4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008fc8:	f7f7 fb3e 	bl	8000648 <__aeabi_dmul>
 8008fcc:	3501      	adds	r5, #1
 8008fce:	4680      	mov	r8, r0
 8008fd0:	4689      	mov	r9, r1
 8008fd2:	107f      	asrs	r7, r7, #1
 8008fd4:	3608      	adds	r6, #8
 8008fd6:	e7e5      	b.n	8008fa4 <_dtoa_r+0x36c>
 8008fd8:	f000 809b 	beq.w	8009112 <_dtoa_r+0x4da>
 8008fdc:	9b00      	ldr	r3, [sp, #0]
 8008fde:	4f9d      	ldr	r7, [pc, #628]	; (8009254 <_dtoa_r+0x61c>)
 8008fe0:	425e      	negs	r6, r3
 8008fe2:	4b9b      	ldr	r3, [pc, #620]	; (8009250 <_dtoa_r+0x618>)
 8008fe4:	f006 020f 	and.w	r2, r6, #15
 8008fe8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ff0:	ec51 0b19 	vmov	r0, r1, d9
 8008ff4:	f7f7 fb28 	bl	8000648 <__aeabi_dmul>
 8008ff8:	1136      	asrs	r6, r6, #4
 8008ffa:	4682      	mov	sl, r0
 8008ffc:	468b      	mov	fp, r1
 8008ffe:	2300      	movs	r3, #0
 8009000:	2502      	movs	r5, #2
 8009002:	2e00      	cmp	r6, #0
 8009004:	d17a      	bne.n	80090fc <_dtoa_r+0x4c4>
 8009006:	2b00      	cmp	r3, #0
 8009008:	d1d3      	bne.n	8008fb2 <_dtoa_r+0x37a>
 800900a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800900c:	2b00      	cmp	r3, #0
 800900e:	f000 8082 	beq.w	8009116 <_dtoa_r+0x4de>
 8009012:	4b91      	ldr	r3, [pc, #580]	; (8009258 <_dtoa_r+0x620>)
 8009014:	2200      	movs	r2, #0
 8009016:	4650      	mov	r0, sl
 8009018:	4659      	mov	r1, fp
 800901a:	f7f7 fd87 	bl	8000b2c <__aeabi_dcmplt>
 800901e:	2800      	cmp	r0, #0
 8009020:	d079      	beq.n	8009116 <_dtoa_r+0x4de>
 8009022:	9b03      	ldr	r3, [sp, #12]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d076      	beq.n	8009116 <_dtoa_r+0x4de>
 8009028:	9b02      	ldr	r3, [sp, #8]
 800902a:	2b00      	cmp	r3, #0
 800902c:	dd36      	ble.n	800909c <_dtoa_r+0x464>
 800902e:	9b00      	ldr	r3, [sp, #0]
 8009030:	4650      	mov	r0, sl
 8009032:	4659      	mov	r1, fp
 8009034:	1e5f      	subs	r7, r3, #1
 8009036:	2200      	movs	r2, #0
 8009038:	4b88      	ldr	r3, [pc, #544]	; (800925c <_dtoa_r+0x624>)
 800903a:	f7f7 fb05 	bl	8000648 <__aeabi_dmul>
 800903e:	9e02      	ldr	r6, [sp, #8]
 8009040:	4682      	mov	sl, r0
 8009042:	468b      	mov	fp, r1
 8009044:	3501      	adds	r5, #1
 8009046:	4628      	mov	r0, r5
 8009048:	f7f7 fa94 	bl	8000574 <__aeabi_i2d>
 800904c:	4652      	mov	r2, sl
 800904e:	465b      	mov	r3, fp
 8009050:	f7f7 fafa 	bl	8000648 <__aeabi_dmul>
 8009054:	4b82      	ldr	r3, [pc, #520]	; (8009260 <_dtoa_r+0x628>)
 8009056:	2200      	movs	r2, #0
 8009058:	f7f7 f940 	bl	80002dc <__adddf3>
 800905c:	46d0      	mov	r8, sl
 800905e:	46d9      	mov	r9, fp
 8009060:	4682      	mov	sl, r0
 8009062:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009066:	2e00      	cmp	r6, #0
 8009068:	d158      	bne.n	800911c <_dtoa_r+0x4e4>
 800906a:	4b7e      	ldr	r3, [pc, #504]	; (8009264 <_dtoa_r+0x62c>)
 800906c:	2200      	movs	r2, #0
 800906e:	4640      	mov	r0, r8
 8009070:	4649      	mov	r1, r9
 8009072:	f7f7 f931 	bl	80002d8 <__aeabi_dsub>
 8009076:	4652      	mov	r2, sl
 8009078:	465b      	mov	r3, fp
 800907a:	4680      	mov	r8, r0
 800907c:	4689      	mov	r9, r1
 800907e:	f7f7 fd73 	bl	8000b68 <__aeabi_dcmpgt>
 8009082:	2800      	cmp	r0, #0
 8009084:	f040 8295 	bne.w	80095b2 <_dtoa_r+0x97a>
 8009088:	4652      	mov	r2, sl
 800908a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800908e:	4640      	mov	r0, r8
 8009090:	4649      	mov	r1, r9
 8009092:	f7f7 fd4b 	bl	8000b2c <__aeabi_dcmplt>
 8009096:	2800      	cmp	r0, #0
 8009098:	f040 8289 	bne.w	80095ae <_dtoa_r+0x976>
 800909c:	ec5b ab19 	vmov	sl, fp, d9
 80090a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	f2c0 8148 	blt.w	8009338 <_dtoa_r+0x700>
 80090a8:	9a00      	ldr	r2, [sp, #0]
 80090aa:	2a0e      	cmp	r2, #14
 80090ac:	f300 8144 	bgt.w	8009338 <_dtoa_r+0x700>
 80090b0:	4b67      	ldr	r3, [pc, #412]	; (8009250 <_dtoa_r+0x618>)
 80090b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80090ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090bc:	2b00      	cmp	r3, #0
 80090be:	f280 80d5 	bge.w	800926c <_dtoa_r+0x634>
 80090c2:	9b03      	ldr	r3, [sp, #12]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	f300 80d1 	bgt.w	800926c <_dtoa_r+0x634>
 80090ca:	f040 826f 	bne.w	80095ac <_dtoa_r+0x974>
 80090ce:	4b65      	ldr	r3, [pc, #404]	; (8009264 <_dtoa_r+0x62c>)
 80090d0:	2200      	movs	r2, #0
 80090d2:	4640      	mov	r0, r8
 80090d4:	4649      	mov	r1, r9
 80090d6:	f7f7 fab7 	bl	8000648 <__aeabi_dmul>
 80090da:	4652      	mov	r2, sl
 80090dc:	465b      	mov	r3, fp
 80090de:	f7f7 fd39 	bl	8000b54 <__aeabi_dcmpge>
 80090e2:	9e03      	ldr	r6, [sp, #12]
 80090e4:	4637      	mov	r7, r6
 80090e6:	2800      	cmp	r0, #0
 80090e8:	f040 8245 	bne.w	8009576 <_dtoa_r+0x93e>
 80090ec:	9d01      	ldr	r5, [sp, #4]
 80090ee:	2331      	movs	r3, #49	; 0x31
 80090f0:	f805 3b01 	strb.w	r3, [r5], #1
 80090f4:	9b00      	ldr	r3, [sp, #0]
 80090f6:	3301      	adds	r3, #1
 80090f8:	9300      	str	r3, [sp, #0]
 80090fa:	e240      	b.n	800957e <_dtoa_r+0x946>
 80090fc:	07f2      	lsls	r2, r6, #31
 80090fe:	d505      	bpl.n	800910c <_dtoa_r+0x4d4>
 8009100:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009104:	f7f7 faa0 	bl	8000648 <__aeabi_dmul>
 8009108:	3501      	adds	r5, #1
 800910a:	2301      	movs	r3, #1
 800910c:	1076      	asrs	r6, r6, #1
 800910e:	3708      	adds	r7, #8
 8009110:	e777      	b.n	8009002 <_dtoa_r+0x3ca>
 8009112:	2502      	movs	r5, #2
 8009114:	e779      	b.n	800900a <_dtoa_r+0x3d2>
 8009116:	9f00      	ldr	r7, [sp, #0]
 8009118:	9e03      	ldr	r6, [sp, #12]
 800911a:	e794      	b.n	8009046 <_dtoa_r+0x40e>
 800911c:	9901      	ldr	r1, [sp, #4]
 800911e:	4b4c      	ldr	r3, [pc, #304]	; (8009250 <_dtoa_r+0x618>)
 8009120:	4431      	add	r1, r6
 8009122:	910d      	str	r1, [sp, #52]	; 0x34
 8009124:	9908      	ldr	r1, [sp, #32]
 8009126:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800912a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800912e:	2900      	cmp	r1, #0
 8009130:	d043      	beq.n	80091ba <_dtoa_r+0x582>
 8009132:	494d      	ldr	r1, [pc, #308]	; (8009268 <_dtoa_r+0x630>)
 8009134:	2000      	movs	r0, #0
 8009136:	f7f7 fbb1 	bl	800089c <__aeabi_ddiv>
 800913a:	4652      	mov	r2, sl
 800913c:	465b      	mov	r3, fp
 800913e:	f7f7 f8cb 	bl	80002d8 <__aeabi_dsub>
 8009142:	9d01      	ldr	r5, [sp, #4]
 8009144:	4682      	mov	sl, r0
 8009146:	468b      	mov	fp, r1
 8009148:	4649      	mov	r1, r9
 800914a:	4640      	mov	r0, r8
 800914c:	f7f7 fd2c 	bl	8000ba8 <__aeabi_d2iz>
 8009150:	4606      	mov	r6, r0
 8009152:	f7f7 fa0f 	bl	8000574 <__aeabi_i2d>
 8009156:	4602      	mov	r2, r0
 8009158:	460b      	mov	r3, r1
 800915a:	4640      	mov	r0, r8
 800915c:	4649      	mov	r1, r9
 800915e:	f7f7 f8bb 	bl	80002d8 <__aeabi_dsub>
 8009162:	3630      	adds	r6, #48	; 0x30
 8009164:	f805 6b01 	strb.w	r6, [r5], #1
 8009168:	4652      	mov	r2, sl
 800916a:	465b      	mov	r3, fp
 800916c:	4680      	mov	r8, r0
 800916e:	4689      	mov	r9, r1
 8009170:	f7f7 fcdc 	bl	8000b2c <__aeabi_dcmplt>
 8009174:	2800      	cmp	r0, #0
 8009176:	d163      	bne.n	8009240 <_dtoa_r+0x608>
 8009178:	4642      	mov	r2, r8
 800917a:	464b      	mov	r3, r9
 800917c:	4936      	ldr	r1, [pc, #216]	; (8009258 <_dtoa_r+0x620>)
 800917e:	2000      	movs	r0, #0
 8009180:	f7f7 f8aa 	bl	80002d8 <__aeabi_dsub>
 8009184:	4652      	mov	r2, sl
 8009186:	465b      	mov	r3, fp
 8009188:	f7f7 fcd0 	bl	8000b2c <__aeabi_dcmplt>
 800918c:	2800      	cmp	r0, #0
 800918e:	f040 80b5 	bne.w	80092fc <_dtoa_r+0x6c4>
 8009192:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009194:	429d      	cmp	r5, r3
 8009196:	d081      	beq.n	800909c <_dtoa_r+0x464>
 8009198:	4b30      	ldr	r3, [pc, #192]	; (800925c <_dtoa_r+0x624>)
 800919a:	2200      	movs	r2, #0
 800919c:	4650      	mov	r0, sl
 800919e:	4659      	mov	r1, fp
 80091a0:	f7f7 fa52 	bl	8000648 <__aeabi_dmul>
 80091a4:	4b2d      	ldr	r3, [pc, #180]	; (800925c <_dtoa_r+0x624>)
 80091a6:	4682      	mov	sl, r0
 80091a8:	468b      	mov	fp, r1
 80091aa:	4640      	mov	r0, r8
 80091ac:	4649      	mov	r1, r9
 80091ae:	2200      	movs	r2, #0
 80091b0:	f7f7 fa4a 	bl	8000648 <__aeabi_dmul>
 80091b4:	4680      	mov	r8, r0
 80091b6:	4689      	mov	r9, r1
 80091b8:	e7c6      	b.n	8009148 <_dtoa_r+0x510>
 80091ba:	4650      	mov	r0, sl
 80091bc:	4659      	mov	r1, fp
 80091be:	f7f7 fa43 	bl	8000648 <__aeabi_dmul>
 80091c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091c4:	9d01      	ldr	r5, [sp, #4]
 80091c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80091c8:	4682      	mov	sl, r0
 80091ca:	468b      	mov	fp, r1
 80091cc:	4649      	mov	r1, r9
 80091ce:	4640      	mov	r0, r8
 80091d0:	f7f7 fcea 	bl	8000ba8 <__aeabi_d2iz>
 80091d4:	4606      	mov	r6, r0
 80091d6:	f7f7 f9cd 	bl	8000574 <__aeabi_i2d>
 80091da:	3630      	adds	r6, #48	; 0x30
 80091dc:	4602      	mov	r2, r0
 80091de:	460b      	mov	r3, r1
 80091e0:	4640      	mov	r0, r8
 80091e2:	4649      	mov	r1, r9
 80091e4:	f7f7 f878 	bl	80002d8 <__aeabi_dsub>
 80091e8:	f805 6b01 	strb.w	r6, [r5], #1
 80091ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091ee:	429d      	cmp	r5, r3
 80091f0:	4680      	mov	r8, r0
 80091f2:	4689      	mov	r9, r1
 80091f4:	f04f 0200 	mov.w	r2, #0
 80091f8:	d124      	bne.n	8009244 <_dtoa_r+0x60c>
 80091fa:	4b1b      	ldr	r3, [pc, #108]	; (8009268 <_dtoa_r+0x630>)
 80091fc:	4650      	mov	r0, sl
 80091fe:	4659      	mov	r1, fp
 8009200:	f7f7 f86c 	bl	80002dc <__adddf3>
 8009204:	4602      	mov	r2, r0
 8009206:	460b      	mov	r3, r1
 8009208:	4640      	mov	r0, r8
 800920a:	4649      	mov	r1, r9
 800920c:	f7f7 fcac 	bl	8000b68 <__aeabi_dcmpgt>
 8009210:	2800      	cmp	r0, #0
 8009212:	d173      	bne.n	80092fc <_dtoa_r+0x6c4>
 8009214:	4652      	mov	r2, sl
 8009216:	465b      	mov	r3, fp
 8009218:	4913      	ldr	r1, [pc, #76]	; (8009268 <_dtoa_r+0x630>)
 800921a:	2000      	movs	r0, #0
 800921c:	f7f7 f85c 	bl	80002d8 <__aeabi_dsub>
 8009220:	4602      	mov	r2, r0
 8009222:	460b      	mov	r3, r1
 8009224:	4640      	mov	r0, r8
 8009226:	4649      	mov	r1, r9
 8009228:	f7f7 fc80 	bl	8000b2c <__aeabi_dcmplt>
 800922c:	2800      	cmp	r0, #0
 800922e:	f43f af35 	beq.w	800909c <_dtoa_r+0x464>
 8009232:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009234:	1e6b      	subs	r3, r5, #1
 8009236:	930f      	str	r3, [sp, #60]	; 0x3c
 8009238:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800923c:	2b30      	cmp	r3, #48	; 0x30
 800923e:	d0f8      	beq.n	8009232 <_dtoa_r+0x5fa>
 8009240:	9700      	str	r7, [sp, #0]
 8009242:	e049      	b.n	80092d8 <_dtoa_r+0x6a0>
 8009244:	4b05      	ldr	r3, [pc, #20]	; (800925c <_dtoa_r+0x624>)
 8009246:	f7f7 f9ff 	bl	8000648 <__aeabi_dmul>
 800924a:	4680      	mov	r8, r0
 800924c:	4689      	mov	r9, r1
 800924e:	e7bd      	b.n	80091cc <_dtoa_r+0x594>
 8009250:	0800adf8 	.word	0x0800adf8
 8009254:	0800add0 	.word	0x0800add0
 8009258:	3ff00000 	.word	0x3ff00000
 800925c:	40240000 	.word	0x40240000
 8009260:	401c0000 	.word	0x401c0000
 8009264:	40140000 	.word	0x40140000
 8009268:	3fe00000 	.word	0x3fe00000
 800926c:	9d01      	ldr	r5, [sp, #4]
 800926e:	4656      	mov	r6, sl
 8009270:	465f      	mov	r7, fp
 8009272:	4642      	mov	r2, r8
 8009274:	464b      	mov	r3, r9
 8009276:	4630      	mov	r0, r6
 8009278:	4639      	mov	r1, r7
 800927a:	f7f7 fb0f 	bl	800089c <__aeabi_ddiv>
 800927e:	f7f7 fc93 	bl	8000ba8 <__aeabi_d2iz>
 8009282:	4682      	mov	sl, r0
 8009284:	f7f7 f976 	bl	8000574 <__aeabi_i2d>
 8009288:	4642      	mov	r2, r8
 800928a:	464b      	mov	r3, r9
 800928c:	f7f7 f9dc 	bl	8000648 <__aeabi_dmul>
 8009290:	4602      	mov	r2, r0
 8009292:	460b      	mov	r3, r1
 8009294:	4630      	mov	r0, r6
 8009296:	4639      	mov	r1, r7
 8009298:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800929c:	f7f7 f81c 	bl	80002d8 <__aeabi_dsub>
 80092a0:	f805 6b01 	strb.w	r6, [r5], #1
 80092a4:	9e01      	ldr	r6, [sp, #4]
 80092a6:	9f03      	ldr	r7, [sp, #12]
 80092a8:	1bae      	subs	r6, r5, r6
 80092aa:	42b7      	cmp	r7, r6
 80092ac:	4602      	mov	r2, r0
 80092ae:	460b      	mov	r3, r1
 80092b0:	d135      	bne.n	800931e <_dtoa_r+0x6e6>
 80092b2:	f7f7 f813 	bl	80002dc <__adddf3>
 80092b6:	4642      	mov	r2, r8
 80092b8:	464b      	mov	r3, r9
 80092ba:	4606      	mov	r6, r0
 80092bc:	460f      	mov	r7, r1
 80092be:	f7f7 fc53 	bl	8000b68 <__aeabi_dcmpgt>
 80092c2:	b9d0      	cbnz	r0, 80092fa <_dtoa_r+0x6c2>
 80092c4:	4642      	mov	r2, r8
 80092c6:	464b      	mov	r3, r9
 80092c8:	4630      	mov	r0, r6
 80092ca:	4639      	mov	r1, r7
 80092cc:	f7f7 fc24 	bl	8000b18 <__aeabi_dcmpeq>
 80092d0:	b110      	cbz	r0, 80092d8 <_dtoa_r+0x6a0>
 80092d2:	f01a 0f01 	tst.w	sl, #1
 80092d6:	d110      	bne.n	80092fa <_dtoa_r+0x6c2>
 80092d8:	4620      	mov	r0, r4
 80092da:	ee18 1a10 	vmov	r1, s16
 80092de:	f000 fd13 	bl	8009d08 <_Bfree>
 80092e2:	2300      	movs	r3, #0
 80092e4:	9800      	ldr	r0, [sp, #0]
 80092e6:	702b      	strb	r3, [r5, #0]
 80092e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092ea:	3001      	adds	r0, #1
 80092ec:	6018      	str	r0, [r3, #0]
 80092ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	f43f acf1 	beq.w	8008cd8 <_dtoa_r+0xa0>
 80092f6:	601d      	str	r5, [r3, #0]
 80092f8:	e4ee      	b.n	8008cd8 <_dtoa_r+0xa0>
 80092fa:	9f00      	ldr	r7, [sp, #0]
 80092fc:	462b      	mov	r3, r5
 80092fe:	461d      	mov	r5, r3
 8009300:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009304:	2a39      	cmp	r2, #57	; 0x39
 8009306:	d106      	bne.n	8009316 <_dtoa_r+0x6de>
 8009308:	9a01      	ldr	r2, [sp, #4]
 800930a:	429a      	cmp	r2, r3
 800930c:	d1f7      	bne.n	80092fe <_dtoa_r+0x6c6>
 800930e:	9901      	ldr	r1, [sp, #4]
 8009310:	2230      	movs	r2, #48	; 0x30
 8009312:	3701      	adds	r7, #1
 8009314:	700a      	strb	r2, [r1, #0]
 8009316:	781a      	ldrb	r2, [r3, #0]
 8009318:	3201      	adds	r2, #1
 800931a:	701a      	strb	r2, [r3, #0]
 800931c:	e790      	b.n	8009240 <_dtoa_r+0x608>
 800931e:	4ba6      	ldr	r3, [pc, #664]	; (80095b8 <_dtoa_r+0x980>)
 8009320:	2200      	movs	r2, #0
 8009322:	f7f7 f991 	bl	8000648 <__aeabi_dmul>
 8009326:	2200      	movs	r2, #0
 8009328:	2300      	movs	r3, #0
 800932a:	4606      	mov	r6, r0
 800932c:	460f      	mov	r7, r1
 800932e:	f7f7 fbf3 	bl	8000b18 <__aeabi_dcmpeq>
 8009332:	2800      	cmp	r0, #0
 8009334:	d09d      	beq.n	8009272 <_dtoa_r+0x63a>
 8009336:	e7cf      	b.n	80092d8 <_dtoa_r+0x6a0>
 8009338:	9a08      	ldr	r2, [sp, #32]
 800933a:	2a00      	cmp	r2, #0
 800933c:	f000 80d7 	beq.w	80094ee <_dtoa_r+0x8b6>
 8009340:	9a06      	ldr	r2, [sp, #24]
 8009342:	2a01      	cmp	r2, #1
 8009344:	f300 80ba 	bgt.w	80094bc <_dtoa_r+0x884>
 8009348:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800934a:	2a00      	cmp	r2, #0
 800934c:	f000 80b2 	beq.w	80094b4 <_dtoa_r+0x87c>
 8009350:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009354:	9e07      	ldr	r6, [sp, #28]
 8009356:	9d04      	ldr	r5, [sp, #16]
 8009358:	9a04      	ldr	r2, [sp, #16]
 800935a:	441a      	add	r2, r3
 800935c:	9204      	str	r2, [sp, #16]
 800935e:	9a05      	ldr	r2, [sp, #20]
 8009360:	2101      	movs	r1, #1
 8009362:	441a      	add	r2, r3
 8009364:	4620      	mov	r0, r4
 8009366:	9205      	str	r2, [sp, #20]
 8009368:	f000 fd86 	bl	8009e78 <__i2b>
 800936c:	4607      	mov	r7, r0
 800936e:	2d00      	cmp	r5, #0
 8009370:	dd0c      	ble.n	800938c <_dtoa_r+0x754>
 8009372:	9b05      	ldr	r3, [sp, #20]
 8009374:	2b00      	cmp	r3, #0
 8009376:	dd09      	ble.n	800938c <_dtoa_r+0x754>
 8009378:	42ab      	cmp	r3, r5
 800937a:	9a04      	ldr	r2, [sp, #16]
 800937c:	bfa8      	it	ge
 800937e:	462b      	movge	r3, r5
 8009380:	1ad2      	subs	r2, r2, r3
 8009382:	9204      	str	r2, [sp, #16]
 8009384:	9a05      	ldr	r2, [sp, #20]
 8009386:	1aed      	subs	r5, r5, r3
 8009388:	1ad3      	subs	r3, r2, r3
 800938a:	9305      	str	r3, [sp, #20]
 800938c:	9b07      	ldr	r3, [sp, #28]
 800938e:	b31b      	cbz	r3, 80093d8 <_dtoa_r+0x7a0>
 8009390:	9b08      	ldr	r3, [sp, #32]
 8009392:	2b00      	cmp	r3, #0
 8009394:	f000 80af 	beq.w	80094f6 <_dtoa_r+0x8be>
 8009398:	2e00      	cmp	r6, #0
 800939a:	dd13      	ble.n	80093c4 <_dtoa_r+0x78c>
 800939c:	4639      	mov	r1, r7
 800939e:	4632      	mov	r2, r6
 80093a0:	4620      	mov	r0, r4
 80093a2:	f000 fe29 	bl	8009ff8 <__pow5mult>
 80093a6:	ee18 2a10 	vmov	r2, s16
 80093aa:	4601      	mov	r1, r0
 80093ac:	4607      	mov	r7, r0
 80093ae:	4620      	mov	r0, r4
 80093b0:	f000 fd78 	bl	8009ea4 <__multiply>
 80093b4:	ee18 1a10 	vmov	r1, s16
 80093b8:	4680      	mov	r8, r0
 80093ba:	4620      	mov	r0, r4
 80093bc:	f000 fca4 	bl	8009d08 <_Bfree>
 80093c0:	ee08 8a10 	vmov	s16, r8
 80093c4:	9b07      	ldr	r3, [sp, #28]
 80093c6:	1b9a      	subs	r2, r3, r6
 80093c8:	d006      	beq.n	80093d8 <_dtoa_r+0x7a0>
 80093ca:	ee18 1a10 	vmov	r1, s16
 80093ce:	4620      	mov	r0, r4
 80093d0:	f000 fe12 	bl	8009ff8 <__pow5mult>
 80093d4:	ee08 0a10 	vmov	s16, r0
 80093d8:	2101      	movs	r1, #1
 80093da:	4620      	mov	r0, r4
 80093dc:	f000 fd4c 	bl	8009e78 <__i2b>
 80093e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	4606      	mov	r6, r0
 80093e6:	f340 8088 	ble.w	80094fa <_dtoa_r+0x8c2>
 80093ea:	461a      	mov	r2, r3
 80093ec:	4601      	mov	r1, r0
 80093ee:	4620      	mov	r0, r4
 80093f0:	f000 fe02 	bl	8009ff8 <__pow5mult>
 80093f4:	9b06      	ldr	r3, [sp, #24]
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	4606      	mov	r6, r0
 80093fa:	f340 8081 	ble.w	8009500 <_dtoa_r+0x8c8>
 80093fe:	f04f 0800 	mov.w	r8, #0
 8009402:	6933      	ldr	r3, [r6, #16]
 8009404:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009408:	6918      	ldr	r0, [r3, #16]
 800940a:	f000 fce5 	bl	8009dd8 <__hi0bits>
 800940e:	f1c0 0020 	rsb	r0, r0, #32
 8009412:	9b05      	ldr	r3, [sp, #20]
 8009414:	4418      	add	r0, r3
 8009416:	f010 001f 	ands.w	r0, r0, #31
 800941a:	f000 8092 	beq.w	8009542 <_dtoa_r+0x90a>
 800941e:	f1c0 0320 	rsb	r3, r0, #32
 8009422:	2b04      	cmp	r3, #4
 8009424:	f340 808a 	ble.w	800953c <_dtoa_r+0x904>
 8009428:	f1c0 001c 	rsb	r0, r0, #28
 800942c:	9b04      	ldr	r3, [sp, #16]
 800942e:	4403      	add	r3, r0
 8009430:	9304      	str	r3, [sp, #16]
 8009432:	9b05      	ldr	r3, [sp, #20]
 8009434:	4403      	add	r3, r0
 8009436:	4405      	add	r5, r0
 8009438:	9305      	str	r3, [sp, #20]
 800943a:	9b04      	ldr	r3, [sp, #16]
 800943c:	2b00      	cmp	r3, #0
 800943e:	dd07      	ble.n	8009450 <_dtoa_r+0x818>
 8009440:	ee18 1a10 	vmov	r1, s16
 8009444:	461a      	mov	r2, r3
 8009446:	4620      	mov	r0, r4
 8009448:	f000 fe30 	bl	800a0ac <__lshift>
 800944c:	ee08 0a10 	vmov	s16, r0
 8009450:	9b05      	ldr	r3, [sp, #20]
 8009452:	2b00      	cmp	r3, #0
 8009454:	dd05      	ble.n	8009462 <_dtoa_r+0x82a>
 8009456:	4631      	mov	r1, r6
 8009458:	461a      	mov	r2, r3
 800945a:	4620      	mov	r0, r4
 800945c:	f000 fe26 	bl	800a0ac <__lshift>
 8009460:	4606      	mov	r6, r0
 8009462:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009464:	2b00      	cmp	r3, #0
 8009466:	d06e      	beq.n	8009546 <_dtoa_r+0x90e>
 8009468:	ee18 0a10 	vmov	r0, s16
 800946c:	4631      	mov	r1, r6
 800946e:	f000 fe8d 	bl	800a18c <__mcmp>
 8009472:	2800      	cmp	r0, #0
 8009474:	da67      	bge.n	8009546 <_dtoa_r+0x90e>
 8009476:	9b00      	ldr	r3, [sp, #0]
 8009478:	3b01      	subs	r3, #1
 800947a:	ee18 1a10 	vmov	r1, s16
 800947e:	9300      	str	r3, [sp, #0]
 8009480:	220a      	movs	r2, #10
 8009482:	2300      	movs	r3, #0
 8009484:	4620      	mov	r0, r4
 8009486:	f000 fc61 	bl	8009d4c <__multadd>
 800948a:	9b08      	ldr	r3, [sp, #32]
 800948c:	ee08 0a10 	vmov	s16, r0
 8009490:	2b00      	cmp	r3, #0
 8009492:	f000 81b1 	beq.w	80097f8 <_dtoa_r+0xbc0>
 8009496:	2300      	movs	r3, #0
 8009498:	4639      	mov	r1, r7
 800949a:	220a      	movs	r2, #10
 800949c:	4620      	mov	r0, r4
 800949e:	f000 fc55 	bl	8009d4c <__multadd>
 80094a2:	9b02      	ldr	r3, [sp, #8]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	4607      	mov	r7, r0
 80094a8:	f300 808e 	bgt.w	80095c8 <_dtoa_r+0x990>
 80094ac:	9b06      	ldr	r3, [sp, #24]
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	dc51      	bgt.n	8009556 <_dtoa_r+0x91e>
 80094b2:	e089      	b.n	80095c8 <_dtoa_r+0x990>
 80094b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80094b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80094ba:	e74b      	b.n	8009354 <_dtoa_r+0x71c>
 80094bc:	9b03      	ldr	r3, [sp, #12]
 80094be:	1e5e      	subs	r6, r3, #1
 80094c0:	9b07      	ldr	r3, [sp, #28]
 80094c2:	42b3      	cmp	r3, r6
 80094c4:	bfbf      	itttt	lt
 80094c6:	9b07      	ldrlt	r3, [sp, #28]
 80094c8:	9607      	strlt	r6, [sp, #28]
 80094ca:	1af2      	sublt	r2, r6, r3
 80094cc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80094ce:	bfb6      	itet	lt
 80094d0:	189b      	addlt	r3, r3, r2
 80094d2:	1b9e      	subge	r6, r3, r6
 80094d4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80094d6:	9b03      	ldr	r3, [sp, #12]
 80094d8:	bfb8      	it	lt
 80094da:	2600      	movlt	r6, #0
 80094dc:	2b00      	cmp	r3, #0
 80094de:	bfb7      	itett	lt
 80094e0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80094e4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80094e8:	1a9d      	sublt	r5, r3, r2
 80094ea:	2300      	movlt	r3, #0
 80094ec:	e734      	b.n	8009358 <_dtoa_r+0x720>
 80094ee:	9e07      	ldr	r6, [sp, #28]
 80094f0:	9d04      	ldr	r5, [sp, #16]
 80094f2:	9f08      	ldr	r7, [sp, #32]
 80094f4:	e73b      	b.n	800936e <_dtoa_r+0x736>
 80094f6:	9a07      	ldr	r2, [sp, #28]
 80094f8:	e767      	b.n	80093ca <_dtoa_r+0x792>
 80094fa:	9b06      	ldr	r3, [sp, #24]
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	dc18      	bgt.n	8009532 <_dtoa_r+0x8fa>
 8009500:	f1ba 0f00 	cmp.w	sl, #0
 8009504:	d115      	bne.n	8009532 <_dtoa_r+0x8fa>
 8009506:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800950a:	b993      	cbnz	r3, 8009532 <_dtoa_r+0x8fa>
 800950c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009510:	0d1b      	lsrs	r3, r3, #20
 8009512:	051b      	lsls	r3, r3, #20
 8009514:	b183      	cbz	r3, 8009538 <_dtoa_r+0x900>
 8009516:	9b04      	ldr	r3, [sp, #16]
 8009518:	3301      	adds	r3, #1
 800951a:	9304      	str	r3, [sp, #16]
 800951c:	9b05      	ldr	r3, [sp, #20]
 800951e:	3301      	adds	r3, #1
 8009520:	9305      	str	r3, [sp, #20]
 8009522:	f04f 0801 	mov.w	r8, #1
 8009526:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009528:	2b00      	cmp	r3, #0
 800952a:	f47f af6a 	bne.w	8009402 <_dtoa_r+0x7ca>
 800952e:	2001      	movs	r0, #1
 8009530:	e76f      	b.n	8009412 <_dtoa_r+0x7da>
 8009532:	f04f 0800 	mov.w	r8, #0
 8009536:	e7f6      	b.n	8009526 <_dtoa_r+0x8ee>
 8009538:	4698      	mov	r8, r3
 800953a:	e7f4      	b.n	8009526 <_dtoa_r+0x8ee>
 800953c:	f43f af7d 	beq.w	800943a <_dtoa_r+0x802>
 8009540:	4618      	mov	r0, r3
 8009542:	301c      	adds	r0, #28
 8009544:	e772      	b.n	800942c <_dtoa_r+0x7f4>
 8009546:	9b03      	ldr	r3, [sp, #12]
 8009548:	2b00      	cmp	r3, #0
 800954a:	dc37      	bgt.n	80095bc <_dtoa_r+0x984>
 800954c:	9b06      	ldr	r3, [sp, #24]
 800954e:	2b02      	cmp	r3, #2
 8009550:	dd34      	ble.n	80095bc <_dtoa_r+0x984>
 8009552:	9b03      	ldr	r3, [sp, #12]
 8009554:	9302      	str	r3, [sp, #8]
 8009556:	9b02      	ldr	r3, [sp, #8]
 8009558:	b96b      	cbnz	r3, 8009576 <_dtoa_r+0x93e>
 800955a:	4631      	mov	r1, r6
 800955c:	2205      	movs	r2, #5
 800955e:	4620      	mov	r0, r4
 8009560:	f000 fbf4 	bl	8009d4c <__multadd>
 8009564:	4601      	mov	r1, r0
 8009566:	4606      	mov	r6, r0
 8009568:	ee18 0a10 	vmov	r0, s16
 800956c:	f000 fe0e 	bl	800a18c <__mcmp>
 8009570:	2800      	cmp	r0, #0
 8009572:	f73f adbb 	bgt.w	80090ec <_dtoa_r+0x4b4>
 8009576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009578:	9d01      	ldr	r5, [sp, #4]
 800957a:	43db      	mvns	r3, r3
 800957c:	9300      	str	r3, [sp, #0]
 800957e:	f04f 0800 	mov.w	r8, #0
 8009582:	4631      	mov	r1, r6
 8009584:	4620      	mov	r0, r4
 8009586:	f000 fbbf 	bl	8009d08 <_Bfree>
 800958a:	2f00      	cmp	r7, #0
 800958c:	f43f aea4 	beq.w	80092d8 <_dtoa_r+0x6a0>
 8009590:	f1b8 0f00 	cmp.w	r8, #0
 8009594:	d005      	beq.n	80095a2 <_dtoa_r+0x96a>
 8009596:	45b8      	cmp	r8, r7
 8009598:	d003      	beq.n	80095a2 <_dtoa_r+0x96a>
 800959a:	4641      	mov	r1, r8
 800959c:	4620      	mov	r0, r4
 800959e:	f000 fbb3 	bl	8009d08 <_Bfree>
 80095a2:	4639      	mov	r1, r7
 80095a4:	4620      	mov	r0, r4
 80095a6:	f000 fbaf 	bl	8009d08 <_Bfree>
 80095aa:	e695      	b.n	80092d8 <_dtoa_r+0x6a0>
 80095ac:	2600      	movs	r6, #0
 80095ae:	4637      	mov	r7, r6
 80095b0:	e7e1      	b.n	8009576 <_dtoa_r+0x93e>
 80095b2:	9700      	str	r7, [sp, #0]
 80095b4:	4637      	mov	r7, r6
 80095b6:	e599      	b.n	80090ec <_dtoa_r+0x4b4>
 80095b8:	40240000 	.word	0x40240000
 80095bc:	9b08      	ldr	r3, [sp, #32]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	f000 80ca 	beq.w	8009758 <_dtoa_r+0xb20>
 80095c4:	9b03      	ldr	r3, [sp, #12]
 80095c6:	9302      	str	r3, [sp, #8]
 80095c8:	2d00      	cmp	r5, #0
 80095ca:	dd05      	ble.n	80095d8 <_dtoa_r+0x9a0>
 80095cc:	4639      	mov	r1, r7
 80095ce:	462a      	mov	r2, r5
 80095d0:	4620      	mov	r0, r4
 80095d2:	f000 fd6b 	bl	800a0ac <__lshift>
 80095d6:	4607      	mov	r7, r0
 80095d8:	f1b8 0f00 	cmp.w	r8, #0
 80095dc:	d05b      	beq.n	8009696 <_dtoa_r+0xa5e>
 80095de:	6879      	ldr	r1, [r7, #4]
 80095e0:	4620      	mov	r0, r4
 80095e2:	f000 fb51 	bl	8009c88 <_Balloc>
 80095e6:	4605      	mov	r5, r0
 80095e8:	b928      	cbnz	r0, 80095f6 <_dtoa_r+0x9be>
 80095ea:	4b87      	ldr	r3, [pc, #540]	; (8009808 <_dtoa_r+0xbd0>)
 80095ec:	4602      	mov	r2, r0
 80095ee:	f240 21ea 	movw	r1, #746	; 0x2ea
 80095f2:	f7ff bb3b 	b.w	8008c6c <_dtoa_r+0x34>
 80095f6:	693a      	ldr	r2, [r7, #16]
 80095f8:	3202      	adds	r2, #2
 80095fa:	0092      	lsls	r2, r2, #2
 80095fc:	f107 010c 	add.w	r1, r7, #12
 8009600:	300c      	adds	r0, #12
 8009602:	f000 fb33 	bl	8009c6c <memcpy>
 8009606:	2201      	movs	r2, #1
 8009608:	4629      	mov	r1, r5
 800960a:	4620      	mov	r0, r4
 800960c:	f000 fd4e 	bl	800a0ac <__lshift>
 8009610:	9b01      	ldr	r3, [sp, #4]
 8009612:	f103 0901 	add.w	r9, r3, #1
 8009616:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800961a:	4413      	add	r3, r2
 800961c:	9305      	str	r3, [sp, #20]
 800961e:	f00a 0301 	and.w	r3, sl, #1
 8009622:	46b8      	mov	r8, r7
 8009624:	9304      	str	r3, [sp, #16]
 8009626:	4607      	mov	r7, r0
 8009628:	4631      	mov	r1, r6
 800962a:	ee18 0a10 	vmov	r0, s16
 800962e:	f7ff fa77 	bl	8008b20 <quorem>
 8009632:	4641      	mov	r1, r8
 8009634:	9002      	str	r0, [sp, #8]
 8009636:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800963a:	ee18 0a10 	vmov	r0, s16
 800963e:	f000 fda5 	bl	800a18c <__mcmp>
 8009642:	463a      	mov	r2, r7
 8009644:	9003      	str	r0, [sp, #12]
 8009646:	4631      	mov	r1, r6
 8009648:	4620      	mov	r0, r4
 800964a:	f000 fdbb 	bl	800a1c4 <__mdiff>
 800964e:	68c2      	ldr	r2, [r0, #12]
 8009650:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8009654:	4605      	mov	r5, r0
 8009656:	bb02      	cbnz	r2, 800969a <_dtoa_r+0xa62>
 8009658:	4601      	mov	r1, r0
 800965a:	ee18 0a10 	vmov	r0, s16
 800965e:	f000 fd95 	bl	800a18c <__mcmp>
 8009662:	4602      	mov	r2, r0
 8009664:	4629      	mov	r1, r5
 8009666:	4620      	mov	r0, r4
 8009668:	9207      	str	r2, [sp, #28]
 800966a:	f000 fb4d 	bl	8009d08 <_Bfree>
 800966e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009672:	ea43 0102 	orr.w	r1, r3, r2
 8009676:	9b04      	ldr	r3, [sp, #16]
 8009678:	430b      	orrs	r3, r1
 800967a:	464d      	mov	r5, r9
 800967c:	d10f      	bne.n	800969e <_dtoa_r+0xa66>
 800967e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009682:	d02a      	beq.n	80096da <_dtoa_r+0xaa2>
 8009684:	9b03      	ldr	r3, [sp, #12]
 8009686:	2b00      	cmp	r3, #0
 8009688:	dd02      	ble.n	8009690 <_dtoa_r+0xa58>
 800968a:	9b02      	ldr	r3, [sp, #8]
 800968c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009690:	f88b a000 	strb.w	sl, [fp]
 8009694:	e775      	b.n	8009582 <_dtoa_r+0x94a>
 8009696:	4638      	mov	r0, r7
 8009698:	e7ba      	b.n	8009610 <_dtoa_r+0x9d8>
 800969a:	2201      	movs	r2, #1
 800969c:	e7e2      	b.n	8009664 <_dtoa_r+0xa2c>
 800969e:	9b03      	ldr	r3, [sp, #12]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	db04      	blt.n	80096ae <_dtoa_r+0xa76>
 80096a4:	9906      	ldr	r1, [sp, #24]
 80096a6:	430b      	orrs	r3, r1
 80096a8:	9904      	ldr	r1, [sp, #16]
 80096aa:	430b      	orrs	r3, r1
 80096ac:	d122      	bne.n	80096f4 <_dtoa_r+0xabc>
 80096ae:	2a00      	cmp	r2, #0
 80096b0:	ddee      	ble.n	8009690 <_dtoa_r+0xa58>
 80096b2:	ee18 1a10 	vmov	r1, s16
 80096b6:	2201      	movs	r2, #1
 80096b8:	4620      	mov	r0, r4
 80096ba:	f000 fcf7 	bl	800a0ac <__lshift>
 80096be:	4631      	mov	r1, r6
 80096c0:	ee08 0a10 	vmov	s16, r0
 80096c4:	f000 fd62 	bl	800a18c <__mcmp>
 80096c8:	2800      	cmp	r0, #0
 80096ca:	dc03      	bgt.n	80096d4 <_dtoa_r+0xa9c>
 80096cc:	d1e0      	bne.n	8009690 <_dtoa_r+0xa58>
 80096ce:	f01a 0f01 	tst.w	sl, #1
 80096d2:	d0dd      	beq.n	8009690 <_dtoa_r+0xa58>
 80096d4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80096d8:	d1d7      	bne.n	800968a <_dtoa_r+0xa52>
 80096da:	2339      	movs	r3, #57	; 0x39
 80096dc:	f88b 3000 	strb.w	r3, [fp]
 80096e0:	462b      	mov	r3, r5
 80096e2:	461d      	mov	r5, r3
 80096e4:	3b01      	subs	r3, #1
 80096e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80096ea:	2a39      	cmp	r2, #57	; 0x39
 80096ec:	d071      	beq.n	80097d2 <_dtoa_r+0xb9a>
 80096ee:	3201      	adds	r2, #1
 80096f0:	701a      	strb	r2, [r3, #0]
 80096f2:	e746      	b.n	8009582 <_dtoa_r+0x94a>
 80096f4:	2a00      	cmp	r2, #0
 80096f6:	dd07      	ble.n	8009708 <_dtoa_r+0xad0>
 80096f8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80096fc:	d0ed      	beq.n	80096da <_dtoa_r+0xaa2>
 80096fe:	f10a 0301 	add.w	r3, sl, #1
 8009702:	f88b 3000 	strb.w	r3, [fp]
 8009706:	e73c      	b.n	8009582 <_dtoa_r+0x94a>
 8009708:	9b05      	ldr	r3, [sp, #20]
 800970a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800970e:	4599      	cmp	r9, r3
 8009710:	d047      	beq.n	80097a2 <_dtoa_r+0xb6a>
 8009712:	ee18 1a10 	vmov	r1, s16
 8009716:	2300      	movs	r3, #0
 8009718:	220a      	movs	r2, #10
 800971a:	4620      	mov	r0, r4
 800971c:	f000 fb16 	bl	8009d4c <__multadd>
 8009720:	45b8      	cmp	r8, r7
 8009722:	ee08 0a10 	vmov	s16, r0
 8009726:	f04f 0300 	mov.w	r3, #0
 800972a:	f04f 020a 	mov.w	r2, #10
 800972e:	4641      	mov	r1, r8
 8009730:	4620      	mov	r0, r4
 8009732:	d106      	bne.n	8009742 <_dtoa_r+0xb0a>
 8009734:	f000 fb0a 	bl	8009d4c <__multadd>
 8009738:	4680      	mov	r8, r0
 800973a:	4607      	mov	r7, r0
 800973c:	f109 0901 	add.w	r9, r9, #1
 8009740:	e772      	b.n	8009628 <_dtoa_r+0x9f0>
 8009742:	f000 fb03 	bl	8009d4c <__multadd>
 8009746:	4639      	mov	r1, r7
 8009748:	4680      	mov	r8, r0
 800974a:	2300      	movs	r3, #0
 800974c:	220a      	movs	r2, #10
 800974e:	4620      	mov	r0, r4
 8009750:	f000 fafc 	bl	8009d4c <__multadd>
 8009754:	4607      	mov	r7, r0
 8009756:	e7f1      	b.n	800973c <_dtoa_r+0xb04>
 8009758:	9b03      	ldr	r3, [sp, #12]
 800975a:	9302      	str	r3, [sp, #8]
 800975c:	9d01      	ldr	r5, [sp, #4]
 800975e:	ee18 0a10 	vmov	r0, s16
 8009762:	4631      	mov	r1, r6
 8009764:	f7ff f9dc 	bl	8008b20 <quorem>
 8009768:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800976c:	9b01      	ldr	r3, [sp, #4]
 800976e:	f805 ab01 	strb.w	sl, [r5], #1
 8009772:	1aea      	subs	r2, r5, r3
 8009774:	9b02      	ldr	r3, [sp, #8]
 8009776:	4293      	cmp	r3, r2
 8009778:	dd09      	ble.n	800978e <_dtoa_r+0xb56>
 800977a:	ee18 1a10 	vmov	r1, s16
 800977e:	2300      	movs	r3, #0
 8009780:	220a      	movs	r2, #10
 8009782:	4620      	mov	r0, r4
 8009784:	f000 fae2 	bl	8009d4c <__multadd>
 8009788:	ee08 0a10 	vmov	s16, r0
 800978c:	e7e7      	b.n	800975e <_dtoa_r+0xb26>
 800978e:	9b02      	ldr	r3, [sp, #8]
 8009790:	2b00      	cmp	r3, #0
 8009792:	bfc8      	it	gt
 8009794:	461d      	movgt	r5, r3
 8009796:	9b01      	ldr	r3, [sp, #4]
 8009798:	bfd8      	it	le
 800979a:	2501      	movle	r5, #1
 800979c:	441d      	add	r5, r3
 800979e:	f04f 0800 	mov.w	r8, #0
 80097a2:	ee18 1a10 	vmov	r1, s16
 80097a6:	2201      	movs	r2, #1
 80097a8:	4620      	mov	r0, r4
 80097aa:	f000 fc7f 	bl	800a0ac <__lshift>
 80097ae:	4631      	mov	r1, r6
 80097b0:	ee08 0a10 	vmov	s16, r0
 80097b4:	f000 fcea 	bl	800a18c <__mcmp>
 80097b8:	2800      	cmp	r0, #0
 80097ba:	dc91      	bgt.n	80096e0 <_dtoa_r+0xaa8>
 80097bc:	d102      	bne.n	80097c4 <_dtoa_r+0xb8c>
 80097be:	f01a 0f01 	tst.w	sl, #1
 80097c2:	d18d      	bne.n	80096e0 <_dtoa_r+0xaa8>
 80097c4:	462b      	mov	r3, r5
 80097c6:	461d      	mov	r5, r3
 80097c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097cc:	2a30      	cmp	r2, #48	; 0x30
 80097ce:	d0fa      	beq.n	80097c6 <_dtoa_r+0xb8e>
 80097d0:	e6d7      	b.n	8009582 <_dtoa_r+0x94a>
 80097d2:	9a01      	ldr	r2, [sp, #4]
 80097d4:	429a      	cmp	r2, r3
 80097d6:	d184      	bne.n	80096e2 <_dtoa_r+0xaaa>
 80097d8:	9b00      	ldr	r3, [sp, #0]
 80097da:	3301      	adds	r3, #1
 80097dc:	9300      	str	r3, [sp, #0]
 80097de:	2331      	movs	r3, #49	; 0x31
 80097e0:	7013      	strb	r3, [r2, #0]
 80097e2:	e6ce      	b.n	8009582 <_dtoa_r+0x94a>
 80097e4:	4b09      	ldr	r3, [pc, #36]	; (800980c <_dtoa_r+0xbd4>)
 80097e6:	f7ff ba95 	b.w	8008d14 <_dtoa_r+0xdc>
 80097ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	f47f aa6e 	bne.w	8008cce <_dtoa_r+0x96>
 80097f2:	4b07      	ldr	r3, [pc, #28]	; (8009810 <_dtoa_r+0xbd8>)
 80097f4:	f7ff ba8e 	b.w	8008d14 <_dtoa_r+0xdc>
 80097f8:	9b02      	ldr	r3, [sp, #8]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	dcae      	bgt.n	800975c <_dtoa_r+0xb24>
 80097fe:	9b06      	ldr	r3, [sp, #24]
 8009800:	2b02      	cmp	r3, #2
 8009802:	f73f aea8 	bgt.w	8009556 <_dtoa_r+0x91e>
 8009806:	e7a9      	b.n	800975c <_dtoa_r+0xb24>
 8009808:	0800ad03 	.word	0x0800ad03
 800980c:	0800ac60 	.word	0x0800ac60
 8009810:	0800ac84 	.word	0x0800ac84

08009814 <__sflush_r>:
 8009814:	898a      	ldrh	r2, [r1, #12]
 8009816:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800981a:	4605      	mov	r5, r0
 800981c:	0710      	lsls	r0, r2, #28
 800981e:	460c      	mov	r4, r1
 8009820:	d458      	bmi.n	80098d4 <__sflush_r+0xc0>
 8009822:	684b      	ldr	r3, [r1, #4]
 8009824:	2b00      	cmp	r3, #0
 8009826:	dc05      	bgt.n	8009834 <__sflush_r+0x20>
 8009828:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800982a:	2b00      	cmp	r3, #0
 800982c:	dc02      	bgt.n	8009834 <__sflush_r+0x20>
 800982e:	2000      	movs	r0, #0
 8009830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009834:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009836:	2e00      	cmp	r6, #0
 8009838:	d0f9      	beq.n	800982e <__sflush_r+0x1a>
 800983a:	2300      	movs	r3, #0
 800983c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009840:	682f      	ldr	r7, [r5, #0]
 8009842:	602b      	str	r3, [r5, #0]
 8009844:	d032      	beq.n	80098ac <__sflush_r+0x98>
 8009846:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009848:	89a3      	ldrh	r3, [r4, #12]
 800984a:	075a      	lsls	r2, r3, #29
 800984c:	d505      	bpl.n	800985a <__sflush_r+0x46>
 800984e:	6863      	ldr	r3, [r4, #4]
 8009850:	1ac0      	subs	r0, r0, r3
 8009852:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009854:	b10b      	cbz	r3, 800985a <__sflush_r+0x46>
 8009856:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009858:	1ac0      	subs	r0, r0, r3
 800985a:	2300      	movs	r3, #0
 800985c:	4602      	mov	r2, r0
 800985e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009860:	6a21      	ldr	r1, [r4, #32]
 8009862:	4628      	mov	r0, r5
 8009864:	47b0      	blx	r6
 8009866:	1c43      	adds	r3, r0, #1
 8009868:	89a3      	ldrh	r3, [r4, #12]
 800986a:	d106      	bne.n	800987a <__sflush_r+0x66>
 800986c:	6829      	ldr	r1, [r5, #0]
 800986e:	291d      	cmp	r1, #29
 8009870:	d82c      	bhi.n	80098cc <__sflush_r+0xb8>
 8009872:	4a2a      	ldr	r2, [pc, #168]	; (800991c <__sflush_r+0x108>)
 8009874:	40ca      	lsrs	r2, r1
 8009876:	07d6      	lsls	r6, r2, #31
 8009878:	d528      	bpl.n	80098cc <__sflush_r+0xb8>
 800987a:	2200      	movs	r2, #0
 800987c:	6062      	str	r2, [r4, #4]
 800987e:	04d9      	lsls	r1, r3, #19
 8009880:	6922      	ldr	r2, [r4, #16]
 8009882:	6022      	str	r2, [r4, #0]
 8009884:	d504      	bpl.n	8009890 <__sflush_r+0x7c>
 8009886:	1c42      	adds	r2, r0, #1
 8009888:	d101      	bne.n	800988e <__sflush_r+0x7a>
 800988a:	682b      	ldr	r3, [r5, #0]
 800988c:	b903      	cbnz	r3, 8009890 <__sflush_r+0x7c>
 800988e:	6560      	str	r0, [r4, #84]	; 0x54
 8009890:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009892:	602f      	str	r7, [r5, #0]
 8009894:	2900      	cmp	r1, #0
 8009896:	d0ca      	beq.n	800982e <__sflush_r+0x1a>
 8009898:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800989c:	4299      	cmp	r1, r3
 800989e:	d002      	beq.n	80098a6 <__sflush_r+0x92>
 80098a0:	4628      	mov	r0, r5
 80098a2:	f000 fd8b 	bl	800a3bc <_free_r>
 80098a6:	2000      	movs	r0, #0
 80098a8:	6360      	str	r0, [r4, #52]	; 0x34
 80098aa:	e7c1      	b.n	8009830 <__sflush_r+0x1c>
 80098ac:	6a21      	ldr	r1, [r4, #32]
 80098ae:	2301      	movs	r3, #1
 80098b0:	4628      	mov	r0, r5
 80098b2:	47b0      	blx	r6
 80098b4:	1c41      	adds	r1, r0, #1
 80098b6:	d1c7      	bne.n	8009848 <__sflush_r+0x34>
 80098b8:	682b      	ldr	r3, [r5, #0]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d0c4      	beq.n	8009848 <__sflush_r+0x34>
 80098be:	2b1d      	cmp	r3, #29
 80098c0:	d001      	beq.n	80098c6 <__sflush_r+0xb2>
 80098c2:	2b16      	cmp	r3, #22
 80098c4:	d101      	bne.n	80098ca <__sflush_r+0xb6>
 80098c6:	602f      	str	r7, [r5, #0]
 80098c8:	e7b1      	b.n	800982e <__sflush_r+0x1a>
 80098ca:	89a3      	ldrh	r3, [r4, #12]
 80098cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098d0:	81a3      	strh	r3, [r4, #12]
 80098d2:	e7ad      	b.n	8009830 <__sflush_r+0x1c>
 80098d4:	690f      	ldr	r7, [r1, #16]
 80098d6:	2f00      	cmp	r7, #0
 80098d8:	d0a9      	beq.n	800982e <__sflush_r+0x1a>
 80098da:	0793      	lsls	r3, r2, #30
 80098dc:	680e      	ldr	r6, [r1, #0]
 80098de:	bf08      	it	eq
 80098e0:	694b      	ldreq	r3, [r1, #20]
 80098e2:	600f      	str	r7, [r1, #0]
 80098e4:	bf18      	it	ne
 80098e6:	2300      	movne	r3, #0
 80098e8:	eba6 0807 	sub.w	r8, r6, r7
 80098ec:	608b      	str	r3, [r1, #8]
 80098ee:	f1b8 0f00 	cmp.w	r8, #0
 80098f2:	dd9c      	ble.n	800982e <__sflush_r+0x1a>
 80098f4:	6a21      	ldr	r1, [r4, #32]
 80098f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80098f8:	4643      	mov	r3, r8
 80098fa:	463a      	mov	r2, r7
 80098fc:	4628      	mov	r0, r5
 80098fe:	47b0      	blx	r6
 8009900:	2800      	cmp	r0, #0
 8009902:	dc06      	bgt.n	8009912 <__sflush_r+0xfe>
 8009904:	89a3      	ldrh	r3, [r4, #12]
 8009906:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800990a:	81a3      	strh	r3, [r4, #12]
 800990c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009910:	e78e      	b.n	8009830 <__sflush_r+0x1c>
 8009912:	4407      	add	r7, r0
 8009914:	eba8 0800 	sub.w	r8, r8, r0
 8009918:	e7e9      	b.n	80098ee <__sflush_r+0xda>
 800991a:	bf00      	nop
 800991c:	20400001 	.word	0x20400001

08009920 <_fflush_r>:
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	690b      	ldr	r3, [r1, #16]
 8009924:	4605      	mov	r5, r0
 8009926:	460c      	mov	r4, r1
 8009928:	b913      	cbnz	r3, 8009930 <_fflush_r+0x10>
 800992a:	2500      	movs	r5, #0
 800992c:	4628      	mov	r0, r5
 800992e:	bd38      	pop	{r3, r4, r5, pc}
 8009930:	b118      	cbz	r0, 800993a <_fflush_r+0x1a>
 8009932:	6983      	ldr	r3, [r0, #24]
 8009934:	b90b      	cbnz	r3, 800993a <_fflush_r+0x1a>
 8009936:	f000 f887 	bl	8009a48 <__sinit>
 800993a:	4b14      	ldr	r3, [pc, #80]	; (800998c <_fflush_r+0x6c>)
 800993c:	429c      	cmp	r4, r3
 800993e:	d11b      	bne.n	8009978 <_fflush_r+0x58>
 8009940:	686c      	ldr	r4, [r5, #4]
 8009942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d0ef      	beq.n	800992a <_fflush_r+0xa>
 800994a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800994c:	07d0      	lsls	r0, r2, #31
 800994e:	d404      	bmi.n	800995a <_fflush_r+0x3a>
 8009950:	0599      	lsls	r1, r3, #22
 8009952:	d402      	bmi.n	800995a <_fflush_r+0x3a>
 8009954:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009956:	f000 f91a 	bl	8009b8e <__retarget_lock_acquire_recursive>
 800995a:	4628      	mov	r0, r5
 800995c:	4621      	mov	r1, r4
 800995e:	f7ff ff59 	bl	8009814 <__sflush_r>
 8009962:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009964:	07da      	lsls	r2, r3, #31
 8009966:	4605      	mov	r5, r0
 8009968:	d4e0      	bmi.n	800992c <_fflush_r+0xc>
 800996a:	89a3      	ldrh	r3, [r4, #12]
 800996c:	059b      	lsls	r3, r3, #22
 800996e:	d4dd      	bmi.n	800992c <_fflush_r+0xc>
 8009970:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009972:	f000 f90d 	bl	8009b90 <__retarget_lock_release_recursive>
 8009976:	e7d9      	b.n	800992c <_fflush_r+0xc>
 8009978:	4b05      	ldr	r3, [pc, #20]	; (8009990 <_fflush_r+0x70>)
 800997a:	429c      	cmp	r4, r3
 800997c:	d101      	bne.n	8009982 <_fflush_r+0x62>
 800997e:	68ac      	ldr	r4, [r5, #8]
 8009980:	e7df      	b.n	8009942 <_fflush_r+0x22>
 8009982:	4b04      	ldr	r3, [pc, #16]	; (8009994 <_fflush_r+0x74>)
 8009984:	429c      	cmp	r4, r3
 8009986:	bf08      	it	eq
 8009988:	68ec      	ldreq	r4, [r5, #12]
 800998a:	e7da      	b.n	8009942 <_fflush_r+0x22>
 800998c:	0800ad34 	.word	0x0800ad34
 8009990:	0800ad54 	.word	0x0800ad54
 8009994:	0800ad14 	.word	0x0800ad14

08009998 <std>:
 8009998:	2300      	movs	r3, #0
 800999a:	b510      	push	{r4, lr}
 800999c:	4604      	mov	r4, r0
 800999e:	e9c0 3300 	strd	r3, r3, [r0]
 80099a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099a6:	6083      	str	r3, [r0, #8]
 80099a8:	8181      	strh	r1, [r0, #12]
 80099aa:	6643      	str	r3, [r0, #100]	; 0x64
 80099ac:	81c2      	strh	r2, [r0, #14]
 80099ae:	6183      	str	r3, [r0, #24]
 80099b0:	4619      	mov	r1, r3
 80099b2:	2208      	movs	r2, #8
 80099b4:	305c      	adds	r0, #92	; 0x5c
 80099b6:	f7fe faf3 	bl	8007fa0 <memset>
 80099ba:	4b05      	ldr	r3, [pc, #20]	; (80099d0 <std+0x38>)
 80099bc:	6263      	str	r3, [r4, #36]	; 0x24
 80099be:	4b05      	ldr	r3, [pc, #20]	; (80099d4 <std+0x3c>)
 80099c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80099c2:	4b05      	ldr	r3, [pc, #20]	; (80099d8 <std+0x40>)
 80099c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80099c6:	4b05      	ldr	r3, [pc, #20]	; (80099dc <std+0x44>)
 80099c8:	6224      	str	r4, [r4, #32]
 80099ca:	6323      	str	r3, [r4, #48]	; 0x30
 80099cc:	bd10      	pop	{r4, pc}
 80099ce:	bf00      	nop
 80099d0:	0800a851 	.word	0x0800a851
 80099d4:	0800a873 	.word	0x0800a873
 80099d8:	0800a8ab 	.word	0x0800a8ab
 80099dc:	0800a8cf 	.word	0x0800a8cf

080099e0 <_cleanup_r>:
 80099e0:	4901      	ldr	r1, [pc, #4]	; (80099e8 <_cleanup_r+0x8>)
 80099e2:	f000 b8af 	b.w	8009b44 <_fwalk_reent>
 80099e6:	bf00      	nop
 80099e8:	08009921 	.word	0x08009921

080099ec <__sfmoreglue>:
 80099ec:	b570      	push	{r4, r5, r6, lr}
 80099ee:	2268      	movs	r2, #104	; 0x68
 80099f0:	1e4d      	subs	r5, r1, #1
 80099f2:	4355      	muls	r5, r2
 80099f4:	460e      	mov	r6, r1
 80099f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80099fa:	f000 fd4b 	bl	800a494 <_malloc_r>
 80099fe:	4604      	mov	r4, r0
 8009a00:	b140      	cbz	r0, 8009a14 <__sfmoreglue+0x28>
 8009a02:	2100      	movs	r1, #0
 8009a04:	e9c0 1600 	strd	r1, r6, [r0]
 8009a08:	300c      	adds	r0, #12
 8009a0a:	60a0      	str	r0, [r4, #8]
 8009a0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009a10:	f7fe fac6 	bl	8007fa0 <memset>
 8009a14:	4620      	mov	r0, r4
 8009a16:	bd70      	pop	{r4, r5, r6, pc}

08009a18 <__sfp_lock_acquire>:
 8009a18:	4801      	ldr	r0, [pc, #4]	; (8009a20 <__sfp_lock_acquire+0x8>)
 8009a1a:	f000 b8b8 	b.w	8009b8e <__retarget_lock_acquire_recursive>
 8009a1e:	bf00      	nop
 8009a20:	20000811 	.word	0x20000811

08009a24 <__sfp_lock_release>:
 8009a24:	4801      	ldr	r0, [pc, #4]	; (8009a2c <__sfp_lock_release+0x8>)
 8009a26:	f000 b8b3 	b.w	8009b90 <__retarget_lock_release_recursive>
 8009a2a:	bf00      	nop
 8009a2c:	20000811 	.word	0x20000811

08009a30 <__sinit_lock_acquire>:
 8009a30:	4801      	ldr	r0, [pc, #4]	; (8009a38 <__sinit_lock_acquire+0x8>)
 8009a32:	f000 b8ac 	b.w	8009b8e <__retarget_lock_acquire_recursive>
 8009a36:	bf00      	nop
 8009a38:	20000812 	.word	0x20000812

08009a3c <__sinit_lock_release>:
 8009a3c:	4801      	ldr	r0, [pc, #4]	; (8009a44 <__sinit_lock_release+0x8>)
 8009a3e:	f000 b8a7 	b.w	8009b90 <__retarget_lock_release_recursive>
 8009a42:	bf00      	nop
 8009a44:	20000812 	.word	0x20000812

08009a48 <__sinit>:
 8009a48:	b510      	push	{r4, lr}
 8009a4a:	4604      	mov	r4, r0
 8009a4c:	f7ff fff0 	bl	8009a30 <__sinit_lock_acquire>
 8009a50:	69a3      	ldr	r3, [r4, #24]
 8009a52:	b11b      	cbz	r3, 8009a5c <__sinit+0x14>
 8009a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a58:	f7ff bff0 	b.w	8009a3c <__sinit_lock_release>
 8009a5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009a60:	6523      	str	r3, [r4, #80]	; 0x50
 8009a62:	4b13      	ldr	r3, [pc, #76]	; (8009ab0 <__sinit+0x68>)
 8009a64:	4a13      	ldr	r2, [pc, #76]	; (8009ab4 <__sinit+0x6c>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	62a2      	str	r2, [r4, #40]	; 0x28
 8009a6a:	42a3      	cmp	r3, r4
 8009a6c:	bf04      	itt	eq
 8009a6e:	2301      	moveq	r3, #1
 8009a70:	61a3      	streq	r3, [r4, #24]
 8009a72:	4620      	mov	r0, r4
 8009a74:	f000 f820 	bl	8009ab8 <__sfp>
 8009a78:	6060      	str	r0, [r4, #4]
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	f000 f81c 	bl	8009ab8 <__sfp>
 8009a80:	60a0      	str	r0, [r4, #8]
 8009a82:	4620      	mov	r0, r4
 8009a84:	f000 f818 	bl	8009ab8 <__sfp>
 8009a88:	2200      	movs	r2, #0
 8009a8a:	60e0      	str	r0, [r4, #12]
 8009a8c:	2104      	movs	r1, #4
 8009a8e:	6860      	ldr	r0, [r4, #4]
 8009a90:	f7ff ff82 	bl	8009998 <std>
 8009a94:	68a0      	ldr	r0, [r4, #8]
 8009a96:	2201      	movs	r2, #1
 8009a98:	2109      	movs	r1, #9
 8009a9a:	f7ff ff7d 	bl	8009998 <std>
 8009a9e:	68e0      	ldr	r0, [r4, #12]
 8009aa0:	2202      	movs	r2, #2
 8009aa2:	2112      	movs	r1, #18
 8009aa4:	f7ff ff78 	bl	8009998 <std>
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	61a3      	str	r3, [r4, #24]
 8009aac:	e7d2      	b.n	8009a54 <__sinit+0xc>
 8009aae:	bf00      	nop
 8009ab0:	0800ac4c 	.word	0x0800ac4c
 8009ab4:	080099e1 	.word	0x080099e1

08009ab8 <__sfp>:
 8009ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aba:	4607      	mov	r7, r0
 8009abc:	f7ff ffac 	bl	8009a18 <__sfp_lock_acquire>
 8009ac0:	4b1e      	ldr	r3, [pc, #120]	; (8009b3c <__sfp+0x84>)
 8009ac2:	681e      	ldr	r6, [r3, #0]
 8009ac4:	69b3      	ldr	r3, [r6, #24]
 8009ac6:	b913      	cbnz	r3, 8009ace <__sfp+0x16>
 8009ac8:	4630      	mov	r0, r6
 8009aca:	f7ff ffbd 	bl	8009a48 <__sinit>
 8009ace:	3648      	adds	r6, #72	; 0x48
 8009ad0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009ad4:	3b01      	subs	r3, #1
 8009ad6:	d503      	bpl.n	8009ae0 <__sfp+0x28>
 8009ad8:	6833      	ldr	r3, [r6, #0]
 8009ada:	b30b      	cbz	r3, 8009b20 <__sfp+0x68>
 8009adc:	6836      	ldr	r6, [r6, #0]
 8009ade:	e7f7      	b.n	8009ad0 <__sfp+0x18>
 8009ae0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009ae4:	b9d5      	cbnz	r5, 8009b1c <__sfp+0x64>
 8009ae6:	4b16      	ldr	r3, [pc, #88]	; (8009b40 <__sfp+0x88>)
 8009ae8:	60e3      	str	r3, [r4, #12]
 8009aea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009aee:	6665      	str	r5, [r4, #100]	; 0x64
 8009af0:	f000 f84c 	bl	8009b8c <__retarget_lock_init_recursive>
 8009af4:	f7ff ff96 	bl	8009a24 <__sfp_lock_release>
 8009af8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009afc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009b00:	6025      	str	r5, [r4, #0]
 8009b02:	61a5      	str	r5, [r4, #24]
 8009b04:	2208      	movs	r2, #8
 8009b06:	4629      	mov	r1, r5
 8009b08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009b0c:	f7fe fa48 	bl	8007fa0 <memset>
 8009b10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009b14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009b18:	4620      	mov	r0, r4
 8009b1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b1c:	3468      	adds	r4, #104	; 0x68
 8009b1e:	e7d9      	b.n	8009ad4 <__sfp+0x1c>
 8009b20:	2104      	movs	r1, #4
 8009b22:	4638      	mov	r0, r7
 8009b24:	f7ff ff62 	bl	80099ec <__sfmoreglue>
 8009b28:	4604      	mov	r4, r0
 8009b2a:	6030      	str	r0, [r6, #0]
 8009b2c:	2800      	cmp	r0, #0
 8009b2e:	d1d5      	bne.n	8009adc <__sfp+0x24>
 8009b30:	f7ff ff78 	bl	8009a24 <__sfp_lock_release>
 8009b34:	230c      	movs	r3, #12
 8009b36:	603b      	str	r3, [r7, #0]
 8009b38:	e7ee      	b.n	8009b18 <__sfp+0x60>
 8009b3a:	bf00      	nop
 8009b3c:	0800ac4c 	.word	0x0800ac4c
 8009b40:	ffff0001 	.word	0xffff0001

08009b44 <_fwalk_reent>:
 8009b44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b48:	4606      	mov	r6, r0
 8009b4a:	4688      	mov	r8, r1
 8009b4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009b50:	2700      	movs	r7, #0
 8009b52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b56:	f1b9 0901 	subs.w	r9, r9, #1
 8009b5a:	d505      	bpl.n	8009b68 <_fwalk_reent+0x24>
 8009b5c:	6824      	ldr	r4, [r4, #0]
 8009b5e:	2c00      	cmp	r4, #0
 8009b60:	d1f7      	bne.n	8009b52 <_fwalk_reent+0xe>
 8009b62:	4638      	mov	r0, r7
 8009b64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b68:	89ab      	ldrh	r3, [r5, #12]
 8009b6a:	2b01      	cmp	r3, #1
 8009b6c:	d907      	bls.n	8009b7e <_fwalk_reent+0x3a>
 8009b6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b72:	3301      	adds	r3, #1
 8009b74:	d003      	beq.n	8009b7e <_fwalk_reent+0x3a>
 8009b76:	4629      	mov	r1, r5
 8009b78:	4630      	mov	r0, r6
 8009b7a:	47c0      	blx	r8
 8009b7c:	4307      	orrs	r7, r0
 8009b7e:	3568      	adds	r5, #104	; 0x68
 8009b80:	e7e9      	b.n	8009b56 <_fwalk_reent+0x12>
	...

08009b84 <_localeconv_r>:
 8009b84:	4800      	ldr	r0, [pc, #0]	; (8009b88 <_localeconv_r+0x4>)
 8009b86:	4770      	bx	lr
 8009b88:	20000168 	.word	0x20000168

08009b8c <__retarget_lock_init_recursive>:
 8009b8c:	4770      	bx	lr

08009b8e <__retarget_lock_acquire_recursive>:
 8009b8e:	4770      	bx	lr

08009b90 <__retarget_lock_release_recursive>:
 8009b90:	4770      	bx	lr

08009b92 <__swhatbuf_r>:
 8009b92:	b570      	push	{r4, r5, r6, lr}
 8009b94:	460e      	mov	r6, r1
 8009b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b9a:	2900      	cmp	r1, #0
 8009b9c:	b096      	sub	sp, #88	; 0x58
 8009b9e:	4614      	mov	r4, r2
 8009ba0:	461d      	mov	r5, r3
 8009ba2:	da08      	bge.n	8009bb6 <__swhatbuf_r+0x24>
 8009ba4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	602a      	str	r2, [r5, #0]
 8009bac:	061a      	lsls	r2, r3, #24
 8009bae:	d410      	bmi.n	8009bd2 <__swhatbuf_r+0x40>
 8009bb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bb4:	e00e      	b.n	8009bd4 <__swhatbuf_r+0x42>
 8009bb6:	466a      	mov	r2, sp
 8009bb8:	f000 fee0 	bl	800a97c <_fstat_r>
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	dbf1      	blt.n	8009ba4 <__swhatbuf_r+0x12>
 8009bc0:	9a01      	ldr	r2, [sp, #4]
 8009bc2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009bc6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009bca:	425a      	negs	r2, r3
 8009bcc:	415a      	adcs	r2, r3
 8009bce:	602a      	str	r2, [r5, #0]
 8009bd0:	e7ee      	b.n	8009bb0 <__swhatbuf_r+0x1e>
 8009bd2:	2340      	movs	r3, #64	; 0x40
 8009bd4:	2000      	movs	r0, #0
 8009bd6:	6023      	str	r3, [r4, #0]
 8009bd8:	b016      	add	sp, #88	; 0x58
 8009bda:	bd70      	pop	{r4, r5, r6, pc}

08009bdc <__smakebuf_r>:
 8009bdc:	898b      	ldrh	r3, [r1, #12]
 8009bde:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009be0:	079d      	lsls	r5, r3, #30
 8009be2:	4606      	mov	r6, r0
 8009be4:	460c      	mov	r4, r1
 8009be6:	d507      	bpl.n	8009bf8 <__smakebuf_r+0x1c>
 8009be8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009bec:	6023      	str	r3, [r4, #0]
 8009bee:	6123      	str	r3, [r4, #16]
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	6163      	str	r3, [r4, #20]
 8009bf4:	b002      	add	sp, #8
 8009bf6:	bd70      	pop	{r4, r5, r6, pc}
 8009bf8:	ab01      	add	r3, sp, #4
 8009bfa:	466a      	mov	r2, sp
 8009bfc:	f7ff ffc9 	bl	8009b92 <__swhatbuf_r>
 8009c00:	9900      	ldr	r1, [sp, #0]
 8009c02:	4605      	mov	r5, r0
 8009c04:	4630      	mov	r0, r6
 8009c06:	f000 fc45 	bl	800a494 <_malloc_r>
 8009c0a:	b948      	cbnz	r0, 8009c20 <__smakebuf_r+0x44>
 8009c0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c10:	059a      	lsls	r2, r3, #22
 8009c12:	d4ef      	bmi.n	8009bf4 <__smakebuf_r+0x18>
 8009c14:	f023 0303 	bic.w	r3, r3, #3
 8009c18:	f043 0302 	orr.w	r3, r3, #2
 8009c1c:	81a3      	strh	r3, [r4, #12]
 8009c1e:	e7e3      	b.n	8009be8 <__smakebuf_r+0xc>
 8009c20:	4b0d      	ldr	r3, [pc, #52]	; (8009c58 <__smakebuf_r+0x7c>)
 8009c22:	62b3      	str	r3, [r6, #40]	; 0x28
 8009c24:	89a3      	ldrh	r3, [r4, #12]
 8009c26:	6020      	str	r0, [r4, #0]
 8009c28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c2c:	81a3      	strh	r3, [r4, #12]
 8009c2e:	9b00      	ldr	r3, [sp, #0]
 8009c30:	6163      	str	r3, [r4, #20]
 8009c32:	9b01      	ldr	r3, [sp, #4]
 8009c34:	6120      	str	r0, [r4, #16]
 8009c36:	b15b      	cbz	r3, 8009c50 <__smakebuf_r+0x74>
 8009c38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c3c:	4630      	mov	r0, r6
 8009c3e:	f000 feaf 	bl	800a9a0 <_isatty_r>
 8009c42:	b128      	cbz	r0, 8009c50 <__smakebuf_r+0x74>
 8009c44:	89a3      	ldrh	r3, [r4, #12]
 8009c46:	f023 0303 	bic.w	r3, r3, #3
 8009c4a:	f043 0301 	orr.w	r3, r3, #1
 8009c4e:	81a3      	strh	r3, [r4, #12]
 8009c50:	89a0      	ldrh	r0, [r4, #12]
 8009c52:	4305      	orrs	r5, r0
 8009c54:	81a5      	strh	r5, [r4, #12]
 8009c56:	e7cd      	b.n	8009bf4 <__smakebuf_r+0x18>
 8009c58:	080099e1 	.word	0x080099e1

08009c5c <malloc>:
 8009c5c:	4b02      	ldr	r3, [pc, #8]	; (8009c68 <malloc+0xc>)
 8009c5e:	4601      	mov	r1, r0
 8009c60:	6818      	ldr	r0, [r3, #0]
 8009c62:	f000 bc17 	b.w	800a494 <_malloc_r>
 8009c66:	bf00      	nop
 8009c68:	20000014 	.word	0x20000014

08009c6c <memcpy>:
 8009c6c:	440a      	add	r2, r1
 8009c6e:	4291      	cmp	r1, r2
 8009c70:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009c74:	d100      	bne.n	8009c78 <memcpy+0xc>
 8009c76:	4770      	bx	lr
 8009c78:	b510      	push	{r4, lr}
 8009c7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c82:	4291      	cmp	r1, r2
 8009c84:	d1f9      	bne.n	8009c7a <memcpy+0xe>
 8009c86:	bd10      	pop	{r4, pc}

08009c88 <_Balloc>:
 8009c88:	b570      	push	{r4, r5, r6, lr}
 8009c8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009c8c:	4604      	mov	r4, r0
 8009c8e:	460d      	mov	r5, r1
 8009c90:	b976      	cbnz	r6, 8009cb0 <_Balloc+0x28>
 8009c92:	2010      	movs	r0, #16
 8009c94:	f7ff ffe2 	bl	8009c5c <malloc>
 8009c98:	4602      	mov	r2, r0
 8009c9a:	6260      	str	r0, [r4, #36]	; 0x24
 8009c9c:	b920      	cbnz	r0, 8009ca8 <_Balloc+0x20>
 8009c9e:	4b18      	ldr	r3, [pc, #96]	; (8009d00 <_Balloc+0x78>)
 8009ca0:	4818      	ldr	r0, [pc, #96]	; (8009d04 <_Balloc+0x7c>)
 8009ca2:	2166      	movs	r1, #102	; 0x66
 8009ca4:	f000 fe2a 	bl	800a8fc <__assert_func>
 8009ca8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009cac:	6006      	str	r6, [r0, #0]
 8009cae:	60c6      	str	r6, [r0, #12]
 8009cb0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009cb2:	68f3      	ldr	r3, [r6, #12]
 8009cb4:	b183      	cbz	r3, 8009cd8 <_Balloc+0x50>
 8009cb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009cb8:	68db      	ldr	r3, [r3, #12]
 8009cba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009cbe:	b9b8      	cbnz	r0, 8009cf0 <_Balloc+0x68>
 8009cc0:	2101      	movs	r1, #1
 8009cc2:	fa01 f605 	lsl.w	r6, r1, r5
 8009cc6:	1d72      	adds	r2, r6, #5
 8009cc8:	0092      	lsls	r2, r2, #2
 8009cca:	4620      	mov	r0, r4
 8009ccc:	f000 fb60 	bl	800a390 <_calloc_r>
 8009cd0:	b160      	cbz	r0, 8009cec <_Balloc+0x64>
 8009cd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009cd6:	e00e      	b.n	8009cf6 <_Balloc+0x6e>
 8009cd8:	2221      	movs	r2, #33	; 0x21
 8009cda:	2104      	movs	r1, #4
 8009cdc:	4620      	mov	r0, r4
 8009cde:	f000 fb57 	bl	800a390 <_calloc_r>
 8009ce2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ce4:	60f0      	str	r0, [r6, #12]
 8009ce6:	68db      	ldr	r3, [r3, #12]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d1e4      	bne.n	8009cb6 <_Balloc+0x2e>
 8009cec:	2000      	movs	r0, #0
 8009cee:	bd70      	pop	{r4, r5, r6, pc}
 8009cf0:	6802      	ldr	r2, [r0, #0]
 8009cf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009cfc:	e7f7      	b.n	8009cee <_Balloc+0x66>
 8009cfe:	bf00      	nop
 8009d00:	0800ac91 	.word	0x0800ac91
 8009d04:	0800ad74 	.word	0x0800ad74

08009d08 <_Bfree>:
 8009d08:	b570      	push	{r4, r5, r6, lr}
 8009d0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009d0c:	4605      	mov	r5, r0
 8009d0e:	460c      	mov	r4, r1
 8009d10:	b976      	cbnz	r6, 8009d30 <_Bfree+0x28>
 8009d12:	2010      	movs	r0, #16
 8009d14:	f7ff ffa2 	bl	8009c5c <malloc>
 8009d18:	4602      	mov	r2, r0
 8009d1a:	6268      	str	r0, [r5, #36]	; 0x24
 8009d1c:	b920      	cbnz	r0, 8009d28 <_Bfree+0x20>
 8009d1e:	4b09      	ldr	r3, [pc, #36]	; (8009d44 <_Bfree+0x3c>)
 8009d20:	4809      	ldr	r0, [pc, #36]	; (8009d48 <_Bfree+0x40>)
 8009d22:	218a      	movs	r1, #138	; 0x8a
 8009d24:	f000 fdea 	bl	800a8fc <__assert_func>
 8009d28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009d2c:	6006      	str	r6, [r0, #0]
 8009d2e:	60c6      	str	r6, [r0, #12]
 8009d30:	b13c      	cbz	r4, 8009d42 <_Bfree+0x3a>
 8009d32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009d34:	6862      	ldr	r2, [r4, #4]
 8009d36:	68db      	ldr	r3, [r3, #12]
 8009d38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009d3c:	6021      	str	r1, [r4, #0]
 8009d3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009d42:	bd70      	pop	{r4, r5, r6, pc}
 8009d44:	0800ac91 	.word	0x0800ac91
 8009d48:	0800ad74 	.word	0x0800ad74

08009d4c <__multadd>:
 8009d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d50:	690d      	ldr	r5, [r1, #16]
 8009d52:	4607      	mov	r7, r0
 8009d54:	460c      	mov	r4, r1
 8009d56:	461e      	mov	r6, r3
 8009d58:	f101 0c14 	add.w	ip, r1, #20
 8009d5c:	2000      	movs	r0, #0
 8009d5e:	f8dc 3000 	ldr.w	r3, [ip]
 8009d62:	b299      	uxth	r1, r3
 8009d64:	fb02 6101 	mla	r1, r2, r1, r6
 8009d68:	0c1e      	lsrs	r6, r3, #16
 8009d6a:	0c0b      	lsrs	r3, r1, #16
 8009d6c:	fb02 3306 	mla	r3, r2, r6, r3
 8009d70:	b289      	uxth	r1, r1
 8009d72:	3001      	adds	r0, #1
 8009d74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009d78:	4285      	cmp	r5, r0
 8009d7a:	f84c 1b04 	str.w	r1, [ip], #4
 8009d7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009d82:	dcec      	bgt.n	8009d5e <__multadd+0x12>
 8009d84:	b30e      	cbz	r6, 8009dca <__multadd+0x7e>
 8009d86:	68a3      	ldr	r3, [r4, #8]
 8009d88:	42ab      	cmp	r3, r5
 8009d8a:	dc19      	bgt.n	8009dc0 <__multadd+0x74>
 8009d8c:	6861      	ldr	r1, [r4, #4]
 8009d8e:	4638      	mov	r0, r7
 8009d90:	3101      	adds	r1, #1
 8009d92:	f7ff ff79 	bl	8009c88 <_Balloc>
 8009d96:	4680      	mov	r8, r0
 8009d98:	b928      	cbnz	r0, 8009da6 <__multadd+0x5a>
 8009d9a:	4602      	mov	r2, r0
 8009d9c:	4b0c      	ldr	r3, [pc, #48]	; (8009dd0 <__multadd+0x84>)
 8009d9e:	480d      	ldr	r0, [pc, #52]	; (8009dd4 <__multadd+0x88>)
 8009da0:	21b5      	movs	r1, #181	; 0xb5
 8009da2:	f000 fdab 	bl	800a8fc <__assert_func>
 8009da6:	6922      	ldr	r2, [r4, #16]
 8009da8:	3202      	adds	r2, #2
 8009daa:	f104 010c 	add.w	r1, r4, #12
 8009dae:	0092      	lsls	r2, r2, #2
 8009db0:	300c      	adds	r0, #12
 8009db2:	f7ff ff5b 	bl	8009c6c <memcpy>
 8009db6:	4621      	mov	r1, r4
 8009db8:	4638      	mov	r0, r7
 8009dba:	f7ff ffa5 	bl	8009d08 <_Bfree>
 8009dbe:	4644      	mov	r4, r8
 8009dc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009dc4:	3501      	adds	r5, #1
 8009dc6:	615e      	str	r6, [r3, #20]
 8009dc8:	6125      	str	r5, [r4, #16]
 8009dca:	4620      	mov	r0, r4
 8009dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dd0:	0800ad03 	.word	0x0800ad03
 8009dd4:	0800ad74 	.word	0x0800ad74

08009dd8 <__hi0bits>:
 8009dd8:	0c03      	lsrs	r3, r0, #16
 8009dda:	041b      	lsls	r3, r3, #16
 8009ddc:	b9d3      	cbnz	r3, 8009e14 <__hi0bits+0x3c>
 8009dde:	0400      	lsls	r0, r0, #16
 8009de0:	2310      	movs	r3, #16
 8009de2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009de6:	bf04      	itt	eq
 8009de8:	0200      	lsleq	r0, r0, #8
 8009dea:	3308      	addeq	r3, #8
 8009dec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009df0:	bf04      	itt	eq
 8009df2:	0100      	lsleq	r0, r0, #4
 8009df4:	3304      	addeq	r3, #4
 8009df6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009dfa:	bf04      	itt	eq
 8009dfc:	0080      	lsleq	r0, r0, #2
 8009dfe:	3302      	addeq	r3, #2
 8009e00:	2800      	cmp	r0, #0
 8009e02:	db05      	blt.n	8009e10 <__hi0bits+0x38>
 8009e04:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009e08:	f103 0301 	add.w	r3, r3, #1
 8009e0c:	bf08      	it	eq
 8009e0e:	2320      	moveq	r3, #32
 8009e10:	4618      	mov	r0, r3
 8009e12:	4770      	bx	lr
 8009e14:	2300      	movs	r3, #0
 8009e16:	e7e4      	b.n	8009de2 <__hi0bits+0xa>

08009e18 <__lo0bits>:
 8009e18:	6803      	ldr	r3, [r0, #0]
 8009e1a:	f013 0207 	ands.w	r2, r3, #7
 8009e1e:	4601      	mov	r1, r0
 8009e20:	d00b      	beq.n	8009e3a <__lo0bits+0x22>
 8009e22:	07da      	lsls	r2, r3, #31
 8009e24:	d423      	bmi.n	8009e6e <__lo0bits+0x56>
 8009e26:	0798      	lsls	r0, r3, #30
 8009e28:	bf49      	itett	mi
 8009e2a:	085b      	lsrmi	r3, r3, #1
 8009e2c:	089b      	lsrpl	r3, r3, #2
 8009e2e:	2001      	movmi	r0, #1
 8009e30:	600b      	strmi	r3, [r1, #0]
 8009e32:	bf5c      	itt	pl
 8009e34:	600b      	strpl	r3, [r1, #0]
 8009e36:	2002      	movpl	r0, #2
 8009e38:	4770      	bx	lr
 8009e3a:	b298      	uxth	r0, r3
 8009e3c:	b9a8      	cbnz	r0, 8009e6a <__lo0bits+0x52>
 8009e3e:	0c1b      	lsrs	r3, r3, #16
 8009e40:	2010      	movs	r0, #16
 8009e42:	b2da      	uxtb	r2, r3
 8009e44:	b90a      	cbnz	r2, 8009e4a <__lo0bits+0x32>
 8009e46:	3008      	adds	r0, #8
 8009e48:	0a1b      	lsrs	r3, r3, #8
 8009e4a:	071a      	lsls	r2, r3, #28
 8009e4c:	bf04      	itt	eq
 8009e4e:	091b      	lsreq	r3, r3, #4
 8009e50:	3004      	addeq	r0, #4
 8009e52:	079a      	lsls	r2, r3, #30
 8009e54:	bf04      	itt	eq
 8009e56:	089b      	lsreq	r3, r3, #2
 8009e58:	3002      	addeq	r0, #2
 8009e5a:	07da      	lsls	r2, r3, #31
 8009e5c:	d403      	bmi.n	8009e66 <__lo0bits+0x4e>
 8009e5e:	085b      	lsrs	r3, r3, #1
 8009e60:	f100 0001 	add.w	r0, r0, #1
 8009e64:	d005      	beq.n	8009e72 <__lo0bits+0x5a>
 8009e66:	600b      	str	r3, [r1, #0]
 8009e68:	4770      	bx	lr
 8009e6a:	4610      	mov	r0, r2
 8009e6c:	e7e9      	b.n	8009e42 <__lo0bits+0x2a>
 8009e6e:	2000      	movs	r0, #0
 8009e70:	4770      	bx	lr
 8009e72:	2020      	movs	r0, #32
 8009e74:	4770      	bx	lr
	...

08009e78 <__i2b>:
 8009e78:	b510      	push	{r4, lr}
 8009e7a:	460c      	mov	r4, r1
 8009e7c:	2101      	movs	r1, #1
 8009e7e:	f7ff ff03 	bl	8009c88 <_Balloc>
 8009e82:	4602      	mov	r2, r0
 8009e84:	b928      	cbnz	r0, 8009e92 <__i2b+0x1a>
 8009e86:	4b05      	ldr	r3, [pc, #20]	; (8009e9c <__i2b+0x24>)
 8009e88:	4805      	ldr	r0, [pc, #20]	; (8009ea0 <__i2b+0x28>)
 8009e8a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009e8e:	f000 fd35 	bl	800a8fc <__assert_func>
 8009e92:	2301      	movs	r3, #1
 8009e94:	6144      	str	r4, [r0, #20]
 8009e96:	6103      	str	r3, [r0, #16]
 8009e98:	bd10      	pop	{r4, pc}
 8009e9a:	bf00      	nop
 8009e9c:	0800ad03 	.word	0x0800ad03
 8009ea0:	0800ad74 	.word	0x0800ad74

08009ea4 <__multiply>:
 8009ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ea8:	4691      	mov	r9, r2
 8009eaa:	690a      	ldr	r2, [r1, #16]
 8009eac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009eb0:	429a      	cmp	r2, r3
 8009eb2:	bfb8      	it	lt
 8009eb4:	460b      	movlt	r3, r1
 8009eb6:	460c      	mov	r4, r1
 8009eb8:	bfbc      	itt	lt
 8009eba:	464c      	movlt	r4, r9
 8009ebc:	4699      	movlt	r9, r3
 8009ebe:	6927      	ldr	r7, [r4, #16]
 8009ec0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009ec4:	68a3      	ldr	r3, [r4, #8]
 8009ec6:	6861      	ldr	r1, [r4, #4]
 8009ec8:	eb07 060a 	add.w	r6, r7, sl
 8009ecc:	42b3      	cmp	r3, r6
 8009ece:	b085      	sub	sp, #20
 8009ed0:	bfb8      	it	lt
 8009ed2:	3101      	addlt	r1, #1
 8009ed4:	f7ff fed8 	bl	8009c88 <_Balloc>
 8009ed8:	b930      	cbnz	r0, 8009ee8 <__multiply+0x44>
 8009eda:	4602      	mov	r2, r0
 8009edc:	4b44      	ldr	r3, [pc, #272]	; (8009ff0 <__multiply+0x14c>)
 8009ede:	4845      	ldr	r0, [pc, #276]	; (8009ff4 <__multiply+0x150>)
 8009ee0:	f240 115d 	movw	r1, #349	; 0x15d
 8009ee4:	f000 fd0a 	bl	800a8fc <__assert_func>
 8009ee8:	f100 0514 	add.w	r5, r0, #20
 8009eec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009ef0:	462b      	mov	r3, r5
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	4543      	cmp	r3, r8
 8009ef6:	d321      	bcc.n	8009f3c <__multiply+0x98>
 8009ef8:	f104 0314 	add.w	r3, r4, #20
 8009efc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009f00:	f109 0314 	add.w	r3, r9, #20
 8009f04:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009f08:	9202      	str	r2, [sp, #8]
 8009f0a:	1b3a      	subs	r2, r7, r4
 8009f0c:	3a15      	subs	r2, #21
 8009f0e:	f022 0203 	bic.w	r2, r2, #3
 8009f12:	3204      	adds	r2, #4
 8009f14:	f104 0115 	add.w	r1, r4, #21
 8009f18:	428f      	cmp	r7, r1
 8009f1a:	bf38      	it	cc
 8009f1c:	2204      	movcc	r2, #4
 8009f1e:	9201      	str	r2, [sp, #4]
 8009f20:	9a02      	ldr	r2, [sp, #8]
 8009f22:	9303      	str	r3, [sp, #12]
 8009f24:	429a      	cmp	r2, r3
 8009f26:	d80c      	bhi.n	8009f42 <__multiply+0x9e>
 8009f28:	2e00      	cmp	r6, #0
 8009f2a:	dd03      	ble.n	8009f34 <__multiply+0x90>
 8009f2c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d05a      	beq.n	8009fea <__multiply+0x146>
 8009f34:	6106      	str	r6, [r0, #16]
 8009f36:	b005      	add	sp, #20
 8009f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f3c:	f843 2b04 	str.w	r2, [r3], #4
 8009f40:	e7d8      	b.n	8009ef4 <__multiply+0x50>
 8009f42:	f8b3 a000 	ldrh.w	sl, [r3]
 8009f46:	f1ba 0f00 	cmp.w	sl, #0
 8009f4a:	d024      	beq.n	8009f96 <__multiply+0xf2>
 8009f4c:	f104 0e14 	add.w	lr, r4, #20
 8009f50:	46a9      	mov	r9, r5
 8009f52:	f04f 0c00 	mov.w	ip, #0
 8009f56:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009f5a:	f8d9 1000 	ldr.w	r1, [r9]
 8009f5e:	fa1f fb82 	uxth.w	fp, r2
 8009f62:	b289      	uxth	r1, r1
 8009f64:	fb0a 110b 	mla	r1, sl, fp, r1
 8009f68:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009f6c:	f8d9 2000 	ldr.w	r2, [r9]
 8009f70:	4461      	add	r1, ip
 8009f72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009f76:	fb0a c20b 	mla	r2, sl, fp, ip
 8009f7a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009f7e:	b289      	uxth	r1, r1
 8009f80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009f84:	4577      	cmp	r7, lr
 8009f86:	f849 1b04 	str.w	r1, [r9], #4
 8009f8a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009f8e:	d8e2      	bhi.n	8009f56 <__multiply+0xb2>
 8009f90:	9a01      	ldr	r2, [sp, #4]
 8009f92:	f845 c002 	str.w	ip, [r5, r2]
 8009f96:	9a03      	ldr	r2, [sp, #12]
 8009f98:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009f9c:	3304      	adds	r3, #4
 8009f9e:	f1b9 0f00 	cmp.w	r9, #0
 8009fa2:	d020      	beq.n	8009fe6 <__multiply+0x142>
 8009fa4:	6829      	ldr	r1, [r5, #0]
 8009fa6:	f104 0c14 	add.w	ip, r4, #20
 8009faa:	46ae      	mov	lr, r5
 8009fac:	f04f 0a00 	mov.w	sl, #0
 8009fb0:	f8bc b000 	ldrh.w	fp, [ip]
 8009fb4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009fb8:	fb09 220b 	mla	r2, r9, fp, r2
 8009fbc:	4492      	add	sl, r2
 8009fbe:	b289      	uxth	r1, r1
 8009fc0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009fc4:	f84e 1b04 	str.w	r1, [lr], #4
 8009fc8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009fcc:	f8be 1000 	ldrh.w	r1, [lr]
 8009fd0:	0c12      	lsrs	r2, r2, #16
 8009fd2:	fb09 1102 	mla	r1, r9, r2, r1
 8009fd6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009fda:	4567      	cmp	r7, ip
 8009fdc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009fe0:	d8e6      	bhi.n	8009fb0 <__multiply+0x10c>
 8009fe2:	9a01      	ldr	r2, [sp, #4]
 8009fe4:	50a9      	str	r1, [r5, r2]
 8009fe6:	3504      	adds	r5, #4
 8009fe8:	e79a      	b.n	8009f20 <__multiply+0x7c>
 8009fea:	3e01      	subs	r6, #1
 8009fec:	e79c      	b.n	8009f28 <__multiply+0x84>
 8009fee:	bf00      	nop
 8009ff0:	0800ad03 	.word	0x0800ad03
 8009ff4:	0800ad74 	.word	0x0800ad74

08009ff8 <__pow5mult>:
 8009ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ffc:	4615      	mov	r5, r2
 8009ffe:	f012 0203 	ands.w	r2, r2, #3
 800a002:	4606      	mov	r6, r0
 800a004:	460f      	mov	r7, r1
 800a006:	d007      	beq.n	800a018 <__pow5mult+0x20>
 800a008:	4c25      	ldr	r4, [pc, #148]	; (800a0a0 <__pow5mult+0xa8>)
 800a00a:	3a01      	subs	r2, #1
 800a00c:	2300      	movs	r3, #0
 800a00e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a012:	f7ff fe9b 	bl	8009d4c <__multadd>
 800a016:	4607      	mov	r7, r0
 800a018:	10ad      	asrs	r5, r5, #2
 800a01a:	d03d      	beq.n	800a098 <__pow5mult+0xa0>
 800a01c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a01e:	b97c      	cbnz	r4, 800a040 <__pow5mult+0x48>
 800a020:	2010      	movs	r0, #16
 800a022:	f7ff fe1b 	bl	8009c5c <malloc>
 800a026:	4602      	mov	r2, r0
 800a028:	6270      	str	r0, [r6, #36]	; 0x24
 800a02a:	b928      	cbnz	r0, 800a038 <__pow5mult+0x40>
 800a02c:	4b1d      	ldr	r3, [pc, #116]	; (800a0a4 <__pow5mult+0xac>)
 800a02e:	481e      	ldr	r0, [pc, #120]	; (800a0a8 <__pow5mult+0xb0>)
 800a030:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a034:	f000 fc62 	bl	800a8fc <__assert_func>
 800a038:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a03c:	6004      	str	r4, [r0, #0]
 800a03e:	60c4      	str	r4, [r0, #12]
 800a040:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a044:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a048:	b94c      	cbnz	r4, 800a05e <__pow5mult+0x66>
 800a04a:	f240 2171 	movw	r1, #625	; 0x271
 800a04e:	4630      	mov	r0, r6
 800a050:	f7ff ff12 	bl	8009e78 <__i2b>
 800a054:	2300      	movs	r3, #0
 800a056:	f8c8 0008 	str.w	r0, [r8, #8]
 800a05a:	4604      	mov	r4, r0
 800a05c:	6003      	str	r3, [r0, #0]
 800a05e:	f04f 0900 	mov.w	r9, #0
 800a062:	07eb      	lsls	r3, r5, #31
 800a064:	d50a      	bpl.n	800a07c <__pow5mult+0x84>
 800a066:	4639      	mov	r1, r7
 800a068:	4622      	mov	r2, r4
 800a06a:	4630      	mov	r0, r6
 800a06c:	f7ff ff1a 	bl	8009ea4 <__multiply>
 800a070:	4639      	mov	r1, r7
 800a072:	4680      	mov	r8, r0
 800a074:	4630      	mov	r0, r6
 800a076:	f7ff fe47 	bl	8009d08 <_Bfree>
 800a07a:	4647      	mov	r7, r8
 800a07c:	106d      	asrs	r5, r5, #1
 800a07e:	d00b      	beq.n	800a098 <__pow5mult+0xa0>
 800a080:	6820      	ldr	r0, [r4, #0]
 800a082:	b938      	cbnz	r0, 800a094 <__pow5mult+0x9c>
 800a084:	4622      	mov	r2, r4
 800a086:	4621      	mov	r1, r4
 800a088:	4630      	mov	r0, r6
 800a08a:	f7ff ff0b 	bl	8009ea4 <__multiply>
 800a08e:	6020      	str	r0, [r4, #0]
 800a090:	f8c0 9000 	str.w	r9, [r0]
 800a094:	4604      	mov	r4, r0
 800a096:	e7e4      	b.n	800a062 <__pow5mult+0x6a>
 800a098:	4638      	mov	r0, r7
 800a09a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a09e:	bf00      	nop
 800a0a0:	0800aec0 	.word	0x0800aec0
 800a0a4:	0800ac91 	.word	0x0800ac91
 800a0a8:	0800ad74 	.word	0x0800ad74

0800a0ac <__lshift>:
 800a0ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0b0:	460c      	mov	r4, r1
 800a0b2:	6849      	ldr	r1, [r1, #4]
 800a0b4:	6923      	ldr	r3, [r4, #16]
 800a0b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a0ba:	68a3      	ldr	r3, [r4, #8]
 800a0bc:	4607      	mov	r7, r0
 800a0be:	4691      	mov	r9, r2
 800a0c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a0c4:	f108 0601 	add.w	r6, r8, #1
 800a0c8:	42b3      	cmp	r3, r6
 800a0ca:	db0b      	blt.n	800a0e4 <__lshift+0x38>
 800a0cc:	4638      	mov	r0, r7
 800a0ce:	f7ff fddb 	bl	8009c88 <_Balloc>
 800a0d2:	4605      	mov	r5, r0
 800a0d4:	b948      	cbnz	r0, 800a0ea <__lshift+0x3e>
 800a0d6:	4602      	mov	r2, r0
 800a0d8:	4b2a      	ldr	r3, [pc, #168]	; (800a184 <__lshift+0xd8>)
 800a0da:	482b      	ldr	r0, [pc, #172]	; (800a188 <__lshift+0xdc>)
 800a0dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a0e0:	f000 fc0c 	bl	800a8fc <__assert_func>
 800a0e4:	3101      	adds	r1, #1
 800a0e6:	005b      	lsls	r3, r3, #1
 800a0e8:	e7ee      	b.n	800a0c8 <__lshift+0x1c>
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	f100 0114 	add.w	r1, r0, #20
 800a0f0:	f100 0210 	add.w	r2, r0, #16
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	4553      	cmp	r3, sl
 800a0f8:	db37      	blt.n	800a16a <__lshift+0xbe>
 800a0fa:	6920      	ldr	r0, [r4, #16]
 800a0fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a100:	f104 0314 	add.w	r3, r4, #20
 800a104:	f019 091f 	ands.w	r9, r9, #31
 800a108:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a10c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a110:	d02f      	beq.n	800a172 <__lshift+0xc6>
 800a112:	f1c9 0e20 	rsb	lr, r9, #32
 800a116:	468a      	mov	sl, r1
 800a118:	f04f 0c00 	mov.w	ip, #0
 800a11c:	681a      	ldr	r2, [r3, #0]
 800a11e:	fa02 f209 	lsl.w	r2, r2, r9
 800a122:	ea42 020c 	orr.w	r2, r2, ip
 800a126:	f84a 2b04 	str.w	r2, [sl], #4
 800a12a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a12e:	4298      	cmp	r0, r3
 800a130:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a134:	d8f2      	bhi.n	800a11c <__lshift+0x70>
 800a136:	1b03      	subs	r3, r0, r4
 800a138:	3b15      	subs	r3, #21
 800a13a:	f023 0303 	bic.w	r3, r3, #3
 800a13e:	3304      	adds	r3, #4
 800a140:	f104 0215 	add.w	r2, r4, #21
 800a144:	4290      	cmp	r0, r2
 800a146:	bf38      	it	cc
 800a148:	2304      	movcc	r3, #4
 800a14a:	f841 c003 	str.w	ip, [r1, r3]
 800a14e:	f1bc 0f00 	cmp.w	ip, #0
 800a152:	d001      	beq.n	800a158 <__lshift+0xac>
 800a154:	f108 0602 	add.w	r6, r8, #2
 800a158:	3e01      	subs	r6, #1
 800a15a:	4638      	mov	r0, r7
 800a15c:	612e      	str	r6, [r5, #16]
 800a15e:	4621      	mov	r1, r4
 800a160:	f7ff fdd2 	bl	8009d08 <_Bfree>
 800a164:	4628      	mov	r0, r5
 800a166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a16a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a16e:	3301      	adds	r3, #1
 800a170:	e7c1      	b.n	800a0f6 <__lshift+0x4a>
 800a172:	3904      	subs	r1, #4
 800a174:	f853 2b04 	ldr.w	r2, [r3], #4
 800a178:	f841 2f04 	str.w	r2, [r1, #4]!
 800a17c:	4298      	cmp	r0, r3
 800a17e:	d8f9      	bhi.n	800a174 <__lshift+0xc8>
 800a180:	e7ea      	b.n	800a158 <__lshift+0xac>
 800a182:	bf00      	nop
 800a184:	0800ad03 	.word	0x0800ad03
 800a188:	0800ad74 	.word	0x0800ad74

0800a18c <__mcmp>:
 800a18c:	b530      	push	{r4, r5, lr}
 800a18e:	6902      	ldr	r2, [r0, #16]
 800a190:	690c      	ldr	r4, [r1, #16]
 800a192:	1b12      	subs	r2, r2, r4
 800a194:	d10e      	bne.n	800a1b4 <__mcmp+0x28>
 800a196:	f100 0314 	add.w	r3, r0, #20
 800a19a:	3114      	adds	r1, #20
 800a19c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a1a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a1a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a1a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a1ac:	42a5      	cmp	r5, r4
 800a1ae:	d003      	beq.n	800a1b8 <__mcmp+0x2c>
 800a1b0:	d305      	bcc.n	800a1be <__mcmp+0x32>
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	4610      	mov	r0, r2
 800a1b6:	bd30      	pop	{r4, r5, pc}
 800a1b8:	4283      	cmp	r3, r0
 800a1ba:	d3f3      	bcc.n	800a1a4 <__mcmp+0x18>
 800a1bc:	e7fa      	b.n	800a1b4 <__mcmp+0x28>
 800a1be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a1c2:	e7f7      	b.n	800a1b4 <__mcmp+0x28>

0800a1c4 <__mdiff>:
 800a1c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1c8:	460c      	mov	r4, r1
 800a1ca:	4606      	mov	r6, r0
 800a1cc:	4611      	mov	r1, r2
 800a1ce:	4620      	mov	r0, r4
 800a1d0:	4690      	mov	r8, r2
 800a1d2:	f7ff ffdb 	bl	800a18c <__mcmp>
 800a1d6:	1e05      	subs	r5, r0, #0
 800a1d8:	d110      	bne.n	800a1fc <__mdiff+0x38>
 800a1da:	4629      	mov	r1, r5
 800a1dc:	4630      	mov	r0, r6
 800a1de:	f7ff fd53 	bl	8009c88 <_Balloc>
 800a1e2:	b930      	cbnz	r0, 800a1f2 <__mdiff+0x2e>
 800a1e4:	4b3a      	ldr	r3, [pc, #232]	; (800a2d0 <__mdiff+0x10c>)
 800a1e6:	4602      	mov	r2, r0
 800a1e8:	f240 2132 	movw	r1, #562	; 0x232
 800a1ec:	4839      	ldr	r0, [pc, #228]	; (800a2d4 <__mdiff+0x110>)
 800a1ee:	f000 fb85 	bl	800a8fc <__assert_func>
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a1f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1fc:	bfa4      	itt	ge
 800a1fe:	4643      	movge	r3, r8
 800a200:	46a0      	movge	r8, r4
 800a202:	4630      	mov	r0, r6
 800a204:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a208:	bfa6      	itte	ge
 800a20a:	461c      	movge	r4, r3
 800a20c:	2500      	movge	r5, #0
 800a20e:	2501      	movlt	r5, #1
 800a210:	f7ff fd3a 	bl	8009c88 <_Balloc>
 800a214:	b920      	cbnz	r0, 800a220 <__mdiff+0x5c>
 800a216:	4b2e      	ldr	r3, [pc, #184]	; (800a2d0 <__mdiff+0x10c>)
 800a218:	4602      	mov	r2, r0
 800a21a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a21e:	e7e5      	b.n	800a1ec <__mdiff+0x28>
 800a220:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a224:	6926      	ldr	r6, [r4, #16]
 800a226:	60c5      	str	r5, [r0, #12]
 800a228:	f104 0914 	add.w	r9, r4, #20
 800a22c:	f108 0514 	add.w	r5, r8, #20
 800a230:	f100 0e14 	add.w	lr, r0, #20
 800a234:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a238:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a23c:	f108 0210 	add.w	r2, r8, #16
 800a240:	46f2      	mov	sl, lr
 800a242:	2100      	movs	r1, #0
 800a244:	f859 3b04 	ldr.w	r3, [r9], #4
 800a248:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a24c:	fa1f f883 	uxth.w	r8, r3
 800a250:	fa11 f18b 	uxtah	r1, r1, fp
 800a254:	0c1b      	lsrs	r3, r3, #16
 800a256:	eba1 0808 	sub.w	r8, r1, r8
 800a25a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a25e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a262:	fa1f f888 	uxth.w	r8, r8
 800a266:	1419      	asrs	r1, r3, #16
 800a268:	454e      	cmp	r6, r9
 800a26a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a26e:	f84a 3b04 	str.w	r3, [sl], #4
 800a272:	d8e7      	bhi.n	800a244 <__mdiff+0x80>
 800a274:	1b33      	subs	r3, r6, r4
 800a276:	3b15      	subs	r3, #21
 800a278:	f023 0303 	bic.w	r3, r3, #3
 800a27c:	3304      	adds	r3, #4
 800a27e:	3415      	adds	r4, #21
 800a280:	42a6      	cmp	r6, r4
 800a282:	bf38      	it	cc
 800a284:	2304      	movcc	r3, #4
 800a286:	441d      	add	r5, r3
 800a288:	4473      	add	r3, lr
 800a28a:	469e      	mov	lr, r3
 800a28c:	462e      	mov	r6, r5
 800a28e:	4566      	cmp	r6, ip
 800a290:	d30e      	bcc.n	800a2b0 <__mdiff+0xec>
 800a292:	f10c 0203 	add.w	r2, ip, #3
 800a296:	1b52      	subs	r2, r2, r5
 800a298:	f022 0203 	bic.w	r2, r2, #3
 800a29c:	3d03      	subs	r5, #3
 800a29e:	45ac      	cmp	ip, r5
 800a2a0:	bf38      	it	cc
 800a2a2:	2200      	movcc	r2, #0
 800a2a4:	441a      	add	r2, r3
 800a2a6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a2aa:	b17b      	cbz	r3, 800a2cc <__mdiff+0x108>
 800a2ac:	6107      	str	r7, [r0, #16]
 800a2ae:	e7a3      	b.n	800a1f8 <__mdiff+0x34>
 800a2b0:	f856 8b04 	ldr.w	r8, [r6], #4
 800a2b4:	fa11 f288 	uxtah	r2, r1, r8
 800a2b8:	1414      	asrs	r4, r2, #16
 800a2ba:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a2be:	b292      	uxth	r2, r2
 800a2c0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a2c4:	f84e 2b04 	str.w	r2, [lr], #4
 800a2c8:	1421      	asrs	r1, r4, #16
 800a2ca:	e7e0      	b.n	800a28e <__mdiff+0xca>
 800a2cc:	3f01      	subs	r7, #1
 800a2ce:	e7ea      	b.n	800a2a6 <__mdiff+0xe2>
 800a2d0:	0800ad03 	.word	0x0800ad03
 800a2d4:	0800ad74 	.word	0x0800ad74

0800a2d8 <__d2b>:
 800a2d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a2dc:	4689      	mov	r9, r1
 800a2de:	2101      	movs	r1, #1
 800a2e0:	ec57 6b10 	vmov	r6, r7, d0
 800a2e4:	4690      	mov	r8, r2
 800a2e6:	f7ff fccf 	bl	8009c88 <_Balloc>
 800a2ea:	4604      	mov	r4, r0
 800a2ec:	b930      	cbnz	r0, 800a2fc <__d2b+0x24>
 800a2ee:	4602      	mov	r2, r0
 800a2f0:	4b25      	ldr	r3, [pc, #148]	; (800a388 <__d2b+0xb0>)
 800a2f2:	4826      	ldr	r0, [pc, #152]	; (800a38c <__d2b+0xb4>)
 800a2f4:	f240 310a 	movw	r1, #778	; 0x30a
 800a2f8:	f000 fb00 	bl	800a8fc <__assert_func>
 800a2fc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a300:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a304:	bb35      	cbnz	r5, 800a354 <__d2b+0x7c>
 800a306:	2e00      	cmp	r6, #0
 800a308:	9301      	str	r3, [sp, #4]
 800a30a:	d028      	beq.n	800a35e <__d2b+0x86>
 800a30c:	4668      	mov	r0, sp
 800a30e:	9600      	str	r6, [sp, #0]
 800a310:	f7ff fd82 	bl	8009e18 <__lo0bits>
 800a314:	9900      	ldr	r1, [sp, #0]
 800a316:	b300      	cbz	r0, 800a35a <__d2b+0x82>
 800a318:	9a01      	ldr	r2, [sp, #4]
 800a31a:	f1c0 0320 	rsb	r3, r0, #32
 800a31e:	fa02 f303 	lsl.w	r3, r2, r3
 800a322:	430b      	orrs	r3, r1
 800a324:	40c2      	lsrs	r2, r0
 800a326:	6163      	str	r3, [r4, #20]
 800a328:	9201      	str	r2, [sp, #4]
 800a32a:	9b01      	ldr	r3, [sp, #4]
 800a32c:	61a3      	str	r3, [r4, #24]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	bf14      	ite	ne
 800a332:	2202      	movne	r2, #2
 800a334:	2201      	moveq	r2, #1
 800a336:	6122      	str	r2, [r4, #16]
 800a338:	b1d5      	cbz	r5, 800a370 <__d2b+0x98>
 800a33a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a33e:	4405      	add	r5, r0
 800a340:	f8c9 5000 	str.w	r5, [r9]
 800a344:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a348:	f8c8 0000 	str.w	r0, [r8]
 800a34c:	4620      	mov	r0, r4
 800a34e:	b003      	add	sp, #12
 800a350:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a354:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a358:	e7d5      	b.n	800a306 <__d2b+0x2e>
 800a35a:	6161      	str	r1, [r4, #20]
 800a35c:	e7e5      	b.n	800a32a <__d2b+0x52>
 800a35e:	a801      	add	r0, sp, #4
 800a360:	f7ff fd5a 	bl	8009e18 <__lo0bits>
 800a364:	9b01      	ldr	r3, [sp, #4]
 800a366:	6163      	str	r3, [r4, #20]
 800a368:	2201      	movs	r2, #1
 800a36a:	6122      	str	r2, [r4, #16]
 800a36c:	3020      	adds	r0, #32
 800a36e:	e7e3      	b.n	800a338 <__d2b+0x60>
 800a370:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a374:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a378:	f8c9 0000 	str.w	r0, [r9]
 800a37c:	6918      	ldr	r0, [r3, #16]
 800a37e:	f7ff fd2b 	bl	8009dd8 <__hi0bits>
 800a382:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a386:	e7df      	b.n	800a348 <__d2b+0x70>
 800a388:	0800ad03 	.word	0x0800ad03
 800a38c:	0800ad74 	.word	0x0800ad74

0800a390 <_calloc_r>:
 800a390:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a392:	fba1 2402 	umull	r2, r4, r1, r2
 800a396:	b94c      	cbnz	r4, 800a3ac <_calloc_r+0x1c>
 800a398:	4611      	mov	r1, r2
 800a39a:	9201      	str	r2, [sp, #4]
 800a39c:	f000 f87a 	bl	800a494 <_malloc_r>
 800a3a0:	9a01      	ldr	r2, [sp, #4]
 800a3a2:	4605      	mov	r5, r0
 800a3a4:	b930      	cbnz	r0, 800a3b4 <_calloc_r+0x24>
 800a3a6:	4628      	mov	r0, r5
 800a3a8:	b003      	add	sp, #12
 800a3aa:	bd30      	pop	{r4, r5, pc}
 800a3ac:	220c      	movs	r2, #12
 800a3ae:	6002      	str	r2, [r0, #0]
 800a3b0:	2500      	movs	r5, #0
 800a3b2:	e7f8      	b.n	800a3a6 <_calloc_r+0x16>
 800a3b4:	4621      	mov	r1, r4
 800a3b6:	f7fd fdf3 	bl	8007fa0 <memset>
 800a3ba:	e7f4      	b.n	800a3a6 <_calloc_r+0x16>

0800a3bc <_free_r>:
 800a3bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a3be:	2900      	cmp	r1, #0
 800a3c0:	d044      	beq.n	800a44c <_free_r+0x90>
 800a3c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3c6:	9001      	str	r0, [sp, #4]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	f1a1 0404 	sub.w	r4, r1, #4
 800a3ce:	bfb8      	it	lt
 800a3d0:	18e4      	addlt	r4, r4, r3
 800a3d2:	f000 fb19 	bl	800aa08 <__malloc_lock>
 800a3d6:	4a1e      	ldr	r2, [pc, #120]	; (800a450 <_free_r+0x94>)
 800a3d8:	9801      	ldr	r0, [sp, #4]
 800a3da:	6813      	ldr	r3, [r2, #0]
 800a3dc:	b933      	cbnz	r3, 800a3ec <_free_r+0x30>
 800a3de:	6063      	str	r3, [r4, #4]
 800a3e0:	6014      	str	r4, [r2, #0]
 800a3e2:	b003      	add	sp, #12
 800a3e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a3e8:	f000 bb14 	b.w	800aa14 <__malloc_unlock>
 800a3ec:	42a3      	cmp	r3, r4
 800a3ee:	d908      	bls.n	800a402 <_free_r+0x46>
 800a3f0:	6825      	ldr	r5, [r4, #0]
 800a3f2:	1961      	adds	r1, r4, r5
 800a3f4:	428b      	cmp	r3, r1
 800a3f6:	bf01      	itttt	eq
 800a3f8:	6819      	ldreq	r1, [r3, #0]
 800a3fa:	685b      	ldreq	r3, [r3, #4]
 800a3fc:	1949      	addeq	r1, r1, r5
 800a3fe:	6021      	streq	r1, [r4, #0]
 800a400:	e7ed      	b.n	800a3de <_free_r+0x22>
 800a402:	461a      	mov	r2, r3
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	b10b      	cbz	r3, 800a40c <_free_r+0x50>
 800a408:	42a3      	cmp	r3, r4
 800a40a:	d9fa      	bls.n	800a402 <_free_r+0x46>
 800a40c:	6811      	ldr	r1, [r2, #0]
 800a40e:	1855      	adds	r5, r2, r1
 800a410:	42a5      	cmp	r5, r4
 800a412:	d10b      	bne.n	800a42c <_free_r+0x70>
 800a414:	6824      	ldr	r4, [r4, #0]
 800a416:	4421      	add	r1, r4
 800a418:	1854      	adds	r4, r2, r1
 800a41a:	42a3      	cmp	r3, r4
 800a41c:	6011      	str	r1, [r2, #0]
 800a41e:	d1e0      	bne.n	800a3e2 <_free_r+0x26>
 800a420:	681c      	ldr	r4, [r3, #0]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	6053      	str	r3, [r2, #4]
 800a426:	4421      	add	r1, r4
 800a428:	6011      	str	r1, [r2, #0]
 800a42a:	e7da      	b.n	800a3e2 <_free_r+0x26>
 800a42c:	d902      	bls.n	800a434 <_free_r+0x78>
 800a42e:	230c      	movs	r3, #12
 800a430:	6003      	str	r3, [r0, #0]
 800a432:	e7d6      	b.n	800a3e2 <_free_r+0x26>
 800a434:	6825      	ldr	r5, [r4, #0]
 800a436:	1961      	adds	r1, r4, r5
 800a438:	428b      	cmp	r3, r1
 800a43a:	bf04      	itt	eq
 800a43c:	6819      	ldreq	r1, [r3, #0]
 800a43e:	685b      	ldreq	r3, [r3, #4]
 800a440:	6063      	str	r3, [r4, #4]
 800a442:	bf04      	itt	eq
 800a444:	1949      	addeq	r1, r1, r5
 800a446:	6021      	streq	r1, [r4, #0]
 800a448:	6054      	str	r4, [r2, #4]
 800a44a:	e7ca      	b.n	800a3e2 <_free_r+0x26>
 800a44c:	b003      	add	sp, #12
 800a44e:	bd30      	pop	{r4, r5, pc}
 800a450:	20000814 	.word	0x20000814

0800a454 <sbrk_aligned>:
 800a454:	b570      	push	{r4, r5, r6, lr}
 800a456:	4e0e      	ldr	r6, [pc, #56]	; (800a490 <sbrk_aligned+0x3c>)
 800a458:	460c      	mov	r4, r1
 800a45a:	6831      	ldr	r1, [r6, #0]
 800a45c:	4605      	mov	r5, r0
 800a45e:	b911      	cbnz	r1, 800a466 <sbrk_aligned+0x12>
 800a460:	f000 f9e6 	bl	800a830 <_sbrk_r>
 800a464:	6030      	str	r0, [r6, #0]
 800a466:	4621      	mov	r1, r4
 800a468:	4628      	mov	r0, r5
 800a46a:	f000 f9e1 	bl	800a830 <_sbrk_r>
 800a46e:	1c43      	adds	r3, r0, #1
 800a470:	d00a      	beq.n	800a488 <sbrk_aligned+0x34>
 800a472:	1cc4      	adds	r4, r0, #3
 800a474:	f024 0403 	bic.w	r4, r4, #3
 800a478:	42a0      	cmp	r0, r4
 800a47a:	d007      	beq.n	800a48c <sbrk_aligned+0x38>
 800a47c:	1a21      	subs	r1, r4, r0
 800a47e:	4628      	mov	r0, r5
 800a480:	f000 f9d6 	bl	800a830 <_sbrk_r>
 800a484:	3001      	adds	r0, #1
 800a486:	d101      	bne.n	800a48c <sbrk_aligned+0x38>
 800a488:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800a48c:	4620      	mov	r0, r4
 800a48e:	bd70      	pop	{r4, r5, r6, pc}
 800a490:	20000818 	.word	0x20000818

0800a494 <_malloc_r>:
 800a494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a498:	1ccd      	adds	r5, r1, #3
 800a49a:	f025 0503 	bic.w	r5, r5, #3
 800a49e:	3508      	adds	r5, #8
 800a4a0:	2d0c      	cmp	r5, #12
 800a4a2:	bf38      	it	cc
 800a4a4:	250c      	movcc	r5, #12
 800a4a6:	2d00      	cmp	r5, #0
 800a4a8:	4607      	mov	r7, r0
 800a4aa:	db01      	blt.n	800a4b0 <_malloc_r+0x1c>
 800a4ac:	42a9      	cmp	r1, r5
 800a4ae:	d905      	bls.n	800a4bc <_malloc_r+0x28>
 800a4b0:	230c      	movs	r3, #12
 800a4b2:	603b      	str	r3, [r7, #0]
 800a4b4:	2600      	movs	r6, #0
 800a4b6:	4630      	mov	r0, r6
 800a4b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4bc:	4e2e      	ldr	r6, [pc, #184]	; (800a578 <_malloc_r+0xe4>)
 800a4be:	f000 faa3 	bl	800aa08 <__malloc_lock>
 800a4c2:	6833      	ldr	r3, [r6, #0]
 800a4c4:	461c      	mov	r4, r3
 800a4c6:	bb34      	cbnz	r4, 800a516 <_malloc_r+0x82>
 800a4c8:	4629      	mov	r1, r5
 800a4ca:	4638      	mov	r0, r7
 800a4cc:	f7ff ffc2 	bl	800a454 <sbrk_aligned>
 800a4d0:	1c43      	adds	r3, r0, #1
 800a4d2:	4604      	mov	r4, r0
 800a4d4:	d14d      	bne.n	800a572 <_malloc_r+0xde>
 800a4d6:	6834      	ldr	r4, [r6, #0]
 800a4d8:	4626      	mov	r6, r4
 800a4da:	2e00      	cmp	r6, #0
 800a4dc:	d140      	bne.n	800a560 <_malloc_r+0xcc>
 800a4de:	6823      	ldr	r3, [r4, #0]
 800a4e0:	4631      	mov	r1, r6
 800a4e2:	4638      	mov	r0, r7
 800a4e4:	eb04 0803 	add.w	r8, r4, r3
 800a4e8:	f000 f9a2 	bl	800a830 <_sbrk_r>
 800a4ec:	4580      	cmp	r8, r0
 800a4ee:	d13a      	bne.n	800a566 <_malloc_r+0xd2>
 800a4f0:	6821      	ldr	r1, [r4, #0]
 800a4f2:	3503      	adds	r5, #3
 800a4f4:	1a6d      	subs	r5, r5, r1
 800a4f6:	f025 0503 	bic.w	r5, r5, #3
 800a4fa:	3508      	adds	r5, #8
 800a4fc:	2d0c      	cmp	r5, #12
 800a4fe:	bf38      	it	cc
 800a500:	250c      	movcc	r5, #12
 800a502:	4629      	mov	r1, r5
 800a504:	4638      	mov	r0, r7
 800a506:	f7ff ffa5 	bl	800a454 <sbrk_aligned>
 800a50a:	3001      	adds	r0, #1
 800a50c:	d02b      	beq.n	800a566 <_malloc_r+0xd2>
 800a50e:	6823      	ldr	r3, [r4, #0]
 800a510:	442b      	add	r3, r5
 800a512:	6023      	str	r3, [r4, #0]
 800a514:	e00e      	b.n	800a534 <_malloc_r+0xa0>
 800a516:	6822      	ldr	r2, [r4, #0]
 800a518:	1b52      	subs	r2, r2, r5
 800a51a:	d41e      	bmi.n	800a55a <_malloc_r+0xc6>
 800a51c:	2a0b      	cmp	r2, #11
 800a51e:	d916      	bls.n	800a54e <_malloc_r+0xba>
 800a520:	1961      	adds	r1, r4, r5
 800a522:	42a3      	cmp	r3, r4
 800a524:	6025      	str	r5, [r4, #0]
 800a526:	bf18      	it	ne
 800a528:	6059      	strne	r1, [r3, #4]
 800a52a:	6863      	ldr	r3, [r4, #4]
 800a52c:	bf08      	it	eq
 800a52e:	6031      	streq	r1, [r6, #0]
 800a530:	5162      	str	r2, [r4, r5]
 800a532:	604b      	str	r3, [r1, #4]
 800a534:	4638      	mov	r0, r7
 800a536:	f104 060b 	add.w	r6, r4, #11
 800a53a:	f000 fa6b 	bl	800aa14 <__malloc_unlock>
 800a53e:	f026 0607 	bic.w	r6, r6, #7
 800a542:	1d23      	adds	r3, r4, #4
 800a544:	1af2      	subs	r2, r6, r3
 800a546:	d0b6      	beq.n	800a4b6 <_malloc_r+0x22>
 800a548:	1b9b      	subs	r3, r3, r6
 800a54a:	50a3      	str	r3, [r4, r2]
 800a54c:	e7b3      	b.n	800a4b6 <_malloc_r+0x22>
 800a54e:	6862      	ldr	r2, [r4, #4]
 800a550:	42a3      	cmp	r3, r4
 800a552:	bf0c      	ite	eq
 800a554:	6032      	streq	r2, [r6, #0]
 800a556:	605a      	strne	r2, [r3, #4]
 800a558:	e7ec      	b.n	800a534 <_malloc_r+0xa0>
 800a55a:	4623      	mov	r3, r4
 800a55c:	6864      	ldr	r4, [r4, #4]
 800a55e:	e7b2      	b.n	800a4c6 <_malloc_r+0x32>
 800a560:	4634      	mov	r4, r6
 800a562:	6876      	ldr	r6, [r6, #4]
 800a564:	e7b9      	b.n	800a4da <_malloc_r+0x46>
 800a566:	230c      	movs	r3, #12
 800a568:	603b      	str	r3, [r7, #0]
 800a56a:	4638      	mov	r0, r7
 800a56c:	f000 fa52 	bl	800aa14 <__malloc_unlock>
 800a570:	e7a1      	b.n	800a4b6 <_malloc_r+0x22>
 800a572:	6025      	str	r5, [r4, #0]
 800a574:	e7de      	b.n	800a534 <_malloc_r+0xa0>
 800a576:	bf00      	nop
 800a578:	20000814 	.word	0x20000814

0800a57c <__sfputc_r>:
 800a57c:	6893      	ldr	r3, [r2, #8]
 800a57e:	3b01      	subs	r3, #1
 800a580:	2b00      	cmp	r3, #0
 800a582:	b410      	push	{r4}
 800a584:	6093      	str	r3, [r2, #8]
 800a586:	da08      	bge.n	800a59a <__sfputc_r+0x1e>
 800a588:	6994      	ldr	r4, [r2, #24]
 800a58a:	42a3      	cmp	r3, r4
 800a58c:	db01      	blt.n	800a592 <__sfputc_r+0x16>
 800a58e:	290a      	cmp	r1, #10
 800a590:	d103      	bne.n	800a59a <__sfputc_r+0x1e>
 800a592:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a596:	f7fe ba03 	b.w	80089a0 <__swbuf_r>
 800a59a:	6813      	ldr	r3, [r2, #0]
 800a59c:	1c58      	adds	r0, r3, #1
 800a59e:	6010      	str	r0, [r2, #0]
 800a5a0:	7019      	strb	r1, [r3, #0]
 800a5a2:	4608      	mov	r0, r1
 800a5a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5a8:	4770      	bx	lr

0800a5aa <__sfputs_r>:
 800a5aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ac:	4606      	mov	r6, r0
 800a5ae:	460f      	mov	r7, r1
 800a5b0:	4614      	mov	r4, r2
 800a5b2:	18d5      	adds	r5, r2, r3
 800a5b4:	42ac      	cmp	r4, r5
 800a5b6:	d101      	bne.n	800a5bc <__sfputs_r+0x12>
 800a5b8:	2000      	movs	r0, #0
 800a5ba:	e007      	b.n	800a5cc <__sfputs_r+0x22>
 800a5bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5c0:	463a      	mov	r2, r7
 800a5c2:	4630      	mov	r0, r6
 800a5c4:	f7ff ffda 	bl	800a57c <__sfputc_r>
 800a5c8:	1c43      	adds	r3, r0, #1
 800a5ca:	d1f3      	bne.n	800a5b4 <__sfputs_r+0xa>
 800a5cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a5d0 <_vfiprintf_r>:
 800a5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d4:	460d      	mov	r5, r1
 800a5d6:	b09d      	sub	sp, #116	; 0x74
 800a5d8:	4614      	mov	r4, r2
 800a5da:	4698      	mov	r8, r3
 800a5dc:	4606      	mov	r6, r0
 800a5de:	b118      	cbz	r0, 800a5e8 <_vfiprintf_r+0x18>
 800a5e0:	6983      	ldr	r3, [r0, #24]
 800a5e2:	b90b      	cbnz	r3, 800a5e8 <_vfiprintf_r+0x18>
 800a5e4:	f7ff fa30 	bl	8009a48 <__sinit>
 800a5e8:	4b89      	ldr	r3, [pc, #548]	; (800a810 <_vfiprintf_r+0x240>)
 800a5ea:	429d      	cmp	r5, r3
 800a5ec:	d11b      	bne.n	800a626 <_vfiprintf_r+0x56>
 800a5ee:	6875      	ldr	r5, [r6, #4]
 800a5f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a5f2:	07d9      	lsls	r1, r3, #31
 800a5f4:	d405      	bmi.n	800a602 <_vfiprintf_r+0x32>
 800a5f6:	89ab      	ldrh	r3, [r5, #12]
 800a5f8:	059a      	lsls	r2, r3, #22
 800a5fa:	d402      	bmi.n	800a602 <_vfiprintf_r+0x32>
 800a5fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5fe:	f7ff fac6 	bl	8009b8e <__retarget_lock_acquire_recursive>
 800a602:	89ab      	ldrh	r3, [r5, #12]
 800a604:	071b      	lsls	r3, r3, #28
 800a606:	d501      	bpl.n	800a60c <_vfiprintf_r+0x3c>
 800a608:	692b      	ldr	r3, [r5, #16]
 800a60a:	b9eb      	cbnz	r3, 800a648 <_vfiprintf_r+0x78>
 800a60c:	4629      	mov	r1, r5
 800a60e:	4630      	mov	r0, r6
 800a610:	f7fe fa18 	bl	8008a44 <__swsetup_r>
 800a614:	b1c0      	cbz	r0, 800a648 <_vfiprintf_r+0x78>
 800a616:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a618:	07dc      	lsls	r4, r3, #31
 800a61a:	d50e      	bpl.n	800a63a <_vfiprintf_r+0x6a>
 800a61c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a620:	b01d      	add	sp, #116	; 0x74
 800a622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a626:	4b7b      	ldr	r3, [pc, #492]	; (800a814 <_vfiprintf_r+0x244>)
 800a628:	429d      	cmp	r5, r3
 800a62a:	d101      	bne.n	800a630 <_vfiprintf_r+0x60>
 800a62c:	68b5      	ldr	r5, [r6, #8]
 800a62e:	e7df      	b.n	800a5f0 <_vfiprintf_r+0x20>
 800a630:	4b79      	ldr	r3, [pc, #484]	; (800a818 <_vfiprintf_r+0x248>)
 800a632:	429d      	cmp	r5, r3
 800a634:	bf08      	it	eq
 800a636:	68f5      	ldreq	r5, [r6, #12]
 800a638:	e7da      	b.n	800a5f0 <_vfiprintf_r+0x20>
 800a63a:	89ab      	ldrh	r3, [r5, #12]
 800a63c:	0598      	lsls	r0, r3, #22
 800a63e:	d4ed      	bmi.n	800a61c <_vfiprintf_r+0x4c>
 800a640:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a642:	f7ff faa5 	bl	8009b90 <__retarget_lock_release_recursive>
 800a646:	e7e9      	b.n	800a61c <_vfiprintf_r+0x4c>
 800a648:	2300      	movs	r3, #0
 800a64a:	9309      	str	r3, [sp, #36]	; 0x24
 800a64c:	2320      	movs	r3, #32
 800a64e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a652:	f8cd 800c 	str.w	r8, [sp, #12]
 800a656:	2330      	movs	r3, #48	; 0x30
 800a658:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a81c <_vfiprintf_r+0x24c>
 800a65c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a660:	f04f 0901 	mov.w	r9, #1
 800a664:	4623      	mov	r3, r4
 800a666:	469a      	mov	sl, r3
 800a668:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a66c:	b10a      	cbz	r2, 800a672 <_vfiprintf_r+0xa2>
 800a66e:	2a25      	cmp	r2, #37	; 0x25
 800a670:	d1f9      	bne.n	800a666 <_vfiprintf_r+0x96>
 800a672:	ebba 0b04 	subs.w	fp, sl, r4
 800a676:	d00b      	beq.n	800a690 <_vfiprintf_r+0xc0>
 800a678:	465b      	mov	r3, fp
 800a67a:	4622      	mov	r2, r4
 800a67c:	4629      	mov	r1, r5
 800a67e:	4630      	mov	r0, r6
 800a680:	f7ff ff93 	bl	800a5aa <__sfputs_r>
 800a684:	3001      	adds	r0, #1
 800a686:	f000 80aa 	beq.w	800a7de <_vfiprintf_r+0x20e>
 800a68a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a68c:	445a      	add	r2, fp
 800a68e:	9209      	str	r2, [sp, #36]	; 0x24
 800a690:	f89a 3000 	ldrb.w	r3, [sl]
 800a694:	2b00      	cmp	r3, #0
 800a696:	f000 80a2 	beq.w	800a7de <_vfiprintf_r+0x20e>
 800a69a:	2300      	movs	r3, #0
 800a69c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a6a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6a4:	f10a 0a01 	add.w	sl, sl, #1
 800a6a8:	9304      	str	r3, [sp, #16]
 800a6aa:	9307      	str	r3, [sp, #28]
 800a6ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a6b0:	931a      	str	r3, [sp, #104]	; 0x68
 800a6b2:	4654      	mov	r4, sl
 800a6b4:	2205      	movs	r2, #5
 800a6b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6ba:	4858      	ldr	r0, [pc, #352]	; (800a81c <_vfiprintf_r+0x24c>)
 800a6bc:	f7f5 fdb8 	bl	8000230 <memchr>
 800a6c0:	9a04      	ldr	r2, [sp, #16]
 800a6c2:	b9d8      	cbnz	r0, 800a6fc <_vfiprintf_r+0x12c>
 800a6c4:	06d1      	lsls	r1, r2, #27
 800a6c6:	bf44      	itt	mi
 800a6c8:	2320      	movmi	r3, #32
 800a6ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6ce:	0713      	lsls	r3, r2, #28
 800a6d0:	bf44      	itt	mi
 800a6d2:	232b      	movmi	r3, #43	; 0x2b
 800a6d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6d8:	f89a 3000 	ldrb.w	r3, [sl]
 800a6dc:	2b2a      	cmp	r3, #42	; 0x2a
 800a6de:	d015      	beq.n	800a70c <_vfiprintf_r+0x13c>
 800a6e0:	9a07      	ldr	r2, [sp, #28]
 800a6e2:	4654      	mov	r4, sl
 800a6e4:	2000      	movs	r0, #0
 800a6e6:	f04f 0c0a 	mov.w	ip, #10
 800a6ea:	4621      	mov	r1, r4
 800a6ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6f0:	3b30      	subs	r3, #48	; 0x30
 800a6f2:	2b09      	cmp	r3, #9
 800a6f4:	d94e      	bls.n	800a794 <_vfiprintf_r+0x1c4>
 800a6f6:	b1b0      	cbz	r0, 800a726 <_vfiprintf_r+0x156>
 800a6f8:	9207      	str	r2, [sp, #28]
 800a6fa:	e014      	b.n	800a726 <_vfiprintf_r+0x156>
 800a6fc:	eba0 0308 	sub.w	r3, r0, r8
 800a700:	fa09 f303 	lsl.w	r3, r9, r3
 800a704:	4313      	orrs	r3, r2
 800a706:	9304      	str	r3, [sp, #16]
 800a708:	46a2      	mov	sl, r4
 800a70a:	e7d2      	b.n	800a6b2 <_vfiprintf_r+0xe2>
 800a70c:	9b03      	ldr	r3, [sp, #12]
 800a70e:	1d19      	adds	r1, r3, #4
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	9103      	str	r1, [sp, #12]
 800a714:	2b00      	cmp	r3, #0
 800a716:	bfbb      	ittet	lt
 800a718:	425b      	neglt	r3, r3
 800a71a:	f042 0202 	orrlt.w	r2, r2, #2
 800a71e:	9307      	strge	r3, [sp, #28]
 800a720:	9307      	strlt	r3, [sp, #28]
 800a722:	bfb8      	it	lt
 800a724:	9204      	strlt	r2, [sp, #16]
 800a726:	7823      	ldrb	r3, [r4, #0]
 800a728:	2b2e      	cmp	r3, #46	; 0x2e
 800a72a:	d10c      	bne.n	800a746 <_vfiprintf_r+0x176>
 800a72c:	7863      	ldrb	r3, [r4, #1]
 800a72e:	2b2a      	cmp	r3, #42	; 0x2a
 800a730:	d135      	bne.n	800a79e <_vfiprintf_r+0x1ce>
 800a732:	9b03      	ldr	r3, [sp, #12]
 800a734:	1d1a      	adds	r2, r3, #4
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	9203      	str	r2, [sp, #12]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	bfb8      	it	lt
 800a73e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a742:	3402      	adds	r4, #2
 800a744:	9305      	str	r3, [sp, #20]
 800a746:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a82c <_vfiprintf_r+0x25c>
 800a74a:	7821      	ldrb	r1, [r4, #0]
 800a74c:	2203      	movs	r2, #3
 800a74e:	4650      	mov	r0, sl
 800a750:	f7f5 fd6e 	bl	8000230 <memchr>
 800a754:	b140      	cbz	r0, 800a768 <_vfiprintf_r+0x198>
 800a756:	2340      	movs	r3, #64	; 0x40
 800a758:	eba0 000a 	sub.w	r0, r0, sl
 800a75c:	fa03 f000 	lsl.w	r0, r3, r0
 800a760:	9b04      	ldr	r3, [sp, #16]
 800a762:	4303      	orrs	r3, r0
 800a764:	3401      	adds	r4, #1
 800a766:	9304      	str	r3, [sp, #16]
 800a768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a76c:	482c      	ldr	r0, [pc, #176]	; (800a820 <_vfiprintf_r+0x250>)
 800a76e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a772:	2206      	movs	r2, #6
 800a774:	f7f5 fd5c 	bl	8000230 <memchr>
 800a778:	2800      	cmp	r0, #0
 800a77a:	d03f      	beq.n	800a7fc <_vfiprintf_r+0x22c>
 800a77c:	4b29      	ldr	r3, [pc, #164]	; (800a824 <_vfiprintf_r+0x254>)
 800a77e:	bb1b      	cbnz	r3, 800a7c8 <_vfiprintf_r+0x1f8>
 800a780:	9b03      	ldr	r3, [sp, #12]
 800a782:	3307      	adds	r3, #7
 800a784:	f023 0307 	bic.w	r3, r3, #7
 800a788:	3308      	adds	r3, #8
 800a78a:	9303      	str	r3, [sp, #12]
 800a78c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a78e:	443b      	add	r3, r7
 800a790:	9309      	str	r3, [sp, #36]	; 0x24
 800a792:	e767      	b.n	800a664 <_vfiprintf_r+0x94>
 800a794:	fb0c 3202 	mla	r2, ip, r2, r3
 800a798:	460c      	mov	r4, r1
 800a79a:	2001      	movs	r0, #1
 800a79c:	e7a5      	b.n	800a6ea <_vfiprintf_r+0x11a>
 800a79e:	2300      	movs	r3, #0
 800a7a0:	3401      	adds	r4, #1
 800a7a2:	9305      	str	r3, [sp, #20]
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	f04f 0c0a 	mov.w	ip, #10
 800a7aa:	4620      	mov	r0, r4
 800a7ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7b0:	3a30      	subs	r2, #48	; 0x30
 800a7b2:	2a09      	cmp	r2, #9
 800a7b4:	d903      	bls.n	800a7be <_vfiprintf_r+0x1ee>
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d0c5      	beq.n	800a746 <_vfiprintf_r+0x176>
 800a7ba:	9105      	str	r1, [sp, #20]
 800a7bc:	e7c3      	b.n	800a746 <_vfiprintf_r+0x176>
 800a7be:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7c2:	4604      	mov	r4, r0
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	e7f0      	b.n	800a7aa <_vfiprintf_r+0x1da>
 800a7c8:	ab03      	add	r3, sp, #12
 800a7ca:	9300      	str	r3, [sp, #0]
 800a7cc:	462a      	mov	r2, r5
 800a7ce:	4b16      	ldr	r3, [pc, #88]	; (800a828 <_vfiprintf_r+0x258>)
 800a7d0:	a904      	add	r1, sp, #16
 800a7d2:	4630      	mov	r0, r6
 800a7d4:	f7fd fc8c 	bl	80080f0 <_printf_float>
 800a7d8:	4607      	mov	r7, r0
 800a7da:	1c78      	adds	r0, r7, #1
 800a7dc:	d1d6      	bne.n	800a78c <_vfiprintf_r+0x1bc>
 800a7de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7e0:	07d9      	lsls	r1, r3, #31
 800a7e2:	d405      	bmi.n	800a7f0 <_vfiprintf_r+0x220>
 800a7e4:	89ab      	ldrh	r3, [r5, #12]
 800a7e6:	059a      	lsls	r2, r3, #22
 800a7e8:	d402      	bmi.n	800a7f0 <_vfiprintf_r+0x220>
 800a7ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a7ec:	f7ff f9d0 	bl	8009b90 <__retarget_lock_release_recursive>
 800a7f0:	89ab      	ldrh	r3, [r5, #12]
 800a7f2:	065b      	lsls	r3, r3, #25
 800a7f4:	f53f af12 	bmi.w	800a61c <_vfiprintf_r+0x4c>
 800a7f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a7fa:	e711      	b.n	800a620 <_vfiprintf_r+0x50>
 800a7fc:	ab03      	add	r3, sp, #12
 800a7fe:	9300      	str	r3, [sp, #0]
 800a800:	462a      	mov	r2, r5
 800a802:	4b09      	ldr	r3, [pc, #36]	; (800a828 <_vfiprintf_r+0x258>)
 800a804:	a904      	add	r1, sp, #16
 800a806:	4630      	mov	r0, r6
 800a808:	f7fd ff16 	bl	8008638 <_printf_i>
 800a80c:	e7e4      	b.n	800a7d8 <_vfiprintf_r+0x208>
 800a80e:	bf00      	nop
 800a810:	0800ad34 	.word	0x0800ad34
 800a814:	0800ad54 	.word	0x0800ad54
 800a818:	0800ad14 	.word	0x0800ad14
 800a81c:	0800aecc 	.word	0x0800aecc
 800a820:	0800aed6 	.word	0x0800aed6
 800a824:	080080f1 	.word	0x080080f1
 800a828:	0800a5ab 	.word	0x0800a5ab
 800a82c:	0800aed2 	.word	0x0800aed2

0800a830 <_sbrk_r>:
 800a830:	b538      	push	{r3, r4, r5, lr}
 800a832:	4d06      	ldr	r5, [pc, #24]	; (800a84c <_sbrk_r+0x1c>)
 800a834:	2300      	movs	r3, #0
 800a836:	4604      	mov	r4, r0
 800a838:	4608      	mov	r0, r1
 800a83a:	602b      	str	r3, [r5, #0]
 800a83c:	f7f9 f896 	bl	800396c <_sbrk>
 800a840:	1c43      	adds	r3, r0, #1
 800a842:	d102      	bne.n	800a84a <_sbrk_r+0x1a>
 800a844:	682b      	ldr	r3, [r5, #0]
 800a846:	b103      	cbz	r3, 800a84a <_sbrk_r+0x1a>
 800a848:	6023      	str	r3, [r4, #0]
 800a84a:	bd38      	pop	{r3, r4, r5, pc}
 800a84c:	2000081c 	.word	0x2000081c

0800a850 <__sread>:
 800a850:	b510      	push	{r4, lr}
 800a852:	460c      	mov	r4, r1
 800a854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a858:	f000 f8e2 	bl	800aa20 <_read_r>
 800a85c:	2800      	cmp	r0, #0
 800a85e:	bfab      	itete	ge
 800a860:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a862:	89a3      	ldrhlt	r3, [r4, #12]
 800a864:	181b      	addge	r3, r3, r0
 800a866:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a86a:	bfac      	ite	ge
 800a86c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a86e:	81a3      	strhlt	r3, [r4, #12]
 800a870:	bd10      	pop	{r4, pc}

0800a872 <__swrite>:
 800a872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a876:	461f      	mov	r7, r3
 800a878:	898b      	ldrh	r3, [r1, #12]
 800a87a:	05db      	lsls	r3, r3, #23
 800a87c:	4605      	mov	r5, r0
 800a87e:	460c      	mov	r4, r1
 800a880:	4616      	mov	r6, r2
 800a882:	d505      	bpl.n	800a890 <__swrite+0x1e>
 800a884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a888:	2302      	movs	r3, #2
 800a88a:	2200      	movs	r2, #0
 800a88c:	f000 f898 	bl	800a9c0 <_lseek_r>
 800a890:	89a3      	ldrh	r3, [r4, #12]
 800a892:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a896:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a89a:	81a3      	strh	r3, [r4, #12]
 800a89c:	4632      	mov	r2, r6
 800a89e:	463b      	mov	r3, r7
 800a8a0:	4628      	mov	r0, r5
 800a8a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a8a6:	f000 b817 	b.w	800a8d8 <_write_r>

0800a8aa <__sseek>:
 800a8aa:	b510      	push	{r4, lr}
 800a8ac:	460c      	mov	r4, r1
 800a8ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8b2:	f000 f885 	bl	800a9c0 <_lseek_r>
 800a8b6:	1c43      	adds	r3, r0, #1
 800a8b8:	89a3      	ldrh	r3, [r4, #12]
 800a8ba:	bf15      	itete	ne
 800a8bc:	6560      	strne	r0, [r4, #84]	; 0x54
 800a8be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a8c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a8c6:	81a3      	strheq	r3, [r4, #12]
 800a8c8:	bf18      	it	ne
 800a8ca:	81a3      	strhne	r3, [r4, #12]
 800a8cc:	bd10      	pop	{r4, pc}

0800a8ce <__sclose>:
 800a8ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8d2:	f000 b831 	b.w	800a938 <_close_r>
	...

0800a8d8 <_write_r>:
 800a8d8:	b538      	push	{r3, r4, r5, lr}
 800a8da:	4d07      	ldr	r5, [pc, #28]	; (800a8f8 <_write_r+0x20>)
 800a8dc:	4604      	mov	r4, r0
 800a8de:	4608      	mov	r0, r1
 800a8e0:	4611      	mov	r1, r2
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	602a      	str	r2, [r5, #0]
 800a8e6:	461a      	mov	r2, r3
 800a8e8:	f7f8 ffef 	bl	80038ca <_write>
 800a8ec:	1c43      	adds	r3, r0, #1
 800a8ee:	d102      	bne.n	800a8f6 <_write_r+0x1e>
 800a8f0:	682b      	ldr	r3, [r5, #0]
 800a8f2:	b103      	cbz	r3, 800a8f6 <_write_r+0x1e>
 800a8f4:	6023      	str	r3, [r4, #0]
 800a8f6:	bd38      	pop	{r3, r4, r5, pc}
 800a8f8:	2000081c 	.word	0x2000081c

0800a8fc <__assert_func>:
 800a8fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8fe:	4614      	mov	r4, r2
 800a900:	461a      	mov	r2, r3
 800a902:	4b09      	ldr	r3, [pc, #36]	; (800a928 <__assert_func+0x2c>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	4605      	mov	r5, r0
 800a908:	68d8      	ldr	r0, [r3, #12]
 800a90a:	b14c      	cbz	r4, 800a920 <__assert_func+0x24>
 800a90c:	4b07      	ldr	r3, [pc, #28]	; (800a92c <__assert_func+0x30>)
 800a90e:	9100      	str	r1, [sp, #0]
 800a910:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a914:	4906      	ldr	r1, [pc, #24]	; (800a930 <__assert_func+0x34>)
 800a916:	462b      	mov	r3, r5
 800a918:	f000 f81e 	bl	800a958 <fiprintf>
 800a91c:	f000 f89f 	bl	800aa5e <abort>
 800a920:	4b04      	ldr	r3, [pc, #16]	; (800a934 <__assert_func+0x38>)
 800a922:	461c      	mov	r4, r3
 800a924:	e7f3      	b.n	800a90e <__assert_func+0x12>
 800a926:	bf00      	nop
 800a928:	20000014 	.word	0x20000014
 800a92c:	0800aedd 	.word	0x0800aedd
 800a930:	0800aeea 	.word	0x0800aeea
 800a934:	0800af18 	.word	0x0800af18

0800a938 <_close_r>:
 800a938:	b538      	push	{r3, r4, r5, lr}
 800a93a:	4d06      	ldr	r5, [pc, #24]	; (800a954 <_close_r+0x1c>)
 800a93c:	2300      	movs	r3, #0
 800a93e:	4604      	mov	r4, r0
 800a940:	4608      	mov	r0, r1
 800a942:	602b      	str	r3, [r5, #0]
 800a944:	f7f8 ffdd 	bl	8003902 <_close>
 800a948:	1c43      	adds	r3, r0, #1
 800a94a:	d102      	bne.n	800a952 <_close_r+0x1a>
 800a94c:	682b      	ldr	r3, [r5, #0]
 800a94e:	b103      	cbz	r3, 800a952 <_close_r+0x1a>
 800a950:	6023      	str	r3, [r4, #0]
 800a952:	bd38      	pop	{r3, r4, r5, pc}
 800a954:	2000081c 	.word	0x2000081c

0800a958 <fiprintf>:
 800a958:	b40e      	push	{r1, r2, r3}
 800a95a:	b503      	push	{r0, r1, lr}
 800a95c:	4601      	mov	r1, r0
 800a95e:	ab03      	add	r3, sp, #12
 800a960:	4805      	ldr	r0, [pc, #20]	; (800a978 <fiprintf+0x20>)
 800a962:	f853 2b04 	ldr.w	r2, [r3], #4
 800a966:	6800      	ldr	r0, [r0, #0]
 800a968:	9301      	str	r3, [sp, #4]
 800a96a:	f7ff fe31 	bl	800a5d0 <_vfiprintf_r>
 800a96e:	b002      	add	sp, #8
 800a970:	f85d eb04 	ldr.w	lr, [sp], #4
 800a974:	b003      	add	sp, #12
 800a976:	4770      	bx	lr
 800a978:	20000014 	.word	0x20000014

0800a97c <_fstat_r>:
 800a97c:	b538      	push	{r3, r4, r5, lr}
 800a97e:	4d07      	ldr	r5, [pc, #28]	; (800a99c <_fstat_r+0x20>)
 800a980:	2300      	movs	r3, #0
 800a982:	4604      	mov	r4, r0
 800a984:	4608      	mov	r0, r1
 800a986:	4611      	mov	r1, r2
 800a988:	602b      	str	r3, [r5, #0]
 800a98a:	f7f8 ffc6 	bl	800391a <_fstat>
 800a98e:	1c43      	adds	r3, r0, #1
 800a990:	d102      	bne.n	800a998 <_fstat_r+0x1c>
 800a992:	682b      	ldr	r3, [r5, #0]
 800a994:	b103      	cbz	r3, 800a998 <_fstat_r+0x1c>
 800a996:	6023      	str	r3, [r4, #0]
 800a998:	bd38      	pop	{r3, r4, r5, pc}
 800a99a:	bf00      	nop
 800a99c:	2000081c 	.word	0x2000081c

0800a9a0 <_isatty_r>:
 800a9a0:	b538      	push	{r3, r4, r5, lr}
 800a9a2:	4d06      	ldr	r5, [pc, #24]	; (800a9bc <_isatty_r+0x1c>)
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	4604      	mov	r4, r0
 800a9a8:	4608      	mov	r0, r1
 800a9aa:	602b      	str	r3, [r5, #0]
 800a9ac:	f7f8 ffc5 	bl	800393a <_isatty>
 800a9b0:	1c43      	adds	r3, r0, #1
 800a9b2:	d102      	bne.n	800a9ba <_isatty_r+0x1a>
 800a9b4:	682b      	ldr	r3, [r5, #0]
 800a9b6:	b103      	cbz	r3, 800a9ba <_isatty_r+0x1a>
 800a9b8:	6023      	str	r3, [r4, #0]
 800a9ba:	bd38      	pop	{r3, r4, r5, pc}
 800a9bc:	2000081c 	.word	0x2000081c

0800a9c0 <_lseek_r>:
 800a9c0:	b538      	push	{r3, r4, r5, lr}
 800a9c2:	4d07      	ldr	r5, [pc, #28]	; (800a9e0 <_lseek_r+0x20>)
 800a9c4:	4604      	mov	r4, r0
 800a9c6:	4608      	mov	r0, r1
 800a9c8:	4611      	mov	r1, r2
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	602a      	str	r2, [r5, #0]
 800a9ce:	461a      	mov	r2, r3
 800a9d0:	f7f8 ffbe 	bl	8003950 <_lseek>
 800a9d4:	1c43      	adds	r3, r0, #1
 800a9d6:	d102      	bne.n	800a9de <_lseek_r+0x1e>
 800a9d8:	682b      	ldr	r3, [r5, #0]
 800a9da:	b103      	cbz	r3, 800a9de <_lseek_r+0x1e>
 800a9dc:	6023      	str	r3, [r4, #0]
 800a9de:	bd38      	pop	{r3, r4, r5, pc}
 800a9e0:	2000081c 	.word	0x2000081c

0800a9e4 <__ascii_mbtowc>:
 800a9e4:	b082      	sub	sp, #8
 800a9e6:	b901      	cbnz	r1, 800a9ea <__ascii_mbtowc+0x6>
 800a9e8:	a901      	add	r1, sp, #4
 800a9ea:	b142      	cbz	r2, 800a9fe <__ascii_mbtowc+0x1a>
 800a9ec:	b14b      	cbz	r3, 800aa02 <__ascii_mbtowc+0x1e>
 800a9ee:	7813      	ldrb	r3, [r2, #0]
 800a9f0:	600b      	str	r3, [r1, #0]
 800a9f2:	7812      	ldrb	r2, [r2, #0]
 800a9f4:	1e10      	subs	r0, r2, #0
 800a9f6:	bf18      	it	ne
 800a9f8:	2001      	movne	r0, #1
 800a9fa:	b002      	add	sp, #8
 800a9fc:	4770      	bx	lr
 800a9fe:	4610      	mov	r0, r2
 800aa00:	e7fb      	b.n	800a9fa <__ascii_mbtowc+0x16>
 800aa02:	f06f 0001 	mvn.w	r0, #1
 800aa06:	e7f8      	b.n	800a9fa <__ascii_mbtowc+0x16>

0800aa08 <__malloc_lock>:
 800aa08:	4801      	ldr	r0, [pc, #4]	; (800aa10 <__malloc_lock+0x8>)
 800aa0a:	f7ff b8c0 	b.w	8009b8e <__retarget_lock_acquire_recursive>
 800aa0e:	bf00      	nop
 800aa10:	20000810 	.word	0x20000810

0800aa14 <__malloc_unlock>:
 800aa14:	4801      	ldr	r0, [pc, #4]	; (800aa1c <__malloc_unlock+0x8>)
 800aa16:	f7ff b8bb 	b.w	8009b90 <__retarget_lock_release_recursive>
 800aa1a:	bf00      	nop
 800aa1c:	20000810 	.word	0x20000810

0800aa20 <_read_r>:
 800aa20:	b538      	push	{r3, r4, r5, lr}
 800aa22:	4d07      	ldr	r5, [pc, #28]	; (800aa40 <_read_r+0x20>)
 800aa24:	4604      	mov	r4, r0
 800aa26:	4608      	mov	r0, r1
 800aa28:	4611      	mov	r1, r2
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	602a      	str	r2, [r5, #0]
 800aa2e:	461a      	mov	r2, r3
 800aa30:	f7f8 ff2e 	bl	8003890 <_read>
 800aa34:	1c43      	adds	r3, r0, #1
 800aa36:	d102      	bne.n	800aa3e <_read_r+0x1e>
 800aa38:	682b      	ldr	r3, [r5, #0]
 800aa3a:	b103      	cbz	r3, 800aa3e <_read_r+0x1e>
 800aa3c:	6023      	str	r3, [r4, #0]
 800aa3e:	bd38      	pop	{r3, r4, r5, pc}
 800aa40:	2000081c 	.word	0x2000081c

0800aa44 <__ascii_wctomb>:
 800aa44:	b149      	cbz	r1, 800aa5a <__ascii_wctomb+0x16>
 800aa46:	2aff      	cmp	r2, #255	; 0xff
 800aa48:	bf85      	ittet	hi
 800aa4a:	238a      	movhi	r3, #138	; 0x8a
 800aa4c:	6003      	strhi	r3, [r0, #0]
 800aa4e:	700a      	strbls	r2, [r1, #0]
 800aa50:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800aa54:	bf98      	it	ls
 800aa56:	2001      	movls	r0, #1
 800aa58:	4770      	bx	lr
 800aa5a:	4608      	mov	r0, r1
 800aa5c:	4770      	bx	lr

0800aa5e <abort>:
 800aa5e:	b508      	push	{r3, lr}
 800aa60:	2006      	movs	r0, #6
 800aa62:	f000 f82b 	bl	800aabc <raise>
 800aa66:	2001      	movs	r0, #1
 800aa68:	f7f8 ff08 	bl	800387c <_exit>

0800aa6c <_raise_r>:
 800aa6c:	291f      	cmp	r1, #31
 800aa6e:	b538      	push	{r3, r4, r5, lr}
 800aa70:	4604      	mov	r4, r0
 800aa72:	460d      	mov	r5, r1
 800aa74:	d904      	bls.n	800aa80 <_raise_r+0x14>
 800aa76:	2316      	movs	r3, #22
 800aa78:	6003      	str	r3, [r0, #0]
 800aa7a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aa7e:	bd38      	pop	{r3, r4, r5, pc}
 800aa80:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aa82:	b112      	cbz	r2, 800aa8a <_raise_r+0x1e>
 800aa84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa88:	b94b      	cbnz	r3, 800aa9e <_raise_r+0x32>
 800aa8a:	4620      	mov	r0, r4
 800aa8c:	f000 f830 	bl	800aaf0 <_getpid_r>
 800aa90:	462a      	mov	r2, r5
 800aa92:	4601      	mov	r1, r0
 800aa94:	4620      	mov	r0, r4
 800aa96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa9a:	f000 b817 	b.w	800aacc <_kill_r>
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	d00a      	beq.n	800aab8 <_raise_r+0x4c>
 800aaa2:	1c59      	adds	r1, r3, #1
 800aaa4:	d103      	bne.n	800aaae <_raise_r+0x42>
 800aaa6:	2316      	movs	r3, #22
 800aaa8:	6003      	str	r3, [r0, #0]
 800aaaa:	2001      	movs	r0, #1
 800aaac:	e7e7      	b.n	800aa7e <_raise_r+0x12>
 800aaae:	2400      	movs	r4, #0
 800aab0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aab4:	4628      	mov	r0, r5
 800aab6:	4798      	blx	r3
 800aab8:	2000      	movs	r0, #0
 800aaba:	e7e0      	b.n	800aa7e <_raise_r+0x12>

0800aabc <raise>:
 800aabc:	4b02      	ldr	r3, [pc, #8]	; (800aac8 <raise+0xc>)
 800aabe:	4601      	mov	r1, r0
 800aac0:	6818      	ldr	r0, [r3, #0]
 800aac2:	f7ff bfd3 	b.w	800aa6c <_raise_r>
 800aac6:	bf00      	nop
 800aac8:	20000014 	.word	0x20000014

0800aacc <_kill_r>:
 800aacc:	b538      	push	{r3, r4, r5, lr}
 800aace:	4d07      	ldr	r5, [pc, #28]	; (800aaec <_kill_r+0x20>)
 800aad0:	2300      	movs	r3, #0
 800aad2:	4604      	mov	r4, r0
 800aad4:	4608      	mov	r0, r1
 800aad6:	4611      	mov	r1, r2
 800aad8:	602b      	str	r3, [r5, #0]
 800aada:	f7f8 febf 	bl	800385c <_kill>
 800aade:	1c43      	adds	r3, r0, #1
 800aae0:	d102      	bne.n	800aae8 <_kill_r+0x1c>
 800aae2:	682b      	ldr	r3, [r5, #0]
 800aae4:	b103      	cbz	r3, 800aae8 <_kill_r+0x1c>
 800aae6:	6023      	str	r3, [r4, #0]
 800aae8:	bd38      	pop	{r3, r4, r5, pc}
 800aaea:	bf00      	nop
 800aaec:	2000081c 	.word	0x2000081c

0800aaf0 <_getpid_r>:
 800aaf0:	f7f8 beac 	b.w	800384c <_getpid>

0800aaf4 <_init>:
 800aaf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaf6:	bf00      	nop
 800aaf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aafa:	bc08      	pop	{r3}
 800aafc:	469e      	mov	lr, r3
 800aafe:	4770      	bx	lr

0800ab00 <_fini>:
 800ab00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab02:	bf00      	nop
 800ab04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab06:	bc08      	pop	{r3}
 800ab08:	469e      	mov	lr, r3
 800ab0a:	4770      	bx	lr
