# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab6Exer3.srcs/sources_1/new/seg7_decoder.vhd" \
"../../../../Lab6Exer3.srcs/sources_1/new/sensor_fsm.vhd" \
"../../../../Lab6Exer3.srcs/sources_1/new/sensor_fsm_tb.vhd" \

# Do not sort compile order
nosort
