Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/TP09/x7seg.vhd" in Library work.
Architecture behavioral of Entity x7seg is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/TP09/ipcore_dir/insmem.vhd" in Library work.
Architecture insmem_a of Entity insmem is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/TP09/fsm.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/TP09/toplevel.vhf" in Library work.
Architecture behavioral of Entity obuf8_mxilinx_toplevel is up to date.
Architecture behavioral of Entity ibuf8_mxilinx_toplevel is up to date.
Architecture behavioral of Entity concat_muser_toplevel is up to date.
Architecture behavioral of Entity inv16_mxilinx_toplevel is up to date.
Architecture behavioral of Entity add16_mxilinx_toplevel is up to date.
Architecture behavioral of Entity inc_muser_toplevel is up to date.
Architecture behavioral of Entity andor_muser_toplevel is up to date.
Architecture behavioral of Entity m2_1_mxilinx_toplevel is up to date.
Architecture behavioral of Entity mux2x16_muser_toplevel is up to date.
Architecture behavioral of Entity adsu16_mxilinx_toplevel is up to date.
Architecture behavioral of Entity alu_muser_toplevel is up to date.
Architecture behavioral of Entity d4_16e_mxilinx_toplevel is up to date.
Architecture behavioral of Entity connecteur_muser_toplevel is up to date.
Architecture behavioral of Entity connecteur16_muser_toplevel is up to date.
Architecture behavioral of Entity clkdiv_muser_toplevel is up to date.
Architecture behavioral of Entity m2_1e_mxilinx_toplevel is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_toplevel is up to date.
Architecture behavioral of Entity mux4x4_muser_toplevel is up to date.
Architecture behavioral of Entity compteur4_muser_toplevel is up to date.
Architecture behavioral of Entity afficheur16_muser_toplevel is up to date.
Architecture behavioral of Entity fd16ce_mxilinx_toplevel is up to date.
Architecture behavioral of Entity s3_muser_toplevel is up to date.
Architecture behavioral of Entity toplevel is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/TP09/S3.vhf" in Library work.
Architecture behavioral of Entity andor_muser_s3 is up to date.
Architecture behavioral of Entity concat_muser_s3 is up to date.
Architecture behavioral of Entity add16_mxilinx_s3 is up to date.
Architecture behavioral of Entity inc_muser_s3 is up to date.
Architecture behavioral of Entity inv16_mxilinx_s3 is up to date.
Architecture behavioral of Entity m2_1_mxilinx_s3 is up to date.
Architecture behavioral of Entity mux2x16_muser_s3 is up to date.
Architecture behavioral of Entity adsu16_mxilinx_s3 is up to date.
ERROR:HDLParsers:164 - "/home/l2/ferlicotdelbe/tp/ARCHI/TP09/S3.vhf" Line 1861. parse error, unexpected COLON, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:164 - "/home/l2/ferlicotdelbe/tp/ARCHI/TP09/S3.vhf" Line 1867. parse error, unexpected COLON, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:164 - "/home/l2/ferlicotdelbe/tp/ARCHI/TP09/S3.vhf" Line 1894. parse error, unexpected COLON, expecting COMMA or CLOSEPAR
Architecture behavioral of Entity d4_16e_mxilinx_s3 is up to date.
Architecture behavioral of Entity connecteur_muser_s3 is up to date.
Architecture behavioral of Entity connecteur16_muser_s3 is up to date.
Architecture behavioral of Entity clkdiv_muser_s3 is up to date.
Architecture behavioral of Entity m2_1e_mxilinx_s3 is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_s3 is up to date.
Architecture behavioral of Entity mux4x4_muser_s3 is up to date.
Architecture behavioral of Entity compteur4_muser_s3 is up to date.
Architecture behavioral of Entity afficheur16_muser_s3 is up to date.
Architecture behavioral of Entity fd16ce_mxilinx_s3 is up to date.
Architecture behavioral of Entity s3 is up to date.
--> 


Total memory usage is 151476 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

