{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570740457857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570740457867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 13:47:37 2019 " "Processing started: Thu Oct 10 13:47:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570740457867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570740457867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570740457867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570740458610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570740458610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench_fsm " "Found entity 1: TestBench_fsm" {  } { { "TestBench_fsm.sv" "" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/TestBench_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570740471590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570740471590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_dualportmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_dualportmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench_dualPortMemory " "Found entity 1: TestBench_dualPortMemory" {  } { { "TestBench_dualPortMemory.sv" "" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/TestBench_dualPortMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570740471606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570740471606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.sv" "" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570740471606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570740471606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memstatemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file memstatemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memStateMachine " "Found entity 1: memStateMachine" {  } { { "memStateMachine.sv" "" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/memStateMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570740471606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570740471606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegment " "Found entity 1: sevenSegment" {  } { { "sevenSegment.sv" "" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/sevenSegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570740471621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570740471621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab6.sv" "" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/Lab6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570740471621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570740471621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualportmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file dualportmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dualPortMemory " "Found entity 1: dualPortMemory" {  } { { "dualPortMemory.sv" "" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/dualPortMemory.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570740471621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570740471621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeEnable memStateMachine.sv(22) " "Verilog HDL Implicit Net warning at memStateMachine.sv(22): created implicit net for \"writeEnable\"" {  } { { "memStateMachine.sv" "" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/memStateMachine.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570740471621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570740471672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:xSyncButton " "Elaborating entity \"sync\" for hierarchy \"sync:xSyncButton\"" {  } { { "Lab6.sv" "xSyncButton" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/Lab6.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570740471691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memStateMachine memStateMachine:xReadWrite " "Elaborating entity \"memStateMachine\" for hierarchy \"memStateMachine:xReadWrite\"" {  } { { "Lab6.sv" "xReadWrite" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/Lab6.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570740471695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memStateMachine.sv(32) " "Verilog HDL assignment warning at memStateMachine.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "memStateMachine.sv" "" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/memStateMachine.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570740471698 "|Lab6|memStateMachine:xReadWrite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memStateMachine.sv(35) " "Verilog HDL assignment warning at memStateMachine.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "memStateMachine.sv" "" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/memStateMachine.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570740471698 "|Lab6|memStateMachine:xReadWrite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualPortMemory memStateMachine:xReadWrite\|dualPortMemory:memory " "Elaborating entity \"dualPortMemory\" for hierarchy \"memStateMachine:xReadWrite\|dualPortMemory:memory\"" {  } { { "memStateMachine.sv" "memory" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/memStateMachine.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570740471731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegment sevenSegment:xSeg3 " "Elaborating entity \"sevenSegment\" for hierarchy \"sevenSegment:xSeg3\"" {  } { { "Lab6.sv" "xSeg3" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/Lab6.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570740471737 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memStateMachine:xReadWrite\|dualPortMemory:memory\|memory " "RAM logic \"memStateMachine:xReadWrite\|dualPortMemory:memory\|memory\" is uninferred due to inappropriate RAM size" {  } { { "dualPortMemory.sv" "memory" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/dualPortMemory.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1570740472082 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1570740472082 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570740472329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570740472475 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "105 " "105 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570740473009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570740473203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570740473203 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readWrite " "No output dependent on input pin \"readWrite\"" {  } { { "Lab6.sv" "" { Text "C:/Users/Robbie/Desktop/Advanced Digital Design/Lab6/Lab6.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570740473315 "|Lab6|readWrite"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570740473315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570740473316 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570740473316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570740473316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570740473315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570740473369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 13:47:53 2019 " "Processing ended: Thu Oct 10 13:47:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570740473369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570740473369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570740473369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570740473369 ""}
