INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseph/Documents/Cal Poly/Year 2/Winter/CPE 233/Git/counter/counter/counter.srcs/sources_1/new/programCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseph/Documents/Cal Poly/Year 2/Winter/CPE 233/Git/memory/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseph/Documents/Cal Poly/Year 2/Winter/CPE 233/Git/counter/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseph/Documents/Cal Poly/Year 2/Winter/CPE 233/Git/Exp7/cpu/cpu.srcs/sources_1/new/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ControlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseph/Documents/Cal Poly/Year 2/Winter/CPE 233/Git/Exp7/cpu/cpu.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseph/Documents/Cal Poly/Year 2/Winter/CPE 233/Git/ALU/ALU.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseph/Documents/Cal Poly/Year 2/Winter/CPE 233/Git/Exp7/cpu/cpu.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseph/Documents/Cal Poly/Year 2/Winter/CPE 233/Git/Exp7/cpu/cpu.srcs/sources_1/new/RAT_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseph/Documents/Cal Poly/Year 2/Winter/CPE 233/Git/Exp7/cpu/cpu.srcs/sources_1/new/RAT_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/joseph/Documents/Cal Poly/Year 2/Winter/CPE 233/Git/Exp7/cpu/cpu.srcs/sim_1/new/cpu_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_TB
