// Seed: 2572468077
`timescale 1ps / 1ps
program module_0 (
    output id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    output logic id_9,
    input id_10,
    input id_11,
    input logic id_12,
    input logic id_13,
    output id_14,
    output id_15,
    input logic id_16,
    input id_17,
    input id_18,
    input id_19,
    inout logic id_20,
    output id_21
);
  logic id_22, id_23;
  logic id_24;
  assign id_12 = 1 + id_6;
  logic id_25;
  always @(posedge id_14 or 1'b0) begin
    id_7 <= id_8 != 1 - 1;
  end
endprogram
