

================================================================
== Vitis HLS Report for 'load_graph'
================================================================
* Date:           Thu Nov  4 14:53:00 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      274|      274|  1.096 us|  1.096 us|  274|  274|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2_fu_204  |load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2  |      174|      174|  0.696 us|  0.696 us|  174|  174|       no|
        |grp_load_graph_Pipeline_VITIS_LOOP_351_3_fu_229                   |load_graph_Pipeline_VITIS_LOOP_351_3                   |       83|       83|  0.332 us|  0.332 us|   83|   83|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      92|    212|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    314|    -|
|Register         |        -|    -|     144|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     236|    526|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+-----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+-----+-----+
    |grp_load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2_fu_204  |load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2  |        0|   0|  33|  137|    0|
    |grp_load_graph_Pipeline_VITIS_LOOP_351_3_fu_229                   |load_graph_Pipeline_VITIS_LOOP_351_3                   |        0|   0|  59|   75|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                             |                                                       |        0|   0|  92|  212|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  93|         19|    1|         19|
    |m_axi_mem_ARADDR    |  26|          5|   64|        320|
    |m_axi_mem_ARBURST   |  14|          3|    2|          6|
    |m_axi_mem_ARCACHE   |  14|          3|    4|         12|
    |m_axi_mem_ARID      |  14|          3|    1|          3|
    |m_axi_mem_ARLEN     |  26|          5|   32|        160|
    |m_axi_mem_ARLOCK    |  14|          3|    2|          6|
    |m_axi_mem_ARPROT    |  14|          3|    3|          9|
    |m_axi_mem_ARQOS     |  14|          3|    4|         12|
    |m_axi_mem_ARREGION  |  14|          3|    4|         12|
    |m_axi_mem_ARSIZE    |  14|          3|    3|          9|
    |m_axi_mem_ARUSER    |  14|          3|    1|          3|
    |m_axi_mem_ARVALID   |  20|          4|    1|          4|
    |m_axi_mem_RREADY    |  14|          3|    1|          3|
    |mem_blk_n_AR        |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 314|         65|  124|        580|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  18|   0|   18|          0|
    |grp_load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2_fu_204_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_graph_Pipeline_VITIS_LOOP_351_3_fu_229_ap_start_reg                   |   1|   0|    1|          0|
    |trunc_ln1_reg_290                                                              |  62|   0|   62|          0|
    |trunc_ln_reg_280                                                               |  62|   0|   62|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 144|   0|  144|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                               load_graph|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                               load_graph|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                               load_graph|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                               load_graph|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                               load_graph|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                               load_graph|  return value|
|m_axi_mem_AWVALID                                 |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWREADY                                 |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWADDR                                  |  out|   64|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWID                                    |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWLEN                                   |  out|   32|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWSIZE                                  |  out|    3|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWBURST                                 |  out|    2|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWLOCK                                  |  out|    2|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWCACHE                                 |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWPROT                                  |  out|    3|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWQOS                                   |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWREGION                                |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWUSER                                  |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_WVALID                                  |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_WREADY                                  |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_WDATA                                   |  out|   32|       m_axi|                                      mem|       pointer|
|m_axi_mem_WSTRB                                   |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_WLAST                                   |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_WID                                     |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_WUSER                                   |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARVALID                                 |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARREADY                                 |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARADDR                                  |  out|   64|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARID                                    |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARLEN                                   |  out|   32|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARSIZE                                  |  out|    3|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARBURST                                 |  out|    2|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARLOCK                                  |  out|    2|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARCACHE                                 |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARPROT                                  |  out|    3|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARQOS                                   |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARREGION                                |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARUSER                                  |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_RVALID                                  |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_RREADY                                  |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_RDATA                                   |   in|   32|       m_axi|                                      mem|       pointer|
|m_axi_mem_RLAST                                   |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_RID                                     |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_RUSER                                   |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_RRESP                                   |   in|    2|       m_axi|                                      mem|       pointer|
|m_axi_mem_BVALID                                  |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_BREADY                                  |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_BRESP                                   |   in|    2|       m_axi|                                      mem|       pointer|
|m_axi_mem_BID                                     |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_BUSER                                   |   in|    1|       m_axi|                                      mem|       pointer|
|node_feature_in                                   |   in|   64|     ap_none|                          node_feature_in|        scalar|
|edge_list_in                                      |   in|   64|     ap_none|                             edge_list_in|        scalar|
|out_nodes_features_skip_concat_bias_V_0_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_1_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_2_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_3_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_4_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_5_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_6_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_7_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_8_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_8|         array|
|edge_list_address1                                |  out|   10|   ap_memory|                                edge_list|         array|
|edge_list_ce1                                     |  out|    1|   ap_memory|                                edge_list|         array|
|edge_list_we1                                     |  out|    1|   ap_memory|                                edge_list|         array|
|edge_list_d1                                      |  out|   32|   ap_memory|                                edge_list|         array|
+--------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%node_feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %node_feature_in" [GAT_compute.cc:345]   --->   Operation 19 'read' 'node_feature_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %node_feature_in_read, i32 2, i32 63" [GAT_compute.cc:345]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i62 %trunc_ln" [GAT_compute.cc:345]   --->   Operation 21 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln345" [GAT_compute.cc:345]   --->   Operation 22 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [7/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171" [GAT_compute.cc:345]   --->   Operation 23 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 24 [6/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171" [GAT_compute.cc:345]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 25 [5/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171" [GAT_compute.cc:345]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 26 [4/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171" [GAT_compute.cc:345]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 27 [3/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171" [GAT_compute.cc:345]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 28 [2/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171" [GAT_compute.cc:345]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 29 [1/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171" [GAT_compute.cc:345]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln345 = call void @load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2, i32 %mem, i62 %trunc_ln, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8" [GAT_compute.cc:345]   --->   Operation 30 'call' 'call_ln345' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln345 = call void @load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2, i32 %mem, i62 %trunc_ln, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8" [GAT_compute.cc:345]   --->   Operation 31 'call' 'call_ln345' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in" [GAT_compute.cc:345]   --->   Operation 32 'read' 'edge_list_in_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_list_in_read, i32 2, i32 63" [GAT_compute.cc:351]   --->   Operation 33 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln351 = sext i62 %trunc_ln1" [GAT_compute.cc:351]   --->   Operation 34 'sext' 'sext_ln351' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%mem_addr_6 = getelementptr i32 %mem, i64 %sext_ln351" [GAT_compute.cc:351]   --->   Operation 35 'getelementptr' 'mem_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [7/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 80" [GAT_compute.cc:351]   --->   Operation 36 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 37 [6/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 80" [GAT_compute.cc:351]   --->   Operation 37 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 38 [5/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 80" [GAT_compute.cc:351]   --->   Operation 38 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 39 [4/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 80" [GAT_compute.cc:351]   --->   Operation 39 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 40 [3/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 80" [GAT_compute.cc:351]   --->   Operation 40 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 41 [2/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 80" [GAT_compute.cc:351]   --->   Operation 41 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 42 [1/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 80" [GAT_compute.cc:351]   --->   Operation 42 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln351 = call void @load_graph_Pipeline_VITIS_LOOP_351_3, i32 %mem, i62 %trunc_ln1, i32 %edge_list" [GAT_compute.cc:351]   --->   Operation 43 'call' 'call_ln351' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, void @out_nodes_features_skip_concat_bias_V_9, void @out_nodes_features_skip_concat_bias_V_10, void @out_nodes_features_skip_concat_bias_V_11, void @out_nodes_features_skip_concat_bias_V_12, void @out_nodes_features_skip_concat_bias_V_13, void @out_nodes_features_skip_concat_bias_V_14, void @out_nodes_features_skip_concat_bias_V_15, void @out_nodes_features_skip_concat_bias_V_16, void @out_nodes_features_skip_concat_bias_V_17, void @out_nodes_features_skip_concat_bias_V_18, void @out_nodes_features_skip_concat_bias_V_19, void @out_nodes_features_skip_concat_bias_V_20, void @out_nodes_features_skip_concat_bias_V_21, void @out_nodes_features_skip_concat_bias_V_22, void @out_nodes_features_skip_concat_bias_V_23, void @out_nodes_features_skip_concat_bias_V_24, void @out_nodes_features_skip_concat_bias_V_25, void @out_nodes_features_skip_concat_bias_V_26, void @out_nodes_features_skip_concat_bias_V_27, void @out_nodes_features_skip_concat_bias_V_28, void @out_nodes_features_skip_concat_bias_V_29, void @out_nodes_features_skip_concat_bias_V_30, void @out_nodes_features_skip_concat_bias_V_31, void @out_nodes_features_skip_concat_bias_V_32, void @out_nodes_features_skip_concat_bias_V_33, void @out_nodes_features_skip_concat_bias_V_34, void @out_nodes_features_skip_concat_bias_V_35, void @out_nodes_features_skip_concat_bias_V_36, void @out_nodes_features_skip_concat_bias_V_37, void @out_nodes_features_skip_concat_bias_V_38, void @out_nodes_features_skip_concat_bias_V_39, void @out_nodes_features_skip_concat_bias_V_40, void @out_nodes_features_skip_concat_bias_V_41, void @out_nodes_features_skip_concat_bias_V_42, void @out_nodes_features_skip_concat_bias_V_43, void @out_nodes_features_skip_concat_bias_V_44, void @out_nodes_features_skip_concat_bias_V_45, void @out_nodes_features_skip_concat_bias_V_46, void @out_nodes_features_skip_concat_bias_V_47, void @out_nodes_features_skip_concat_bias_V_48, void @out_nodes_features_skip_concat_bias_V_49, void @out_nodes_features_skip_concat_bias_V_50, void @out_nodes_features_skip_concat_bias_V_51, void @out_nodes_features_skip_concat_bias_V_52, void @out_nodes_features_skip_concat_bias_V_53, void @out_nodes_features_skip_concat_bias_V_54, void @out_nodes_features_skip_concat_bias_V_55, void @out_nodes_features_skip_concat_bias_V_56, void @out_nodes_features_skip_concat_bias_V_57, void @out_nodes_features_skip_concat_bias_V_58, void @out_nodes_features_skip_concat_bias_V_59, void @out_nodes_features_skip_concat_bias_V_60, void @out_nodes_features_skip_concat_bias_V_61, void @out_nodes_features_skip_concat_bias_V_62, void @out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_36, i32 0, i32 0, void @empty_33, i32 0, i32 100000, void @empty_32, void @empty_31, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln351 = call void @load_graph_Pipeline_VITIS_LOOP_351_3, i32 %mem, i62 %trunc_ln1, i32 %edge_list" [GAT_compute.cc:351]   --->   Operation 47 'call' 'call_ln351' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln354 = ret" [GAT_compute.cc:354]   --->   Operation 48 'ret' 'ret_ln354' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ node_feature_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_list_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_nodes_features_skip_concat_bias_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ edge_list]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
node_feature_in_read (read         ) [ 0000000000000000000]
trunc_ln             (partselect   ) [ 0011111111000000000]
sext_ln345           (sext         ) [ 0000000000000000000]
mem_addr             (getelementptr) [ 0011111100000000000]
empty                (readreq      ) [ 0000000000000000000]
call_ln345           (call         ) [ 0000000000000000000]
edge_list_in_read    (read         ) [ 0000000000000000000]
trunc_ln1            (partselect   ) [ 0000000000011111111]
sext_ln351           (sext         ) [ 0000000000000000000]
mem_addr_6           (getelementptr) [ 0000000000011111100]
empty_88             (readreq      ) [ 0000000000000000000]
specmemcore_ln0      (specmemcore  ) [ 0000000000000000000]
specmemcore_ln0      (specmemcore  ) [ 0000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000]
call_ln351           (call         ) [ 0000000000000000000]
ret_ln354            (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="node_feature_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_feature_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edge_list_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_nodes_features_skip_concat_bias_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_nodes_features_skip_concat_bias_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_nodes_features_skip_concat_bias_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_nodes_features_skip_concat_bias_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_nodes_features_skip_concat_bias_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_nodes_features_skip_concat_bias_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_nodes_features_skip_concat_bias_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_nodes_features_skip_concat_bias_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_nodes_features_skip_concat_bias_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="edge_list">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_graph_Pipeline_VITIS_LOOP_351_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_17"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_19"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_20"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_21"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_22"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_23"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_24"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_25"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_26"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_27"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_28"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_29"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_30"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_31"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_33"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_34"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_35"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_36"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_37"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_38"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_39"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_40"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_41"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_42"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_43"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_44"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_45"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_46"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_47"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_48"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_49"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_50"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_51"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_52"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_53"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_54"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_55"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_56"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_57"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_58"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_59"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_60"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_61"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_62"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_63"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="node_feature_in_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="node_feature_in_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_readreq_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="edge_list_in_read_read_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_list_in_read/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_readreq_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_88/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="62" slack="7"/>
<pin id="208" dir="0" index="3" bw="28" slack="0"/>
<pin id="209" dir="0" index="4" bw="28" slack="0"/>
<pin id="210" dir="0" index="5" bw="28" slack="0"/>
<pin id="211" dir="0" index="6" bw="28" slack="0"/>
<pin id="212" dir="0" index="7" bw="28" slack="0"/>
<pin id="213" dir="0" index="8" bw="28" slack="0"/>
<pin id="214" dir="0" index="9" bw="28" slack="0"/>
<pin id="215" dir="0" index="10" bw="28" slack="0"/>
<pin id="216" dir="0" index="11" bw="28" slack="0"/>
<pin id="217" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln345/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_load_graph_Pipeline_VITIS_LOOP_351_3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="62" slack="7"/>
<pin id="233" dir="0" index="3" bw="32" slack="0"/>
<pin id="234" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln351/17 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="62" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln345_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="62" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln345/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mem_addr_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="62" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="0" index="3" bw="7" slack="0"/>
<pin id="264" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln351_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="62" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln351/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="mem_addr_6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_6/10 "/>
</bind>
</comp>

<comp id="280" class="1005" name="trunc_ln_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="62" slack="7"/>
<pin id="282" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="285" class="1005" name="mem_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="trunc_ln1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="62" slack="7"/>
<pin id="292" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="mem_addr_6_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="182"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="204" pin=5"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="204" pin=6"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="204" pin=7"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="204" pin=8"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="204" pin=9"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="204" pin=10"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="204" pin=11"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="0" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="178" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="238" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="252" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="191" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="259" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="0" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="273" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="283"><net_src comp="238" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="288"><net_src comp="252" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="293"><net_src comp="259" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="298"><net_src comp="273" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="197" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: out_nodes_features_skip_concat_bias_V_0 | {8 9 }
	Port: out_nodes_features_skip_concat_bias_V_1 | {8 9 }
	Port: out_nodes_features_skip_concat_bias_V_2 | {8 9 }
	Port: out_nodes_features_skip_concat_bias_V_3 | {8 9 }
	Port: out_nodes_features_skip_concat_bias_V_4 | {8 9 }
	Port: out_nodes_features_skip_concat_bias_V_5 | {8 9 }
	Port: out_nodes_features_skip_concat_bias_V_6 | {8 9 }
	Port: out_nodes_features_skip_concat_bias_V_7 | {8 9 }
	Port: out_nodes_features_skip_concat_bias_V_8 | {8 9 }
	Port: edge_list | {17 18 }
 - Input state : 
	Port: load_graph : mem | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: load_graph : node_feature_in | {1 }
	Port: load_graph : edge_list_in | {10 }
	Port: load_graph : out_nodes_features_skip_concat_bias_V_0 | {}
	Port: load_graph : out_nodes_features_skip_concat_bias_V_1 | {}
	Port: load_graph : out_nodes_features_skip_concat_bias_V_2 | {}
	Port: load_graph : out_nodes_features_skip_concat_bias_V_3 | {}
	Port: load_graph : out_nodes_features_skip_concat_bias_V_4 | {}
	Port: load_graph : out_nodes_features_skip_concat_bias_V_5 | {}
	Port: load_graph : out_nodes_features_skip_concat_bias_V_6 | {}
	Port: load_graph : out_nodes_features_skip_concat_bias_V_7 | {}
	Port: load_graph : out_nodes_features_skip_concat_bias_V_8 | {}
	Port: load_graph : edge_list | {}
  - Chain level:
	State 1
		sext_ln345 : 1
		mem_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		sext_ln351 : 1
		mem_addr_6 : 2
		empty_88 : 3
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                         |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|
|   call   | grp_load_graph_Pipeline_VITIS_LOOP_345_1_VITIS_LOOP_346_2_fu_204 |    92   |    68   |
|          |          grp_load_graph_Pipeline_VITIS_LOOP_351_3_fu_229         |   111   |    24   |
|----------|------------------------------------------------------------------|---------|---------|
|   read   |                 node_feature_in_read_read_fu_178                 |    0    |    0    |
|          |                   edge_list_in_read_read_fu_191                  |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|  readreq |                        grp_readreq_fu_184                        |    0    |    0    |
|          |                        grp_readreq_fu_197                        |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|partselect|                          trunc_ln_fu_238                         |    0    |    0    |
|          |                         trunc_ln1_fu_259                         |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   sext   |                         sext_ln345_fu_248                        |    0    |    0    |
|          |                         sext_ln351_fu_269                        |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   Total  |                                                                  |   203   |    92   |
|----------|------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|mem_addr_6_reg_295|   32   |
| mem_addr_reg_285 |   32   |
| trunc_ln1_reg_290|   62   |
| trunc_ln_reg_280 |   62   |
+------------------+--------+
|       Total      |   188  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_184 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_197 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   128  ||  0.978  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   203  |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   188  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   391  |   110  |
+-----------+--------+--------+--------+
