Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Thu Nov  6 18:07:09 2025

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {ad_da_hdmi_top|clk_50M} [get_ports {clk_50M}] -add
create_clock -period {1000} -waveform {0 500} -name {pll_adda|u_pll_adda/u_pll_e3/CLKOUT1} [get_pins {u_pll_adda/u_pll_e3.CLKOUT1}] -add
create_clock -period {1000} -waveform {0 500} -name {meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0} [get_pins {meter_0/pll_0/u_pll_e3.CLKOUT0}] -add
create_clock -period {1000} -waveform {0 500} -name {pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1} [get_pins {hdmi_color/u_pll/u_pll_e3.CLKOUT1}] -add
create_clock -period {1000} -waveform {0 500} -name {pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0} [get_pins {hdmi_color/u_pll/u_pll_e3.CLKOUT0}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {ad_da_hdmi_top|clk_50M}]
set_clock_groups -name {Inferred_clock_group_1} -asynchronous -group [get_clocks {pll_adda|u_pll_adda/u_pll_e3/CLKOUT1}]
set_clock_groups -name {Inferred_clock_group_2} -asynchronous -group [get_clocks {meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0}]
set_clock_groups -name {Inferred_clock_group_3} -asynchronous -group [get_clocks {pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1}]
set_clock_groups -name {Inferred_clock_group_4} -asynchronous -group [get_clocks {pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0}]


Logical Constraint:
+---------------------------------------------------------------------------------------------------+
| Object                                               | Attribute                     | Value     
+---------------------------------------------------------------------------------------------------+
| i:ND2[0]                                             | PAP_MARK_DEBUG                | true      
| i:ND2[1]                                             | PAP_MARK_DEBUG                | true      
| i:ND2[2]                                             | PAP_MARK_DEBUG                | true      
| i:ND2[3]                                             | PAP_MARK_DEBUG                | true      
| i:ND2[4]                                             | PAP_MARK_DEBUG                | true      
| i:ND2[5]                                             | PAP_MARK_DEBUG                | true      
| i:ND2[6]                                             | PAP_MARK_DEBUG                | true      
| i:ND2[7]                                             | PAP_MARK_DEBUG                | true      
| i:ND2[8]                                             | PAP_MARK_DEBUG                | true      
| i:ND2[9]                                             | PAP_MARK_DEBUG                | true      
| i:ND2[10]                                            | PAP_MARK_DEBUG                | true      
| i:ND2[11]                                            | PAP_MARK_DEBUG                | true      
| i:ND2[12]                                            | PAP_MARK_DEBUG                | true      
| i:ND2[13]                                            | PAP_MARK_DEBUG                | true      
| i:ND2[14]                                            | PAP_MARK_DEBUG                | true      
| i:ND2[15]                                            | PAP_MARK_DEBUG                | true      
| i:ND3[0]                                             | PAP_MARK_DEBUG                | true      
| i:ND3[1]                                             | PAP_MARK_DEBUG                | true      
| i:ND3[2]                                             | PAP_MARK_DEBUG                | true      
| i:ND3[3]                                             | PAP_MARK_DEBUG                | true      
| i:ND3[4]                                             | PAP_MARK_DEBUG                | true      
| i:ND3[5]                                             | PAP_MARK_DEBUG                | true      
| i:ND3[6]                                             | PAP_MARK_DEBUG                | true      
| i:ND3[7]                                             | PAP_MARK_DEBUG                | true      
| i:ND3[8]                                             | PAP_MARK_DEBUG                | true      
| i:ND3[9]                                             | PAP_MARK_DEBUG                | true      
| i:ND3[10]                                            | PAP_MARK_DEBUG                | true      
| i:ND3[11]                                            | PAP_MARK_DEBUG                | true      
| i:ND3[12]                                            | PAP_MARK_DEBUG                | true      
| i:ND3[13]                                            | PAP_MARK_DEBUG                | true      
| i:ND3[14]                                            | PAP_MARK_DEBUG                | true      
| i:ND3[15]                                            | PAP_MARK_DEBUG                | true      
| i:ND4[0]                                             | PAP_MARK_DEBUG                | true      
| i:ND4[1]                                             | PAP_MARK_DEBUG                | true      
| i:ND4[2]                                             | PAP_MARK_DEBUG                | true      
| i:ND4[3]                                             | PAP_MARK_DEBUG                | true      
| i:ND4[4]                                             | PAP_MARK_DEBUG                | true      
| i:ND4[5]                                             | PAP_MARK_DEBUG                | true      
| i:ND4[6]                                             | PAP_MARK_DEBUG                | true      
| i:ND4[7]                                             | PAP_MARK_DEBUG                | true      
| i:ND4[8]                                             | PAP_MARK_DEBUG                | true      
| i:ND4[9]                                             | PAP_MARK_DEBUG                | true      
| i:ND4[10]                                            | PAP_MARK_DEBUG                | true      
| i:ND4[11]                                            | PAP_MARK_DEBUG                | true      
| i:ND4[12]                                            | PAP_MARK_DEBUG                | true      
| i:ND4[13]                                            | PAP_MARK_DEBUG                | true      
| i:ND4[14]                                            | PAP_MARK_DEBUG                | true      
| i:ND4[15]                                            | PAP_MARK_DEBUG                | true      
| i:ND5[0]                                             | PAP_MARK_DEBUG                | true      
| i:ND5[1]                                             | PAP_MARK_DEBUG                | true      
| i:ND5[2]                                             | PAP_MARK_DEBUG                | true      
| i:ND5[3]                                             | PAP_MARK_DEBUG                | true      
| i:ND5[4]                                             | PAP_MARK_DEBUG                | true      
| i:ND5[5]                                             | PAP_MARK_DEBUG                | true      
| i:ND5[6]                                             | PAP_MARK_DEBUG                | true      
| i:ND5[7]                                             | PAP_MARK_DEBUG                | true      
| i:ND5[8]                                             | PAP_MARK_DEBUG                | true      
| i:ND5[9]                                             | PAP_MARK_DEBUG                | true      
| i:ND5[10]                                            | PAP_MARK_DEBUG                | true      
| i:ND5[11]                                            | PAP_MARK_DEBUG                | true      
| i:ND5[12]                                            | PAP_MARK_DEBUG                | true      
| i:ND5[13]                                            | PAP_MARK_DEBUG                | true      
| i:ND5[14]                                            | PAP_MARK_DEBUG                | true      
| i:ND5[15]                                            | PAP_MARK_DEBUG                | true      
| i:ND6                                                | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND8[0]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND8[1]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND8[2]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND8[3]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND8[4]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND8[5]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND8[6]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND8[7]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND8[8]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND8[9]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND8[10]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND8[11]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND9[0]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND9[1]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND9[2]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND9[3]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND9[4]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND9[5]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND9[6]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND9[7]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND9[8]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND9[9]                              | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND9[10]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND9[11]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[0]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[1]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[2]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[3]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[4]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[5]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[6]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[7]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[8]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[9]                             | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[10]                            | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[11]                            | PAP_MARK_DEBUG                | true      
| i:char_display_0/ND10[12]                            | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND8[0]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND8[1]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND8[2]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND8[3]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND8[4]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND8[5]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND8[6]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND8[7]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND8[8]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND8[9]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND8[10]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND8[11]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND9[0]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND9[1]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND9[2]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND9[3]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND9[4]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND9[5]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND9[6]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND9[7]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND9[8]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND9[9]                              | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND9[10]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND9[11]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[0]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[1]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[2]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[3]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[4]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[5]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[6]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[7]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[8]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[9]                             | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[10]                            | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[11]                            | PAP_MARK_DEBUG                | true      
| i:char_display_1/ND10[12]                            | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND8[0]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND8[1]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND8[2]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND8[3]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND8[4]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND8[5]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND8[6]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND8[7]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND8[8]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND8[9]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND8[10]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND8[11]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND9[0]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND9[1]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND9[2]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND9[3]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND9[4]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND9[5]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND9[6]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND9[7]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND9[8]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND9[9]                              | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND9[10]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND9[11]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[0]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[1]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[2]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[3]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[4]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[5]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[6]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[7]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[8]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[9]                             | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[10]                            | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[11]                            | PAP_MARK_DEBUG                | true      
| i:char_display_2/ND10[12]                            | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND8[0]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND8[1]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND8[2]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND8[3]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND8[4]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND8[5]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND8[6]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND8[7]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND8[8]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND8[9]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND8[10]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND8[11]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND9[0]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND9[1]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND9[2]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND9[3]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND9[4]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND9[5]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND9[6]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND9[7]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND9[8]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND9[9]                              | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND9[10]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND9[11]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[0]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[1]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[2]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[3]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[4]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[5]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[6]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[7]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[8]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[9]                             | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[10]                            | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[11]                            | PAP_MARK_DEBUG                | true      
| i:char_display_3/ND10[12]                            | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND8[0]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND8[1]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND8[2]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND8[3]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND8[4]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND8[5]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND8[6]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND8[7]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND8[8]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND8[9]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND8[10]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND8[11]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND9[0]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND9[1]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND9[2]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND9[3]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND9[4]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND9[5]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND9[6]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND9[7]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND9[8]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND9[9]                              | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND9[10]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND9[11]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[0]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[1]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[2]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[3]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[4]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[5]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[6]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[7]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[8]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[9]                             | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[10]                            | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[11]                            | PAP_MARK_DEBUG                | true      
| i:char_display_4/ND10[12]                            | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND8[0]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND8[1]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND8[2]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND8[3]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND8[4]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND8[5]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND8[6]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND8[7]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND8[8]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND8[9]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND8[10]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND8[11]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND9[0]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND9[1]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND9[2]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND9[3]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND9[4]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND9[5]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND9[6]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND9[7]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND9[8]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND9[9]                              | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND9[10]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND9[11]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[0]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[1]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[2]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[3]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[4]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[5]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[6]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[7]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[8]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[9]                             | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[10]                            | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[11]                            | PAP_MARK_DEBUG                | true      
| i:char_display_5/ND10[12]                            | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[0]                                     | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[1]                                     | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[2]                                     | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[3]                                     | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[4]                                     | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[5]                                     | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[6]                                     | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[7]                                     | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[8]                                     | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[9]                                     | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[10]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[11]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[12]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[13]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[14]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND9[15]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[0]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[1]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[2]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[3]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[4]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[5]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[6]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[7]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[8]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[9]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[10]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[11]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[12]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[13]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[14]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[15]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[16]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[17]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[18]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[19]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[20]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[21]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[22]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[23]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[24]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[25]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[26]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[27]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[28]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[29]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[30]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND10[31]                                   | PAP_MARK_DEBUG                | true      
| i:meter_0/ND11[0]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND11[1]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND11[2]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND11[3]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND11[4]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND11[5]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND11[6]                                    | PAP_MARK_DEBUG                | true      
| i:meter_0/ND11[7]                                    | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[0]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[1]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[2]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[3]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[4]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[5]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[6]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[7]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[8]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[9]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[10]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[11]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[12]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[13]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[14]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[15]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[16]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[17]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[18]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[19]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[20]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[21]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[22]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[23]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[24]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[25]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[26]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[27]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[28]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[29]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[30]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND12[31]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND13                                 | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND14                                 | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND15                                 | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[0]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[1]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[2]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[3]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[4]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[5]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[6]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[7]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[8]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[9]                              | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[10]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[11]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[12]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[13]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[14]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[15]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[16]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[17]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[18]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[19]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[20]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[21]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[22]                             | PAP_MARK_DEBUG                | true      
| i:wav_display_1/ND16[23]                             | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND30[0]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND30[1]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND30[2]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND31[0]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND31[1]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND31[2]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND31[3]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND31[4]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND31[5]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND31[6]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND31[7]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND32[0]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND32[1]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND32[2]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND33[0]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND33[1]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND33[2]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND33[3]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND33[4]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND33[5]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND33[6]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[0]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[1]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[2]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[3]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[4]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[5]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[6]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[7]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[8]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[9]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[10]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[11]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[12]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[13]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[14]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND34[15]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND35                                      | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND36                                      | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[0]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[1]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[2]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[3]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[4]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[5]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[6]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[7]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[8]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[9]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[10]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[11]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[12]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[13]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[14]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[15]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[16]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[17]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[18]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[19]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[20]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[21]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[22]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND37[23]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[0]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[1]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[2]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[3]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[4]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[5]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[6]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[7]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[8]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[9]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[10]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[11]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[12]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[13]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[14]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[15]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[16]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[17]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[18]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[19]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[20]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[21]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[22]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND38[23]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[0]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[1]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[2]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[3]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[4]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[5]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[6]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[7]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[8]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[9]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[10]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[11]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[12]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[13]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[14]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[15]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[16]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[17]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[18]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[19]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[20]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[21]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[22]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND39[23]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[0]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[1]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[2]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[3]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[4]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[5]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[6]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[7]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[8]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[9]                                   | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[10]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[11]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[12]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[13]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[14]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[15]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[16]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[17]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[18]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[19]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[20]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[21]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[22]                                  | PAP_MARK_DEBUG                | true      
| i:yibiao_1/ND40[23]                                  | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[0]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[1]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[2]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[3]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[4]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[5]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[6]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[7]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[8]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[9]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[10]                      | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[11]                      | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[12]                      | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[13]                      | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[14]                      | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND2[15]                      | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[0]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[1]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[2]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[3]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[4]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[5]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[6]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[7]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[8]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[9]                       | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[10]                      | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[11]                      | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[12]                      | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[13]                      | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[14]                      | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND3[15]                      | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND4                          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND5                          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND6                          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND7                          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND8                          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ND9                          | PAP_MARK_DEBUG                | true      
| i:u_CORES/u_jtag_hub/N3                              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N4                              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_5                           | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_6                           | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_7                           | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_8                           | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_9                           | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N99_25                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N140_4                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N178_0                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N180                            | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/_N237_1_inv                     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/cs.conf_sel[0]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/d_ctrl.data_ctrl                | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[0]                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[1]                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[2]                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[3]                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[4]                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[0]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[1]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[2]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[3]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[4]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[5]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[6]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[7]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_0          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_2          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_3          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_4          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_5          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_6          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_8          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_9          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_10         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift                           | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift_dr_d                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:hdmi_color/ms72xx_ctl/iic_dri_rx/ND18              | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/iic_dri_tx/ND18              | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND12[0]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND12[1]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND12[2]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND12[3]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND12[4]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND12[5]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND12[6]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND13[0]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND13[1]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND13[2]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND13[3]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND13[4]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND13[5]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND13[6]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND13[7]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND13[8]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[0]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[1]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[2]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[3]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[4]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[5]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[6]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[7]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[8]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[9]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[10]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[11]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[12]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[13]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[14]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[15]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[16]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[17]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[18]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[19]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[20]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[21]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[22]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[23]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[24]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[25]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[26]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[27]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[28]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[29]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[30]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND14[31]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[0]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[1]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[2]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[3]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[4]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[5]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[6]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[7]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[8]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[9]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[10]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[11]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[12]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[13]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[14]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[15]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[16]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[17]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[18]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[19]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[20]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[21]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[22]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[23]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[24]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[25]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[26]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[27]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[28]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[29]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[30]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND15[31]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[0]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[1]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[2]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[3]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[4]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[5]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[6]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[7]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[8]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[9]           | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[10]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[11]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[12]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[13]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[14]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[15]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[16]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[17]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[18]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[19]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[20]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[21]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[22]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[23]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[24]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[25]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[26]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[27]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[28]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[29]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[30]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND16[31]          | PAP_MARK_DEBUG                | true      
| i:hdmi_color/ms72xx_ctl/ms7200_ctl/ND17              | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[0]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[1]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[2]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[3]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[4]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[5]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[6]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[7]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[8]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[9]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[10]                                  | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[11]                                  | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[12]                                  | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[13]                                  | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[14]                                  | PAP_MARK_DEBUG                | true      
| n:ad_data_1_fil[15]                                  | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[0]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[1]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[2]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[3]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[4]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[5]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[6]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[7]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[8]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[9]                                   | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[10]                                  | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[11]                                  | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[12]                                  | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[13]                                  | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[14]                                  | PAP_MARK_DEBUG                | true      
| n:ad_data_2_fil[15]                                  | PAP_MARK_DEBUG                | true      
| n:duty_cycle2_int[0]                                 | PAP_MARK_DEBUG                | true      
| n:duty_cycle2_int[1]                                 | PAP_MARK_DEBUG                | true      
| n:duty_cycle2_int[2]                                 | PAP_MARK_DEBUG                | true      
| n:duty_cycle2_int[3]                                 | PAP_MARK_DEBUG                | true      
| n:duty_cycle2_int[4]                                 | PAP_MARK_DEBUG                | true      
| n:duty_cycle2_int[5]                                 | PAP_MARK_DEBUG                | true      
| n:duty_cycle2_int[6]                                 | PAP_MARK_DEBUG                | true      
| n:line[4]                                            | PAP_MARK_DEBUG                | true      
| n:line[5]                                            | PAP_MARK_DEBUG                | true      
| n:line[6]                                            | PAP_MARK_DEBUG                | true      
| n:line[7]                                            | PAP_MARK_DEBUG                | true      
| n:line[8]                                            | PAP_MARK_DEBUG                | true      
| n:line[9]                                            | PAP_MARK_DEBUG                | true      
| n:line[10]                                           | PAP_MARK_DEBUG                | true      
| n:line[11]                                           | PAP_MARK_DEBUG                | true      
| n:line[12]                                           | PAP_MARK_DEBUG                | true      
| n:line[13]                                           | PAP_MARK_DEBUG                | true      
| n:line[14]                                           | PAP_MARK_DEBUG                | true      
| n:line[15]                                           | PAP_MARK_DEBUG                | true      
| n:peak[0]                                            | PAP_MARK_DEBUG                | true      
| n:peak[1]                                            | PAP_MARK_DEBUG                | true      
| n:peak[2]                                            | PAP_MARK_DEBUG                | true      
| n:peak[3]                                            | PAP_MARK_DEBUG                | true      
| n:peak[4]                                            | PAP_MARK_DEBUG                | true      
| n:peak[5]                                            | PAP_MARK_DEBUG                | true      
| n:peak[6]                                            | PAP_MARK_DEBUG                | true      
| n:peak[7]                                            | PAP_MARK_DEBUG                | true      
| n:peak[8]                                            | PAP_MARK_DEBUG                | true      
| n:peak[9]                                            | PAP_MARK_DEBUG                | true      
| n:peak[10]                                           | PAP_MARK_DEBUG                | true      
| n:peak[11]                                           | PAP_MARK_DEBUG                | true      
| n:peak[12]                                           | PAP_MARK_DEBUG                | true      
| n:peak[13]                                           | PAP_MARK_DEBUG                | true      
| n:peak[14]                                           | PAP_MARK_DEBUG                | true      
| n:peak[15]                                           | PAP_MARK_DEBUG                | true      
| n:phase_diff[0]                                      | PAP_MARK_DEBUG                | true      
| n:phase_diff[1]                                      | PAP_MARK_DEBUG                | true      
| n:phase_diff[2]                                      | PAP_MARK_DEBUG                | true      
| n:phase_diff[3]                                      | PAP_MARK_DEBUG                | true      
| n:phase_diff[4]                                      | PAP_MARK_DEBUG                | true      
| n:phase_diff[5]                                      | PAP_MARK_DEBUG                | true      
| n:phase_diff[6]                                      | PAP_MARK_DEBUG                | true      
| n:phase_diff[7]                                      | PAP_MARK_DEBUG                | true      
| n:phase_flag                                         | PAP_MARK_DEBUG                | true      
| n:thd[0]                                             | PAP_MARK_DEBUG                | true      
| n:thd[1]                                             | PAP_MARK_DEBUG                | true      
| n:thd[2]                                             | PAP_MARK_DEBUG                | true      
| n:thd[3]                                             | PAP_MARK_DEBUG                | true      
| n:thd[4]                                             | PAP_MARK_DEBUG                | true      
| n:thd[5]                                             | PAP_MARK_DEBUG                | true      
| n:thd[6]                                             | PAP_MARK_DEBUG                | true      
| n:thd[7]                                             | PAP_MARK_DEBUG                | true      
| n:thd[8]                                             | PAP_MARK_DEBUG                | true      
| n:thd[9]                                             | PAP_MARK_DEBUG                | true      
| n:thd[10]                                            | PAP_MARK_DEBUG                | true      
| n:thd[11]                                            | PAP_MARK_DEBUG                | true      
| n:thd[12]                                            | PAP_MARK_DEBUG                | true      
| n:thd[13]                                            | PAP_MARK_DEBUG                | true      
| n:thd[14]                                            | PAP_MARK_DEBUG                | true      
| n:thd[15]                                            | PAP_MARK_DEBUG                | true      
| n:thd[16]                                            | PAP_MARK_DEBUG                | true      
| n:thd[17]                                            | PAP_MARK_DEBUG                | true      
| n:thd[18]                                            | PAP_MARK_DEBUG                | true      
| n:thd[19]                                            | PAP_MARK_DEBUG                | true      
| n:thd[20]                                            | PAP_MARK_DEBUG                | true      
| n:thd[21]                                            | PAP_MARK_DEBUG                | true      
| n:thd[22]                                            | PAP_MARK_DEBUG                | true      
| n:volt2_int[0]                                       | PAP_MARK_DEBUG                | true      
| n:volt2_int[1]                                       | PAP_MARK_DEBUG                | true      
| n:volt2_int[2]                                       | PAP_MARK_DEBUG                | true      
| n:volt_int[0]                                        | PAP_MARK_DEBUG                | true      
| n:volt_int[1]                                        | PAP_MARK_DEBUG                | true      
| n:volt_int[2]                                        | PAP_MARK_DEBUG                | true      
| n:wave_data_out[0]                                   | PAP_MARK_DEBUG                | true      
| n:wave_data_out[10]                                  | PAP_MARK_DEBUG                | true      
| n:wave_data_out[13]                                  | PAP_MARK_DEBUG                | true      
| n:wave_data_out[15]                                  | PAP_MARK_DEBUG                | true      
| n:wave_data_out[16]                                  | PAP_MARK_DEBUG                | true      
| n:wave_data_out[17]                                  | PAP_MARK_DEBUG                | true      
| n:wave_data_out[18]                                  | PAP_MARK_DEBUG                | true      
| n:wave_data_out[21]                                  | PAP_MARK_DEBUG                | true      
| n:wave_data_out[23]                                  | PAP_MARK_DEBUG                | true      
| n:wave_de_out                                        | PAP_MARK_DEBUG                | true      
| n:wave_hs_out                                        | PAP_MARK_DEBUG                | true      
| n:wave_vs_out                                        | PAP_MARK_DEBUG                | true      
| n:char_display_0/osd_ram_addr [0]                    | PAP_MARK_DEBUG                | true      
| n:char_display_0/osd_ram_addr [1]                    | PAP_MARK_DEBUG                | true      
| n:char_display_0/osd_ram_addr [2]                    | PAP_MARK_DEBUG                | true      
| n:char_display_0/osd_ram_addr [3]                    | PAP_MARK_DEBUG                | true      
| n:char_display_0/osd_ram_addr [4]                    | PAP_MARK_DEBUG                | true      
| n:char_display_0/osd_ram_addr [5]                    | PAP_MARK_DEBUG                | true      
| n:char_display_0/osd_ram_addr [6]                    | PAP_MARK_DEBUG                | true      
| n:char_display_0/osd_ram_addr [7]                    | PAP_MARK_DEBUG                | true      
| n:char_display_0/osd_ram_addr [8]                    | PAP_MARK_DEBUG                | true      
| n:char_display_0/osd_ram_addr [9]                    | PAP_MARK_DEBUG                | true      
| n:char_display_0/osd_ram_addr [10]                   | PAP_MARK_DEBUG                | true      
| n:char_display_0/osd_ram_addr [11]                   | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_x [0]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_x [1]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_x [2]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_x [3]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_x [4]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_x [5]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_x [6]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_x [7]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_x [8]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_x [9]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_x [10]                          | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_x [11]                          | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_y [0]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_y [1]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_y [2]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_y [3]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_y [4]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_y [5]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_y [6]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_y [7]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_y [8]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_y [9]                           | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_y [10]                          | PAP_MARK_DEBUG                | true      
| n:char_display_0/pos_y [11]                          | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [0]                    | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [1]                    | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [2]                    | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [3]                    | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [4]                    | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [5]                    | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [6]                    | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [7]                    | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [8]                    | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [9]                    | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [10]                   | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [11]                   | PAP_MARK_DEBUG                | true      
| n:char_display_1/osd_ram_addr [12]                   | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_x [0]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_x [1]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_x [2]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_x [3]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_x [4]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_x [5]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_x [6]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_x [7]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_x [8]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_x [9]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_x [10]                          | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_x [11]                          | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_y [0]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_y [1]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_y [2]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_y [3]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_y [4]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_y [5]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_y [6]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_y [7]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_y [8]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_y [9]                           | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_y [10]                          | PAP_MARK_DEBUG                | true      
| n:char_display_1/pos_y [11]                          | PAP_MARK_DEBUG                | true      
| n:char_display_2/osd_ram_addr [0]                    | PAP_MARK_DEBUG                | true      
| n:char_display_2/osd_ram_addr [1]                    | PAP_MARK_DEBUG                | true      
| n:char_display_2/osd_ram_addr [2]                    | PAP_MARK_DEBUG                | true      
| n:char_display_2/osd_ram_addr [3]                    | PAP_MARK_DEBUG                | true      
| n:char_display_2/osd_ram_addr [4]                    | PAP_MARK_DEBUG                | true      
| n:char_display_2/osd_ram_addr [5]                    | PAP_MARK_DEBUG                | true      
| n:char_display_2/osd_ram_addr [6]                    | PAP_MARK_DEBUG                | true      
| n:char_display_2/osd_ram_addr [7]                    | PAP_MARK_DEBUG                | true      
| n:char_display_2/osd_ram_addr [8]                    | PAP_MARK_DEBUG                | true      
| n:char_display_2/osd_ram_addr [9]                    | PAP_MARK_DEBUG                | true      
| n:char_display_2/osd_ram_addr [10]                   | PAP_MARK_DEBUG                | true      
| n:char_display_2/osd_ram_addr [11]                   | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_x [0]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_x [1]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_x [2]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_x [3]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_x [4]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_x [5]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_x [6]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_x [7]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_x [8]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_x [9]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_x [10]                          | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_x [11]                          | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_y [0]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_y [1]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_y [2]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_y [3]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_y [4]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_y [5]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_y [6]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_y [7]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_y [8]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_y [9]                           | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_y [10]                          | PAP_MARK_DEBUG                | true      
| n:char_display_2/pos_y [11]                          | PAP_MARK_DEBUG                | true      
| n:char_display_3/osd_ram_addr [0]                    | PAP_MARK_DEBUG                | true      
| n:char_display_3/osd_ram_addr [1]                    | PAP_MARK_DEBUG                | true      
| n:char_display_3/osd_ram_addr [2]                    | PAP_MARK_DEBUG                | true      
| n:char_display_3/osd_ram_addr [3]                    | PAP_MARK_DEBUG                | true      
| n:char_display_3/osd_ram_addr [4]                    | PAP_MARK_DEBUG                | true      
| n:char_display_3/osd_ram_addr [5]                    | PAP_MARK_DEBUG                | true      
| n:char_display_3/osd_ram_addr [6]                    | PAP_MARK_DEBUG                | true      
| n:char_display_3/osd_ram_addr [7]                    | PAP_MARK_DEBUG                | true      
| n:char_display_3/osd_ram_addr [8]                    | PAP_MARK_DEBUG                | true      
| n:char_display_3/osd_ram_addr [9]                    | PAP_MARK_DEBUG                | true      
| n:char_display_3/osd_ram_addr [10]                   | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_x [0]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_x [1]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_x [2]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_x [3]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_x [4]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_x [5]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_x [6]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_x [7]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_x [8]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_x [9]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_x [10]                          | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_x [11]                          | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_y [0]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_y [1]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_y [2]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_y [3]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_y [4]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_y [5]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_y [6]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_y [7]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_y [8]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_y [9]                           | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_y [10]                          | PAP_MARK_DEBUG                | true      
| n:char_display_3/pos_y [11]                          | PAP_MARK_DEBUG                | true      
| n:char_display_4/osd_ram_addr [0]                    | PAP_MARK_DEBUG                | true      
| n:char_display_4/osd_ram_addr [1]                    | PAP_MARK_DEBUG                | true      
| n:char_display_4/osd_ram_addr [2]                    | PAP_MARK_DEBUG                | true      
| n:char_display_4/osd_ram_addr [3]                    | PAP_MARK_DEBUG                | true      
| n:char_display_4/osd_ram_addr [4]                    | PAP_MARK_DEBUG                | true      
| n:char_display_4/osd_ram_addr [5]                    | PAP_MARK_DEBUG                | true      
| n:char_display_4/osd_ram_addr [6]                    | PAP_MARK_DEBUG                | true      
| n:char_display_4/osd_ram_addr [7]                    | PAP_MARK_DEBUG                | true      
| n:char_display_4/osd_ram_addr [8]                    | PAP_MARK_DEBUG                | true      
| n:char_display_4/osd_ram_addr [9]                    | PAP_MARK_DEBUG                | true      
| n:char_display_4/osd_ram_addr [10]                   | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_x [0]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_x [1]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_x [2]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_x [3]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_x [4]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_x [5]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_x [6]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_x [7]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_x [8]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_x [9]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_x [10]                          | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_x [11]                          | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_y [0]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_y [1]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_y [2]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_y [3]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_y [4]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_y [5]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_y [6]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_y [7]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_y [8]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_y [9]                           | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_y [10]                          | PAP_MARK_DEBUG                | true      
| n:char_display_4/pos_y [11]                          | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [0]                    | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [1]                    | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [2]                    | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [3]                    | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [4]                    | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [5]                    | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [6]                    | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [7]                    | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [8]                    | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [9]                    | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [10]                   | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [11]                   | PAP_MARK_DEBUG                | true      
| n:char_display_5/osd_ram_addr [12]                   | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_x [0]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_x [1]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_x [2]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_x [3]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_x [4]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_x [5]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_x [6]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_x [7]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_x [8]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_x [9]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_x [10]                          | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_x [11]                          | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_y [0]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_y [1]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_y [2]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_y [3]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_y [4]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_y [5]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_y [6]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_y [7]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_y [8]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_y [9]                           | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_y [10]                          | PAP_MARK_DEBUG                | true      
| n:char_display_5/pos_y [11]                          | PAP_MARK_DEBUG                | true      
| n:meter_0/N76 [0]                                    | PAP_MARK_DEBUG                | true      
| n:meter_0/N76 [1]                                    | PAP_MARK_DEBUG                | true      
| n:meter_0/N76 [2]                                    | PAP_MARK_DEBUG                | true      
| n:meter_0/N76 [3]                                    | PAP_MARK_DEBUG                | true      
| n:meter_0/N76 [4]                                    | PAP_MARK_DEBUG                | true      
| n:meter_0/N76 [5]                                    | PAP_MARK_DEBUG                | true      
| n:meter_0/N76 [6]                                    | PAP_MARK_DEBUG                | true      
| n:meter_0/N76 [7]                                    | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [0]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [1]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [2]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [3]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [4]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [5]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [6]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [7]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [8]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [9]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [10]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [11]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [12]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [13]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [14]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/peak_cal [15]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [0]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [1]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [2]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [3]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [4]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [5]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [6]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [7]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [8]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [9]                               | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [10]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [11]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [12]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [13]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [14]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [15]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [16]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [17]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [18]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [19]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [20]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [21]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [22]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [23]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [24]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [25]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [26]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [27]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [28]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [29]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [30]                              | PAP_MARK_DEBUG                | true      
| n:meter_0/sqrt_cal [31]                              | PAP_MARK_DEBUG                | true      
| n:u_CORES/drck_o                                     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:yibiao_1/cnt1_2 [0]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [1]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [2]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [3]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [4]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [5]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [6]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [7]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [8]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [9]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [10]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [11]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [12]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [13]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [14]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [15]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [16]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [17]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [18]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [19]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [20]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [21]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [22]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt1_2 [23]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [0]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [1]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [2]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [3]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [4]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [5]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [6]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [7]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [8]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [9]                                | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [10]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [11]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [12]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [13]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [14]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [15]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [16]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [17]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [18]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [19]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [20]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [21]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [22]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/cnt2_2 [23]                               | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [0]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [1]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [2]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [3]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [4]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [5]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [6]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [7]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [8]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [9]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [10]                           | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [11]                           | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [12]                           | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [13]                           | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [14]                           | PAP_MARK_DEBUG                | true      
| n:yibiao_1/duty_cycle [15]                           | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [0]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [1]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [2]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [3]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [4]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [5]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [6]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [7]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [8]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [9]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [10]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [11]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [12]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [13]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [14]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [15]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [16]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [17]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [18]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [19]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [20]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [21]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [22]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_diff [23]                            | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [0]                              | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [1]                              | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [2]                              | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [3]                              | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [4]                              | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [5]                              | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [6]                              | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [7]                              | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [8]                              | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [9]                              | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [10]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [11]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [12]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [13]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [14]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [15]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [16]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [17]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [18]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [19]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [20]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [21]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [22]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/time_str [23]                             | PAP_MARK_DEBUG                | true      
| n:yibiao_1/trigger                                   | PAP_MARK_DEBUG                | true      
| n:yibiao_1/trigger2                                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_rx [0]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_rx [2]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_rx [6]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_rx [8]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_tx [0]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_tx [1]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_tx [2]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_tx [3]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_tx [4]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_tx [5]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_tx [6]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_tx [7]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_tx [8]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_tx [9]                  | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_tx [10]                 | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/addr_tx [11]                 | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/sda_out                      | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/sda_out_en                   | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/sda_tx_out_en                | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/sda_tx_out_rnmt              | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_index [0]     | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_index [1]     | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_index [2]     | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_index [3]     | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_index [4]     | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_index [5]     | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_index [6]     | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_index [7]     | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/ms7200_ctl/cmd_index [8]     | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/ms7200_ctl/state [0]         | PAP_MARK_DEBUG                | true      
| n:hdmi_color/ms72xx_ctl/ms7200_ctl/state [1]         | PAP_MARK_DEBUG                | true      
+---------------------------------------------------------------------------------------------------+

IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME          | I/O DIRECTION     | LOC      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| iic_tx_sda        | inout             | P18      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_clk            | output            | T10      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_clk_2          | output            | AB13     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| iic_tx_scl        | output            | P17      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led_int           | output            | B2       | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led_thre          | output            | F8       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led_thre_2        | output            | F7       | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| rstn_out          | output            | R17      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| uart_tx           | output            | R9       | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_clk          | output            | M22      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[0]      | output            | V21      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[1]      | output            | V22      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[2]      | output            | T21      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[3]      | output            | T22      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[4]      | output            | R20      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[5]      | output            | R22      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[6]      | output            | R19      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[7]      | output            | P19      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[8]      | output            | M21      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[9]      | output            | M17      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[10]     | output            | M18      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[11]     | output            | M16      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[12]     | output            | N15      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[13]     | output            | L19      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[14]     | output            | K20      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[15]     | output            | L17      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[16]     | output            | K17      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[17]     | output            | N19      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[18]     | output            | J22      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[19]     | output            | J20      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[20]     | output            | K22      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[21]     | output            | H21      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[22]     | output            | H22      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_data[23]     | output            | H19      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_de           | output            | Y22      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_hs           | output            | Y21      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| vout_vs           | output            | W20      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[0]      | input             | AB9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[1]      | input             | Y9       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[2]      | input             | V9       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[3]      | input             | U9       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[4]      | input             | U8       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[5]      | input             | T8       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[6]      | input             | W8       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[7]      | input             | V7       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[8]      | input             | AB8      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[9]      | input             | AA8      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[10]     | input             | Y6       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[11]     | input             | W6       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[12]     | input             | AB5      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[13]     | input             | Y5       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[14]     | input             | AB4      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_1[15]     | input             | AA4      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[0]      | input             | Y13      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[1]      | input             | AB11     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[2]      | input             | Y11      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[3]      | input             | W11      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[4]      | input             | V11      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[5]      | input             | AB10     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[6]      | input             | AA10     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[7]      | input             | Y10      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[8]      | input             | W10      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[9]      | input             | T11      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[10]     | input             | R11      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[11]     | input             | Y12      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[12]     | input             | W12      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[13]     | input             | U12      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[14]     | input             | T12      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data_2[15]     | input             | U10      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| button_phase      | input             | K16      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk_50M           | input             | P20      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_thre_down     | input             | L15      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_thre_up       | input             | J17      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| rst_n             | input             | K18      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| uatx              | input             | R8       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+----------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name        | Fanout     
+----------------------------------------------------------------------------------------------------------+
| CLKOUT1             | u_pll_adda/u_pll_e3            | clkbufg_3         | ntclkbufg_0     | 3509       
| O                   | clk_50M_ibuf                   | clkbufg_4         | ntclkbufg_1     | 1962       
| CLKOUT0             | hdmi_color/u_pll/u_pll_e3      | clkbufg_5         | ntclkbufg_2     | 834        
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_6         | ntclkbufg_3     | 522        
| CLKOUT0             | meter_0/pll_0/u_pll_e3         | clkbufg_7         | ntclkbufg_4     | 195        
| CLKOUT1             | hdmi_color/u_pll/u_pll_e3      | clkbufg_8         | ntclkbufg_5     | 143        
+----------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| LTC2208/N0_rnmt                                 | LTC2208/N0                                      | 2456       
| char_display_0/osd_ram_addr[12:0]_or            | char_display_0/osd_ram_addr[12:0]_or            | 12         
| char_display_0/N395                             | char_display_0/N395                             | 4          
| char_display_0/N406                             | char_display_0/N406                             | 9          
| char_display_1/osd_ram_addr[12:0]_or            | char_display_1/osd_ram_addr[12:0]_or            | 13         
| char_display_1/N203                             | char_display_1/N203                             | 4          
| char_display_1/N214                             | char_display_1/N214                             | 10         
| char_display_2/osd_ram_addr[12:0]_or            | char_display_2/osd_ram_addr[12:0]_or            | 12         
| char_display_2/N267                             | char_display_2/N267                             | 4          
| char_display_2/N278                             | char_display_2/N278                             | 10         
| char_display_3/osd_ram_addr[12:0]_or            | char_display_3/osd_ram_addr[12:0]_or            | 11         
| char_display_3/N203                             | char_display_3/N203                             | 4          
| char_display_3/N214                             | char_display_3/N214                             | 10         
| char_display_4/osd_ram_addr[12:0]_or            | char_display_4/osd_ram_addr[12:0]_or            | 11         
| char_display_4/N203                             | char_display_4/N203                             | 4          
| char_display_4/N214                             | char_display_4/N214                             | 10         
| char_display_5/osd_ram_addr[12:0]_or            | char_display_5/osd_ram_addr[12:0]_or            | 13         
| char_display_5/N395                             | char_display_5/N395                             | 4          
| char_display_5/N406                             | char_display_5/N406                             | 10         
| grid_display_1/N186                             | grid_display_1/N186_3                           | 7          
| grid_display_1/N195                             | grid_display_1/N195_1                           | 7          
| grid_display_1/N200                             | grid_display_1/N200_5                           | 4          
| hdmi_color/N8                                   | hdmi_color/N8                                   | 14         
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 134        
| wav_display_1/N331                              | wav_display_1/N331_inv                          | 10         
| wav_display_1/N335                              | wav_display_1/N335_inv                          | 10         
| wav_display_1/N70                               | wav_display_1/N70                               | 8          
| hdmi_color/ms72xx_ctl/N0_1                      | hdmi_color/ms72xx_ctl/N0_1                      | 14         
| hdmi_color/sync_vg/h_count[11:0]_or             | hdmi_color/sync_vg/h_count[11:0]_or_inv         | 12         
| meter_0/u_sqrt/N86                              | meter_0/u_sqrt/N86                              | 95         
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 1613       
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| wav_display_1/u_sqrt/N86                        | wav_display_1/u_sqrt/N86                        | 95         
| wav_display_1/u_thd/u_sqrt/N83                  | wav_display_1/u_thd/u_sqrt/N83                  | 48         
| hdmi_color/ms72xx_ctl/iic_dri_tx/N434           | hdmi_color/ms72xx_ctl/iic_dri_tx/N434           | 5          
| hdmi_color/ms72xx_ctl/iic_dri_rx/N0_1           | hdmi_color/ms72xx_ctl/iic_dri_rx/N0_1           | 51         
| hdmi_color/ms72xx_ctl/iic_dri_tx/N151           | hdmi_color/ms72xx_ctl/iic_dri_tx/N495           | 8          
| hdmi_color/ms72xx_ctl/iic_dri_tx/N445           | hdmi_color/ms72xx_ctl/iic_dri_tx/N445           | 1          
| hdmi_color/ms72xx_ctl/iic_dri_tx/N499           | hdmi_color/ms72xx_ctl/iic_dri_tx/N499_inv       | 3          
| hdmi_color/ms72xx_ctl/iic_dri_tx/start          | hdmi_color/ms72xx_ctl/iic_dri_tx/N39            | 4          
| hdmi_color/ms72xx_ctl/ms7200_ctl/N1918          | hdmi_color/ms72xx_ctl/ms7200_ctl/N1918          | 2          
| hdmi_color/ms72xx_ctl/ms7210_ctl/N539           | hdmi_color/ms72xx_ctl/ms7210_ctl/N539           | 22         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 70         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
| uart_drive_1/rstclk                             | uart_drive_1/fsm/reset_cmd                      | 92         
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                     | CE_Source_Inst                                                                                               | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| md_0/N33_rnmt                                                                                                | md_0/N33                                                                                                     | 13         
| grid_display_1/N72                                                                                           | grid_display_1/N72_23                                                                                        | 7          
| interface_1/rd_cmd                                                                                           | interface_1/u_serial_port_rx/rd_cmd                                                                          | 8          
| meter_0/busy_edge                                                                                            | meter_0/u_edge_spy/N7                                                                                        | 34         
| meter_0/rd_flag                                                                                              | meter_0/rd_flag                                                                                              | 106        
| meter_0/N153                                                                                                 | meter_0/N153                                                                                                 | 16         
| u1_num2str/N45                                                                                               | u1_num2str/N45_1                                                                                             | 11         
| u2_num2str/N69                                                                                               | u2_num2str/N69                                                                                               | 25         
| u2_num2str/N70                                                                                               | u2_num2str/N70                                                                                               | 25         
| u3_num2str/N215                                                                                              | u3_num2str/N215                                                                                              | 9          
| u3_num2str/N216                                                                                              | u3_num2str/N216_3                                                                                            | 9          
| u3_num2str/N217                                                                                              | u3_num2str/N217                                                                                              | 9          
| u3_num2str/N218                                                                                              | u3_num2str/N218                                                                                              | 9          
| u3_num2str/N219                                                                                              | u3_num2str/N219                                                                                              | 9          
| u2_num2str/N68                                                                                               | u2_num2str/N68_inv                                                                                           | 9          
| u6_num2str/N93                                                                                               | u6_num2str/N93                                                                                               | 17         
| u6_num2str/N94                                                                                               | u6_num2str/N94                                                                                               | 17         
| u6_num2str/N95                                                                                               | u6_num2str/N95                                                                                               | 13         
| u10_num2str/N45                                                                                              | u10_num2str/N45_3                                                                                            | 8          
| u12_num2str/N216                                                                                             | u12_num2str/N216_1                                                                                           | 5          
| u12_num2str/N217                                                                                             | u12_num2str/N217                                                                                             | 5          
| u12_num2str/N218                                                                                             | u12_num2str/N218                                                                                             | 5          
| u12_num2str/N219                                                                                             | u12_num2str/N219                                                                                             | 5          
| u6_num2str/N92                                                                                               | u6_num2str/N92_inv                                                                                           | 5          
| wav_display_1/busy_edge                                                                                      | wav_display_1/u_edge_spy/N7                                                                                  | 22         
| yibiao_1/N223                                                                                                | yibiao_1/N223                                                                                                | 26         
| yibiao_1/N461                                                                                                | yibiao_1/N461_3                                                                                              | 26         
| yibiao_1/N554                                                                                                | yibiao_1/N554_3                                                                                              | 26         
| yibiao_1/N876                                                                                                | yibiao_1/N876                                                                                                | 34         
| yibiao_1/N861                                                                                                | yibiao_1/N861                                                                                                | 24         
| yibiao_1/N864                                                                                                | yibiao_1/N864                                                                                                | 24         
| yibiao_1/N479                                                                                                | yibiao_1/N479                                                                                                | 24         
| yibiao_1/N868                                                                                                | yibiao_1/N868                                                                                                | 24         
| yibiao_1/N871                                                                                                | yibiao_1/N871                                                                                                | 24         
| yibiao_1/N572                                                                                                | yibiao_1/N572                                                                                                | 24         
| yibiao_1/N792                                                                                                | yibiao_1/N792_9                                                                                              | 98         
| yibiao_1/N843                                                                                                | yibiao_1/N843                                                                                                | 16         
| yibiao_1/N839                                                                                                | yibiao_1/N839                                                                                                | 16         
| yibiao_1/trigger2                                                                                            | yibiao_1/trigger2                                                                                            | 16         
| yibiao_1/trigger                                                                                             | yibiao_1/trigger                                                                                             | 16         
| yibiao_1/N206                                                                                                | yibiao_1/N206                                                                                                | 24         
| char_display_0/timing_gen_xy_m0/N26                                                                          | char_display_0/timing_gen_xy_m0/N26                                                                          | 12         
| char_display_1/timing_gen_xy_m0/N26                                                                          | char_display_1/timing_gen_xy_m0/N26                                                                          | 12         
| char_display_2/timing_gen_xy_m0/N26                                                                          | char_display_2/timing_gen_xy_m0/N26                                                                          | 12         
| char_display_3/timing_gen_xy_m0/N26                                                                          | char_display_3/timing_gen_xy_m0/N26                                                                          | 12         
| char_display_4/timing_gen_xy_m0/N26                                                                          | char_display_4/timing_gen_xy_m0/N26                                                                          | 12         
| char_display_5/timing_gen_xy_m0/N26                                                                          | char_display_5/timing_gen_xy_m0/N26                                                                          | 12         
| grid_display_1/timing_gen_xy_m0/N26                                                                          | grid_display_1/timing_gen_xy_m0/N26                                                                          | 12         
| hdmi_color/sync_vg/N82                                                                                       | hdmi_color/sync_vg/N82_16                                                                                    | 11         
| interface_1/u_serial_port_rx/N273                                                                            | interface_1/u_serial_port_rx/N273                                                                            | 4          
| interface_1/u_serial_port_rx/data_value                                                                      | interface_1/u_serial_port_rx/c_state_reg[3]                                                                  | 8          
| meter_0/u_div64/N87                                                                                          | meter_0/u_div64/N87                                                                                          | 65         
| meter_0/u_div64/N120                                                                                         | meter_0/u_div64/N120                                                                                         | 1          
| meter_0/done                                                                                                 | meter_0/u_div64/Done                                                                                         | 64         
| meter_0/u_div64/N113                                                                                         | meter_0/u_div64/N113                                                                                         | 96         
| meter_0/u_div64/N76                                                                                          | meter_0/u_div64/N76                                                                                          | 26         
| meter_0/u_div64/N91                                                                                          | meter_0/u_div64/N91                                                                                          | 7          
| meter_0/u_sqrt/N82                                                                                           | meter_0/u_sqrt/N82                                                                                           | 64         
| meter_0/u_sqrt/N78                                                                                           | meter_0/u_sqrt/N78                                                                                           | 6          
| meter_0/u_sqrt/N80                                                                                           | meter_0/u_sqrt/N80                                                                                           | 95         
| u_CORES/update_wire                                                                                          | u_CORES/u_GTP_SCANCHAIN_PG                                                                                   | 1          
| u_CORES/u_jtag_hub/N178                                                                                      | u_CORES/u_jtag_hub/N178_0                                                                                    | 9          
| uart_drive_1/uart_test/N115                                                                                  | uart_drive_1/uart_test/N115                                                                                  | 3          
| uart_drive_1/uart_test/state_reg [1]                                                                         | uart_drive_1/uart_test/state_reg[1]                                                                          | 8          
| wav_display_1/timing_gen_xy_m0/N26                                                                           | wav_display_1/timing_gen_xy_m0/N26                                                                           | 12         
| wav_display_1/u_sqrt/N82                                                                                     | wav_display_1/u_sqrt/N82                                                                                     | 64         
| wav_display_1/u_sqrt/N78                                                                                     | wav_display_1/u_sqrt/N78                                                                                     | 6          
| wav_display_1/u_sqrt/N80                                                                                     | wav_display_1/u_sqrt/N80                                                                                     | 95         
| wav_display_1/u_thd/u_sqrt/N77                                                                               | wav_display_1/u_thd/u_sqrt/N77                                                                               | 48         
| wav_display_1/u_thd/N6                                                                                       | wav_display_1/u_thd/N6                                                                                       | 9          
| wav_display_1/u_thd/N94                                                                                      | wav_display_1/u_thd/N94                                                                                      | 23         
| wav_display_1/u_thd/N115                                                                                     | wav_display_1/u_thd/N115_3                                                                                   | 32         
| hdmi_color/ms72xx_ctl/iic_dri_tx/N165                                                                        | hdmi_color/ms72xx_ctl/iic_dri_tx/N165_5                                                                      | 8          
| hdmi_color/ms72xx_ctl/iic_dri_tx/full_cycle                                                                  | hdmi_color/ms72xx_ctl/iic_dri_tx/N310_8                                                                      | 8          
| hdmi_color/ms72xx_ctl/iic_dri_tx/N72                                                                         | hdmi_color/ms72xx_ctl/iic_dri_tx/N72                                                                         | 1          
| hdmi_color/ms72xx_ctl/iic_dri_tx/N460                                                                        | hdmi_color/ms72xx_ctl/iic_dri_tx/N460                                                                        | 8          
| hdmi_color/ms72xx_ctl/iic_dri_tx/dsu                                                                         | hdmi_color/ms72xx_ctl/iic_dri_tx/N316                                                                        | 3          
| hdmi_color/ms72xx_ctl/iic_dri_tx/N504                                                                        | hdmi_color/ms72xx_ctl/iic_dri_tx/N504                                                                        | 4          
| hdmi_color/ms72xx_ctl/iic_dri_tx/start                                                                       | hdmi_color/ms72xx_ctl/iic_dri_tx/N39                                                                         | 2          
| hdmi_color/ms72xx_ctl/iic_dri_tx/twr_en                                                                      | hdmi_color/ms72xx_ctl/iic_dri_tx/twr_en                                                                      | 4          
| _$$_VCC_$$_                                                                                                  | _$$_VCC_$$_                                                                                                  | 199        
| hdmi_color/ms72xx_ctl/ms7210_ctl/N591                                                                        | hdmi_color/ms72xx_ctl/ms7210_ctl/N591                                                                        | 20         
| hdmi_color/ms72xx_ctl/ms7210_ctl/N580                                                                        | hdmi_color/ms72xx_ctl/ms7210_ctl/N580                                                                        | 6          
| hdmi_color/ms72xx_ctl/ms7210_ctl/N537                                                                        | hdmi_color/ms72xx_ctl/ms7210_ctl/N537_1                                                                      | 5          
| hdmi_color/ms72xx_ctl/ms7210_ctl/state_reg_alias [5]                                                         | hdmi_color/ms72xx_ctl/ms7210_ctl/state_reg[5]                                                                | 1          
| u_CORES/u_debug_core_0/u0_trig_unit/N7154                                                                    | u_CORES/u_debug_core_0/u0_trig_unit/N7154                                                                    | 367        
| u_CORES/u_debug_core_0/u_Storage_Condition/N454                                                              | u_CORES/u_debug_core_0/u_Storage_Condition/N454                                                              | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N458                                                              | u_CORES/u_debug_core_0/u_Storage_Condition/N458                                                              | 18         
| u_CORES/u_debug_core_0/u_Storage_Condition/N470                                                              | u_CORES/u_debug_core_0/u_Storage_Condition/N470_3                                                            | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N462                                                              | u_CORES/u_debug_core_0/u_Storage_Condition/N462                                                              | 13         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N147                                                              | u_CORES/u_debug_core_0/u_Trigger_Condition/N147                                                              | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                                                                | u_CORES/u_debug_core_0/u_hub_data_decode/N368                                                                | 5          
| u_CORES/conf_sel [0]                                                                                         | u_CORES/u_jtag_hub/cs.conf_sel[0]                                                                            | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N572                                                                    | u_CORES/u_debug_core_0/u_rd_addr_gen/N572                                                                    | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N580                                                                    | u_CORES/u_debug_core_0/u_rd_addr_gen/N580                                                                    | 14         
| uart_drive_1/uart_test/uart_tx_inst/N185                                                                     | uart_drive_1/uart_test/uart_tx_inst/N185                                                                     | 3          
| uart_drive_1/uart_test/uart_tx_inst/N76                                                                      | uart_drive_1/uart_test/uart_tx_inst/N76                                                                      | 8          
| wav_display_1/u_thd/u_sqrt/N79                                                                               | wav_display_1/u_thd/u_sqrt/N79                                                                               | 32         
| wav_display_1/u_thd/u_sqrt/N75                                                                               | wav_display_1/u_thd/u_sqrt/N75                                                                               | 5          
| _$$_GND_$$_                                                                                                  | _$$_GND_$$_                                                                                                  | 48         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N972                                                      | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N972_inv                                                  | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N332                                               | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N332_inv                                           | 5          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182                                               | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182_inv                                           | 2          
| uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/N77_1                                            | uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/N77_1                                            | 11         
| uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/N0_1                                             | uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/N0_1                                             | 11         
| uart_drive_1/rdclk                                                                                           | uart_drive_1/fsm/read_cmd                                                                                    | 1          
| wav_display_1/u_fft_fifo/U_ipml_fifo_fft_fifo/U_ipml_fifo_ctrl/N9_1                                          | wav_display_1/u_fft_fifo/U_ipml_fifo_fft_fifo/U_ipml_fifo_ctrl/N9_1                                          | 12         
| wav_display_1/u_fft_fifo/U_ipml_fifo_fft_fifo/U_ipml_fifo_ctrl/N0_1                                          | wav_display_1/u_fft_fifo/U_ipml_fifo_fft_fifo/U_ipml_fifo_ctrl/N0_1                                          | 12         
| wav_display_1/rd_cmd                                                                                         | wav_display_1/rd_cmd                                                                                         | 8          
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_burst_input_ctrl/N98                          | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_burst_input_ctrl/N98                          | 11         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N468            | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N468            | 9          
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_en_c1     | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_en_c1     | 10         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N492            | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N492            | 10         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N542            | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N542            | 11         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N428            | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/N428            | 4          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                                                                                                    | Driver                                                                                                                                                                                                           | Fanout     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                                                                                                                                                 | clkbufg_3                                                                                                                                                                                                        | 3509       
| LTC2208/N0_rnmt                                                                                                                                                                             | LTC2208/N0                                                                                                                                                                                                       | 2460       
| ntclkbufg_1                                                                                                                                                                                 | clkbufg_4                                                                                                                                                                                                        | 1962       
| u_CORES/u_debug_core_0/N1                                                                                                                                                                   | u_CORES/u_debug_core_0/N1                                                                                                                                                                                        | 1613       
| ntclkbufg_2                                                                                                                                                                                 | clkbufg_5                                                                                                                                                                                                        | 834        
| u_CORES/u_debug_core_0/data_start_d1                                                                                                                                                        | u_CORES/u_debug_core_0/data_start_d1                                                                                                                                                                             | 610        
| ntclkbufg_3                                                                                                                                                                                 | clkbufg_6                                                                                                                                                                                                        | 522        
| u_CORES/u_debug_core_0/conf_rst                                                                                                                                                             | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                                                                                                                                                         | 399        
| u_CORES/u_debug_core_0/u0_trig_unit/N7154                                                                                                                                                   | u_CORES/u_debug_core_0/u0_trig_unit/N7154                                                                                                                                                                        | 367        
| ntclkbufg_4                                                                                                                                                                                 | clkbufg_7                                                                                                                                                                                                        | 195        
| ntclkbufg_5                                                                                                                                                                                 | clkbufg_8                                                                                                                                                                                                        | 143        
| meter_0/u_div64/N76                                                                                                                                                                         | meter_0/u_div64/N76                                                                                                                                                                                              | 128        
| char_display_5/arr_sel [0]                                                                                                                                                                  | char_display_5/arr_sel[0]                                                                                                                                                                                        | 119        
| u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N36                                                                                                                                           | u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_decode_breg[1]                                                                                                                             | 117        
| u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N35                                                                                                                                           | u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_decode_breg[0]                                                                                                                             | 117        
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [0]      | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]                    | 116        
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/ram0_wr_sel [0]                                                                                            | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram0_wr_sel[0]                                                                                                    | 112        
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/ram_rd_sel                                                                                                 | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram_rd_sel                                                                                                        | 112        
| char_display_5/arr_sel [1]                                                                                                                                                                  | char_display_5/arr_sel[1]                                                                                                                                                                                        | 109        
| meter_0/rd_flag                                                                                                                                                                             | meter_0/rd_flag                                                                                                                                                                                                  | 107        
| yibiao_1/trigger2                                                                                                                                                                           | yibiao_1/trigger2                                                                                                                                                                                                | 106        
| yibiao_1/trigger                                                                                                                                                                            | yibiao_1/trigger                                                                                                                                                                                                 | 106        
| yibiao_1/N792                                                                                                                                                                               | yibiao_1/N792_9                                                                                                                                                                                                  | 99         
| meter_0/u_sqrt/N80                                                                                                                                                                          | meter_0/u_sqrt/N80                                                                                                                                                                                               | 97         
| wav_display_1/u_sqrt/N80                                                                                                                                                                    | wav_display_1/u_sqrt/N80                                                                                                                                                                                         | 97         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [1]      | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[1]                    | 96         
| meter_0/u_div64/N113                                                                                                                                                                        | meter_0/u_div64/N113                                                                                                                                                                                             | 96         
| wav_display_1/u_sqrt/N86                                                                                                                                                                    | wav_display_1/u_sqrt/N86                                                                                                                                                                                         | 95         
| meter_0/u_sqrt/N86                                                                                                                                                                          | meter_0/u_sqrt/N86                                                                                                                                                                                               | 95         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]                                                                                                                              | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]                                                                                                                                                    | 94         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3]                                                                                                                              | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]                                                                                                                                                    | 94         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [2]      | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[2]                    | 94         
| meter_0/N144_inv                                                                                                                                                                            | meter_0/N144_inv                                                                                                                                                                                                 | 93         
| uart_drive_1/rstclk                                                                                                                                                                         | uart_drive_1/fsm/reset_cmd                                                                                                                                                                                       | 92         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/_N12222                                                                                                    | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/N108_61                                                                                                                         | 85         
| yibiao_1/time_str [0]                                                                                                                                                                       | yibiao_1/time_str[0]                                                                                                                                                                                             | 84         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_im [27]                                                                               | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[27]                               | 84         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/b_mult_out_re [27]                                                                               | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[27]                               | 84         
| char_display_5/arr_sel [6]                                                                                                                                                                  | char_display_5/arr_sel[6]                                                                                                                                                                                        | 81         
| wav_display_1/u_fft_process/u_fft_top/u_fft/xn_frame_input                                                                                                                                  | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_burst_input_ctrl/N3                                                                                                                               | 77         
| u2_num2str/N68_inv                                                                                                                                                                          | u2_num2str/N68_3                                                                                                                                                                                                 | 74         
| meter_0/busy_o                                                                                                                                                                              | meter_0/u_sqrt/sqrt_en                                                                                                                                                                                           | 74         
| wav_display_1/busy_data                                                                                                                                                                     | wav_display_1/u_sqrt/sqrt_en                                                                                                                                                                                     | 74         
| meter_0/u_div64/N87                                                                                                                                                                         | meter_0/u_div64/N87                                                                                                                                                                                              | 73         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                                                                                                                                                 | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                                                                                                                                                      | 70         
| meter_0/done                                                                                                                                                                                | meter_0/u_div64/Done                                                                                                                                                                                             | 68         
| wav_display_1/u_sqrt/N82                                                                                                                                                                    | wav_display_1/u_sqrt/N82                                                                                                                                                                                         | 64         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [1]     | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[1]                   | 64         
| meter_0/u_sqrt/N82                                                                                                                                                                          | meter_0/u_sqrt/N82                                                                                                                                                                                               | 64         
| meter_0/pool_cal [63]                                                                                                                                                                       | meter_0/pool_cal[63]                                                                                                                                                                                             | 64         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [0]     | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]                   | 64         
| meter_0/u_div64/Sign                                                                                                                                                                        | meter_0/u_div64/Sign                                                                                                                                                                                             | 63         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [3]      | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3]                    | 63         
| u6_num2str/N92_inv                                                                                                                                                                          | u6_num2str/N92_1                                                                                                                                                                                                 | 63         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [2]     | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[2]                   | 62         
| yibiao_1/time_str [1]                                                                                                                                                                       | yibiao_1/time_str[1]                                                                                                                                                                                             | 61         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/ram_wr_odd                                                                                                 | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]     | 61         
| char_display_5/arr_sel [7]                                                                                                                                                                  | char_display_5/arr_sel[7]                                                                                                                                                                                        | 59         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                                                                                                                                            | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]                                                                                                                                                      | 59         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/ram1_wr_sel [0]                                                                                            | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/o_ram1_wr_sel[0]                                                                                                    | 59         
| yibiao_1/time_str [2]                                                                                                                                                                       | yibiao_1/time_str[2]                                                                                                                                                                                             | 59         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/ram_wr_odd_d1                                                                                              | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/ram_wr_odd_d1                                                                                                                   | 59         
| yibiao_1/time_str [18]                                                                                                                                                                      | yibiao_1/time_str[18]                                                                                                                                                                                            | 58         
| yibiao_1/time_str [17]                                                                                                                                                                      | yibiao_1/time_str[17]                                                                                                                                                                                            | 58         
| yibiao_1/time_str [16]                                                                                                                                                                      | yibiao_1/time_str[16]                                                                                                                                                                                            | 58         
| u_CORES/u_debug_core_0/ram_radr [0]                                                                                                                                                         | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]                                                                                                                                                 | 58         
| yibiao_1/time_str [14]                                                                                                                                                                      | yibiao_1/time_str[14]                                                                                                                                                                                            | 58         
| yibiao_1/time_str [13]                                                                                                                                                                      | yibiao_1/time_str[13]                                                                                                                                                                                            | 58         
| yibiao_1/time_str [12]                                                                                                                                                                      | yibiao_1/time_str[12]                                                                                                                                                                                            | 58         
| yibiao_1/time_str [19]                                                                                                                                                                      | yibiao_1/time_str[19]                                                                                                                                                                                            | 58         
| yibiao_1/time_str [10]                                                                                                                                                                      | yibiao_1/time_str[10]                                                                                                                                                                                            | 58         
| yibiao_1/time_str [9]                                                                                                                                                                       | yibiao_1/time_str[9]                                                                                                                                                                                             | 58         
| yibiao_1/time_str [8]                                                                                                                                                                       | yibiao_1/time_str[8]                                                                                                                                                                                             | 58         
| yibiao_1/time_str [7]                                                                                                                                                                       | yibiao_1/time_str[7]                                                                                                                                                                                             | 58         
| yibiao_1/time_str [6]                                                                                                                                                                       | yibiao_1/time_str[6]                                                                                                                                                                                             | 58         
| yibiao_1/time_str [5]                                                                                                                                                                       | yibiao_1/time_str[5]                                                                                                                                                                                             | 58         
| yibiao_1/time_str [4]                                                                                                                                                                       | yibiao_1/time_str[4]                                                                                                                                                                                             | 58         
| yibiao_1/time_str [3]                                                                                                                                                                       | yibiao_1/time_str[3]                                                                                                                                                                                             | 58         
| yibiao_1/time_str [20]                                                                                                                                                                      | yibiao_1/time_str[20]                                                                                                                                                                                            | 58         
| yibiao_1/time_str [21]                                                                                                                                                                      | yibiao_1/time_str[21]                                                                                                                                                                                            | 58         
| yibiao_1/time_str [22]                                                                                                                                                                      | yibiao_1/time_str[22]                                                                                                                                                                                            | 58         
| yibiao_1/time_str [23]                                                                                                                                                                      | yibiao_1/time_str[23]                                                                                                                                                                                            | 58         
| ad_data_1_fil[15]                                                                                                                                                                           | LTC2208/adc_data[15]                                                                                                                                                                                             | 58         
| yibiao_1/time_str [11]                                                                                                                                                                      | yibiao_1/time_str[11]                                                                                                                                                                                            | 58         
| yibiao_1/time_str [15]                                                                                                                                                                      | yibiao_1/time_str[15]                                                                                                                                                                                            | 58         
| u_CORES/u_debug_core_0/ram_radr [1]                                                                                                                                                         | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]                                                                                                                                                 | 57         
| u_CORES/u_debug_core_0/ram_radr [11]                                                                                                                                                        | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]                                                                                                                                                | 57         
| u_CORES/u_debug_core_0/ram_radr [12]                                                                                                                                                        | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]                                                                                                                                                | 57         
| u_CORES/u_debug_core_0/ram_radr [7]                                                                                                                                                         | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]                                                                                                                                                 | 56         
| u_CORES/u_debug_core_0/ram_radr [2]                                                                                                                                                         | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]                                                                                                                                                 | 56         
| u_CORES/u_debug_core_0/ram_radr [3]                                                                                                                                                         | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]                                                                                                                                                 | 56         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/output_sel                                                                                                 | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/output_data_sel_dly[1]                                                                                              | 56         
| u_CORES/u_debug_core_0/ram_radr [9]                                                                                                                                                         | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]                                                                                                                                                 | 56         
| u_CORES/u_debug_core_0/ram_radr [10]                                                                                                                                                        | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]                                                                                                                                                | 56         
| wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/_N12238                                                                                                    | wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/N108_73                                                                                                                         | 56         
| u_CORES/u_debug_core_0/ram_radr [4]                                                                                                                                                         | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]                                                                                                                                                 | 56         
| u_CORES/u_debug_core_0/ram_radr [8]                                                                                                                                                         | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]                                                                                                                                                 | 56         
| ad_data_2_fil[15]                                                                                                                                                                           | LTC2208/adc_data2[15]                                                                                                                                                                                            | 56         
| u_CORES/u_debug_core_0/ram_radr [5]                                                                                                                                                         | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]                                                                                                                                                 | 56         
| u_CORES/u_debug_core_0/ram_radr [6]                                                                                                                                                         | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]                                                                                                                                                 | 56         
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 36.5      | 84            | 44                 
| IOCKDLY               | 0         | 40            | 0                  
| FF                    | 6789      | 64200         | 11                 
| LUT                   | 12782     | 42800         | 30                 
| Distributed RAM       | 99        | 17000         | 1                  
| DLL                   | 0         | 10            | 0                  
| DQSL                  | 0         | 18            | 0                  
| DRM                   | 126       | 134           | 95                 
| FUSECODE              | 0         | 1             | 0                  
| IO                    | 75        | 296           | 26                 
| IOCKDIV               | 0         | 20            | 0                  
| IOCKGATE              | 0         | 20            | 0                  
| IPAL                  | 0         | 1             | 0                  
| PLL                   | 3         | 5             | 60                 
| RCKB                  | 0         | 24            | 0                  
| SCANCHAIN             | 1         | 2             | 50                 
| START                 | 0         | 1             | 0                  
| USCM                  | 6         | 30            | 20                 
| HSST                  | 0         | 1             | 0                  
| OSC                   | 0         | 1             | 0                  
| CRYSTAL               | 0         | 2             | 0                  
| RESCAL                | 0         | 4             | 0                  
| UDID                  | 0         | 1             | 0                  
| PCIE                  | 0         | 1             | 0                  
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 2.47 sec.


Inputs and Outputs :
+-------------------------------------------------------------------------------------+
| Type       | File Name                                                             
+-------------------------------------------------------------------------------------+
| Input      | C:/Users/LENOVO/Desktop/backup3/synthesize/ad_da_hdmi_top_syn.adf     
|            | C:/Users/LENOVO/Desktop/backup3/synthesize/ad_da_hdmi_top_syn.fic     
| Output     | C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top_map.adf     
|            | C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top_dmr.prt     
|            | C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.dmr         
|            | C:/Users/LENOVO/Desktop/backup3/device_map/dmr.db                     
+-------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 475 MB
Total CPU time to dev_map completion : 0h:0m:10s
Process Total CPU time to dev_map completion : 0h:0m:11s
Total real time to dev_map completion : 0h:0m:29s
