#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 15 19:34:14 2018
# Process ID: 8843
# Current directory: /home/tingyuan
# Command line: vivado
# Log file: /home/tingyuan/vivado.log
# Journal file: /home/tingyuan/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tingyuan/Temporary/vivado-outputs'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Ext_KWTA32k:1.0'. The one found in IP location '/home/tingyuan/Temporary/vivado-outputs/Ext_KWTA32k_0/solution1/impl/ip' will take precedence over the same IP in location /home/tingyuan/Temporary/vivado-outputs/Ext_KWTA32k_0 (backup)/solution1/impl/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Ext_KWTA8k:1.0'. The one found in IP location '/home/tingyuan/Temporary/vivado-outputs/Ext_KWTA8k/solution1/impl/ip' will take precedence over the same IP in location /home/tingyuan/Temporary/vivado-outputs/Ext_KWTA8k (backup)/solution1/impl/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Ext_KWTA16k:1.0'. The one found in IP location '/home/tingyuan/Temporary/vivado-outputs/Ext_KWTA16k/solution1/impl/ip' will take precedence over the same IP in location /home/tingyuan/Temporary/vivado-outputs/Ext_KWTA16k (backup)/solution1/impl/ip
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 6209.414 ; gain = 144.977 ; free physical = 17245 ; free virtual = 32923
update_compile_order -fileset sources_1
close_project
open_project /home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Documents/zedboard-base-master/Vivado/ip_repo/ddr_test1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Documents/zedboard-base-master/Vivado/ip_repo/bandwidth_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary/vivado-outputs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Ext_KWTA32k:1.0'. The one found in IP location '/home/tingyuan/Temporary/vivado-outputs/Ext_KWTA32k_0/solution1/impl/ip' will take precedence over the same IP in location /home/tingyuan/Temporary/vivado-outputs/Ext_KWTA32k_0 (backup)/solution1/impl/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Ext_KWTA8k:1.0'. The one found in IP location '/home/tingyuan/Temporary/vivado-outputs/Ext_KWTA8k/solution1/impl/ip' will take precedence over the same IP in location /home/tingyuan/Temporary/vivado-outputs/Ext_KWTA8k (backup)/solution1/impl/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Ext_KWTA16k:1.0'. The one found in IP location '/home/tingyuan/Temporary/vivado-outputs/Ext_KWTA16k/solution1/impl/ip' will take precedence over the same IP in location /home/tingyuan/Temporary/vivado-outputs/Ext_KWTA16k (backup)/solution1/impl/ip
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6376.488 ; gain = 0.000 ; free physical = 17154 ; free virtual = 32847
update_compile_order -fileset sources_1
open_bd_design {/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/zedboard_base.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:hls:ddr_hls_test:1.0 - ddr_hls_test_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zedboard_base> from BD file </home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/zedboard_base.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6480.117 ; gain = 0.000 ; free physical = 17248 ; free virtual = 32772
open_bd_design {/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/zedboard_base.bd}
open_bd_design {/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/zedboard_base.bd}
archive_project /home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-8843-tingyuan-OptiPlex-9010' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Documents/zedboard-base-master/Vivado/ip_repo/ddr_test1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Documents/zedboard-base-master/Vivado/ip_repo/bandwidth_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary/vivado-outputs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Ext_KWTA32k:1.0'. The one found in IP location '/home/tingyuan/Temporary/vivado-outputs/Ext_KWTA32k_0/solution1/impl/ip' will take precedence over the same IP in location /home/tingyuan/Temporary/vivado-outputs/Ext_KWTA32k_0 (backup)/solution1/impl/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Ext_KWTA8k:1.0'. The one found in IP location '/home/tingyuan/Temporary/vivado-outputs/Ext_KWTA8k/solution1/impl/ip' will take precedence over the same IP in location /home/tingyuan/Temporary/vivado-outputs/Ext_KWTA8k (backup)/solution1/impl/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Ext_KWTA16k:1.0'. The one found in IP location '/home/tingyuan/Temporary/vivado-outputs/Ext_KWTA16k/solution1/impl/ip' will take precedence over the same IP in location /home/tingyuan/Temporary/vivado-outputs/Ext_KWTA16k (backup)/solution1/impl/ip
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zedboard_base_axi_smc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zedboard_base_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zedboard_base_axi_timer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zedboard_base_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zedboard_base_ddr_hls_test_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'zedboard_base_axi_smc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zedboard_base_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zedboard_base_axi_timer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zedboard_base_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zedboard_base_ddr_hls_test_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zedboard_base_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zedboard_base_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zedboard_base_axi_timer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zedboard_base_axi_timer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zedboard_base_ddr_hls_test_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zedboard_base_ddr_hls_test_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zedboard_base_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zedboard_base_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zedboard_base_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zedboard_base_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
