void\r\nF_1 ( T_1 V_1 [ 2 ] , T_1 V_2 [ 2 ] ,\r\nT_1 V_3 , T_1 V_4 ,\r\nT_1 V_5 , T_1 V_6 )\r\n{\r\nT_1 V_7 , V_8 , V_9 , V_10 ;\r\nT_2 V_11 , V_12 ;\r\nif ( V_5 == 0 )\r\n{\r\n#if ! V_13\r\nif ( V_6 > V_3 )\r\n{\r\nF_2 ( V_7 , V_4 , V_3 , V_4 , V_6 ) ;\r\nV_8 = 0 ;\r\n}\r\nelse\r\n{\r\nif ( V_6 == 0 )\r\nV_6 = 1 / V_6 ;\r\nF_2 ( V_8 , V_3 , 0 , V_3 , V_6 ) ;\r\nF_2 ( V_7 , V_4 , V_3 , V_4 , V_6 ) ;\r\n}\r\nV_9 = V_4 ;\r\nV_10 = 0 ;\r\n#else\r\nif ( V_6 > V_3 )\r\n{\r\nF_3 ( V_12 , V_6 ) ;\r\nif ( V_12 != 0 )\r\n{\r\nV_6 = V_6 << V_12 ;\r\nV_3 = ( V_3 << V_12 ) | ( V_4 >> ( V_14 - V_12 ) ) ;\r\nV_4 = V_4 << V_12 ;\r\n}\r\nF_2 ( V_7 , V_4 , V_3 , V_4 , V_6 ) ;\r\nV_8 = 0 ;\r\n}\r\nelse\r\n{\r\nif ( V_6 == 0 )\r\nV_6 = 1 / V_6 ;\r\nF_3 ( V_12 , V_6 ) ;\r\nif ( V_12 == 0 )\r\n{\r\nV_3 -= V_6 ;\r\nV_8 = 1 ;\r\n}\r\nelse\r\n{\r\nT_1 V_15 ;\r\nV_11 = V_14 - V_12 ;\r\nV_6 = V_6 << V_12 ;\r\nV_15 = V_3 >> V_11 ;\r\nV_3 = ( V_3 << V_12 ) | ( V_4 >> V_11 ) ;\r\nV_4 = V_4 << V_12 ;\r\nF_2 ( V_8 , V_3 , V_15 , V_3 , V_6 ) ;\r\n}\r\nF_2 ( V_7 , V_4 , V_3 , V_4 , V_6 ) ;\r\n}\r\nV_9 = V_4 >> V_12 ;\r\nV_10 = 0 ;\r\n#endif\r\n}\r\nelse\r\n{\r\nif ( V_5 > V_3 )\r\n{\r\nV_7 = 0 ;\r\nV_8 = 0 ;\r\nV_9 = V_4 ;\r\nV_10 = V_3 ;\r\n}\r\nelse\r\n{\r\nF_3 ( V_12 , V_5 ) ;\r\nif ( V_12 == 0 )\r\n{\r\nif ( V_3 > V_5 || V_4 >= V_6 )\r\n{\r\nV_7 = 1 ;\r\nF_4 ( V_3 , V_4 , V_3 , V_4 , V_5 , V_6 ) ;\r\n}\r\nelse\r\nV_7 = 0 ;\r\nV_8 = 0 ;\r\nV_9 = V_4 ;\r\nV_10 = V_3 ;\r\n}\r\nelse\r\n{\r\nT_1 V_16 , V_17 , V_15 ;\r\nV_11 = V_14 - V_12 ;\r\nV_5 = ( V_5 << V_12 ) | ( V_6 >> V_11 ) ;\r\nV_6 = V_6 << V_12 ;\r\nV_15 = V_3 >> V_11 ;\r\nV_3 = ( V_3 << V_12 ) | ( V_4 >> V_11 ) ;\r\nV_4 = V_4 << V_12 ;\r\nF_2 ( V_7 , V_3 , V_15 , V_3 , V_5 ) ;\r\nF_5 ( V_16 , V_17 , V_7 , V_6 ) ;\r\nif ( V_16 > V_3 || ( V_16 == V_3 && V_17 > V_4 ) )\r\n{\r\nV_7 -- ;\r\nF_4 ( V_16 , V_17 , V_16 , V_17 , V_5 , V_6 ) ;\r\n}\r\nV_8 = 0 ;\r\nF_4 ( V_3 , V_4 , V_3 , V_4 , V_16 , V_17 ) ;\r\nV_9 = ( V_3 << V_11 ) | ( V_4 >> V_12 ) ;\r\nV_10 = V_3 >> V_12 ;\r\n}\r\n}\r\n}\r\nV_1 [ 0 ] = V_7 ; V_1 [ 1 ] = V_8 ;\r\nV_2 [ 0 ] = V_9 , V_2 [ 1 ] = V_10 ;\r\n}
