#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Aug 13 18:05:22 2018
# Process ID: 12776
# Current directory: C:/Github/MotionDetection/FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11276 C:\Github\MotionDetection\FPGA\motion_detection.xpr
# Log file: C:/Github/MotionDetection/FPGA/vivado.log
# Journal file: C:/Github/MotionDetection/FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Github/MotionDetection/FPGA/motion_detection.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/harel/Desktop/Logtel/data/image_reference.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/harel/Desktop/Logtel/data/image_Inputs.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 703.996 ; gain = 40.891
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/Reference_frame.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Reference_frame'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2017.1/data/ip/xilinx/blk_mem_gen_v8_3/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'Reference_frame'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'Reference_frame'. Failed to generate 'Vivado Verilog Simulation' outputs: 
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/Reference_frame.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Reference_frame'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Reference_frame'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2017.1/data/ip/xilinx/blk_mem_gen_v8_3/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'Reference_frame'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'Reference_frame'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Github/MotionDetection/image_Reference.coe}] [get_ips Reference_frame]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Github/MotionDetection/image_Reference.coe' provided. It will be converted relative to IP Instance files '../../../../../image_Reference.coe'
generate_target all [get_files  C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/Reference_frame.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Reference_frame'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Reference_frame'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Reference_frame'...
catch { config_ip_cache -export [get_ips -all Reference_frame] }
export_ip_user_files -of_objects [get_files C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/Reference_frame.xci] -no_script -sync -force -quiet
reset_run Reference_frame_synth_1
launch_runs -jobs 2 Reference_frame_synth_1
[Mon Aug 13 19:29:19 2018] Launched Reference_frame_synth_1...
Run output will be captured here: C:/Github/MotionDetection/FPGA/motion_detection.runs/Reference_frame_synth_1/runme.log
export_simulation -of_objects [get_files C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/Reference_frame.xci] -directory C:/Github/MotionDetection/FPGA/motion_detection.ip_user_files/sim_scripts -ip_user_files_dir C:/Github/MotionDetection/FPGA/motion_detection.ip_user_files -ipstatic_source_dir C:/Github/MotionDetection/FPGA/motion_detection.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Github/MotionDetection/FPGA/motion_detection.cache/compile_simlib/modelsim} {questa=C:/Github/MotionDetection/FPGA/motion_detection.cache/compile_simlib/questa} {riviera=C:/Github/MotionDetection/FPGA/motion_detection.cache/compile_simlib/riviera} {activehdl=C:/Github/MotionDetection/FPGA/motion_detection.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.InputFrames
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.Reference_frame
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot Main_tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 13 19:29:40 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 13 19:29:40 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1005.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -view {C:/Github/MotionDetection/FPGA/Main_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config C:/Github/MotionDetection/FPGA/Main_tb_behav.wcfg
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_InputFrames.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_Reference_frame.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_6 WARNING: Address 5a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 5b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 5c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 5d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 5e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 5f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 60 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 61 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 62 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1005.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.914 ; gain = 0.008
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.InputFrames
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.Reference_frame
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot Main_tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 13 21:36:43 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 13 21:36:43 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -view {C:/Github/MotionDetection/FPGA/Main_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config C:/Github/MotionDetection/FPGA/Main_tb_behav.wcfg
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_InputFrames.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_Reference_frame.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1019.141 ; gain = 1.227
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.375 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.InputFrames
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.Reference_frame
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot Main_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.375 ; gain = 0.000
Vivado Simulator 2017.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_InputFrames.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_Reference_frame.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1023.375 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.InputFrames
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.Reference_frame
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_InputFrames.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_Reference_frame.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1023.375 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.215 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.215 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.InputFrames
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.Reference_frame
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_InputFrames.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_Reference_frame.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: problem here
Time: 5 ns  Iteration: 1  Process: /Main_tb/uut/calculate_frame_score  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address f is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1025.215 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.InputFrames
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.Reference_frame
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.320 ; gain = 0.000
Vivado Simulator 2017.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_InputFrames.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_Reference_frame.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1025.320 ; gain = 0.000
run 100 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 7 [C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd:73]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.InputFrames
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.Reference_frame
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot Main_tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 14 23:59:22 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.422 ; gain = 0.000
Vivado Simulator 2017.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_InputFrames.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_Reference_frame.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: problem here
Time: 5 ns  Iteration: 1  Process: /Main_tb/uut/calculate_frame_score  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd
Note: problem here
Time: 5100 ps  Iteration: 3  Process: /Main_tb/uut/calculate_frame_score  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1026.422 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.InputFrames
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.Reference_frame
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_InputFrames.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_Reference_frame.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.422 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.InputFrames
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.Reference_frame
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_InputFrames.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_tb.uut.uut_Reference_frame.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_6 WARNING: Address 5a is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 5b is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 5c is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 5d is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 5e is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 5f is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 60 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 61 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 62 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1031.203 ; gain = 1.707
save_wave_config {C:/Github/MotionDetection/FPGA/Main_tb_behav.wcfg}
save_wave_config {C:/Github/MotionDetection/FPGA/Main_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 15 00:07:42 2018...
