Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot EncryptTestBench_behav xil_defaultlib.EncryptTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddRoundKey
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.ShiftRows
Compiling module xil_defaultlib.XTime
Compiling module xil_defaultlib.MixColumn
Compiling module xil_defaultlib.MixColumns
Compiling module xil_defaultlib.EncryptionInitialRound
Compiling module xil_defaultlib.EncryptionRound(i=2)
Compiling module xil_defaultlib.EncryptionRound(i=3)
Compiling module xil_defaultlib.EncryptionRound(i=4)
Compiling module xil_defaultlib.EncryptionRound(i=5)
Compiling module xil_defaultlib.EncryptionRound(i=6)
Compiling module xil_defaultlib.EncryptionRound(i=7)
Compiling module xil_defaultlib.EncryptionRound(i=8)
Compiling module xil_defaultlib.EncryptionRound(i=9)
Compiling module xil_defaultlib.EncryptionRound(i=10)
Compiling module xil_defaultlib.EncryptionRound(i=11)
Compiling module xil_defaultlib.EncryptionRound(i=12)
Compiling module xil_defaultlib.EncryptionRound(i=13)
Compiling module xil_defaultlib.EncryptionFinalRound
Compiling module xil_defaultlib.EncryptPipelined
Compiling module xil_defaultlib.EncryptTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot EncryptTestBench_behav
