# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../ram_single_port_sync_read.srcs/sources_1/new/ram_sp_sync_read.sv" \
"../../../../ram_single_port_sync_read.srcs/sim_1/new/ram_sp_sync_read_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
