<profile>

<section name = "Vivado HLS Report for 'cout_write'" level="0">
<item name = "Date">Thu Nov  5 03:55:33 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">pose_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00, 5.349, 0.38</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_cout_write_ddr_write_fu_371">cout_write_ddr_write, ?, ?, ?, ?, none</column>
<column name="grp_cout_write_fifo_read_fu_394">cout_write_fifo_read, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1002, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 78, 16813, 13111, -</column>
<column name="Memory">0, -, 1024, 0, 16</column>
<column name="Multiplexer">-, -, -, 789, -</column>
<column name="Register">-, -, 3071, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, -</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 2, 3, -</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_cout_write_ddr_write_fu_371">cout_write_ddr_write, 0, 63, 11242, 6809</column>
<column name="grp_cout_write_fifo_read_fu_394">cout_write_fifo_read, 0, 15, 5177, 6064</column>
<column name="top_kernel_udiv_3kbM_U347">top_kernel_udiv_3kbM, 0, 0, 394, 238</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="cout_burst_buf_ping_s_U">cout_write_cout_bWhU, 0, 512, 0, 4056, 512, 1, 2076672</column>
<column name="cout_burst_buf_pong_s_U">cout_write_cout_bWhU, 0, 512, 0, 4056, 512, 1, 2076672</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_525_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_530_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_542_p2">+, 0, 0, 39, 32, 1</column>
<column name="ind_w_fu_1180_p2">+, 0, 0, 39, 32, 32</column>
<column name="num_iter_1_fu_1225_p2">+, 0, 0, 39, 32, 32</column>
<column name="num_iter_2_fu_1127_p2">+, 0, 0, 39, 32, 32</column>
<column name="num_iter_fu_1118_p2">+, 0, 0, 39, 32, 32</column>
<column name="num_tile_2_fu_1153_p2">+, 0, 0, 39, 32, 1</column>
<column name="p_4_i_i_61_fu_1165_p2">+, 0, 0, 39, 32, 32</column>
<column name="task_cnt_fu_1009_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op139_read_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op231_call_state12">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op234_call_state12">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op238_call_state12">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op436_call_state65">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op438_call_state65">and, 0, 0, 2, 1, 1</column>
<column name="change_layout_fu_991_p2">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_642_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="grp_fu_652_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="grp_fu_662_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="max_pool_fu_848_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="p_Result_s_fu_951_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="tmp_306_i_i_fu_818_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="tmp_307_i_i_fu_957_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_308_i_i_fu_963_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_309_i_i_fu_974_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_310_i_i_fu_980_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_311_i_i_fu_997_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="tmp_312_i_i_fu_1003_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_314_i_i_fu_1254_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_316_i_i_fu_1171_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_318_i_i_fu_1110_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_319_i_i_fu_1175_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="tmp_327_i_i_fu_1231_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_329_i_i_fu_1133_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_330_i_i_fu_1239_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state65_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_fu_1089_p2">or, 0, 0, 2, 1, 1</column>
<column name="en_fu_832_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_i_fu_968_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_i_i_fu_985_p2">or, 0, 0, 2, 1, 1</column>
<column name="ind_w_2_i_i_fu_1207_p3">select, 0, 0, 32, 1, 32</column>
<column name="ind_w_t_3_i_i_fu_1215_p3">select, 0, 0, 32, 1, 32</column>
<column name="num_tile_1_i_i_fu_1200_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_1713_v_cast_cast_ca_fu_1158_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_4_i_i_fu_1262_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_5_i_i_fu_1141_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_6_i_i_fu_1243_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_i_i_62_fu_1193_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_ind_w_i_i_fu_1185_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">297, 66, 1, 66</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_done_i_i_be_phi_fu_335_p24">9, 2, 1, 2</column>
<column name="ap_phi_mux_layer_start_i_i_be_phi_fu_291_p24">9, 2, 1, 2</column>
<column name="change_layout_prev_fu_130">9, 2, 1, 2</column>
<column name="cout_burst_buf_ping_s_address0">15, 3, 12, 36</column>
<column name="cout_burst_buf_ping_s_ce0">15, 3, 1, 3</column>
<column name="cout_burst_buf_ping_s_ce1">9, 2, 1, 2</column>
<column name="cout_burst_buf_ping_s_we0">9, 2, 1, 2</column>
<column name="cout_burst_buf_ping_s_we1">9, 2, 1, 2</column>
<column name="cout_burst_buf_pong_s_address0">15, 3, 12, 36</column>
<column name="cout_burst_buf_pong_s_ce0">15, 3, 1, 3</column>
<column name="cout_burst_buf_pong_s_ce1">9, 2, 1, 2</column>
<column name="cout_burst_buf_pong_s_we0">9, 2, 1, 2</column>
<column name="cout_burst_buf_pong_s_we1">9, 2, 1, 2</column>
<column name="done_i_i_be_reg_330">21, 4, 1, 4</column>
<column name="done_i_i_reg_262">9, 2, 1, 2</column>
<column name="fifo_config_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_cout_V_V_read">9, 2, 1, 2</column>
<column name="global_cout_V_offset_blk_n">9, 2, 1, 2</column>
<column name="grp_cout_write_ddr_write_fu_371_change_layout">15, 3, 1, 3</column>
<column name="grp_cout_write_ddr_write_fu_371_cout_burst_buf_V_q0">15, 3, 512, 1536</column>
<column name="grp_cout_write_ddr_write_fu_371_en">15, 3, 1, 3</column>
<column name="grp_cout_write_ddr_write_fu_371_up_sample">15, 3, 1, 3</column>
<column name="grp_cout_write_fifo_read_fu_394_cout_burst_buf_V_q0">15, 3, 512, 1536</column>
<column name="in_h_iter_prev_1_fu_194">9, 2, 32, 64</column>
<column name="in_h_iter_prev_fu_190">9, 2, 32, 64</column>
<column name="in_w_iter_prev_1_fu_186">9, 2, 32, 64</column>
<column name="in_w_iter_prev_fu_122">9, 2, 32, 64</column>
<column name="ind_w_prev_1_fu_134">9, 2, 32, 64</column>
<column name="ind_w_prev_fu_118">9, 2, 32, 64</column>
<column name="ind_w_t_prev_1_fu_138">9, 2, 32, 64</column>
<column name="ind_w_t_prev_fu_114">9, 2, 32, 64</column>
<column name="layer_iter_i_i_fu_110">21, 4, 32, 128</column>
<column name="layer_start_1_i_i_reg_273">9, 2, 1, 2</column>
<column name="layer_start_i_i_be_reg_286">9, 2, 1, 2</column>
<column name="layer_start_i_i_reg_250">9, 2, 1, 2</column>
<column name="m_axi_global_cout_V_AWVALID">9, 2, 1, 2</column>
<column name="m_axi_global_cout_V_BREADY">9, 2, 1, 2</column>
<column name="m_axi_global_cout_V_WVALID">9, 2, 1, 2</column>
<column name="num_iter_prev_1_fu_198">9, 2, 32, 64</column>
<column name="num_iter_prev_fu_126">21, 4, 32, 128</column>
<column name="num_tile_fu_150">9, 2, 32, 64</column>
<column name="num_tile_prev_1_fu_146">15, 3, 32, 96</column>
<column name="num_tile_prev_fu_142">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="COUT_OFFSET_V_reg_1497">32, 0, 32, 0</column>
<column name="LAYER_BATCH_V_reg_1461">32, 0, 32, 0</column>
<column name="LAYER_IN_H_T_V_reg_1515">32, 0, 32, 0</column>
<column name="LAYER_IN_H_T_prev_fu_170">32, 0, 32, 0</column>
<column name="LAYER_IN_H_V_reg_1581">32, 0, 32, 0</column>
<column name="LAYER_IN_NUM_T_V_reg_1502">16, 0, 16, 0</column>
<column name="LAYER_IN_NUM_V_reg_1570">32, 0, 32, 0</column>
<column name="LAYER_IN_W_T_V_reg_1524">32, 0, 32, 0</column>
<column name="LAYER_IN_W_T_prev_fu_166">32, 0, 32, 0</column>
<column name="LAYER_IN_W_V_reg_1587">32, 0, 32, 0</column>
<column name="LAYER_OUT_H_HW_V_reg_1559">32, 0, 32, 0</column>
<column name="LAYER_OUT_H_HW_prev_fu_162">32, 0, 32, 0</column>
<column name="LAYER_OUT_H_V_reg_1592">32, 0, 32, 0</column>
<column name="LAYER_OUT_NUM_T_V_reg_1507">16, 0, 16, 0</column>
<column name="LAYER_OUT_NUM_T_prev_fu_174">16, 0, 32, 16</column>
<column name="LAYER_OUT_NUM_V_reg_1575">32, 0, 32, 0</column>
<column name="LAYER_OUT_W_HW_V_reg_1564">32, 0, 32, 0</column>
<column name="LAYER_OUT_W_HW_prev_fu_158">32, 0, 32, 0</column>
<column name="LAYER_OUT_W_V_reg_1597">32, 0, 32, 0</column>
<column name="ap_CS_fsm">65, 0, 65, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="brmerge_i_i_reg_1640">1, 0, 1, 0</column>
<column name="change_layout_prev_fu_130">1, 0, 1, 0</column>
<column name="change_layout_prev_l_1_reg_1477">1, 0, 1, 0</column>
<column name="change_layout_prev_l_reg_1625">1, 0, 1, 0</column>
<column name="change_layout_reg_1607">1, 0, 1, 0</column>
<column name="cout_offset_prev_fu_154">32, 0, 32, 0</column>
<column name="done_i_i_be_reg_330">1, 0, 1, 0</column>
<column name="done_i_i_reg_262">1, 0, 1, 0</column>
<column name="en_prev_fu_182">1, 0, 1, 0</column>
<column name="en_prev_load_1_reg_1635">1, 0, 1, 0</column>
<column name="en_prev_load_reg_1487">1, 0, 1, 0</column>
<column name="en_reg_1541">1, 0, 1, 0</column>
<column name="global_cout_V_offset_10_reg_1456">58, 0, 58, 0</column>
<column name="grp_cout_write_ddr_write_fu_371_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cout_write_fifo_read_fu_394_ap_start_reg">1, 0, 1, 0</column>
<column name="in_h_iter_prev_1_fu_194">32, 0, 32, 0</column>
<column name="in_h_iter_prev_fu_190">32, 0, 32, 0</column>
<column name="in_w_iter_prev_1_fu_186">32, 0, 32, 0</column>
<column name="in_w_iter_prev_fu_122">32, 0, 32, 0</column>
<column name="in_w_iter_prev_load_reg_1620">32, 0, 32, 0</column>
<column name="ind_w_2_i_i_reg_1708">32, 0, 32, 0</column>
<column name="ind_w_prev_1_fu_134">32, 0, 32, 0</column>
<column name="ind_w_prev_fu_118">32, 0, 32, 0</column>
<column name="ind_w_t_3_i_i_reg_1713">32, 0, 32, 0</column>
<column name="ind_w_t_prev_1_fu_138">32, 0, 32, 0</column>
<column name="ind_w_t_prev_fu_114">32, 0, 32, 0</column>
<column name="layer_iter_4_reg_1732">32, 0, 32, 0</column>
<column name="layer_iter_i_i_fu_110">32, 0, 32, 0</column>
<column name="layer_start_1_i_i_reg_273">1, 0, 1, 0</column>
<column name="layer_start_i_i_be_reg_286">1, 0, 1, 0</column>
<column name="layer_start_i_i_reg_250">1, 0, 1, 0</column>
<column name="max_pool_reg_1547">1, 0, 1, 0</column>
<column name="num_iter_1_reg_1722">32, 0, 32, 0</column>
<column name="num_iter_2_reg_1661">32, 0, 32, 0</column>
<column name="num_iter_prev_1_fu_198">32, 0, 32, 0</column>
<column name="num_iter_prev_fu_126">32, 0, 32, 0</column>
<column name="num_iter_reg_1649">32, 0, 32, 0</column>
<column name="num_tile_1_i_i_reg_1703">32, 0, 32, 0</column>
<column name="num_tile_2_reg_1685">32, 0, 32, 0</column>
<column name="num_tile_fu_150">32, 0, 32, 0</column>
<column name="num_tile_prev_1_fu_146">32, 0, 32, 0</column>
<column name="num_tile_prev_2_reg_1467">32, 0, 32, 0</column>
<column name="num_tile_prev_fu_142">32, 0, 32, 0</column>
<column name="p_0961_i_i_reg_238">1, 0, 1, 0</column>
<column name="p_4_i_i_61_reg_1697">32, 0, 32, 0</column>
<column name="p_Result_s_reg_1602">1, 0, 1, 0</column>
<column name="p_Val2_17_reg_1492">192, 0, 192, 0</column>
<column name="reg_560">32, 0, 32, 0</column>
<column name="reg_565">32, 0, 32, 0</column>
<column name="reg_570">32, 0, 32, 0</column>
<column name="reg_575">32, 0, 32, 0</column>
<column name="reg_580">32, 0, 32, 0</column>
<column name="reg_585">32, 0, 32, 0</column>
<column name="reg_590">32, 0, 32, 0</column>
<column name="reg_595">32, 0, 32, 0</column>
<column name="reg_600">32, 0, 32, 0</column>
<column name="reg_605">16, 0, 32, 16</column>
<column name="reg_610">32, 0, 32, 0</column>
<column name="reg_615">32, 0, 32, 0</column>
<column name="reg_620">32, 0, 32, 0</column>
<column name="reg_625">32, 0, 32, 0</column>
<column name="reg_630">32, 0, 32, 0</column>
<column name="reg_634">32, 0, 32, 0</column>
<column name="reg_638">32, 0, 32, 0</column>
<column name="ret_V_reg_1692">32, 0, 32, 0</column>
<column name="tmp_306_i_i_reg_1537">1, 0, 1, 0</column>
<column name="tmp_311_i_i_reg_1612">1, 0, 1, 0</column>
<column name="tmp_312_i_i_reg_1616">1, 0, 1, 0</column>
<column name="tmp_318_i_i_reg_1644">1, 0, 1, 0</column>
<column name="tmp_320_i_i_reg_1676">1, 0, 1, 0</column>
<column name="tmp_323_i_i_reg_1718">1, 0, 1, 0</column>
<column name="tmp_325_i_i_reg_1753">1, 0, 1, 0</column>
<column name="tmp_327_i_i_reg_1728">1, 0, 1, 0</column>
<column name="tmp_330_i_i_reg_1738">1, 0, 1, 0</column>
<column name="tmp_331_i_i_reg_1670">1, 0, 1, 0</column>
<column name="tmp_540_reg_1532">1, 0, 1, 0</column>
<column name="tmp_V_67_fu_206">192, 0, 192, 0</column>
<column name="tmp_V_68_fu_210">192, 0, 192, 0</column>
<column name="tmp_V_69_fu_214">192, 0, 192, 0</column>
<column name="tmp_V_fu_202">192, 0, 192, 0</column>
<column name="tmp_reg_1473">1, 0, 1, 0</column>
<column name="up_sample_prev_fu_178">1, 0, 1, 0</column>
<column name="up_sample_prev_load_1_reg_1630">1, 0, 1, 0</column>
<column name="up_sample_prev_load_reg_1482">1, 0, 1, 0</column>
<column name="up_sample_reg_1552">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cout_write, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cout_write, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cout_write, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cout_write, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, cout_write, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cout_write, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cout_write, return value</column>
<column name="fifo_cout_V_V_dout">in, 256, ap_fifo, fifo_cout_V_V, pointer</column>
<column name="fifo_cout_V_V_empty_n">in, 1, ap_fifo, fifo_cout_V_V, pointer</column>
<column name="fifo_cout_V_V_read">out, 1, ap_fifo, fifo_cout_V_V, pointer</column>
<column name="fifo_config_in_V_V_dout">in, 192, ap_fifo, fifo_config_in_V_V, pointer</column>
<column name="fifo_config_in_V_V_empty_n">in, 1, ap_fifo, fifo_config_in_V_V, pointer</column>
<column name="fifo_config_in_V_V_read">out, 1, ap_fifo, fifo_config_in_V_V, pointer</column>
<column name="m_axi_global_cout_V_AWVALID">out, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_AWREADY">in, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_AWADDR">out, 64, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_AWID">out, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_AWLEN">out, 32, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_AWSIZE">out, 3, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_AWBURST">out, 2, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_AWLOCK">out, 2, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_AWCACHE">out, 4, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_AWPROT">out, 3, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_AWQOS">out, 4, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_AWREGION">out, 4, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_AWUSER">out, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_WVALID">out, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_WREADY">in, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_WDATA">out, 512, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_WSTRB">out, 64, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_WLAST">out, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_WID">out, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_WUSER">out, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARVALID">out, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARREADY">in, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARADDR">out, 64, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARID">out, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARLEN">out, 32, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARSIZE">out, 3, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARBURST">out, 2, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARLOCK">out, 2, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARCACHE">out, 4, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARPROT">out, 3, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARQOS">out, 4, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARREGION">out, 4, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_ARUSER">out, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_RVALID">in, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_RREADY">out, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_RDATA">in, 512, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_RLAST">in, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_RID">in, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_RUSER">in, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_RRESP">in, 2, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_BVALID">in, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_BREADY">out, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_BRESP">in, 2, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_BID">in, 1, m_axi, global_cout_V, pointer</column>
<column name="m_axi_global_cout_V_BUSER">in, 1, m_axi, global_cout_V, pointer</column>
<column name="global_cout_V_offset_dout">in, 58, ap_fifo, global_cout_V_offset, pointer</column>
<column name="global_cout_V_offset_empty_n">in, 1, ap_fifo, global_cout_V_offset, pointer</column>
<column name="global_cout_V_offset_read">out, 1, ap_fifo, global_cout_V_offset, pointer</column>
</table>
</item>
</section>
</profile>
