#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Mar 24 18:41:54 2016
# Process ID: 20594
# Log file: /home/festus/Documents/vivado/svm_online/svm_online.runs/synth_1/classify.rds
# Journal file: /home/festus/Documents/vivado/svm_online/svm_online.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source classify.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths /home/festus/Documents/vivado/svm_online [current_fileset]
# read_vhdl {
#   /home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd
#   /home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/festus/Documents/vivado/svm_online/svm_online.data/wt [current_project]
# set_property parent.project_dir /home/festus/Documents/vivado/svm_online [current_project]
# synth_design -top classify -part xc7z010clg400-1
Command: synth_design -top classify -part xc7z010clg400-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:01:54 . Memory (MB): peak = 792.082 ; gain = 147.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'classify' [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd:56]
	Parameter N bound to: 16 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'compare' declared at '/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:29' bound to instance 'u1' of component 'compare' [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd:99]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:48]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-3848] Net w0 in module/entity compare__parameterized0 does not have driver. [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:51]
WARNING: [Synth 8-3848] Net n0 in module/entity compare__parameterized0 does not have driver. [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:54]
WARNING: [Synth 8-3848] Net m0 in module/entity compare__parameterized0 does not have driver. [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (1#1) [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:48]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'compare' declared at '/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:29' bound to instance 'u2' of component 'compare' [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd:108]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'compare' declared at '/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:29' bound to instance 'u3' of component 'compare' [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd:117]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'compare' declared at '/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:29' bound to instance 'u4' of component 'compare' [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd:126]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'compare' declared at '/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:29' bound to instance 'u5' of component 'compare' [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd:135]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'compare' declared at '/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:29' bound to instance 'u6' of component 'compare' [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'classify' (2#1) [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/classify.vhd:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:01:55 . Memory (MB): peak = 827.902 ; gain = 183.203
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:01:55 . Memory (MB): peak = 827.902 ; gain = 183.203
---------------------------------------------------------------------------------

WARNING: [Synth 8-3848] Net n0 in module/entity compare__parameterized0 does not have driver. [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:54]
WARNING: [Synth 8-3848] Net w0 in module/entity compare__parameterized0 does not have driver. [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:51]
WARNING: [Synth 8-3848] Net m0 in module/entity compare__parameterized0 does not have driver. [/home/festus/Documents/vivado/svm_online/svm_online.srcs/sources_1/new/comparing.vhd:57]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:02:05 . Memory (MB): peak = 1093.078 ; gain = 448.379
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 12    
	   2 Input      5 Bit       Adders := 6     
	   6 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module classify 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\tmp0_reg[5] ) is unused and will be removed from module compare__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\tmp1_reg[5] ) is unused and will be removed from module compare__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\tmp0_reg[5] ) is unused and will be removed from module compare__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\tmp1_reg[5] ) is unused and will be removed from module compare__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\tmp0_reg[5] ) is unused and will be removed from module compare__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\tmp1_reg[5] ) is unused and will be removed from module compare__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\tmp0_reg[5] ) is unused and will be removed from module compare__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\tmp1_reg[5] ) is unused and will be removed from module compare__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\tmp0_reg[5] ) is unused and will be removed from module compare__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\tmp1_reg[5] ) is unused and will be removed from module compare__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\tmp0_reg[5] ) is unused and will be removed from module compare__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\tmp1_reg[5] ) is unused and will be removed from module compare__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:02:05 . Memory (MB): peak = 1093.078 ; gain = 448.379
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\u1/tmp0_reg[4] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u1/tmp0_reg[3] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u1/tmp0_reg[2] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u1/tmp0_reg[1] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u1/tmp0_reg[0] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u1/tmp1_reg[4] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u1/tmp1_reg[3] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u1/tmp1_reg[2] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u1/tmp1_reg[1] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u1/tmp1_reg[0] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u2/tmp0_reg[4] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u2/tmp0_reg[3] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u2/tmp0_reg[2] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u2/tmp0_reg[1] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u2/tmp0_reg[0] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u3/tmp0_reg[4] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u3/tmp0_reg[3] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u3/tmp0_reg[2] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u3/tmp0_reg[1] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u3/tmp0_reg[0] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u4/tmp0_reg[4] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u4/tmp0_reg[3] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u4/tmp0_reg[2] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u4/tmp0_reg[1] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u4/tmp0_reg[0] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u5/tmp0_reg[4] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u5/tmp0_reg[3] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u5/tmp0_reg[2] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u5/tmp0_reg[1] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u5/tmp0_reg[0] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u6/tmp0_reg[4] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u6/tmp0_reg[3] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u6/tmp0_reg[2] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u6/tmp0_reg[1] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\u6/tmp0_reg[0] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\tmp13_reg[1] ) is unused and will be removed from module classify.
WARNING: [Synth 8-3332] Sequential element (\tmp13_reg[0] ) is unused and will be removed from module classify.
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     6|
|4     |LUT2   |   126|
|5     |LUT3   |    17|
|6     |LUT4   |    16|
|7     |LUT5   |    17|
|8     |LUT6   |     6|
|9     |FDCE   |    56|
|10    |FDRE   |     1|
|11    |IBUF   |    82|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------------+------+
|      |Instance |Module                    |Cells |
+------+---------+--------------------------+------+
|1     |top      |                          |   349|
|2     |  u5     |compare__parameterized0   |    50|
|3     |  u6     |compare__parameterized0_0 |    51|
|4     |  u1     |compare__parameterized0_1 |    11|
|5     |  u2     |compare__parameterized0_2 |    50|
|6     |  u3     |compare__parameterized0_3 |    50|
|7     |  u4     |compare__parameterized0_4 |    50|
+------+---------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1128.133 ; gain = 483.434
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1473.613 ; gain = 734.527
# write_checkpoint classify.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file classify_utilization_synth.rpt -pb classify_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1477.637 ; gain = 2.012
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 18:44:11 2016...
