vhdl xil_defaultlib  \
"../../../bd/i2c_interface/ip/i2c_interface_microblaze_0_0/sim/i2c_interface_microblaze_0_0.vhd" \
"../../../bd/i2c_interface/ip/i2c_interface_axi_uartlite_0_0/sim/i2c_interface_axi_uartlite_0_0.vhd" \
"../../../bd/i2c_interface/ip/i2c_interface_axi_gpio_0_0/sim/i2c_interface_axi_gpio_0_0.vhd" \
"../../../bd/i2c_interface/ip/i2c_interface_dlmb_v10_0/sim/i2c_interface_dlmb_v10_0.vhd" \
"../../../bd/i2c_interface/ip/i2c_interface_ilmb_v10_0/sim/i2c_interface_ilmb_v10_0.vhd" \
"../../../bd/i2c_interface/ip/i2c_interface_dlmb_bram_if_cntlr_0/sim/i2c_interface_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/i2c_interface/ip/i2c_interface_ilmb_bram_if_cntlr_0/sim/i2c_interface_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/i2c_interface/ip/i2c_interface_microblaze_0_axi_intc_0/sim/i2c_interface_microblaze_0_axi_intc_0.vhd" \
"../../../bd/i2c_interface/ip/i2c_interface_mdm_1_0/sim/i2c_interface_mdm_1_0.vhd" \
"../../../bd/i2c_interface/ip/i2c_interface_rst_clk_wiz_1_100M_0/sim/i2c_interface_rst_clk_wiz_1_100M_0.vhd" \

nosort
