{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493240515352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493240515356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 18:01:55 2017 " "Processing started: Wed Apr 26 18:01:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493240515356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493240515356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1d -c ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex1d -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493240515357 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493240515794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex1-Structure " "Found design unit 1: ex1-Structure" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516281 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex1 " "Found entity 1: ex1" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493240516281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q1-Behavior " "Found design unit 1: Q1-Behavior" {  } { { "Q1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516291 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q1 " "Found entity 1: Q1" {  } { { "Q1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493240516291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q2-Behavior " "Found design unit 1: Q2-Behavior" {  } { { "Q2.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q2 " "Found entity 1: Q2" {  } { { "Q2.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493240516301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q3-Behavior " "Found design unit 1: Q3-Behavior" {  } { { "Q3.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q3 " "Found entity 1: Q3" {  } { { "Q3.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493240516308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q4-Behavior " "Found design unit 1: Q4-Behavior" {  } { { "Q4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516316 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q4 " "Found entity 1: Q4" {  } { { "Q4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493240516316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q5-Behavior " "Found design unit 1: Q5-Behavior" {  } { { "Q5.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516323 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q5 " "Found entity 1: Q5" {  } { { "Q5.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493240516323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q6-Behavior " "Found design unit 1: Q6-Behavior" {  } { { "Q6.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516334 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q6 " "Found entity 1: Q6" {  } { { "Q6.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493240516334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493240516334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex1 " "Elaborating entity \"ex1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493240516435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q1 Q1:comp1 " "Elaborating entity \"Q1\" for hierarchy \"Q1:comp1\"" {  } { { "ex1.vhd" "comp1" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493240516471 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp Q1.vhd(14) " "VHDL Process Statement warning at Q1.vhd(14): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "Q1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q1.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1493240516475 "|ex1|Q1:comp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q2 Q2:comp2 " "Elaborating entity \"Q2\" for hierarchy \"Q2:comp2\"" {  } { { "ex1.vhd" "comp2" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493240516477 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp Q2.vhd(15) " "VHDL Process Statement warning at Q2.vhd(15): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "Q2.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q2.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1493240516480 "|ex1|Q2:comp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp Q2.vhd(20) " "Inferred latch for \"temp\" at Q2.vhd(20)" {  } { { "Q2.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493240516480 "|ex1|Q2:comp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q3 Q3:comp3 " "Elaborating entity \"Q3\" for hierarchy \"Q3:comp3\"" {  } { { "ex1.vhd" "comp3" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493240516481 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q3 Q3.vhd(14) " "VHDL Process Statement warning at Q3.vhd(14): inferring latch(es) for signal or variable \"Q3\", which holds its previous value in one or more paths through the process" {  } { { "Q3.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q3.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1493240516484 "|ex1|Q3:comp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3 Q3.vhd(14) " "Inferred latch for \"Q3\" at Q3.vhd(14)" {  } { { "Q3.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q3.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493240516484 "|ex1|Q3:comp3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q4 Q4:comp4 " "Elaborating entity \"Q4\" for hierarchy \"Q4:comp4\"" {  } { { "ex1.vhd" "comp4" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493240516485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q5 Q5:comp5 " "Elaborating entity \"Q5\" for hierarchy \"Q5:comp5\"" {  } { { "ex1.vhd" "comp5" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493240516489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q6 Q6:comp6 " "Elaborating entity \"Q6\" for hierarchy \"Q6:comp6\"" {  } { { "ex1.vhd" "comp6" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493240516494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Q2:comp2\|temp " "Latch Q2:comp2\|temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Ports D and ENA on the latch are fed by the same signal A" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493240516958 ""}  } { { "Q2.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q2.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493240516958 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Q5.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q5.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493240516960 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493240516960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493240517245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493240517245 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n " "No output dependent on input pin \"n\"" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493240517362 "|ex1|n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493240517362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493240517363 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493240517363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493240517363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493240517363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493240517406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 18:01:57 2017 " "Processing ended: Wed Apr 26 18:01:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493240517406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493240517406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493240517406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493240517406 ""}
