/*
 * Automatically generated file; DO NOT EDIT.
 * aithinker_dev_sdk Platform Configuration
 */
#define CONFIG_SPI_MOSI_PORT AIIO_GPIO_A
#define CONFIG_SPI_MISO_PIN7 1
#define CONFIG_SPI_MISO_PIN AIIO_GPIO_NUM_7
#define CONFIG_LOG_BAUDRATE_921600 1
#define CONFIG_DEVELOPMENT_KIT_TEST 1
#define CONFIG_lib1 1
#define CONFIG_SPI_CS_PORTA 1
#define CONFIG_SPI_MOSI_PIN6 1
#define CONFIG_3rdparty 1
#define CONFIG_LOG_UART 0
#define CONFIG_AIIO_LOG_UART0 1
#define CONFIG_cloud 1
#define CONFIG_RF_TEST 1
#define CONFIG_factory 1
#define CONFIG_SPI_MOSI_PIN AIIO_GPIO_NUM_6
#define CONFIG_LOG_DEFAULT_LEVEL 4
#define CONFIG_lib2 1
#define CONFIG_LOG_DEFAULT_LEVEL_DEBUG 1
#define CONFIG_SPI_CLK_PIN5 1
#define CONFIG_SPI_CS_PORT AIIO_GPIO_A
#define CONFIG_RELIABILITY_TEST 1
#define CONFIG_SPI_CLK_PIN AIIO_GPIO_NUM_5
#define CONFIG_SPI_MISO_PORT AIIO_GPIO_A
#define CONFIG_LOG_COLORS 1
#define CONFIG_LOG_SET_LEVEL 1
#define CONFIG_GPIO_TEST 1
#define CONFIG_SPI_CS_PIN AIIO_GPIO_NUM_10
#define CONFIG_SPI_MOSI_PORTA 1
#define CONFIG_AIIO_MAIN_STACK 4096
#define CONFIG_SPI_MISO_PORTA 1
#define CONFIG_SPI_CLK_PORTA 1
#define CONFIG_chip_common 1
#define CONFIG_LOG_BAUDRATE 921600
#define CONFIG_sensor 1
#define CONFIG_at_cmd 1
#define CONFIG_net_connect 1
#define CONFIG_SPI_CLK_PORT AIIO_GPIO_A
#define CONFIG_SPI_CS_PIN10 1
#define CONFIG_heap_check 1
#define CONFIG_chip 1
