Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: fsm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fsm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fsm"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : fsm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../src"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Proyecto\src\fsm.vhd" into library work
Parsing entity <fsm>.
Parsing architecture <fsm_behavioral> of entity <fsm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <fsm> (architecture <fsm_behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Proyecto\src\fsm.vhd" Line 260. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fsm>.
    Related source file is "C:\Proyecto\src\fsm.vhd".
    Found 3-bit register for signal <estado_actual>.
    Found 12-bit register for signal <addr_rx>.
    Found 9-bit register for signal <addr_pilot>.
    Found 32-bit register for signal <data_hest>.
    Found 12-bit register for signal <addr_hest>.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <wre_hest>.
    Found 12-bit register for signal <dir_escritura_hest>.
    Found 5-bit register for signal <ind>.
    Found 13-bit register for signal <piloto_inf_re>.
    Found 13-bit register for signal <piloto_inf_im>.
    Found 13-bit register for signal <piloto_sup_re>.
    Found 13-bit register for signal <piloto_sup_im>.
    Found 11-bit register for signal <piloto_inf_re1>.
    Found 11-bit register for signal <piloto_inf_im1>.
    Found 11-bit register for signal <piloto_sup_re1>.
    Found 11-bit register for signal <piloto_sup_im1>.
    Found finite state machine <FSM_0> for signal <estado_actual>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | reposo                                         |
    | Power Up State     | reposo                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <dir_escritura_hest[11]_GND_5_o_add_47_OUT> created at line 177.
    Found 12-bit adder for signal <addr_rx_aux[11]_GND_5_o_add_59_OUT> created at line 198.
    Found 9-bit adder for signal <addr_pilot_aux[8]_GND_5_o_add_60_OUT> created at line 199.
    Found 16-bit adder for signal <GND_5_o_ind[4]_add_65_OUT> created at line 218.
    Found 16-bit adder for signal <GND_5_o_ind[4]_add_69_OUT> created at line 219.
    Found 5-bit adder for signal <ind[4]_GND_5_o_add_70_OUT> created at line 221.
    Found 12-bit adder for signal <dir_escritura_hest[11]_ind[4]_add_71_OUT> created at line 228.
    Found 12-bit adder for signal <dir_escritura_hest[11]_GND_5_o_add_75_OUT> created at line 244.
    Found 5-bit subtractor for signal <GND_5_o_ind[4]_sub_63_OUT<4:0>> created at line 218.
    Found 10x3-bit multiplier for signal <data_rx[19]_GND_5_o_MuLt_36_OUT> created at line 155.
    Found 10x3-bit multiplier for signal <data_rx[9]_GND_5_o_MuLt_37_OUT> created at line 156.
    Found 10x3-bit multiplier for signal <data_rx[19]_PWR_5_o_MuLt_40_OUT> created at line 160.
    Found 10x3-bit multiplier for signal <data_rx[9]_PWR_5_o_MuLt_41_OUT> created at line 161.
    Found 10x5-bit multiplier for signal <data_rx[19]_GND_5_o_MuLt_48_OUT> created at line 186.
    Found 10x5-bit multiplier for signal <data_rx[9]_GND_5_o_MuLt_49_OUT> created at line 187.
    Found 10x5-bit multiplier for signal <data_rx[19]_PWR_5_o_MuLt_52_OUT> created at line 191.
    Found 10x5-bit multiplier for signal <data_rx[9]_PWR_5_o_MuLt_53_OUT> created at line 192.
    Found 5x11-bit multiplier for signal <n0178> created at line 218.
    Found 5x11-bit multiplier for signal <n0179> created at line 218.
    Found 5x11-bit multiplier for signal <n0181> created at line 219.
    Found 5x11-bit multiplier for signal <n0182> created at line 219.
    Found 5-bit comparator greater for signal <ind[4]_GND_5_o_LessThan_73_o> created at line 231
    Found 12-bit comparator greater for signal <addr_rx_aux[11]_GND_5_o_LessThan_77_o> created at line 246
    Summary:
	inferred  10 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred 180 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 10
 10x3-bit multiplier                                   : 2
 10x5-bit multiplier                                   : 4
 11x5-bit multiplier                                   : 4
# Adders/Subtractors                                   : 9
 12-bit adder                                          : 4
 16-bit adder                                          : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 2
 11-bit register                                       : 4
 12-bit register                                       : 3
 13-bit register                                       : 4
 32-bit register                                       : 1
 5-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 2
 12-bit comparator greater                             : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 17
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <piloto_inf_re_0> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_inf_re_1> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_inf_im_0> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_inf_im_1> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_sup_re_0> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_sup_re_1> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_sup_im_0> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_sup_im_1> of sequential type is unconnected in block <fsm>.

Synthesizing (advanced) Unit <fsm>.
	Multiplier <Mmult_n0178> in block <fsm> and adder/subtractor <Madd_GND_5_o_ind[4]_add_65_OUT> in block <fsm> are combined into a MAC<Maddsub_n0178>.
	Multiplier <Mmult_n0181> in block <fsm> and adder/subtractor <Madd_GND_5_o_ind[4]_add_69_OUT> in block <fsm> are combined into a MAC<Maddsub_n0181>.
Unit <fsm> synthesized (advanced).
WARNING:Xst:2677 - Node <piloto_inf_re_0> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_inf_re_1> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_inf_im_0> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_inf_im_1> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_sup_re_0> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_sup_re_1> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_sup_im_0> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <piloto_sup_im_1> of sequential type is unconnected in block <fsm>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 2
 11x5-to-16-bit MAC                                    : 2
# Multipliers                                          : 8
 10x3-bit multiplier                                   : 2
 10x5-bit multiplier                                   : 4
 11x5-bit multiplier                                   : 2
# Adders/Subtractors                                   : 7
 12-bit adder                                          : 4
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 172
 Flip-Flops                                            : 172
# Comparators                                          : 2
 12-bit comparator greater                             : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 22
 12-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <estado_actual[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 reposo          | 000
 pilotoinferior1 | 001
 pilotoinferior2 | 010
 pilotosuperior1 | 011
 pilotosuperior2 | 100
 interpolacion   | 101
 interpolacion2  | 110
 actualizacion   | 111
-----------------------------
WARNING:Xst:1710 - FF/Latch <addr_rx_aux_0> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_rx_aux_1> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dir_escritura_hest_0> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dir_escritura_hest_1> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <fsm> ...
INFO:Xst:2261 - The FF/Latch <piloto_inf_re_11> in Unit <fsm> is equivalent to the following FF/Latch, which will be removed : <piloto_inf_re_12> 
INFO:Xst:2261 - The FF/Latch <piloto_inf_im_11> in Unit <fsm> is equivalent to the following FF/Latch, which will be removed : <piloto_inf_im_12> 
INFO:Xst:2261 - The FF/Latch <piloto_sup_re1_9> in Unit <fsm> is equivalent to the following FF/Latch, which will be removed : <piloto_sup_re1_10> 
INFO:Xst:2261 - The FF/Latch <piloto_sup_im1_9> in Unit <fsm> is equivalent to the following FF/Latch, which will be removed : <piloto_sup_im1_10> 
INFO:Xst:2261 - The FF/Latch <addr_rx_aux_2> in Unit <fsm> is equivalent to the following FF/Latch, which will be removed : <addr_pilot_aux_0> 
INFO:Xst:2261 - The FF/Latch <piloto_sup_re_11> in Unit <fsm> is equivalent to the following FF/Latch, which will be removed : <piloto_sup_re_12> 
INFO:Xst:2261 - The FF/Latch <piloto_sup_im_11> in Unit <fsm> is equivalent to the following FF/Latch, which will be removed : <piloto_sup_im_12> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fsm, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 142
 Flip-Flops                                            : 142

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fsm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 658
#      GND                         : 1
#      INV                         : 41
#      LUT1                        : 16
#      LUT2                        : 83
#      LUT3                        : 48
#      LUT4                        : 35
#      LUT5                        : 73
#      LUT6                        : 41
#      MUXCY                       : 153
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 164
# FlipFlops/Latches                : 142
#      FDC                         : 3
#      FDE                         : 139
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 90
#      IBUF                        : 23
#      OBUF                        : 67
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             142  out of  11440     1%  
 Number of Slice LUTs:                  337  out of   5720     5%  
    Number used as Logic:               337  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    378
   Number with an unused Flip Flop:     236  out of    378    62%  
   Number with an unused LUT:            41  out of    378    10%  
   Number of fully used LUT-FF pairs:   101  out of    378    26%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          91
 Number of bonded IOBs:                  91  out of    200    45%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 146   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.552ns (Maximum Frequency: 86.565MHz)
   Minimum input arrival time before clock: 7.773ns
   Maximum output required time after clock: 4.618ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.552ns (frequency: 86.565MHz)
  Total number of paths / destination ports: 5555 / 354
-------------------------------------------------------------------------
Delay:               11.552ns (Levels of Logic = 2)
  Source:            Mmult_n0182 (DSP)
  Destination:       data_hest_aux_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mmult_n0182 to data_hest_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->PCOUT47    1   7.897   0.000  Mmult_n0182 (Mmult_n0182_PCOUT_to_Maddsub_n0181_PCIN_47)
     DSP48A1:PCIN47->P15    1   2.645   0.682  Maddsub_n0181 (GND_5_o_ind[4]_add_69_OUT<15>)
     LUT5:I4->O            1   0.254   0.000  Mmux_p_data_hest_aux71 (p_data_hest_aux<15>)
     FDE:D                     0.074          data_hest_aux_15
    ----------------------------------------
    Total                     11.552ns (10.870ns logic, 0.682ns route)
                                       (94.1% logic, 5.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 26181 / 221
-------------------------------------------------------------------------
Offset:              7.773ns (Levels of Logic = 12)
  Source:            data_rx<7> (PAD)
  Destination:       data_hest_aux_14 (FF)
  Destination Clock: clk rising

  Data Path: data_rx<7> to data_hest_aux_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.328   1.690  data_rx_7_IBUF (Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd1_lut<9>)
     LUT6:I0->O            1   0.254   1.137  Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd1_xor<9>11 (Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd_91)
     LUT6:I0->O            1   0.254   0.000  Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd2_lut<9> (Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd2_lut<9>)
     MUXCY:S->O            1   0.215   0.000  Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd2_cy<9> (Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd2_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd2_cy<10> (Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd2_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd2_cy<11> (Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd2_cy<11>)
     XORCY:CI->O           1   0.206   0.790  Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd2_xor<12> (Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd_121)
     LUT2:I0->O            1   0.250   0.000  Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd3_lut<12> (Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd3_lut<12>)
     MUXCY:S->O            1   0.215   0.000  Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd3_cy<12> (Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd3_cy<12>)
     MUXCY:CI->O           0   0.023   0.000  Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd3_cy<13> (Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd3_cy<13>)
     XORCY:CI->O           2   0.206   0.834  Mmult_data_rx[9]_PWR_5_o_MuLt_53_OUT_Madd3_xor<14> (data_rx[9]_PWR_5_o_MuLt_53_OUT<14>)
     LUT5:I3->O            1   0.250   0.000  Mmux_p_data_hest_aux71 (p_data_hest_aux<15>)
     FDE:D                     0.074          data_hest_aux_15
    ----------------------------------------
    Total                      7.773ns (3.322ns logic, 4.451ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Offset:              4.618ns (Levels of Logic = 1)
  Source:            addr_rx_aux_2 (FF)
  Destination:       addr_rx<2> (PAD)
  Source Clock:      clk rising

  Data Path: addr_rx_aux_2 to addr_rx<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.525   1.181  addr_rx_aux_2 (addr_rx_aux_2)
     OBUF:I->O                 2.912          addr_rx_2_OBUF (addr_rx<2>)
    ----------------------------------------
    Total                      4.618ns (3.437ns logic, 1.181ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.552|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.52 secs
 
--> 

Total memory usage is 189060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    8 (   0 filtered)

