INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:01:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 buffer6/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer6/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.928ns (16.864%)  route 4.575ns (83.136%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=853, unset)          0.508     0.508    buffer6/clk
                         FDRE                                         r  buffer6/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer6/dataReg_reg[3]/Q
                         net (fo=5, unplaced)         0.416     1.150    buffer6/control/Memory_reg[0][5][3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.269 r  buffer6/control/Memory[3][3]_i_1/O
                         net (fo=14, unplaced)        0.428     1.697    buffer6/control/dataReg_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.740 r  buffer6/control/result0_carry_i_8/O
                         net (fo=4, unplaced)         0.268     2.008    buffer6/control/result0_carry_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.051 r  buffer6/control/result0_carry_i_1__0/O
                         net (fo=1, unplaced)         0.248     2.299    cmpi0/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     2.495 r  cmpi0/result0_carry/CO[3]
                         net (fo=39, unplaced)        0.664     3.159    fork16/control/generateBlocks[3].regblock/outputValid_i_3_1[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     3.202 r  fork16/control/generateBlocks[3].regblock/fullReg_i_5__3/O
                         net (fo=7, unplaced)         0.279     3.481    control_merge0/tehb/control/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.524 r  control_merge0/tehb/control/start_ready_INST_0_i_7/O
                         net (fo=7, unplaced)         0.412     3.936    control_merge0/tehb/control/start_valid_1
                         LUT6 (Prop_lut6_I1_O)        0.043     3.979 f  control_merge0/tehb/control/transmitValue_i_4__4/O
                         net (fo=3, unplaced)         0.723     4.702    fork15/control/generateBlocks[1].regblock/transmitValue_reg_7
                         LUT6 (Prop_lut6_I1_O)        0.043     4.745 f  fork15/control/generateBlocks[1].regblock/transmitValue_i_3__3/O
                         net (fo=4, unplaced)         0.246     4.991    buffer16/control/fullReg_i_2__0_1
                         LUT6 (Prop_lut6_I3_O)        0.043     5.034 r  buffer16/control/fullReg_i_6/O
                         net (fo=1, unplaced)         0.334     5.368    fork10/control/generateBlocks[1].regblock/fullReg_reg
                         LUT6 (Prop_lut6_I1_O)        0.043     5.411 f  fork10/control/generateBlocks[1].regblock/fullReg_i_2__0/O
                         net (fo=7, unplaced)         0.279     5.690    fork4/control/generateBlocks[0].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I5_O)        0.043     5.733 r  fork4/control/generateBlocks[0].regblock/dataReg[5]_i_1__1/O
                         net (fo=6, unplaced)         0.278     6.011    buffer6/E[0]
                         FDRE                                         r  buffer6/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=853, unset)          0.483    11.683    buffer6/clk
                         FDRE                                         r  buffer6/dataReg_reg[0]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.455    buffer6/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  5.444    




