
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001299                       # Number of seconds simulated
sim_ticks                                  1298792500                       # Number of ticks simulated
final_tick                                 1298792500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 183874                       # Simulator instruction rate (inst/s)
host_op_rate                                   185320                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               58138948                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646680                       # Number of bytes of host memory used
host_seconds                                    22.34                       # Real time elapsed on the host
sim_insts                                     4107636                       # Number of instructions simulated
sim_ops                                       4139955                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           38784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          875840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             914624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       415616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          415616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            13685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6494                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6494                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           29861583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          674349444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             704211027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      29861583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29861583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       320001848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            320001848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       320001848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          29861583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         674349444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024212875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       14292                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6494                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6494                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 320768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  593920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  205824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  914688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               415616                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   9280                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3261                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               70                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1298790000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14292                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6494                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    547.250262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   373.883432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.369944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          147     15.39%     15.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          143     14.97%     30.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          107     11.20%     41.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           72      7.54%     49.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           52      5.45%     54.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           75      7.85%     62.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           58      6.07%     68.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      3.35%     71.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          269     28.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          955                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.057592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.070061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     89.090503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            185     96.86%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      1.57%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.52%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           191                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.837696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.804397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              115     60.21%     60.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.09%     62.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               61     31.94%     94.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      5.24%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           191                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     39732500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               133707500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   25060000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7927.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26677.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       246.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    704.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    320.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4336                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2925                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      62483.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3583440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1955250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19663800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                8424000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             84420960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            475218405                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            358808250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              952074105                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            736.456277                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    593088000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      43160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     656543250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3379320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1843875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                18197400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               12312000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             84420960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            782059095                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             89649750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              991862400                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.233650                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    144652250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      43160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1105157750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  290934                       # Number of BP lookups
system.cpu.branchPred.condPredicted            288749                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5505                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               285842                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  285088                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.736218                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     726                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                          2597586                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              19047                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4239651                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      290934                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             285814                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2534589                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   11071                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  448                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           108                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          424                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1143726                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   348                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2560151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.669997                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.240284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   562406     21.97%     21.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   843758     32.96%     54.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30275      1.18%     56.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1123712     43.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2560151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.112002                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.632150                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    83212                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                672099                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1722022                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 77584                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   5234                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  839                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   322                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                4209333                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 23485                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   5234                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   149804                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  335007                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7833                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1726026                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                336247                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4187965                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  7440                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 37146                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     37                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 255427                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5500931                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20690637                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          6950160                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5444742                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    56189                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 99                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             98                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    193240                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1086015                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               58151                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               293                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               96                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4179884                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 226                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4169517                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4125                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           40155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       122852                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2560151                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.628622                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.328899                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              781229     30.51%     30.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              447686     17.49%     48.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              393022     15.35%     63.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              817072     31.91%     95.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              121139      4.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2560151                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   88896     12.81%     12.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  22381      3.23%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 557460     80.36%     96.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 24997      3.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2235516     53.62%     53.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               794775     19.06%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1081747     25.94%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               57476      1.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4169517                       # Type of FU issued
system.cpu.iq.rate                           1.605151                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      693734                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.166382                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11596968                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4220255                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4151404                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  76                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4863203                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      48                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              103                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        17932                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1105                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2674                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   5234                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1030                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10628                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4180127                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1086015                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                58151                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 96                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10607                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4319                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          940                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 5259                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4156285                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1073403                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13232                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            17                       # number of nop insts executed
system.cpu.iew.exec_refs                      1130705                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   281256                       # Number of branches executed
system.cpu.iew.exec_stores                      57302                       # Number of stores executed
system.cpu.iew.exec_rate                     1.600057                       # Inst execution rate
system.cpu.iew.wb_sent                        4151538                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4151432                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3027873                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3985348                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.598188                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.759751                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           26710                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              5204                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2554446                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.620686                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.439141                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1188093     46.51%     46.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       594903     23.29%     69.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       244952      9.59%     79.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       162338      6.36%     85.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        20283      0.79%     86.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        80315      3.14%     89.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         8458      0.33%     90.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6153      0.24%     90.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       248951      9.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2554446                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4107636                       # Number of instructions committed
system.cpu.commit.committedOps                4139955                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1125129                       # Number of memory references committed
system.cpu.commit.loads                       1068083                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                     280716                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3859707                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2220178     53.63%     53.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          794645     19.19%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1068083     25.80%     98.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          57046      1.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4139955                       # Class of committed instruction
system.cpu.commit.bw_lim_events                248951                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6471977                       # The number of ROB reads
system.cpu.rob.rob_writes                     8339041                       # The number of ROB writes
system.cpu.timesIdled                             452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           37435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4107636                       # Number of Instructions Simulated
system.cpu.committedOps                       4139955                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.632380                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.632380                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.581328                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.581328                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  6879211                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3798527                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  15674803                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1657766                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1127450                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements             12661                       # number of replacements
system.cpu.dcache.tags.tagsinuse           988.327400                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1074771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             13685                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.536427                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          83917750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   988.327400                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.965163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          741                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2273947                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2273947                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1046724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1046724                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        27945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          27945                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1074669                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1074669                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1074671                       # number of overall hits
system.cpu.dcache.overall_hits::total         1074671                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        26406                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26406                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        28950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28950                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        55356                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          55356                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        55356                       # number of overall misses
system.cpu.dcache.overall_misses::total         55356                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    711446000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    711446000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1402279243                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1402279243                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       234000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       234000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2113725243                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2113725243                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2113725243                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2113725243                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1073130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1073130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        56895                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56895                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1130025                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1130025                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1130027                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1130027                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.024607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024607                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.508832                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.508832                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.048987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.048986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048986                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26942.588806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26942.588806                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48437.970397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48437.970397                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38184.212064                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38184.212064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38184.212064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38184.212064                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       239625                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2643                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.142857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.664018                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         6494                       # number of writebacks
system.cpu.dcache.writebacks::total              6494                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        19249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19249                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        22426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22426                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        41675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        41675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        41675                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        41675                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         7157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7157                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         6524                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6524                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        13681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        13681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        13681                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    172832000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    172832000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    238195747                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    238195747                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       219000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       219000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    411027747                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    411027747                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    411027747                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    411027747                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006669                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006669                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.114667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.114667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012107                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012107                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012107                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012107                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24148.665642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24148.665642                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 36510.690834                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36510.690834                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        54750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30043.691762                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30043.691762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30043.691762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30043.691762                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               220                       # number of replacements
system.cpu.icache.tags.tagsinuse           333.493033                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1142974                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               606                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1886.095710                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   333.493033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.651354                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.651354                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          295                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2288046                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2288046                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1142974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1142974                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1142974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1142974                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1142974                       # number of overall hits
system.cpu.icache.overall_hits::total         1142974                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          746                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           746                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          746                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            746                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          746                       # number of overall misses
system.cpu.icache.overall_misses::total           746                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     40716739                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40716739                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     40716739                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40716739                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     40716739                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40716739                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1143720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1143720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1143720                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1143720                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1143720                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1143720                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000652                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000652                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000652                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000652                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000652                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54580.079088                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54580.079088                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54580.079088                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54580.079088                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54580.079088                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54580.079088                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11897                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               156                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    76.262821                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          139                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          139                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          607                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          607                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          607                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          607                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          607                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     33855241                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33855241                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     33855241                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33855241                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     33855241                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33855241                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000531                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000531                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000531                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000531                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000531                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000531                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55774.696870                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55774.696870                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55774.696870                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55774.696870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55774.696870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55774.696870                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7767                       # Transaction distribution
system.membus.trans_dist::ReadResp               7766                       # Transaction distribution
system.membus.trans_dist::Writeback              6494                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6525                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6525                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        33864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        38784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1291456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1330240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             20786                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   20786    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               20786                       # Request fanout histogram
system.membus.reqLayer0.occupancy            51011500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3223500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           69678750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
