
*** Running vivado
    with args -log system_processing_system7_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_processing_system7_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_processing_system7_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.551 ; gain = 66.996 ; free physical = 247 ; free virtual = 1340
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0' [/home/quantaser/Github_RP/RedPitaya/fpga/prj/classic/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/quantaser/Github_RP/RedPitaya/fpga/prj/classic/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/quantaser/Github_RP/RedPitaya/fpga/prj/classic/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0' (5#1) [/home/quantaser/Github_RP/RedPitaya/fpga/prj/classic/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.051 ; gain = 106.496 ; free physical = 253 ; free virtual = 1348
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.051 ; gain = 106.496 ; free physical = 254 ; free virtual = 1349
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1454.027 ; gain = 0.000 ; free physical = 92 ; free virtual = 1095
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1454.027 ; gain = 349.473 ; free physical = 171 ; free virtual = 1175
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1454.027 ; gain = 349.473 ; free physical = 171 ; free virtual = 1175
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1454.027 ; gain = 349.473 ; free physical = 173 ; free virtual = 1176
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1454.027 ; gain = 349.473 ; free physical = 164 ; free virtual = 1168
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1454.027 ; gain = 349.473 ; free physical = 154 ; free virtual = 1158
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 1661.027 ; gain = 556.473 ; free physical = 96 ; free virtual = 884
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 1681.035 ; gain = 576.480 ; free physical = 83 ; free virtual = 872
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1689.043 ; gain = 584.488 ; free physical = 101 ; free virtual = 872
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1689.043 ; gain = 584.488 ; free physical = 100 ; free virtual = 871
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1689.043 ; gain = 584.488 ; free physical = 100 ; free virtual = 872
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1689.043 ; gain = 584.488 ; free physical = 100 ; free virtual = 872
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1689.043 ; gain = 584.488 ; free physical = 100 ; free virtual = 872
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1689.043 ; gain = 584.488 ; free physical = 100 ; free virtual = 872
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1689.043 ; gain = 584.488 ; free physical = 100 ; free virtual = 872

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     4|
|3     |LUT1  |    72|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1689.043 ; gain = 584.488 ; free physical = 100 ; free virtual = 872
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:57 . Memory (MB): peak = 1691.043 ; gain = 599.074 ; free physical = 265 ; free virtual = 1042
