// Seed: 1727773927
module module_0 (
    output wor id_0
);
  always $signed(91);
  ;
  wire id_2;
  assign id_2 = id_2;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output wor id_2,
    output supply0 id_3,
    input wire id_4,
    input tri0 id_5,
    input tri id_6,
    output logic id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri id_10,
    input wor id_11
);
  always if (1 - 1) id_7 <= -1;
  logic id_13;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
