// Seed: 884573149
module module_0 (
    input wor id_0,
    input uwire id_1,
    output tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri id_5,
    output logic id_6,
    output supply1 id_7
);
  wire id_9;
  wire id_10;
  always @(posedge id_9) begin
    id_11(id_5, id_0);
    foreach (id_12[1]) begin
      id_6 <= 1;
    end
  end
endmodule
module module_1 (
    input supply0 id_0
    , id_7,
    output logic id_1,
    output tri id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri0 id_5
);
  always @(posedge 1) id_1 = #1 1;
  module_0(
      id_0, id_5, id_3, id_0, id_3, id_0, id_1, id_3
  );
endmodule
