<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>HPIO/HRIO XIPHY - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon.svg">
        <link rel="shortcut icon" href="../../favicon.png">
        <link rel="stylesheet" href="../../css/variables.css">
        <link rel="stylesheet" href="../../css/general.css">
        <link rel="stylesheet" href="../../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="hpiohrio-xiphy"><a class="header" href="#hpiohrio-xiphy">HPIO/HRIO XIPHY</a></h1>
<h2 id="tile-xiphy"><a class="header" href="#tile-xiphy">Tile XIPHY</a></h2>
<p>Cells: 60</p>
<h3 id="bel-bufce_row_cmt0"><a class="header" href="#bel-bufce_row_cmt0">Bel BUFCE_ROW_CMT0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.0</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.1</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt1"><a class="header" href="#bel-bufce_row_cmt1">Bel BUFCE_ROW_CMT1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.0</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.1</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt2"><a class="header" href="#bel-bufce_row_cmt2">Bel BUFCE_ROW_CMT2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.0</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.1</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt3"><a class="header" href="#bel-bufce_row_cmt3">Bel BUFCE_ROW_CMT3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.7</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.8</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt4"><a class="header" href="#bel-bufce_row_cmt4">Bel BUFCE_ROW_CMT4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.7</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.8</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt5"><a class="header" href="#bel-bufce_row_cmt5">Bel BUFCE_ROW_CMT5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.7</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.8</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt6"><a class="header" href="#bel-bufce_row_cmt6">Bel BUFCE_ROW_CMT6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.0</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.1</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt7"><a class="header" href="#bel-bufce_row_cmt7">Bel BUFCE_ROW_CMT7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.0</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.1</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt8"><a class="header" href="#bel-bufce_row_cmt8">Bel BUFCE_ROW_CMT8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.0</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.1</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt9"><a class="header" href="#bel-bufce_row_cmt9">Bel BUFCE_ROW_CMT9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.7</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.8</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt10"><a class="header" href="#bel-bufce_row_cmt10">Bel BUFCE_ROW_CMT10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.7</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.8</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt11"><a class="header" href="#bel-bufce_row_cmt11">Bel BUFCE_ROW_CMT11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.7</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.8</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt12"><a class="header" href="#bel-bufce_row_cmt12">Bel BUFCE_ROW_CMT12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.0</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.1</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt13"><a class="header" href="#bel-bufce_row_cmt13">Bel BUFCE_ROW_CMT13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.0</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.1</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt14"><a class="header" href="#bel-bufce_row_cmt14">Bel BUFCE_ROW_CMT14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.0</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.1</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt15"><a class="header" href="#bel-bufce_row_cmt15">Bel BUFCE_ROW_CMT15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.7</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.8</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt16"><a class="header" href="#bel-bufce_row_cmt16">Bel BUFCE_ROW_CMT16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.7</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.8</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt17"><a class="header" href="#bel-bufce_row_cmt17">Bel BUFCE_ROW_CMT17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.7</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.8</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt18"><a class="header" href="#bel-bufce_row_cmt18">Bel BUFCE_ROW_CMT18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.0</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.1</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt19"><a class="header" href="#bel-bufce_row_cmt19">Bel BUFCE_ROW_CMT19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.0</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.1</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt20"><a class="header" href="#bel-bufce_row_cmt20">Bel BUFCE_ROW_CMT20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.0</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.1</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt21"><a class="header" href="#bel-bufce_row_cmt21">Bel BUFCE_ROW_CMT21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.7</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.8</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt22"><a class="header" href="#bel-bufce_row_cmt22">Bel BUFCE_ROW_CMT22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.7</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.8</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt23"><a class="header" href="#bel-bufce_row_cmt23">Bel BUFCE_ROW_CMT23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFCE_ROW_CMT23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.7</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.8</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt0"><a class="header" href="#bel-gclk_test_buf_cmt0">Bel GCLK_TEST_BUF_CMT0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt1"><a class="header" href="#bel-gclk_test_buf_cmt1">Bel GCLK_TEST_BUF_CMT1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt2"><a class="header" href="#bel-gclk_test_buf_cmt2">Bel GCLK_TEST_BUF_CMT2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt3"><a class="header" href="#bel-gclk_test_buf_cmt3">Bel GCLK_TEST_BUF_CMT3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt4"><a class="header" href="#bel-gclk_test_buf_cmt4">Bel GCLK_TEST_BUF_CMT4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt5"><a class="header" href="#bel-gclk_test_buf_cmt5">Bel GCLK_TEST_BUF_CMT5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt6"><a class="header" href="#bel-gclk_test_buf_cmt6">Bel GCLK_TEST_BUF_CMT6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt7"><a class="header" href="#bel-gclk_test_buf_cmt7">Bel GCLK_TEST_BUF_CMT7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt8"><a class="header" href="#bel-gclk_test_buf_cmt8">Bel GCLK_TEST_BUF_CMT8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt9"><a class="header" href="#bel-gclk_test_buf_cmt9">Bel GCLK_TEST_BUF_CMT9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt10"><a class="header" href="#bel-gclk_test_buf_cmt10">Bel GCLK_TEST_BUF_CMT10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt11"><a class="header" href="#bel-gclk_test_buf_cmt11">Bel GCLK_TEST_BUF_CMT11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt12"><a class="header" href="#bel-gclk_test_buf_cmt12">Bel GCLK_TEST_BUF_CMT12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt13"><a class="header" href="#bel-gclk_test_buf_cmt13">Bel GCLK_TEST_BUF_CMT13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt14"><a class="header" href="#bel-gclk_test_buf_cmt14">Bel GCLK_TEST_BUF_CMT14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt15"><a class="header" href="#bel-gclk_test_buf_cmt15">Bel GCLK_TEST_BUF_CMT15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt16"><a class="header" href="#bel-gclk_test_buf_cmt16">Bel GCLK_TEST_BUF_CMT16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt17"><a class="header" href="#bel-gclk_test_buf_cmt17">Bel GCLK_TEST_BUF_CMT17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt18"><a class="header" href="#bel-gclk_test_buf_cmt18">Bel GCLK_TEST_BUF_CMT18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt19"><a class="header" href="#bel-gclk_test_buf_cmt19">Bel GCLK_TEST_BUF_CMT19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt20"><a class="header" href="#bel-gclk_test_buf_cmt20">Bel GCLK_TEST_BUF_CMT20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt21"><a class="header" href="#bel-gclk_test_buf_cmt21">Bel GCLK_TEST_BUF_CMT21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt22"><a class="header" href="#bel-gclk_test_buf_cmt22">Bel GCLK_TEST_BUF_CMT22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt23"><a class="header" href="#bel-gclk_test_buf_cmt23">Bel GCLK_TEST_BUF_CMT23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel GCLK_TEST_BUF_CMT23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-bufgce0"><a class="header" href="#bel-bufgce0">Bel BUFGCE0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.24.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce1"><a class="header" href="#bel-bufgce1">Bel BUFGCE1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.25.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce2"><a class="header" href="#bel-bufgce2">Bel BUFGCE2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.26.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce3"><a class="header" href="#bel-bufgce3">Bel BUFGCE3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.27.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce4"><a class="header" href="#bel-bufgce4">Bel BUFGCE4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.28.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce5"><a class="header" href="#bel-bufgce5">Bel BUFGCE5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.29.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce6"><a class="header" href="#bel-bufgce6">Bel BUFGCE6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.30.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce7"><a class="header" href="#bel-bufgce7">Bel BUFGCE7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.31.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce8"><a class="header" href="#bel-bufgce8">Bel BUFGCE8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.32.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce9"><a class="header" href="#bel-bufgce9">Bel BUFGCE9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.33.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce10"><a class="header" href="#bel-bufgce10">Bel BUFGCE10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.34.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce11"><a class="header" href="#bel-bufgce11">Bel BUFGCE11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.35.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce12"><a class="header" href="#bel-bufgce12">Bel BUFGCE12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.36.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce13"><a class="header" href="#bel-bufgce13">Bel BUFGCE13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.37.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce14"><a class="header" href="#bel-bufgce14">Bel BUFGCE14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.38.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce15"><a class="header" href="#bel-bufgce15">Bel BUFGCE15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.39.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce16"><a class="header" href="#bel-bufgce16">Bel BUFGCE16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.40.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce17"><a class="header" href="#bel-bufgce17">Bel BUFGCE17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.41.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce18"><a class="header" href="#bel-bufgce18">Bel BUFGCE18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.42.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce19"><a class="header" href="#bel-bufgce19">Bel BUFGCE19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.43.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce20"><a class="header" href="#bel-bufgce20">Bel BUFGCE20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.44.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce21"><a class="header" href="#bel-bufgce21">Bel BUFGCE21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.45.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce22"><a class="header" href="#bel-bufgce22">Bel BUFGCE22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.46.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce23"><a class="header" href="#bel-bufgce23">Bel BUFGCE23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.47.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl0"><a class="header" href="#bel-bufgctrl0">Bel BUFGCTRL0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCTRL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.45.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl1"><a class="header" href="#bel-bufgctrl1">Bel BUFGCTRL1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCTRL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.46.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl2"><a class="header" href="#bel-bufgctrl2">Bel BUFGCTRL2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCTRL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.47.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl3"><a class="header" href="#bel-bufgctrl3">Bel BUFGCTRL3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCTRL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.17.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl4"><a class="header" href="#bel-bufgctrl4">Bel BUFGCTRL4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCTRL4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.18.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl5"><a class="header" href="#bel-bufgctrl5">Bel BUFGCTRL5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCTRL5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.19.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl6"><a class="header" href="#bel-bufgctrl6">Bel BUFGCTRL6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCTRL6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.20.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl7"><a class="header" href="#bel-bufgctrl7">Bel BUFGCTRL7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCTRL7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.21.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div0"><a class="header" href="#bel-bufgce_div0">Bel BUFGCE_DIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE_DIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div1"><a class="header" href="#bel-bufgce_div1">Bel BUFGCE_DIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE_DIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div2"><a class="header" href="#bel-bufgce_div2">Bel BUFGCE_DIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE_DIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div3"><a class="header" href="#bel-bufgce_div3">Bel BUFGCE_DIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BUFGCE_DIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-pll0"><a class="header" href="#bel-pll0">Bel PLL0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel PLL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>TCELL1:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL9:IMUX.BYP.0</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL9:IMUX.BYP.1</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL9:IMUX.BYP.2</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL9:IMUX.BYP.3</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL8:IMUX.BYP.0</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL8:IMUX.BYP.1</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL8:IMUX.BYP.2</td></tr>
<tr><td>DCLK_B</td><td>input</td><td>TCELL11:IMUX.CTRL.0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL11:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL13:IMUX.BYP.0</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL13:IMUX.BYP.1</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL11:IMUX.BYP.2</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL11:IMUX.BYP.3</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL10:IMUX.BYP.0</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL10:IMUX.BYP.1</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL10:IMUX.BYP.2</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL10:IMUX.BYP.3</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL13:IMUX.BYP.2</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL13:IMUX.BYP.3</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL12:IMUX.BYP.0</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL12:IMUX.BYP.1</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL12:IMUX.BYP.2</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL12:IMUX.BYP.3</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL11:IMUX.BYP.0</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL11:IMUX.BYP.1</td></tr>
<tr><td>DOUT0</td><td>output</td><td>TCELL12:OUT.0.TMIN</td></tr>
<tr><td>DOUT1</td><td>output</td><td>TCELL12:OUT.1.TMIN</td></tr>
<tr><td>DOUT10</td><td>output</td><td>TCELL10:OUT.2.TMIN</td></tr>
<tr><td>DOUT11</td><td>output</td><td>TCELL10:OUT.3.TMIN</td></tr>
<tr><td>DOUT12</td><td>output</td><td>TCELL9:OUT.0.TMIN</td></tr>
<tr><td>DOUT13</td><td>output</td><td>TCELL9:OUT.1.TMIN</td></tr>
<tr><td>DOUT14</td><td>output</td><td>TCELL9:OUT.2.TMIN</td></tr>
<tr><td>DOUT15</td><td>output</td><td>TCELL9:OUT.3.TMIN</td></tr>
<tr><td>DOUT2</td><td>output</td><td>TCELL12:OUT.2.TMIN</td></tr>
<tr><td>DOUT3</td><td>output</td><td>TCELL12:OUT.3.TMIN</td></tr>
<tr><td>DOUT4</td><td>output</td><td>TCELL11:OUT.0.TMIN</td></tr>
<tr><td>DOUT5</td><td>output</td><td>TCELL11:OUT.1.TMIN</td></tr>
<tr><td>DOUT6</td><td>output</td><td>TCELL11:OUT.2.TMIN</td></tr>
<tr><td>DOUT7</td><td>output</td><td>TCELL11:OUT.3.TMIN</td></tr>
<tr><td>DOUT8</td><td>output</td><td>TCELL10:OUT.0.TMIN</td></tr>
<tr><td>DOUT9</td><td>output</td><td>TCELL10:OUT.1.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL13:OUT.0.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL10:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL13:OUT.1.TMIN</td></tr>
<tr><td>PWRDWN</td><td>input</td><td>TCELL12:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL13:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANCLK_B</td><td>input</td><td>TCELL13:IMUX.CTRL.0</td></tr>
<tr><td>SCANENB</td><td>input</td><td>TCELL7:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANIN</td><td>input</td><td>TCELL8:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANMODEB</td><td>input</td><td>TCELL6:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL13:OUT.3.TMIN</td></tr>
<tr><td>TESTIN0</td><td>input</td><td>TCELL7:IMUX.BYP.0</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL7:IMUX.BYP.1</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL5:IMUX.BYP.2</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL5:IMUX.BYP.3</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL4:IMUX.BYP.0</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL4:IMUX.BYP.1</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL4:IMUX.BYP.2</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL4:IMUX.BYP.3</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL3:IMUX.BYP.0</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL3:IMUX.BYP.1</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL3:IMUX.BYP.2</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL3:IMUX.BYP.3</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL7:IMUX.BYP.2</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL2:IMUX.BYP.0</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL2:IMUX.BYP.1</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL2:IMUX.BYP.2</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL2:IMUX.BYP.3</td></tr>
<tr><td>TESTIN24</td><td>input</td><td>TCELL1:IMUX.BYP.0</td></tr>
<tr><td>TESTIN25</td><td>input</td><td>TCELL1:IMUX.BYP.1</td></tr>
<tr><td>TESTIN26</td><td>input</td><td>TCELL1:IMUX.BYP.2</td></tr>
<tr><td>TESTIN27</td><td>input</td><td>TCELL1:IMUX.BYP.3</td></tr>
<tr><td>TESTIN28</td><td>input</td><td>TCELL0:IMUX.BYP.0</td></tr>
<tr><td>TESTIN29</td><td>input</td><td>TCELL0:IMUX.BYP.1</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL7:IMUX.BYP.3</td></tr>
<tr><td>TESTIN30</td><td>input</td><td>TCELL0:IMUX.BYP.2</td></tr>
<tr><td>TESTIN31</td><td>input</td><td>TCELL0:IMUX.BYP.3</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL6:IMUX.BYP.0</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL6:IMUX.BYP.1</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL6:IMUX.BYP.2</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL6:IMUX.BYP.3</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL5:IMUX.BYP.0</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL5:IMUX.BYP.1</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>TCELL8:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>TCELL8:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT10</td><td>output</td><td>TCELL6:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT11</td><td>output</td><td>TCELL6:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT12</td><td>output</td><td>TCELL5:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT13</td><td>output</td><td>TCELL5:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT14</td><td>output</td><td>TCELL5:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT15</td><td>output</td><td>TCELL5:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT16</td><td>output</td><td>TCELL4:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT17</td><td>output</td><td>TCELL4:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT18</td><td>output</td><td>TCELL4:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT19</td><td>output</td><td>TCELL4:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>TCELL8:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT20</td><td>output</td><td>TCELL3:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT21</td><td>output</td><td>TCELL3:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT22</td><td>output</td><td>TCELL3:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT23</td><td>output</td><td>TCELL3:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT24</td><td>output</td><td>TCELL2:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT25</td><td>output</td><td>TCELL2:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT26</td><td>output</td><td>TCELL2:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT27</td><td>output</td><td>TCELL2:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT28</td><td>output</td><td>TCELL1:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT29</td><td>output</td><td>TCELL1:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>TCELL8:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT30</td><td>output</td><td>TCELL1:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT31</td><td>output</td><td>TCELL1:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT32</td><td>output</td><td>TCELL0:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT33</td><td>output</td><td>TCELL0:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT34</td><td>output</td><td>TCELL0:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT35</td><td>output</td><td>TCELL0:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT36</td><td>output</td><td>TCELL13:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>TCELL7:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>TCELL7:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>TCELL7:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT7</td><td>output</td><td>TCELL7:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT8</td><td>output</td><td>TCELL6:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT9</td><td>output</td><td>TCELL6:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-pll1"><a class="header" href="#bel-pll1">Bel PLL1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel PLL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>TCELL15:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL23:IMUX.BYP.0</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL23:IMUX.BYP.1</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL23:IMUX.BYP.2</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL23:IMUX.BYP.3</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL22:IMUX.BYP.0</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL22:IMUX.BYP.1</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL22:IMUX.BYP.2</td></tr>
<tr><td>DCLK_B</td><td>input</td><td>TCELL25:IMUX.CTRL.0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL25:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL27:IMUX.BYP.0</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL27:IMUX.BYP.1</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL25:IMUX.BYP.2</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL25:IMUX.BYP.3</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL24:IMUX.BYP.0</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL24:IMUX.BYP.1</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL24:IMUX.BYP.2</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL24:IMUX.BYP.3</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL27:IMUX.BYP.2</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL27:IMUX.BYP.3</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL26:IMUX.BYP.0</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL26:IMUX.BYP.1</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL26:IMUX.BYP.2</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL26:IMUX.BYP.3</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL25:IMUX.BYP.0</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL25:IMUX.BYP.1</td></tr>
<tr><td>DOUT0</td><td>output</td><td>TCELL26:OUT.0.TMIN</td></tr>
<tr><td>DOUT1</td><td>output</td><td>TCELL26:OUT.1.TMIN</td></tr>
<tr><td>DOUT10</td><td>output</td><td>TCELL24:OUT.2.TMIN</td></tr>
<tr><td>DOUT11</td><td>output</td><td>TCELL24:OUT.3.TMIN</td></tr>
<tr><td>DOUT12</td><td>output</td><td>TCELL23:OUT.0.TMIN</td></tr>
<tr><td>DOUT13</td><td>output</td><td>TCELL23:OUT.1.TMIN</td></tr>
<tr><td>DOUT14</td><td>output</td><td>TCELL23:OUT.2.TMIN</td></tr>
<tr><td>DOUT15</td><td>output</td><td>TCELL23:OUT.3.TMIN</td></tr>
<tr><td>DOUT2</td><td>output</td><td>TCELL26:OUT.2.TMIN</td></tr>
<tr><td>DOUT3</td><td>output</td><td>TCELL26:OUT.3.TMIN</td></tr>
<tr><td>DOUT4</td><td>output</td><td>TCELL25:OUT.0.TMIN</td></tr>
<tr><td>DOUT5</td><td>output</td><td>TCELL25:OUT.1.TMIN</td></tr>
<tr><td>DOUT6</td><td>output</td><td>TCELL25:OUT.2.TMIN</td></tr>
<tr><td>DOUT7</td><td>output</td><td>TCELL25:OUT.3.TMIN</td></tr>
<tr><td>DOUT8</td><td>output</td><td>TCELL24:OUT.0.TMIN</td></tr>
<tr><td>DOUT9</td><td>output</td><td>TCELL24:OUT.1.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL27:OUT.0.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL24:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL27:OUT.1.TMIN</td></tr>
<tr><td>PWRDWN</td><td>input</td><td>TCELL26:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL27:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANCLK_B</td><td>input</td><td>TCELL27:IMUX.CTRL.0</td></tr>
<tr><td>SCANENB</td><td>input</td><td>TCELL21:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANIN</td><td>input</td><td>TCELL22:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANMODEB</td><td>input</td><td>TCELL20:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL27:OUT.3.TMIN</td></tr>
<tr><td>TESTIN0</td><td>input</td><td>TCELL21:IMUX.BYP.0</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL21:IMUX.BYP.1</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL19:IMUX.BYP.2</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL19:IMUX.BYP.3</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL18:IMUX.BYP.0</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL18:IMUX.BYP.1</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL18:IMUX.BYP.2</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL18:IMUX.BYP.3</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL17:IMUX.BYP.0</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL17:IMUX.BYP.1</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL17:IMUX.BYP.2</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL17:IMUX.BYP.3</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL21:IMUX.BYP.2</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL16:IMUX.BYP.0</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL16:IMUX.BYP.1</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL16:IMUX.BYP.2</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL16:IMUX.BYP.3</td></tr>
<tr><td>TESTIN24</td><td>input</td><td>TCELL15:IMUX.BYP.0</td></tr>
<tr><td>TESTIN25</td><td>input</td><td>TCELL15:IMUX.BYP.1</td></tr>
<tr><td>TESTIN26</td><td>input</td><td>TCELL15:IMUX.BYP.2</td></tr>
<tr><td>TESTIN27</td><td>input</td><td>TCELL15:IMUX.BYP.3</td></tr>
<tr><td>TESTIN28</td><td>input</td><td>TCELL14:IMUX.BYP.0</td></tr>
<tr><td>TESTIN29</td><td>input</td><td>TCELL14:IMUX.BYP.1</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL21:IMUX.BYP.3</td></tr>
<tr><td>TESTIN30</td><td>input</td><td>TCELL14:IMUX.BYP.2</td></tr>
<tr><td>TESTIN31</td><td>input</td><td>TCELL14:IMUX.BYP.3</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL20:IMUX.BYP.0</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL20:IMUX.BYP.1</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL20:IMUX.BYP.2</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL20:IMUX.BYP.3</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL19:IMUX.BYP.0</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL19:IMUX.BYP.1</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>TCELL22:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>TCELL22:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT10</td><td>output</td><td>TCELL20:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT11</td><td>output</td><td>TCELL20:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT12</td><td>output</td><td>TCELL19:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT13</td><td>output</td><td>TCELL19:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT14</td><td>output</td><td>TCELL19:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT15</td><td>output</td><td>TCELL19:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT16</td><td>output</td><td>TCELL18:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT17</td><td>output</td><td>TCELL18:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT18</td><td>output</td><td>TCELL18:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT19</td><td>output</td><td>TCELL18:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>TCELL22:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT20</td><td>output</td><td>TCELL17:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT21</td><td>output</td><td>TCELL17:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT22</td><td>output</td><td>TCELL17:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT23</td><td>output</td><td>TCELL17:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT24</td><td>output</td><td>TCELL16:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT25</td><td>output</td><td>TCELL16:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT26</td><td>output</td><td>TCELL16:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT27</td><td>output</td><td>TCELL16:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT28</td><td>output</td><td>TCELL15:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT29</td><td>output</td><td>TCELL15:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>TCELL22:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT30</td><td>output</td><td>TCELL15:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT31</td><td>output</td><td>TCELL15:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT32</td><td>output</td><td>TCELL14:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT33</td><td>output</td><td>TCELL14:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT34</td><td>output</td><td>TCELL14:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT35</td><td>output</td><td>TCELL14:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT36</td><td>output</td><td>TCELL27:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>TCELL21:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>TCELL21:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>TCELL21:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT7</td><td>output</td><td>TCELL21:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT8</td><td>output</td><td>TCELL20:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT9</td><td>output</td><td>TCELL20:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-mmcm"><a class="header" href="#bel-mmcm">Bel MMCM</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel MMCM</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CDDCDONE</td><td>output</td><td>TCELL55:OUT.3.TMIN</td></tr>
<tr><td>CDDCREQ</td><td>input</td><td>TCELL50:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>CLKFBSTOPPED</td><td>output</td><td>TCELL55:OUT.0.TMIN</td></tr>
<tr><td>CLKINSEL</td><td>input</td><td>TCELL41:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>CLKINSTOPPED</td><td>output</td><td>TCELL55:OUT.1.TMIN</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL50:IMUX.BYP.0</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL50:IMUX.BYP.1</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL50:IMUX.BYP.2</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL50:IMUX.BYP.3</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL49:IMUX.BYP.0</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL49:IMUX.BYP.1</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL49:IMUX.BYP.2</td></tr>
<tr><td>DCLK_B</td><td>input</td><td>TCELL52:IMUX.CTRL.0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL52:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL54:IMUX.BYP.0</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL54:IMUX.BYP.1</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL52:IMUX.BYP.2</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL52:IMUX.BYP.3</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL51:IMUX.BYP.0</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL51:IMUX.BYP.1</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL51:IMUX.BYP.2</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL51:IMUX.BYP.3</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL54:IMUX.BYP.2</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL54:IMUX.BYP.3</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL53:IMUX.BYP.0</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL53:IMUX.BYP.1</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL53:IMUX.BYP.2</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL53:IMUX.BYP.3</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL52:IMUX.BYP.0</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL52:IMUX.BYP.1</td></tr>
<tr><td>DOUT0</td><td>output</td><td>TCELL53:OUT.0.TMIN</td></tr>
<tr><td>DOUT1</td><td>output</td><td>TCELL53:OUT.1.TMIN</td></tr>
<tr><td>DOUT10</td><td>output</td><td>TCELL51:OUT.2.TMIN</td></tr>
<tr><td>DOUT11</td><td>output</td><td>TCELL51:OUT.3.TMIN</td></tr>
<tr><td>DOUT12</td><td>output</td><td>TCELL50:OUT.0.TMIN</td></tr>
<tr><td>DOUT13</td><td>output</td><td>TCELL50:OUT.1.TMIN</td></tr>
<tr><td>DOUT14</td><td>output</td><td>TCELL50:OUT.2.TMIN</td></tr>
<tr><td>DOUT15</td><td>output</td><td>TCELL50:OUT.3.TMIN</td></tr>
<tr><td>DOUT2</td><td>output</td><td>TCELL53:OUT.2.TMIN</td></tr>
<tr><td>DOUT3</td><td>output</td><td>TCELL53:OUT.3.TMIN</td></tr>
<tr><td>DOUT4</td><td>output</td><td>TCELL52:OUT.0.TMIN</td></tr>
<tr><td>DOUT5</td><td>output</td><td>TCELL52:OUT.1.TMIN</td></tr>
<tr><td>DOUT6</td><td>output</td><td>TCELL52:OUT.2.TMIN</td></tr>
<tr><td>DOUT7</td><td>output</td><td>TCELL52:OUT.3.TMIN</td></tr>
<tr><td>DOUT8</td><td>output</td><td>TCELL51:OUT.0.TMIN</td></tr>
<tr><td>DOUT9</td><td>output</td><td>TCELL51:OUT.1.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL54:OUT.0.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL51:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL54:OUT.1.TMIN</td></tr>
<tr><td>PSCLK_B</td><td>input</td><td>TCELL53:IMUX.CTRL.0</td></tr>
<tr><td>PSDONE</td><td>output</td><td>TCELL55:OUT.2.TMIN</td></tr>
<tr><td>PSEN</td><td>input</td><td>TCELL56:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>PSINCDEC</td><td>input</td><td>TCELL55:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>PWRDWN</td><td>input</td><td>TCELL53:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL54:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANCLK_B</td><td>input</td><td>TCELL54:IMUX.CTRL.0</td></tr>
<tr><td>SCANENB</td><td>input</td><td>TCELL48:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANIN</td><td>input</td><td>TCELL49:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANMODEB</td><td>input</td><td>TCELL47:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL54:OUT.3.TMIN</td></tr>
<tr><td>TESTIN0</td><td>input</td><td>TCELL48:IMUX.BYP.0</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL48:IMUX.BYP.1</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL46:IMUX.BYP.2</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL46:IMUX.BYP.3</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL45:IMUX.BYP.0</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL45:IMUX.BYP.1</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL45:IMUX.BYP.2</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL45:IMUX.BYP.3</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL44:IMUX.BYP.0</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL44:IMUX.BYP.1</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL44:IMUX.BYP.2</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL44:IMUX.BYP.3</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL48:IMUX.BYP.2</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL43:IMUX.BYP.0</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL43:IMUX.BYP.1</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL43:IMUX.BYP.2</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL43:IMUX.BYP.3</td></tr>
<tr><td>TESTIN24</td><td>input</td><td>TCELL42:IMUX.BYP.0</td></tr>
<tr><td>TESTIN25</td><td>input</td><td>TCELL42:IMUX.BYP.1</td></tr>
<tr><td>TESTIN26</td><td>input</td><td>TCELL42:IMUX.BYP.2</td></tr>
<tr><td>TESTIN27</td><td>input</td><td>TCELL42:IMUX.BYP.3</td></tr>
<tr><td>TESTIN28</td><td>input</td><td>TCELL41:IMUX.BYP.0</td></tr>
<tr><td>TESTIN29</td><td>input</td><td>TCELL41:IMUX.BYP.1</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL48:IMUX.BYP.3</td></tr>
<tr><td>TESTIN30</td><td>input</td><td>TCELL41:IMUX.BYP.2</td></tr>
<tr><td>TESTIN31</td><td>input</td><td>TCELL41:IMUX.BYP.3</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL47:IMUX.BYP.0</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL47:IMUX.BYP.1</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL47:IMUX.BYP.2</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL47:IMUX.BYP.3</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL46:IMUX.BYP.0</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL46:IMUX.BYP.1</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>TCELL49:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>TCELL49:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT10</td><td>output</td><td>TCELL47:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT11</td><td>output</td><td>TCELL47:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT12</td><td>output</td><td>TCELL46:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT13</td><td>output</td><td>TCELL46:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT14</td><td>output</td><td>TCELL46:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT15</td><td>output</td><td>TCELL46:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT16</td><td>output</td><td>TCELL45:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT17</td><td>output</td><td>TCELL45:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT18</td><td>output</td><td>TCELL45:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT19</td><td>output</td><td>TCELL45:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>TCELL49:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT20</td><td>output</td><td>TCELL44:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT21</td><td>output</td><td>TCELL44:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT22</td><td>output</td><td>TCELL44:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT23</td><td>output</td><td>TCELL44:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT24</td><td>output</td><td>TCELL43:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT25</td><td>output</td><td>TCELL43:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT26</td><td>output</td><td>TCELL43:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT27</td><td>output</td><td>TCELL43:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT28</td><td>output</td><td>TCELL42:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT29</td><td>output</td><td>TCELL42:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>TCELL49:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT30</td><td>output</td><td>TCELL42:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT31</td><td>output</td><td>TCELL42:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT32</td><td>output</td><td>TCELL41:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT33</td><td>output</td><td>TCELL41:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT34</td><td>output</td><td>TCELL41:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT35</td><td>output</td><td>TCELL41:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT36</td><td>output</td><td>TCELL54:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>TCELL48:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>TCELL48:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>TCELL48:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT7</td><td>output</td><td>TCELL48:OUT.3.TMIN</td></tr>
<tr><td>TESTOUT8</td><td>output</td><td>TCELL47:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT9</td><td>output</td><td>TCELL47:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-cmt"><a class="header" href="#bel-cmt">Bel CMT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-vcc_cmt"><a class="header" href="#bel-vcc_cmt">Bel VCC_CMT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel VCC_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-bitslice0"><a class="header" href="#bel-bitslice0">Bel BITSLICE0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL0:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL0:IMUX.BYP.15</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL0:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL0:IMUX.BYP.14</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL0:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL2:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL2:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL2:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL2:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL2:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL2:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL2:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL2:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL2:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL0:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL0:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL0:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL0:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL0:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL0:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL0:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL0:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL0:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL0:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL0:IMUX.BYP.13</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL0:IMUX.BYP.12</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL0:IMUX.BYP.11</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL0:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL0:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL0:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL0:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL0:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL0:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL0:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL0:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL0:IMUX.BYP.10</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL0:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL1:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL1:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL1:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL1:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL1:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL1:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL1:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL1:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL1:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL0:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL0:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL0:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL0:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL0:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL0:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL0:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL0:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL0:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL1:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL1:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL0:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL0:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL0:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL0:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL0:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL0:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL0:IMUX.BYP.9</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL0:IMUX.BYP.8</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL0:IMUX.BYP.7</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL0:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL0:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice1"><a class="header" href="#bel-bitslice1">Bel BITSLICE1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL2:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL1:IMUX.BYP.15</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL1:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL1:IMUX.BYP.14</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL2:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL2:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL2:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL2:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL2:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL2:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL2:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL2:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL2:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL2:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL1:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL1:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL1:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL1:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL1:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL1:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL1:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL1:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL1:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL2:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL1:IMUX.BYP.13</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL1:IMUX.BYP.12</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL1:IMUX.BYP.11</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL1:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL1:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL1:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL1:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL1:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL1:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL1:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL1:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL1:IMUX.BYP.10</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL2:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL2:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL2:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL2:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL2:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL2:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL2:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL2:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL2:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL2:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL1:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL1:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL1:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL1:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL1:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL1:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL1:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL1:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL1:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL2:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL2:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL2:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL2:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL2:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL2:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL2:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL2:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL1:IMUX.BYP.9</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL1:IMUX.BYP.8</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL1:IMUX.BYP.7</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL2:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL1:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice2"><a class="header" href="#bel-bitslice2">Bel BITSLICE2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL3:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL2:IMUX.BYP.14</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL2:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL2:IMUX.BYP.13</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL3:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL3:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL3:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL3:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL3:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL3:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL3:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL3:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL3:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL3:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL2:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL2:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL2:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL2:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL2:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL2:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL2:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL2:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL2:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL3:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL2:IMUX.BYP.12</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL2:IMUX.BYP.11</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL2:IMUX.BYP.10</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL2:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL2:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL2:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL2:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL2:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL2:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL2:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL2:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL2:IMUX.BYP.9</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL2:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL3:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL3:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL3:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL3:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL3:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL3:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL3:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL3:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL3:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL2:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL2:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL2:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL2:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL2:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL2:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL2:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL2:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL2:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL3:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL3:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL3:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL3:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL3:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL3:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL3:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL3:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL2:IMUX.BYP.8</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL2:IMUX.BYP.7</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL2:IMUX.BYP.6</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL2:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL2:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice3"><a class="header" href="#bel-bitslice3">Bel BITSLICE3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL4:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL4:IMUX.BYP.10</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL3:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL4:IMUX.BYP.9</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL4:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL5:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL5:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL5:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL5:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL5:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL5:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL5:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL5:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL5:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL4:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL4:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL4:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL4:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL4:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL4:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL4:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL4:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL4:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL4:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL4:IMUX.BYP.8</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL4:IMUX.BYP.7</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL4:IMUX.BYP.6</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL3:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL3:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL3:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL3:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL3:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL3:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL3:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL3:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL3:IMUX.BYP.15</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL4:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL4:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL4:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL4:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL4:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL4:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL4:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL5:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL5:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL5:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL3:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL3:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL3:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL3:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL3:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL4:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL4:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL4:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL4:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL4:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL4:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL4:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL4:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL4:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL4:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL4:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL4:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL3:IMUX.BYP.14</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL3:IMUX.BYP.13</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL3:IMUX.BYP.12</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL4:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL3:OUT.13.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice4"><a class="header" href="#bel-bitslice4">Bel BITSLICE4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL5:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL5:IMUX.BYP.9</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL4:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL5:IMUX.BYP.8</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL5:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL5:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL5:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL5:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL5:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL5:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL5:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL5:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL5:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL6:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL5:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL5:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL5:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL5:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL5:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL5:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL5:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL5:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL5:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL5:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL5:IMUX.BYP.7</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL5:IMUX.BYP.6</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL4:IMUX.BYP.15</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL4:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL4:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL4:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL4:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL4:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL4:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL4:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL4:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL4:IMUX.BYP.14</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL5:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL5:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL5:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL5:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL5:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL5:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL5:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL5:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL5:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL5:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL4:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL4:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL4:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL4:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL4:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL5:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL5:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL5:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL5:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL5:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL5:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL5:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL5:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL5:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL5:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL5:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL5:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL4:IMUX.BYP.13</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL4:IMUX.BYP.12</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL4:IMUX.BYP.11</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL5:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL4:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice5"><a class="header" href="#bel-bitslice5">Bel BITSLICE5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL6:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL6:IMUX.BYP.8</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL5:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL6:IMUX.BYP.7</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL6:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL6:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL6:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL6:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL6:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL6:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL6:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL6:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL6:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL6:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL6:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL6:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL6:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL6:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL6:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL6:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL6:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL6:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL6:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL6:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL6:IMUX.BYP.6</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL5:IMUX.BYP.15</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL5:IMUX.BYP.14</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL5:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL5:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL5:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL5:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL5:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL5:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL5:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL5:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL5:IMUX.BYP.13</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL6:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL6:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL6:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL6:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL6:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL6:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL6:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL6:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL6:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL6:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL5:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL5:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL5:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL5:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL5:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL6:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL6:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL6:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL6:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL6:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL6:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL6:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL6:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL6:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL6:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL6:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL6:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL5:IMUX.BYP.12</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL5:IMUX.BYP.11</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL5:IMUX.BYP.10</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL6:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL5:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice6"><a class="header" href="#bel-bitslice6">Bel BITSLICE6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL8:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL9:IMUX.BYP.12</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL8:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL9:IMUX.BYP.11</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL8:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL8:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL8:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL8:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL8:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL8:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL8:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL8:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL8:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL8:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL9:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL9:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL9:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL9:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL9:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL9:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL9:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL9:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL9:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL8:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL9:IMUX.BYP.10</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL9:IMUX.BYP.9</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL9:IMUX.BYP.8</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL8:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL8:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL8:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL8:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL8:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL8:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL8:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL8:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL9:IMUX.BYP.7</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL8:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL8:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL8:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL8:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL8:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL8:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL8:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL8:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL8:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL8:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL8:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL8:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL8:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL8:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL8:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL9:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL9:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL9:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL9:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL8:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL8:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL8:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL8:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL8:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL8:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL8:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL8:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL9:IMUX.BYP.6</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL8:IMUX.BYP.15</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL8:IMUX.BYP.14</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL8:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL6:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice7"><a class="header" href="#bel-bitslice7">Bel BITSLICE7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL9:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL10:IMUX.BYP.12</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL9:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL10:IMUX.BYP.11</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL9:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL9:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL9:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL9:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL9:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL9:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL9:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL9:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL9:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL9:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL10:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL10:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL10:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL10:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL10:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL10:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL10:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL10:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL10:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL9:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL10:IMUX.BYP.10</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL10:IMUX.BYP.9</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL10:IMUX.BYP.8</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL9:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL9:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL9:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL9:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL9:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL9:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL9:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL9:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL10:IMUX.BYP.7</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL9:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL9:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL9:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL9:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL9:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL9:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL9:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL9:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL9:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL9:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL9:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL9:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL9:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL9:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL9:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL10:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL10:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL10:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL10:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL9:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL9:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL9:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL9:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL9:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL9:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL9:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL9:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL10:IMUX.BYP.6</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL9:IMUX.BYP.15</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL9:IMUX.BYP.14</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL8:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL8:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice8"><a class="header" href="#bel-bitslice8">Bel BITSLICE8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL9:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL11:IMUX.BYP.12</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL10:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL11:IMUX.BYP.11</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL9:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL10:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL10:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL10:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL10:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL10:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL10:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL10:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL10:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL10:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL11:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL11:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL11:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL11:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL11:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL11:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL11:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL11:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL11:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL9:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL11:IMUX.BYP.10</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL11:IMUX.BYP.9</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL11:IMUX.BYP.8</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL10:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL10:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL10:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL10:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL10:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL10:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL10:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL10:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL11:IMUX.BYP.6</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL9:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL10:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL10:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL10:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL10:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL10:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL10:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL10:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL10:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL10:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL10:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL10:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL10:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL10:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL10:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL11:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL11:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL11:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL11:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL9:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL9:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL9:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL9:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL9:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL9:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL9:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL10:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL10:IMUX.BYP.15</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL10:IMUX.BYP.14</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL10:IMUX.BYP.13</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL9:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL9:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice9"><a class="header" href="#bel-bitslice9">Bel BITSLICE9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL11:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL13:IMUX.BYP.7</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL12:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL13:IMUX.BYP.6</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL11:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL11:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL11:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL11:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL11:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL11:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL11:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL11:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL12:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL12:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL12:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL12:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL12:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL12:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL12:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL12:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL12:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL12:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL12:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL11:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL12:IMUX.BYP.15</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL12:IMUX.BYP.14</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL12:IMUX.BYP.13</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL12:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL12:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL12:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL12:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL12:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL12:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL12:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL12:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL12:IMUX.BYP.12</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL11:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL11:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL11:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL11:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL11:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL11:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL11:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL11:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL11:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL11:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL12:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL12:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL12:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL12:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL12:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL12:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL12:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL12:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL12:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL11:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL11:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL11:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL11:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL11:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL11:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL11:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL11:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL12:IMUX.BYP.11</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL12:IMUX.BYP.10</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL12:IMUX.BYP.9</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL11:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL10:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice10"><a class="header" href="#bel-bitslice10">Bel BITSLICE10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL12:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL14:IMUX.BYP.6</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL13:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL13:IMUX.BYP.15</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL12:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL12:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL12:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL12:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL12:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL12:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL12:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL12:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL12:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL12:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL13:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL13:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL13:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL13:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL13:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL13:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL13:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL13:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL13:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL12:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL13:IMUX.BYP.14</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL13:IMUX.BYP.13</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL13:IMUX.BYP.12</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL13:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL13:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL13:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL13:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL13:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL13:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL13:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL13:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL13:IMUX.BYP.11</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL12:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL12:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL12:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL12:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL12:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL12:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL12:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL12:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL12:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL12:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL13:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL13:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL13:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL13:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL13:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL13:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL13:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL13:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL13:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL12:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL12:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL12:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL12:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL12:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL12:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL12:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL12:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL13:IMUX.BYP.10</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL13:IMUX.BYP.9</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL13:IMUX.BYP.8</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL12:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL11:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice11"><a class="header" href="#bel-bitslice11">Bel BITSLICE11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL12:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL14:IMUX.BYP.15</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL14:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL14:IMUX.BYP.14</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL12:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL14:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL14:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL14:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL14:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL14:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL14:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL14:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL14:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL14:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL14:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL14:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL14:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL14:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL14:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL14:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL14:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL14:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL14:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL12:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL14:IMUX.BYP.13</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL14:IMUX.BYP.12</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL14:IMUX.BYP.11</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL14:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL14:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL14:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL14:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL14:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL14:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL14:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL14:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL14:IMUX.BYP.10</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL12:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL13:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL13:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL13:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL13:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL13:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL13:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL13:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL14:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL14:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL14:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL14:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL14:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL14:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL14:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL14:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL14:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL14:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL14:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL12:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL12:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL12:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL12:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL13:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL13:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL13:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL13:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL14:IMUX.BYP.9</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL14:IMUX.BYP.8</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL14:IMUX.BYP.7</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL12:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL11:OUT.31.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice12"><a class="header" href="#bel-bitslice12">Bel BITSLICE12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL7:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL8:IMUX.BYP.13</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL7:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL8:IMUX.BYP.12</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL7:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL8:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL8:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL8:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL8:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL8:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL8:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL8:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL8:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL8:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL8:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL8:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL8:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL8:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL8:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL8:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL8:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL8:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL8:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL7:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL8:IMUX.BYP.11</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL8:IMUX.BYP.10</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL8:IMUX.BYP.9</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL7:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL7:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL7:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL7:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL7:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL7:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL7:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL7:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL8:IMUX.BYP.8</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL7:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL7:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL7:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL7:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL7:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL7:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL7:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL7:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL7:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL7:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL7:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL7:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL7:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL7:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL7:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL8:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL8:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL8:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL8:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL7:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL7:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL7:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL7:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL7:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL7:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL7:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL7:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL8:IMUX.BYP.7</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL8:IMUX.BYP.6</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL7:IMUX.BYP.15</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL7:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL12:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice13"><a class="header" href="#bel-bitslice13">Bel BITSLICE13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL15:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL15:IMUX.BYP.15</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL15:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL15:IMUX.BYP.14</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL15:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL17:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL17:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL17:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL17:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL17:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL17:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL17:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL17:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL17:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL15:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL15:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL15:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL15:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL15:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL15:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL15:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL15:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL15:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL15:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL15:IMUX.BYP.13</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL15:IMUX.BYP.12</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL15:IMUX.BYP.11</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL15:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL15:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL15:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL15:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL15:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL15:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL15:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL15:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL15:IMUX.BYP.10</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL15:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL16:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL16:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL16:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL16:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL16:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL16:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL16:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL16:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL16:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL15:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL15:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL15:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL15:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL15:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL15:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL15:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL15:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL15:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL16:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL16:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL15:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL15:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL15:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL15:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL15:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL15:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL15:IMUX.BYP.9</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL15:IMUX.BYP.8</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL15:IMUX.BYP.7</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL15:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL15:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice14"><a class="header" href="#bel-bitslice14">Bel BITSLICE14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL17:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL16:IMUX.BYP.15</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL16:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL16:IMUX.BYP.14</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL17:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL17:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL17:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL17:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL17:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL17:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL17:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL17:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL17:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL17:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL16:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL16:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL16:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL16:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL16:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL16:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL16:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL16:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL16:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL17:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL16:IMUX.BYP.13</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL16:IMUX.BYP.12</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL16:IMUX.BYP.11</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL16:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL16:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL16:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL16:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL16:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL16:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL16:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL16:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL16:IMUX.BYP.10</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL17:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL17:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL17:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL17:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL17:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL17:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL17:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL17:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL17:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL17:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL16:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL16:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL16:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL16:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL16:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL16:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL16:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL16:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL16:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL17:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL17:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL17:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL17:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL17:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL17:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL17:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL17:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL16:IMUX.BYP.9</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL16:IMUX.BYP.8</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL16:IMUX.BYP.7</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL17:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL16:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice15"><a class="header" href="#bel-bitslice15">Bel BITSLICE15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL18:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL17:IMUX.BYP.14</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL17:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL17:IMUX.BYP.13</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL18:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL18:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL18:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL18:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL18:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL18:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL18:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL18:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL18:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL18:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL17:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL17:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL17:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL17:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL17:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL17:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL17:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL17:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL17:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL18:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL17:IMUX.BYP.12</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL17:IMUX.BYP.11</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL17:IMUX.BYP.10</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL17:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL17:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL17:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL17:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL17:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL17:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL17:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL17:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL17:IMUX.BYP.9</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL17:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL18:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL18:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL18:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL18:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL18:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL18:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL18:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL18:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL18:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL17:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL17:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL17:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL17:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL17:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL17:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL17:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL17:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL17:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL18:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL18:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL18:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL18:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL18:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL18:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL18:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL18:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL17:IMUX.BYP.8</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL17:IMUX.BYP.7</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL17:IMUX.BYP.6</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL17:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL17:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice16"><a class="header" href="#bel-bitslice16">Bel BITSLICE16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL19:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL19:IMUX.BYP.10</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL18:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL19:IMUX.BYP.9</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL19:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL20:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL20:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL20:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL20:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL20:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL20:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL20:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL20:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL20:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL19:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL19:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL19:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL19:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL19:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL19:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL19:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL19:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL19:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL19:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL19:IMUX.BYP.8</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL19:IMUX.BYP.7</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL19:IMUX.BYP.6</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL18:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL18:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL18:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL18:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL18:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL18:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL18:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL18:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL18:IMUX.BYP.15</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL19:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL19:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL19:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL19:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL19:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL19:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL19:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL20:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL20:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL20:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL18:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL18:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL18:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL18:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL18:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL19:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL19:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL19:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL19:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL19:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL19:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL19:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL19:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL19:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL19:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL19:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL19:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL18:IMUX.BYP.14</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL18:IMUX.BYP.13</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL18:IMUX.BYP.12</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL19:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL18:OUT.13.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice17"><a class="header" href="#bel-bitslice17">Bel BITSLICE17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL20:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL20:IMUX.BYP.9</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL19:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL20:IMUX.BYP.8</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL20:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL20:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL20:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL20:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL20:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL20:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL20:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL20:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL20:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL21:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL20:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL20:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL20:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL20:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL20:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL20:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL20:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL20:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL20:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL20:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL20:IMUX.BYP.7</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL20:IMUX.BYP.6</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL19:IMUX.BYP.15</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL19:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL19:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL19:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL19:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL19:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL19:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL19:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL19:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL19:IMUX.BYP.14</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL20:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL20:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL20:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL20:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL20:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL20:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL20:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL20:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL20:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL20:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL19:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL19:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL19:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL19:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL19:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL20:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL20:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL20:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL20:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL20:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL20:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL20:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL20:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL20:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL20:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL20:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL20:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL19:IMUX.BYP.13</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL19:IMUX.BYP.12</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL19:IMUX.BYP.11</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL20:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL19:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice18"><a class="header" href="#bel-bitslice18">Bel BITSLICE18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL21:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL21:IMUX.BYP.8</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL20:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL21:IMUX.BYP.7</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL21:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL21:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL21:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL21:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL21:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL21:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL21:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL21:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL21:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL21:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL21:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL21:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL21:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL21:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL21:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL21:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL21:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL21:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL21:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL21:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL21:IMUX.BYP.6</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL20:IMUX.BYP.15</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL20:IMUX.BYP.14</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL20:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL20:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL20:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL20:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL20:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL20:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL20:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL20:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL20:IMUX.BYP.13</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL21:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL21:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL21:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL21:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL21:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL21:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL21:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL21:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL21:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL21:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL20:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL20:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL20:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL20:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL20:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL21:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL21:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL21:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL21:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL21:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL21:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL21:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL21:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL21:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL21:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL21:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL21:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL20:IMUX.BYP.12</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL20:IMUX.BYP.11</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL20:IMUX.BYP.10</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL21:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL20:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice19"><a class="header" href="#bel-bitslice19">Bel BITSLICE19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL23:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL24:IMUX.BYP.12</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL23:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL24:IMUX.BYP.11</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL23:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL23:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL23:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL23:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL23:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL23:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL23:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL23:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL23:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL23:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL24:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL24:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL24:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL24:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL24:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL24:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL24:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL24:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL24:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL23:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL24:IMUX.BYP.10</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL24:IMUX.BYP.9</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL24:IMUX.BYP.8</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL23:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL23:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL23:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL23:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL23:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL23:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL23:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL23:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL24:IMUX.BYP.7</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL23:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL23:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL23:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL23:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL23:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL23:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL23:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL23:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL23:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL23:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL23:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL23:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL23:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL23:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL23:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL24:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL24:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL24:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL24:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL23:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL23:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL23:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL23:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL23:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL23:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL23:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL23:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL24:IMUX.BYP.6</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL23:IMUX.BYP.15</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL23:IMUX.BYP.14</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL23:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL21:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice20"><a class="header" href="#bel-bitslice20">Bel BITSLICE20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL24:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL25:IMUX.BYP.12</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL24:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL25:IMUX.BYP.11</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL24:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL24:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL24:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL24:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL24:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL24:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL24:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL24:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL24:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL24:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL25:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL25:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL25:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL25:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL25:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL25:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL25:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL25:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL25:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL24:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL25:IMUX.BYP.10</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL25:IMUX.BYP.9</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL25:IMUX.BYP.8</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL24:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL24:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL24:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL24:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL24:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL24:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL24:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL24:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL25:IMUX.BYP.7</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL24:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL24:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL24:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL24:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL24:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL24:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL24:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL24:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL24:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL24:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL24:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL24:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL24:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL24:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL24:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL25:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL25:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL25:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL25:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL24:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL24:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL24:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL24:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL24:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL24:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL24:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL24:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL25:IMUX.BYP.6</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL24:IMUX.BYP.15</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL24:IMUX.BYP.14</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL23:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL23:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice21"><a class="header" href="#bel-bitslice21">Bel BITSLICE21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL24:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL26:IMUX.BYP.12</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL25:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL26:IMUX.BYP.11</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL24:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL25:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL25:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL25:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL25:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL25:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL25:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL25:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL25:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL25:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL26:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL26:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL26:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL26:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL26:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL26:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL26:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL26:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL26:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL24:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL26:IMUX.BYP.10</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL26:IMUX.BYP.9</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL26:IMUX.BYP.8</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL25:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL25:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL25:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL25:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL25:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL25:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL25:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL25:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL26:IMUX.BYP.6</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL24:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL25:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL25:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL25:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL25:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL25:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL25:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL25:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL25:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL25:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL25:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL25:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL25:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL25:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL25:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL26:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL26:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL26:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL26:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL24:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL24:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL24:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL24:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL24:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL24:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL24:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL25:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL25:IMUX.BYP.15</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL25:IMUX.BYP.14</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL25:IMUX.BYP.13</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL24:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL24:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice22"><a class="header" href="#bel-bitslice22">Bel BITSLICE22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL26:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL28:IMUX.BYP.7</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL27:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL28:IMUX.BYP.6</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL26:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL26:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL26:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL26:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL26:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL26:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL26:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL26:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL27:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL27:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL27:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL27:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL27:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL27:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL27:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL27:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL27:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL27:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL27:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL26:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL27:IMUX.BYP.15</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL27:IMUX.BYP.14</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL27:IMUX.BYP.13</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL27:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL27:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL27:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL27:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL27:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL27:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL27:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL27:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL27:IMUX.BYP.12</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL26:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL26:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL26:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL26:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL26:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL26:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL26:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL26:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL26:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL26:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL27:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL27:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL27:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL27:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL27:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL27:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL27:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL27:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL27:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL26:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL26:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL26:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL26:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL26:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL26:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL26:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL26:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL27:IMUX.BYP.11</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL27:IMUX.BYP.10</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL27:IMUX.BYP.9</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL26:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL25:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice23"><a class="header" href="#bel-bitslice23">Bel BITSLICE23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL27:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL29:IMUX.BYP.6</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL28:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL28:IMUX.BYP.15</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL27:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL27:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL27:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL27:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL27:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL27:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL27:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL27:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL27:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL27:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL28:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL28:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL28:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL28:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL28:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL28:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL28:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL28:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL28:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL27:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL28:IMUX.BYP.14</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL28:IMUX.BYP.13</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL28:IMUX.BYP.12</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL28:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL28:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL28:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL28:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL28:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL28:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL28:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL28:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL28:IMUX.BYP.11</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL27:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL27:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL27:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL27:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL27:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL27:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL27:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL27:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL27:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL27:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL28:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL28:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL28:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL28:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL28:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL28:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL28:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL28:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL28:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL27:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL27:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL27:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL27:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL27:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL27:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL27:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL27:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL28:IMUX.BYP.10</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL28:IMUX.BYP.9</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL28:IMUX.BYP.8</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL27:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL26:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice24"><a class="header" href="#bel-bitslice24">Bel BITSLICE24</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE24</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL27:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL29:IMUX.BYP.15</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL29:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL29:IMUX.BYP.14</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL27:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL29:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL29:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL29:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL29:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL29:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL29:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL29:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL29:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL29:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL29:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL29:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL29:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL29:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL29:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL29:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL29:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL29:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL29:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL27:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL29:IMUX.BYP.13</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL29:IMUX.BYP.12</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL29:IMUX.BYP.11</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL29:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL29:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL29:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL29:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL29:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL29:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL29:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL29:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL29:IMUX.BYP.10</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL27:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL28:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL28:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL28:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL28:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL28:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL28:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL28:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL29:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL29:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL29:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL29:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL29:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL29:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL29:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL29:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL29:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL29:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL29:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL27:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL27:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL27:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL27:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL28:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL28:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL28:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL28:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL29:IMUX.BYP.9</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL29:IMUX.BYP.8</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL29:IMUX.BYP.7</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL27:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL26:OUT.31.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice25"><a class="header" href="#bel-bitslice25">Bel BITSLICE25</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE25</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL22:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL23:IMUX.BYP.13</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL22:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL23:IMUX.BYP.12</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL22:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL23:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL23:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL23:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL23:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL23:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL23:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL23:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL23:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL23:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL23:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL23:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL23:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL23:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL23:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL23:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL23:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL23:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL23:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL22:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL23:IMUX.BYP.11</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL23:IMUX.BYP.10</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL23:IMUX.BYP.9</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL22:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL22:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL22:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL22:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL22:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL22:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL22:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL22:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL23:IMUX.BYP.8</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL22:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL22:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL22:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL22:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL22:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL22:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL22:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL22:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL22:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL22:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL22:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL22:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL22:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL22:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL22:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL23:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL23:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL23:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL23:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL22:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL22:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL22:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL22:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL22:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL22:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL22:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL22:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL23:IMUX.BYP.7</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL23:IMUX.BYP.6</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL22:IMUX.BYP.15</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL22:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL27:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice26"><a class="header" href="#bel-bitslice26">Bel BITSLICE26</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE26</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL30:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL30:IMUX.BYP.15</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL30:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL30:IMUX.BYP.14</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL30:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL32:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL32:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL32:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL32:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL32:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL32:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL32:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL32:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL32:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL30:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL30:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL30:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL30:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL30:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL30:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL30:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL30:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL30:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL30:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL30:IMUX.BYP.13</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL30:IMUX.BYP.12</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL30:IMUX.BYP.11</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL30:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL30:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL30:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL30:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL30:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL30:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL30:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL30:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL30:IMUX.BYP.10</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL30:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL31:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL31:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL31:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL31:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL31:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL31:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL31:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL31:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL31:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL30:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL30:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL30:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL30:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL30:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL30:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL30:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL30:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL30:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL31:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL31:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL30:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL30:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL30:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL30:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL30:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL30:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL30:IMUX.BYP.9</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL30:IMUX.BYP.8</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL30:IMUX.BYP.7</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL30:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL30:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice27"><a class="header" href="#bel-bitslice27">Bel BITSLICE27</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE27</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL32:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL31:IMUX.BYP.15</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL31:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL31:IMUX.BYP.14</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL32:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL32:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL32:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL32:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL32:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL32:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL32:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL32:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL32:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL32:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL31:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL31:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL31:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL31:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL31:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL31:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL31:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL31:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL31:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL32:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL31:IMUX.BYP.13</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL31:IMUX.BYP.12</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL31:IMUX.BYP.11</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL31:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL31:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL31:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL31:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL31:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL31:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL31:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL31:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL31:IMUX.BYP.10</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL32:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL32:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL32:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL32:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL32:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL32:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL32:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL32:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL32:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL32:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL31:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL31:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL31:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL31:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL31:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL31:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL31:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL31:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL31:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL32:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL32:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL32:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL32:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL32:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL32:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL32:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL32:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL31:IMUX.BYP.9</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL31:IMUX.BYP.8</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL31:IMUX.BYP.7</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL32:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL31:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice28"><a class="header" href="#bel-bitslice28">Bel BITSLICE28</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE28</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL33:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL32:IMUX.BYP.14</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL32:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL32:IMUX.BYP.13</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL33:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL33:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL33:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL33:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL33:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL33:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL33:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL33:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL33:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL33:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL32:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL32:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL32:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL32:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL32:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL32:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL32:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL32:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL32:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL33:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL32:IMUX.BYP.12</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL32:IMUX.BYP.11</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL32:IMUX.BYP.10</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL32:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL32:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL32:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL32:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL32:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL32:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL32:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL32:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL32:IMUX.BYP.9</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL32:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL33:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL33:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL33:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL33:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL33:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL33:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL33:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL33:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL33:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL32:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL32:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL32:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL32:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL32:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL32:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL32:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL32:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL32:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL33:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL33:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL33:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL33:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL33:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL33:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL33:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL33:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL32:IMUX.BYP.8</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL32:IMUX.BYP.7</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL32:IMUX.BYP.6</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL32:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL32:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice29"><a class="header" href="#bel-bitslice29">Bel BITSLICE29</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE29</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL34:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL34:IMUX.BYP.10</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL33:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL34:IMUX.BYP.9</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL34:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL35:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL35:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL35:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL35:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL35:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL35:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL35:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL35:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL35:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL34:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL34:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL34:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL34:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL34:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL34:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL34:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL34:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL34:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL34:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL34:IMUX.BYP.8</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL34:IMUX.BYP.7</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL34:IMUX.BYP.6</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL33:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL33:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL33:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL33:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL33:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL33:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL33:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL33:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL33:IMUX.BYP.15</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL34:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL34:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL34:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL34:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL34:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL34:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL34:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL35:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL35:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL35:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL33:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL33:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL33:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL33:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL33:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL34:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL34:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL34:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL34:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL34:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL34:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL34:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL34:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL34:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL34:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL34:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL34:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL33:IMUX.BYP.14</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL33:IMUX.BYP.13</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL33:IMUX.BYP.12</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL34:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL33:OUT.13.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice30"><a class="header" href="#bel-bitslice30">Bel BITSLICE30</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE30</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL35:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL35:IMUX.BYP.9</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL34:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL35:IMUX.BYP.8</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL35:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL35:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL35:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL35:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL35:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL35:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL35:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL35:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL35:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL36:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL35:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL35:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL35:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL35:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL35:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL35:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL35:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL35:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL35:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL35:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL35:IMUX.BYP.7</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL35:IMUX.BYP.6</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL34:IMUX.BYP.15</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL34:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL34:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL34:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL34:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL34:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL34:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL34:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL34:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL34:IMUX.BYP.14</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL35:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL35:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL35:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL35:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL35:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL35:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL35:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL35:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL35:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL35:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL34:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL34:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL34:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL34:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL34:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL35:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL35:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL35:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL35:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL35:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL35:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL35:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL35:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL35:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL35:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL35:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL35:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL34:IMUX.BYP.13</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL34:IMUX.BYP.12</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL34:IMUX.BYP.11</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL35:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL34:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice31"><a class="header" href="#bel-bitslice31">Bel BITSLICE31</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE31</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL36:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL36:IMUX.BYP.8</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL35:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL36:IMUX.BYP.7</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL36:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL36:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL36:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL36:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL36:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL36:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL36:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL36:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL36:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL36:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL36:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL36:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL36:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL36:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL36:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL36:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL36:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL36:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL36:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL36:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL36:IMUX.BYP.6</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL35:IMUX.BYP.15</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL35:IMUX.BYP.14</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL35:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL35:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL35:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL35:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL35:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL35:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL35:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL35:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL35:IMUX.BYP.13</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL36:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL36:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL36:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL36:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL36:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL36:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL36:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL36:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL36:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL36:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL35:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL35:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL35:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL35:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL35:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL36:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL36:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL36:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL36:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL36:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL36:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL36:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL36:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL36:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL36:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL36:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL36:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL35:IMUX.BYP.12</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL35:IMUX.BYP.11</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL35:IMUX.BYP.10</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL36:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL35:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice32"><a class="header" href="#bel-bitslice32">Bel BITSLICE32</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE32</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL38:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL39:IMUX.BYP.12</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL38:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL39:IMUX.BYP.11</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL38:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL38:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL38:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL38:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL38:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL38:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL38:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL38:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL38:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL38:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL39:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL39:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL39:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL39:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL39:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL39:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL39:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL39:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL39:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL38:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL39:IMUX.BYP.10</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL39:IMUX.BYP.9</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL39:IMUX.BYP.8</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL38:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL38:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL38:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL38:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL38:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL38:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL38:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL38:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL39:IMUX.BYP.7</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL38:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL38:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL38:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL38:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL38:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL38:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL38:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL38:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL38:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL38:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL38:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL38:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL38:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL38:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL38:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL39:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL39:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL39:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL39:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL38:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL38:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL38:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL38:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL38:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL38:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL38:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL38:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL39:IMUX.BYP.6</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL38:IMUX.BYP.15</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL38:IMUX.BYP.14</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL38:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL36:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice33"><a class="header" href="#bel-bitslice33">Bel BITSLICE33</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE33</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL39:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL40:IMUX.BYP.12</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL39:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL40:IMUX.BYP.11</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL39:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL39:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL39:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL39:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL39:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL39:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL39:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL39:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL39:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL39:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL40:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL40:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL40:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL40:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL40:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL40:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL40:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL40:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL40:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL39:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL40:IMUX.BYP.10</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL40:IMUX.BYP.9</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL40:IMUX.BYP.8</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL39:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL39:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL39:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL39:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL39:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL39:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL39:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL39:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL40:IMUX.BYP.7</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL39:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL39:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL39:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL39:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL39:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL39:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL39:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL39:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL39:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL39:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL39:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL39:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL39:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL39:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL39:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL40:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL40:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL40:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL40:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL39:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL39:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL39:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL39:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL39:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL39:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL39:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL39:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL40:IMUX.BYP.6</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL39:IMUX.BYP.15</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL39:IMUX.BYP.14</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL38:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL38:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice34"><a class="header" href="#bel-bitslice34">Bel BITSLICE34</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE34</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL39:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL41:IMUX.BYP.12</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL40:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL41:IMUX.BYP.11</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL39:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL40:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL40:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL40:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL40:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL40:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL40:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL40:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL40:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL40:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL41:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL41:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL41:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL41:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL41:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL41:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL41:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL41:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL41:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL39:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL41:IMUX.BYP.10</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL41:IMUX.BYP.9</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL41:IMUX.BYP.8</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL40:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL40:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL40:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL40:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL40:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL40:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL40:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL40:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL41:IMUX.BYP.6</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL39:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL40:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL40:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL40:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL40:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL40:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL40:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL40:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL40:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL40:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL40:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL40:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL40:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL40:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL40:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL41:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL41:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL41:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL41:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL39:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL39:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL39:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL39:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL39:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL39:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL39:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL40:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL40:IMUX.BYP.15</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL40:IMUX.BYP.14</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL40:IMUX.BYP.13</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL39:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL39:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice35"><a class="header" href="#bel-bitslice35">Bel BITSLICE35</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE35</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL41:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL43:IMUX.BYP.7</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL42:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL43:IMUX.BYP.6</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL41:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL41:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL41:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL41:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL41:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL41:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL41:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL41:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL42:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL42:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL42:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL42:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL42:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL42:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL42:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL42:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL42:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL42:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL42:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL41:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL42:IMUX.BYP.15</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL42:IMUX.BYP.14</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL42:IMUX.BYP.13</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL42:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL42:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL42:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL42:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL42:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL42:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL42:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL42:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL42:IMUX.BYP.12</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL41:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL41:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL41:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL41:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL41:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL41:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL41:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL41:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL41:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL41:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL42:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL42:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL42:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL42:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL42:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL42:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL42:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL42:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL42:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL41:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL41:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL41:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL41:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL41:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL41:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL41:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL41:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL42:IMUX.BYP.11</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL42:IMUX.BYP.10</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL42:IMUX.BYP.9</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL41:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL40:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice36"><a class="header" href="#bel-bitslice36">Bel BITSLICE36</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE36</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL42:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL44:IMUX.BYP.6</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL43:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL43:IMUX.BYP.15</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL42:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL42:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL42:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL42:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL42:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL42:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL42:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL42:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL42:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL42:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL43:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL43:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL43:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL43:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL43:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL43:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL43:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL43:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL43:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL42:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL43:IMUX.BYP.14</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL43:IMUX.BYP.13</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL43:IMUX.BYP.12</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL43:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL43:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL43:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL43:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL43:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL43:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL43:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL43:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL43:IMUX.BYP.11</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL42:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL42:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL42:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL42:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL42:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL42:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL42:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL42:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL42:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL42:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL43:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL43:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL43:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL43:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL43:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL43:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL43:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL43:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL43:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL42:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL42:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL42:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL42:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL42:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL42:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL42:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL42:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL43:IMUX.BYP.10</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL43:IMUX.BYP.9</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL43:IMUX.BYP.8</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL42:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL41:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice37"><a class="header" href="#bel-bitslice37">Bel BITSLICE37</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE37</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL42:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL44:IMUX.BYP.15</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL44:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL44:IMUX.BYP.14</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL42:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL44:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL44:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL44:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL44:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL44:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL44:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL44:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL44:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL44:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL44:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL44:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL44:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL44:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL44:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL44:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL44:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL44:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL44:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL42:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL44:IMUX.BYP.13</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL44:IMUX.BYP.12</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL44:IMUX.BYP.11</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL44:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL44:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL44:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL44:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL44:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL44:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL44:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL44:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL44:IMUX.BYP.10</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL42:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL43:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL43:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL43:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL43:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL43:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL43:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL43:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL44:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL44:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL44:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL44:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL44:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL44:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL44:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL44:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL44:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL44:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL44:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL42:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL42:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL42:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL42:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL43:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL43:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL43:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL43:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL44:IMUX.BYP.9</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL44:IMUX.BYP.8</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL44:IMUX.BYP.7</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL42:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL41:OUT.31.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice38"><a class="header" href="#bel-bitslice38">Bel BITSLICE38</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE38</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL37:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL38:IMUX.BYP.13</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL37:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL38:IMUX.BYP.12</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL37:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL38:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL38:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL38:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL38:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL38:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL38:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL38:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL38:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL38:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL38:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL38:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL38:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL38:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL38:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL38:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL38:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL38:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL38:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL37:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL38:IMUX.BYP.11</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL38:IMUX.BYP.10</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL38:IMUX.BYP.9</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL37:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL37:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL37:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL37:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL37:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL37:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL37:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL37:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL38:IMUX.BYP.8</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL37:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL37:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL37:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL37:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL37:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL37:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL37:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL37:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL37:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL37:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL37:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL37:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL37:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL37:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL37:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL38:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL38:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL38:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL38:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL37:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL37:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL37:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL37:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL37:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL37:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL37:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL37:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL38:IMUX.BYP.7</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL38:IMUX.BYP.6</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL37:IMUX.BYP.15</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL37:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL42:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice39"><a class="header" href="#bel-bitslice39">Bel BITSLICE39</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE39</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL45:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL45:IMUX.BYP.15</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL45:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL45:IMUX.BYP.14</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL45:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL47:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL47:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL47:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL47:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL47:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL47:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL47:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL47:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL47:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL45:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL45:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL45:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL45:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL45:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL45:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL45:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL45:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL45:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL45:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL45:IMUX.BYP.13</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL45:IMUX.BYP.12</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL45:IMUX.BYP.11</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL45:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL45:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL45:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL45:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL45:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL45:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL45:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL45:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL45:IMUX.BYP.10</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL45:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL46:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL46:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL46:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL46:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL46:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL46:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL46:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL46:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL46:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL45:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL45:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL45:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL45:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL45:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL45:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL45:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL45:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL45:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL46:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL46:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL45:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL45:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL45:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL45:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL45:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL45:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL45:IMUX.BYP.9</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL45:IMUX.BYP.8</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL45:IMUX.BYP.7</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL45:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL45:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice40"><a class="header" href="#bel-bitslice40">Bel BITSLICE40</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE40</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL47:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL46:IMUX.BYP.15</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL46:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL46:IMUX.BYP.14</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL47:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL47:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL47:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL47:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL47:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL47:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL47:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL47:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL47:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL47:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL46:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL46:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL46:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL46:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL46:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL46:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL46:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL46:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL46:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL47:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL46:IMUX.BYP.13</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL46:IMUX.BYP.12</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL46:IMUX.BYP.11</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL46:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL46:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL46:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL46:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL46:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL46:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL46:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL46:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL46:IMUX.BYP.10</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL47:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL47:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL47:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL47:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL47:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL47:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL47:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL47:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL47:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL47:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL46:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL46:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL46:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL46:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL46:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL46:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL46:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL46:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL46:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL47:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL47:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL47:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL47:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL47:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL47:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL47:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL47:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL46:IMUX.BYP.9</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL46:IMUX.BYP.8</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL46:IMUX.BYP.7</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL47:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL46:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice41"><a class="header" href="#bel-bitslice41">Bel BITSLICE41</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE41</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL48:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL47:IMUX.BYP.14</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL47:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL47:IMUX.BYP.13</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL48:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL48:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL48:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL48:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL48:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL48:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL48:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL48:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL48:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL48:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL47:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL47:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL47:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL47:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL47:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL47:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL47:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL47:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL47:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL48:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL47:IMUX.BYP.12</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL47:IMUX.BYP.11</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL47:IMUX.BYP.10</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL47:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL47:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL47:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL47:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL47:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL47:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL47:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL47:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL47:IMUX.BYP.9</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL47:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL48:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL48:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL48:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL48:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL48:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL48:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL48:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL48:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL48:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL47:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL47:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL47:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL47:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL47:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL47:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL47:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL47:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL47:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL48:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL48:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL48:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL48:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL48:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL48:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL48:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL48:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL47:IMUX.BYP.8</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL47:IMUX.BYP.7</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL47:IMUX.BYP.6</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL47:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL47:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice42"><a class="header" href="#bel-bitslice42">Bel BITSLICE42</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE42</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL49:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL49:IMUX.BYP.10</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL48:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL49:IMUX.BYP.9</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL49:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL50:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL50:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL50:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL50:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL50:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL50:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL50:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL50:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL50:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL49:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL49:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL49:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL49:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL49:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL49:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL49:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL49:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL49:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL49:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL49:IMUX.BYP.8</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL49:IMUX.BYP.7</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL49:IMUX.BYP.6</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL48:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL48:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL48:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL48:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL48:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL48:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL48:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL48:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL48:IMUX.BYP.15</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL49:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL49:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL49:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL49:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL49:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL49:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL49:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL50:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL50:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL50:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL48:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL48:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL48:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL48:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL48:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL49:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL49:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL49:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL49:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL49:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL49:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL49:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL49:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL49:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL49:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL49:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL49:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL48:IMUX.BYP.14</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL48:IMUX.BYP.13</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL48:IMUX.BYP.12</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL49:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL48:OUT.13.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice43"><a class="header" href="#bel-bitslice43">Bel BITSLICE43</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE43</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL50:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL50:IMUX.BYP.9</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL49:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL50:IMUX.BYP.8</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL50:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL50:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL50:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL50:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL50:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL50:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL50:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL50:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL50:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL51:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL50:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL50:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL50:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL50:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL50:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL50:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL50:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL50:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL50:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL50:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL50:IMUX.BYP.7</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL50:IMUX.BYP.6</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL49:IMUX.BYP.15</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL49:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL49:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL49:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL49:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL49:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL49:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL49:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL49:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL49:IMUX.BYP.14</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL50:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL50:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL50:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL50:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL50:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL50:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL50:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL50:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL50:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL50:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL49:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL49:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL49:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL49:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL49:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL50:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL50:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL50:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL50:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL50:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL50:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL50:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL50:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL50:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL50:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL50:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL50:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL49:IMUX.BYP.13</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL49:IMUX.BYP.12</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL49:IMUX.BYP.11</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL50:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL49:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice44"><a class="header" href="#bel-bitslice44">Bel BITSLICE44</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE44</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL51:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL51:IMUX.BYP.8</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL50:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL51:IMUX.BYP.7</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL51:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL51:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL51:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL51:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL51:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL51:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL51:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL51:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL51:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL51:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL51:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL51:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL51:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL51:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL51:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL51:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL51:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL51:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL51:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL51:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL51:IMUX.BYP.6</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL50:IMUX.BYP.15</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL50:IMUX.BYP.14</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL50:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL50:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL50:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL50:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL50:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL50:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL50:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL50:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL50:IMUX.BYP.13</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL51:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL51:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL51:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL51:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL51:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL51:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL51:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL51:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL51:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL51:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL50:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL50:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL50:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL50:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL50:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL51:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL51:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL51:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL51:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL51:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL51:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL51:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL51:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL51:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL51:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL51:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL51:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL50:IMUX.BYP.12</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL50:IMUX.BYP.11</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL50:IMUX.BYP.10</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL51:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL50:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice45"><a class="header" href="#bel-bitslice45">Bel BITSLICE45</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE45</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL53:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL54:IMUX.BYP.12</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL53:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL54:IMUX.BYP.11</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL53:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL53:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL53:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL53:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL53:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL53:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL53:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL53:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL53:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL53:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL54:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL54:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL54:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL54:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL54:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL54:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL54:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL54:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL54:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL53:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL54:IMUX.BYP.10</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL54:IMUX.BYP.9</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL54:IMUX.BYP.8</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL53:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL53:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL53:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL53:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL53:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL53:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL53:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL53:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL54:IMUX.BYP.7</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL53:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL53:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL53:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL53:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL53:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL53:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL53:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL53:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL53:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL53:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL53:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL53:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL53:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL53:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL53:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL54:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL54:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL54:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL54:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL53:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL53:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL53:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL53:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL53:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL53:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL53:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL53:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL54:IMUX.BYP.6</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL53:IMUX.BYP.15</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL53:IMUX.BYP.14</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL53:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL51:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice46"><a class="header" href="#bel-bitslice46">Bel BITSLICE46</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE46</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL54:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL55:IMUX.BYP.12</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL54:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL55:IMUX.BYP.11</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL54:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL54:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL54:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL54:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL54:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL54:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL54:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL54:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL54:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL54:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL55:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL55:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL55:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL55:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL55:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL55:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL55:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL55:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL55:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL54:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL55:IMUX.BYP.10</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL55:IMUX.BYP.9</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL55:IMUX.BYP.8</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL54:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL54:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL54:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL54:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL54:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL54:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL54:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL54:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL55:IMUX.BYP.7</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL54:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL54:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL54:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL54:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL54:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL54:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL54:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL54:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL54:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL54:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL54:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL54:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL54:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL54:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL54:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL55:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL55:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL55:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL55:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL54:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL54:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL54:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL54:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL54:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL54:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL54:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL54:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL55:IMUX.BYP.6</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL54:IMUX.BYP.15</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL54:IMUX.BYP.14</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL53:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL53:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice47"><a class="header" href="#bel-bitslice47">Bel BITSLICE47</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE47</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL54:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL56:IMUX.BYP.12</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL55:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL56:IMUX.BYP.11</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL54:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL55:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL55:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL55:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL55:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL55:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL55:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL55:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL55:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL55:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL56:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL56:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL56:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL56:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL56:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL56:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL56:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL56:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL56:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL54:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL56:IMUX.BYP.10</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL56:IMUX.BYP.9</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL56:IMUX.BYP.8</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL55:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL55:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL55:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL55:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL55:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL55:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL55:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL55:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL56:IMUX.BYP.6</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL54:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL55:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL55:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL55:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL55:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL55:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL55:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL55:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL55:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL55:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL55:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL55:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL55:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL55:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL55:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL56:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL56:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL56:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL56:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL54:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL54:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL54:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL54:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL54:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL54:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL54:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL55:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL55:IMUX.BYP.15</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL55:IMUX.BYP.14</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL55:IMUX.BYP.13</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL54:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL54:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice48"><a class="header" href="#bel-bitslice48">Bel BITSLICE48</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE48</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL56:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL58:IMUX.BYP.7</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL57:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL58:IMUX.BYP.6</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL56:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL56:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL56:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL56:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL56:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL56:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL56:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL56:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL57:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL57:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL57:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL57:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL57:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL57:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL57:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL57:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL57:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL57:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL57:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL56:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL57:IMUX.BYP.15</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL57:IMUX.BYP.14</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL57:IMUX.BYP.13</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL57:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL57:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL57:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL57:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL57:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL57:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL57:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL57:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL57:IMUX.BYP.12</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL56:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL56:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL56:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL56:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL56:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL56:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL56:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL56:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL56:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL56:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL57:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL57:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL57:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL57:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL57:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL57:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL57:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL57:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL57:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL56:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL56:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL56:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL56:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL56:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL56:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL56:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL56:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL57:IMUX.BYP.11</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL57:IMUX.BYP.10</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL57:IMUX.BYP.9</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL56:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL55:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice49"><a class="header" href="#bel-bitslice49">Bel BITSLICE49</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE49</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL57:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL59:IMUX.BYP.6</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL58:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL58:IMUX.BYP.15</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL57:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL57:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL57:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL57:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL57:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL57:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL57:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL57:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL57:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL57:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL58:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL58:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL58:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL58:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL58:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL58:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL58:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL58:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL58:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL57:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL58:IMUX.BYP.14</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL58:IMUX.BYP.13</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL58:IMUX.BYP.12</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL58:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL58:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL58:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL58:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL58:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL58:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL58:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL58:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL58:IMUX.BYP.11</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL57:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL57:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL57:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL57:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL57:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL57:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL57:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL57:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL57:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL57:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL58:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL58:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL58:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL58:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL58:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL58:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL58:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL58:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL58:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL57:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL57:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL57:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL57:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL57:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL57:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL57:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL57:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL58:IMUX.BYP.10</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL58:IMUX.BYP.9</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL58:IMUX.BYP.8</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL57:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL56:OUT.8.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice50"><a class="header" href="#bel-bitslice50">Bel BITSLICE50</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE50</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL57:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL59:IMUX.BYP.15</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL59:OUT.4.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL59:IMUX.BYP.14</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL57:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL59:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL59:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL59:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL59:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL59:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL59:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL59:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL59:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL59:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL59:OUT.23.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL59:OUT.24.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL59:OUT.25.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL59:OUT.26.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL59:OUT.27.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL59:OUT.28.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL59:OUT.29.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL59:OUT.30.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL59:OUT.31.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL57:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL59:IMUX.BYP.13</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL59:IMUX.BYP.12</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL59:IMUX.BYP.11</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL59:OUT.5.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL59:OUT.6.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL59:OUT.7.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL59:OUT.8.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL59:OUT.9.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL59:OUT.10.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL59:OUT.11.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL59:OUT.12.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL59:IMUX.BYP.10</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL57:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL58:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL58:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL58:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL58:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL58:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL58:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL58:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL59:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL59:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL59:OUT.13.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL59:OUT.14.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL59:OUT.15.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL59:OUT.16.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL59:OUT.17.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL59:OUT.18.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL59:OUT.19.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL59:OUT.20.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL59:OUT.21.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL57:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL57:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL57:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL57:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL58:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL58:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL58:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL58:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL59:IMUX.BYP.9</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL59:IMUX.BYP.8</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL59:IMUX.BYP.7</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL57:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL56:OUT.31.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice51"><a class="header" href="#bel-bitslice51">Bel BITSLICE51</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE51</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL52:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>TCELL53:IMUX.BYP.13</td></tr>
<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL52:OUT.18.TMIN</td></tr>
<tr><td>RX_CE_IDELAY</td><td>input</td><td>TCELL53:IMUX.BYP.12</td></tr>
<tr><td>RX_CE_IFD</td><td>input</td><td>TCELL52:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>TCELL53:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>TCELL53:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>TCELL53:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>TCELL53:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>TCELL53:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>TCELL53:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>TCELL53:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>TCELL53:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>TCELL53:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>TCELL53:OUT.9.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>TCELL53:OUT.10.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>TCELL53:OUT.11.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>TCELL53:OUT.12.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>TCELL53:OUT.13.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>TCELL53:OUT.14.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>TCELL53:OUT.15.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>TCELL53:OUT.16.TMIN</td></tr>
<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>TCELL53:OUT.17.TMIN</td></tr>
<tr><td>RX_DATAIN1</td><td>input</td><td>TCELL52:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>RX_EN_VTC</td><td>input</td><td>TCELL53:IMUX.BYP.11</td></tr>
<tr><td>RX_INC</td><td>input</td><td>TCELL53:IMUX.BYP.10</td></tr>
<tr><td>RX_LD</td><td>input</td><td>TCELL53:IMUX.BYP.9</td></tr>
<tr><td>RX_Q0</td><td>output</td><td>TCELL52:OUT.19.TMIN</td></tr>
<tr><td>RX_Q1</td><td>output</td><td>TCELL52:OUT.20.TMIN</td></tr>
<tr><td>RX_Q2</td><td>output</td><td>TCELL52:OUT.21.TMIN</td></tr>
<tr><td>RX_Q3</td><td>output</td><td>TCELL52:OUT.22.TMIN</td></tr>
<tr><td>RX_Q4</td><td>output</td><td>TCELL52:OUT.23.TMIN</td></tr>
<tr><td>RX_Q5</td><td>output</td><td>TCELL52:OUT.24.TMIN</td></tr>
<tr><td>RX_Q6</td><td>output</td><td>TCELL52:OUT.25.TMIN</td></tr>
<tr><td>RX_Q7</td><td>output</td><td>TCELL52:OUT.26.TMIN</td></tr>
<tr><td>TX_CE_ODELAY</td><td>input</td><td>TCELL53:IMUX.BYP.8</td></tr>
<tr><td>TX_CE_OFD</td><td>input</td><td>TCELL52:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>TCELL52:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>TCELL52:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>TCELL52:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>TCELL52:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>TCELL52:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>TCELL52:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>TCELL52:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>TCELL52:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>TCELL52:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>TCELL52:OUT.27.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>TCELL52:OUT.28.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>TCELL52:OUT.29.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>TCELL52:OUT.30.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>TCELL52:OUT.31.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>TCELL53:OUT.4.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>TCELL53:OUT.5.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>TCELL53:OUT.6.TMIN</td></tr>
<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>TCELL53:OUT.7.TMIN</td></tr>
<tr><td>TX_D0</td><td>input</td><td>TCELL52:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>TX_D1</td><td>input</td><td>TCELL52:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TX_D2</td><td>input</td><td>TCELL52:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TX_D3</td><td>input</td><td>TCELL52:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TX_D4</td><td>input</td><td>TCELL52:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TX_D5</td><td>input</td><td>TCELL52:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>TX_D6</td><td>input</td><td>TCELL52:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TX_D7</td><td>input</td><td>TCELL52:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TX_EN_VTC</td><td>input</td><td>TCELL53:IMUX.BYP.7</td></tr>
<tr><td>TX_INC</td><td>input</td><td>TCELL53:IMUX.BYP.6</td></tr>
<tr><td>TX_LD</td><td>input</td><td>TCELL52:IMUX.BYP.15</td></tr>
<tr><td>TX_T</td><td>input</td><td>TCELL52:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TX_T_OUT</td><td>output</td><td>TCELL57:OUT.22.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_t0"><a class="header" href="#bel-bitslice_t0">Bel BITSLICE_T0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_T0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>TCELL3:IMUX.BYP.8</td></tr>
<tr><td>CE_OFD</td><td>input</td><td>TCELL2:IMUX.BYP.15</td></tr>
<tr><td>CNTVALUEIN0</td><td>input</td><td>TCELL3:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CNTVALUEIN1</td><td>input</td><td>TCELL3:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CNTVALUEIN2</td><td>input</td><td>TCELL3:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CNTVALUEIN3</td><td>input</td><td>TCELL3:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CNTVALUEIN4</td><td>input</td><td>TCELL3:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CNTVALUEIN5</td><td>input</td><td>TCELL3:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CNTVALUEIN6</td><td>input</td><td>TCELL3:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CNTVALUEIN7</td><td>input</td><td>TCELL3:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CNTVALUEIN8</td><td>input</td><td>TCELL3:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CNTVALUEOUT0</td><td>output</td><td>TCELL3:OUT.4.TMIN</td></tr>
<tr><td>CNTVALUEOUT1</td><td>output</td><td>TCELL3:OUT.5.TMIN</td></tr>
<tr><td>CNTVALUEOUT2</td><td>output</td><td>TCELL3:OUT.6.TMIN</td></tr>
<tr><td>CNTVALUEOUT3</td><td>output</td><td>TCELL3:OUT.7.TMIN</td></tr>
<tr><td>CNTVALUEOUT4</td><td>output</td><td>TCELL3:OUT.8.TMIN</td></tr>
<tr><td>CNTVALUEOUT5</td><td>output</td><td>TCELL3:OUT.9.TMIN</td></tr>
<tr><td>CNTVALUEOUT6</td><td>output</td><td>TCELL3:OUT.10.TMIN</td></tr>
<tr><td>CNTVALUEOUT7</td><td>output</td><td>TCELL3:OUT.11.TMIN</td></tr>
<tr><td>CNTVALUEOUT8</td><td>output</td><td>TCELL3:OUT.12.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL0:IMUX.BYP.6</td></tr>
<tr><td>INC</td><td>input</td><td>TCELL3:IMUX.BYP.7</td></tr>
<tr><td>LD</td><td>input</td><td>TCELL3:IMUX.BYP.6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_t1"><a class="header" href="#bel-bitslice_t1">Bel BITSLICE_T1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_T1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>TCELL12:IMUX.BYP.6</td></tr>
<tr><td>CE_OFD</td><td>input</td><td>TCELL11:IMUX.BYP.13</td></tr>
<tr><td>CNTVALUEIN0</td><td>input</td><td>TCELL10:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CNTVALUEIN1</td><td>input</td><td>TCELL10:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>CNTVALUEIN2</td><td>input</td><td>TCELL10:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CNTVALUEIN3</td><td>input</td><td>TCELL10:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>CNTVALUEIN4</td><td>input</td><td>TCELL10:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>CNTVALUEIN5</td><td>input</td><td>TCELL10:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CNTVALUEIN6</td><td>input</td><td>TCELL10:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CNTVALUEIN7</td><td>input</td><td>TCELL10:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CNTVALUEIN8</td><td>input</td><td>TCELL10:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>CNTVALUEOUT0</td><td>output</td><td>TCELL11:OUT.18.TMIN</td></tr>
<tr><td>CNTVALUEOUT1</td><td>output</td><td>TCELL11:OUT.19.TMIN</td></tr>
<tr><td>CNTVALUEOUT2</td><td>output</td><td>TCELL11:OUT.20.TMIN</td></tr>
<tr><td>CNTVALUEOUT3</td><td>output</td><td>TCELL11:OUT.21.TMIN</td></tr>
<tr><td>CNTVALUEOUT4</td><td>output</td><td>TCELL11:OUT.22.TMIN</td></tr>
<tr><td>CNTVALUEOUT5</td><td>output</td><td>TCELL11:OUT.23.TMIN</td></tr>
<tr><td>CNTVALUEOUT6</td><td>output</td><td>TCELL11:OUT.24.TMIN</td></tr>
<tr><td>CNTVALUEOUT7</td><td>output</td><td>TCELL11:OUT.25.TMIN</td></tr>
<tr><td>CNTVALUEOUT8</td><td>output</td><td>TCELL11:OUT.26.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL1:IMUX.BYP.6</td></tr>
<tr><td>INC</td><td>input</td><td>TCELL11:IMUX.BYP.15</td></tr>
<tr><td>LD</td><td>input</td><td>TCELL11:IMUX.BYP.14</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_t2"><a class="header" href="#bel-bitslice_t2">Bel BITSLICE_T2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_T2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>TCELL18:IMUX.BYP.8</td></tr>
<tr><td>CE_OFD</td><td>input</td><td>TCELL17:IMUX.BYP.15</td></tr>
<tr><td>CNTVALUEIN0</td><td>input</td><td>TCELL18:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CNTVALUEIN1</td><td>input</td><td>TCELL18:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CNTVALUEIN2</td><td>input</td><td>TCELL18:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CNTVALUEIN3</td><td>input</td><td>TCELL18:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CNTVALUEIN4</td><td>input</td><td>TCELL18:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CNTVALUEIN5</td><td>input</td><td>TCELL18:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CNTVALUEIN6</td><td>input</td><td>TCELL18:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CNTVALUEIN7</td><td>input</td><td>TCELL18:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CNTVALUEIN8</td><td>input</td><td>TCELL18:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CNTVALUEOUT0</td><td>output</td><td>TCELL18:OUT.4.TMIN</td></tr>
<tr><td>CNTVALUEOUT1</td><td>output</td><td>TCELL18:OUT.5.TMIN</td></tr>
<tr><td>CNTVALUEOUT2</td><td>output</td><td>TCELL18:OUT.6.TMIN</td></tr>
<tr><td>CNTVALUEOUT3</td><td>output</td><td>TCELL18:OUT.7.TMIN</td></tr>
<tr><td>CNTVALUEOUT4</td><td>output</td><td>TCELL18:OUT.8.TMIN</td></tr>
<tr><td>CNTVALUEOUT5</td><td>output</td><td>TCELL18:OUT.9.TMIN</td></tr>
<tr><td>CNTVALUEOUT6</td><td>output</td><td>TCELL18:OUT.10.TMIN</td></tr>
<tr><td>CNTVALUEOUT7</td><td>output</td><td>TCELL18:OUT.11.TMIN</td></tr>
<tr><td>CNTVALUEOUT8</td><td>output</td><td>TCELL18:OUT.12.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL15:IMUX.BYP.6</td></tr>
<tr><td>INC</td><td>input</td><td>TCELL18:IMUX.BYP.7</td></tr>
<tr><td>LD</td><td>input</td><td>TCELL18:IMUX.BYP.6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_t3"><a class="header" href="#bel-bitslice_t3">Bel BITSLICE_T3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_T3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>TCELL27:IMUX.BYP.6</td></tr>
<tr><td>CE_OFD</td><td>input</td><td>TCELL26:IMUX.BYP.13</td></tr>
<tr><td>CNTVALUEIN0</td><td>input</td><td>TCELL25:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CNTVALUEIN1</td><td>input</td><td>TCELL25:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>CNTVALUEIN2</td><td>input</td><td>TCELL25:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CNTVALUEIN3</td><td>input</td><td>TCELL25:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>CNTVALUEIN4</td><td>input</td><td>TCELL25:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>CNTVALUEIN5</td><td>input</td><td>TCELL25:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CNTVALUEIN6</td><td>input</td><td>TCELL25:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CNTVALUEIN7</td><td>input</td><td>TCELL25:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CNTVALUEIN8</td><td>input</td><td>TCELL25:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>CNTVALUEOUT0</td><td>output</td><td>TCELL26:OUT.18.TMIN</td></tr>
<tr><td>CNTVALUEOUT1</td><td>output</td><td>TCELL26:OUT.19.TMIN</td></tr>
<tr><td>CNTVALUEOUT2</td><td>output</td><td>TCELL26:OUT.20.TMIN</td></tr>
<tr><td>CNTVALUEOUT3</td><td>output</td><td>TCELL26:OUT.21.TMIN</td></tr>
<tr><td>CNTVALUEOUT4</td><td>output</td><td>TCELL26:OUT.22.TMIN</td></tr>
<tr><td>CNTVALUEOUT5</td><td>output</td><td>TCELL26:OUT.23.TMIN</td></tr>
<tr><td>CNTVALUEOUT6</td><td>output</td><td>TCELL26:OUT.24.TMIN</td></tr>
<tr><td>CNTVALUEOUT7</td><td>output</td><td>TCELL26:OUT.25.TMIN</td></tr>
<tr><td>CNTVALUEOUT8</td><td>output</td><td>TCELL26:OUT.26.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL16:IMUX.BYP.6</td></tr>
<tr><td>INC</td><td>input</td><td>TCELL26:IMUX.BYP.15</td></tr>
<tr><td>LD</td><td>input</td><td>TCELL26:IMUX.BYP.14</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_t4"><a class="header" href="#bel-bitslice_t4">Bel BITSLICE_T4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_T4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>TCELL33:IMUX.BYP.8</td></tr>
<tr><td>CE_OFD</td><td>input</td><td>TCELL32:IMUX.BYP.15</td></tr>
<tr><td>CNTVALUEIN0</td><td>input</td><td>TCELL33:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CNTVALUEIN1</td><td>input</td><td>TCELL33:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CNTVALUEIN2</td><td>input</td><td>TCELL33:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CNTVALUEIN3</td><td>input</td><td>TCELL33:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CNTVALUEIN4</td><td>input</td><td>TCELL33:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CNTVALUEIN5</td><td>input</td><td>TCELL33:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CNTVALUEIN6</td><td>input</td><td>TCELL33:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CNTVALUEIN7</td><td>input</td><td>TCELL33:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CNTVALUEIN8</td><td>input</td><td>TCELL33:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CNTVALUEOUT0</td><td>output</td><td>TCELL33:OUT.4.TMIN</td></tr>
<tr><td>CNTVALUEOUT1</td><td>output</td><td>TCELL33:OUT.5.TMIN</td></tr>
<tr><td>CNTVALUEOUT2</td><td>output</td><td>TCELL33:OUT.6.TMIN</td></tr>
<tr><td>CNTVALUEOUT3</td><td>output</td><td>TCELL33:OUT.7.TMIN</td></tr>
<tr><td>CNTVALUEOUT4</td><td>output</td><td>TCELL33:OUT.8.TMIN</td></tr>
<tr><td>CNTVALUEOUT5</td><td>output</td><td>TCELL33:OUT.9.TMIN</td></tr>
<tr><td>CNTVALUEOUT6</td><td>output</td><td>TCELL33:OUT.10.TMIN</td></tr>
<tr><td>CNTVALUEOUT7</td><td>output</td><td>TCELL33:OUT.11.TMIN</td></tr>
<tr><td>CNTVALUEOUT8</td><td>output</td><td>TCELL33:OUT.12.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL30:IMUX.BYP.6</td></tr>
<tr><td>INC</td><td>input</td><td>TCELL33:IMUX.BYP.7</td></tr>
<tr><td>LD</td><td>input</td><td>TCELL33:IMUX.BYP.6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_t5"><a class="header" href="#bel-bitslice_t5">Bel BITSLICE_T5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_T5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>TCELL42:IMUX.BYP.6</td></tr>
<tr><td>CE_OFD</td><td>input</td><td>TCELL41:IMUX.BYP.13</td></tr>
<tr><td>CNTVALUEIN0</td><td>input</td><td>TCELL40:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CNTVALUEIN1</td><td>input</td><td>TCELL40:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>CNTVALUEIN2</td><td>input</td><td>TCELL40:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CNTVALUEIN3</td><td>input</td><td>TCELL40:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>CNTVALUEIN4</td><td>input</td><td>TCELL40:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>CNTVALUEIN5</td><td>input</td><td>TCELL40:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CNTVALUEIN6</td><td>input</td><td>TCELL40:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CNTVALUEIN7</td><td>input</td><td>TCELL40:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CNTVALUEIN8</td><td>input</td><td>TCELL40:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>CNTVALUEOUT0</td><td>output</td><td>TCELL41:OUT.18.TMIN</td></tr>
<tr><td>CNTVALUEOUT1</td><td>output</td><td>TCELL41:OUT.19.TMIN</td></tr>
<tr><td>CNTVALUEOUT2</td><td>output</td><td>TCELL41:OUT.20.TMIN</td></tr>
<tr><td>CNTVALUEOUT3</td><td>output</td><td>TCELL41:OUT.21.TMIN</td></tr>
<tr><td>CNTVALUEOUT4</td><td>output</td><td>TCELL41:OUT.22.TMIN</td></tr>
<tr><td>CNTVALUEOUT5</td><td>output</td><td>TCELL41:OUT.23.TMIN</td></tr>
<tr><td>CNTVALUEOUT6</td><td>output</td><td>TCELL41:OUT.24.TMIN</td></tr>
<tr><td>CNTVALUEOUT7</td><td>output</td><td>TCELL41:OUT.25.TMIN</td></tr>
<tr><td>CNTVALUEOUT8</td><td>output</td><td>TCELL41:OUT.26.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL31:IMUX.BYP.6</td></tr>
<tr><td>INC</td><td>input</td><td>TCELL41:IMUX.BYP.15</td></tr>
<tr><td>LD</td><td>input</td><td>TCELL41:IMUX.BYP.14</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_t6"><a class="header" href="#bel-bitslice_t6">Bel BITSLICE_T6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_T6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>TCELL48:IMUX.BYP.8</td></tr>
<tr><td>CE_OFD</td><td>input</td><td>TCELL47:IMUX.BYP.15</td></tr>
<tr><td>CNTVALUEIN0</td><td>input</td><td>TCELL48:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CNTVALUEIN1</td><td>input</td><td>TCELL48:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CNTVALUEIN2</td><td>input</td><td>TCELL48:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CNTVALUEIN3</td><td>input</td><td>TCELL48:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CNTVALUEIN4</td><td>input</td><td>TCELL48:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CNTVALUEIN5</td><td>input</td><td>TCELL48:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CNTVALUEIN6</td><td>input</td><td>TCELL48:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CNTVALUEIN7</td><td>input</td><td>TCELL48:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CNTVALUEIN8</td><td>input</td><td>TCELL48:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CNTVALUEOUT0</td><td>output</td><td>TCELL48:OUT.4.TMIN</td></tr>
<tr><td>CNTVALUEOUT1</td><td>output</td><td>TCELL48:OUT.5.TMIN</td></tr>
<tr><td>CNTVALUEOUT2</td><td>output</td><td>TCELL48:OUT.6.TMIN</td></tr>
<tr><td>CNTVALUEOUT3</td><td>output</td><td>TCELL48:OUT.7.TMIN</td></tr>
<tr><td>CNTVALUEOUT4</td><td>output</td><td>TCELL48:OUT.8.TMIN</td></tr>
<tr><td>CNTVALUEOUT5</td><td>output</td><td>TCELL48:OUT.9.TMIN</td></tr>
<tr><td>CNTVALUEOUT6</td><td>output</td><td>TCELL48:OUT.10.TMIN</td></tr>
<tr><td>CNTVALUEOUT7</td><td>output</td><td>TCELL48:OUT.11.TMIN</td></tr>
<tr><td>CNTVALUEOUT8</td><td>output</td><td>TCELL48:OUT.12.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL45:IMUX.BYP.6</td></tr>
<tr><td>INC</td><td>input</td><td>TCELL48:IMUX.BYP.7</td></tr>
<tr><td>LD</td><td>input</td><td>TCELL48:IMUX.BYP.6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_t7"><a class="header" href="#bel-bitslice_t7">Bel BITSLICE_T7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_T7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>TCELL57:IMUX.BYP.6</td></tr>
<tr><td>CE_OFD</td><td>input</td><td>TCELL56:IMUX.BYP.13</td></tr>
<tr><td>CNTVALUEIN0</td><td>input</td><td>TCELL55:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CNTVALUEIN1</td><td>input</td><td>TCELL55:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>CNTVALUEIN2</td><td>input</td><td>TCELL55:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CNTVALUEIN3</td><td>input</td><td>TCELL55:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>CNTVALUEIN4</td><td>input</td><td>TCELL55:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>CNTVALUEIN5</td><td>input</td><td>TCELL55:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CNTVALUEIN6</td><td>input</td><td>TCELL55:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CNTVALUEIN7</td><td>input</td><td>TCELL55:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>CNTVALUEIN8</td><td>input</td><td>TCELL55:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>CNTVALUEOUT0</td><td>output</td><td>TCELL56:OUT.18.TMIN</td></tr>
<tr><td>CNTVALUEOUT1</td><td>output</td><td>TCELL56:OUT.19.TMIN</td></tr>
<tr><td>CNTVALUEOUT2</td><td>output</td><td>TCELL56:OUT.20.TMIN</td></tr>
<tr><td>CNTVALUEOUT3</td><td>output</td><td>TCELL56:OUT.21.TMIN</td></tr>
<tr><td>CNTVALUEOUT4</td><td>output</td><td>TCELL56:OUT.22.TMIN</td></tr>
<tr><td>CNTVALUEOUT5</td><td>output</td><td>TCELL56:OUT.23.TMIN</td></tr>
<tr><td>CNTVALUEOUT6</td><td>output</td><td>TCELL56:OUT.24.TMIN</td></tr>
<tr><td>CNTVALUEOUT7</td><td>output</td><td>TCELL56:OUT.25.TMIN</td></tr>
<tr><td>CNTVALUEOUT8</td><td>output</td><td>TCELL56:OUT.26.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL46:IMUX.BYP.6</td></tr>
<tr><td>INC</td><td>input</td><td>TCELL56:IMUX.BYP.15</td></tr>
<tr><td>LD</td><td>input</td><td>TCELL56:IMUX.BYP.14</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_control0"><a class="header" href="#bel-bitslice_control0">Bel BITSLICE_CONTROL0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>TCELL4:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>TCELL4:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>TCELL4:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>TCELL4:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>TCELL4:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>TCELL4:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>TCELL4:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>TCELL4:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>TCELL4:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>TCELL4:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>TCELL4:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>TCELL4:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2PHY_T_B0</td><td>input</td><td>TCELL4:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2PHY_T_B1</td><td>input</td><td>TCELL4:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2PHY_T_B2</td><td>input</td><td>TCELL4:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2PHY_T_B3</td><td>input</td><td>TCELL4:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>TCELL4:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>TCELL4:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>TCELL4:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>TCELL4:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>TCELL3:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>TCELL3:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>TCELL4:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>TCELL4:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>TCELL7:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>TCELL7:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>TCELL7:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>TCELL7:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>TCELL7:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>TCELL7:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL3:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL6:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL6:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL7:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL7:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL7:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL7:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL7:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL7:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL6:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL6:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL6:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL6:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL6:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL6:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL7:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL7:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>TCELL6:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>TCELL3:IMUX.BYP.10</td></tr>
<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>TCELL3:OUT.17.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL3:IMUX.BYP.9</td></tr>
<tr><td>MASTER_PD_OUT</td><td>output</td><td>TCELL3:OUT.15.TMIN</td></tr>
<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL3:OUT.16.TMIN</td></tr>
<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL3:OUT.14.TMIN</td></tr>
<tr><td>REFCLK</td><td>input</td><td>TCELL3:IMUX.CTRL.5</td></tr>
<tr><td>RIU_CLK</td><td>input</td><td>TCELL3:IMUX.CTRL.7</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_control1"><a class="header" href="#bel-bitslice_control1">Bel BITSLICE_CONTROL1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>TCELL11:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>TCELL11:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>TCELL11:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>TCELL11:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>TCELL11:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>TCELL11:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>TCELL11:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>TCELL11:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>TCELL11:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>TCELL11:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>TCELL11:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>TCELL11:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2PHY_T_B0</td><td>input</td><td>TCELL10:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2PHY_T_B1</td><td>input</td><td>TCELL10:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2PHY_T_B2</td><td>input</td><td>TCELL10:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2PHY_T_B3</td><td>input</td><td>TCELL10:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>TCELL10:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>TCELL10:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>TCELL10:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>TCELL10:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>TCELL10:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>TCELL10:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>TCELL10:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>TCELL10:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>TCELL7:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>TCELL7:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>TCELL7:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>TCELL7:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>TCELL7:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>TCELL7:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL10:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL6:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL6:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL7:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL7:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL7:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL7:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL7:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL7:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL6:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL6:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL6:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL6:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL6:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL6:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL7:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL7:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>TCELL6:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>TCELL12:IMUX.BYP.8</td></tr>
<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>TCELL11:OUT.30.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL12:IMUX.BYP.7</td></tr>
<tr><td>MASTER_PD_OUT</td><td>output</td><td>TCELL11:OUT.28.TMIN</td></tr>
<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL11:OUT.29.TMIN</td></tr>
<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL11:OUT.27.TMIN</td></tr>
<tr><td>REFCLK</td><td>input</td><td>TCELL11:IMUX.CTRL.6</td></tr>
<tr><td>RIU_CLK</td><td>input</td><td>TCELL12:IMUX.CTRL.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_control2"><a class="header" href="#bel-bitslice_control2">Bel BITSLICE_CONTROL2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>TCELL19:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>TCELL19:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>TCELL19:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>TCELL19:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>TCELL19:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>TCELL19:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>TCELL19:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>TCELL19:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>TCELL19:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>TCELL19:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>TCELL19:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>TCELL19:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2PHY_T_B0</td><td>input</td><td>TCELL19:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2PHY_T_B1</td><td>input</td><td>TCELL19:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2PHY_T_B2</td><td>input</td><td>TCELL19:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2PHY_T_B3</td><td>input</td><td>TCELL19:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>TCELL19:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>TCELL19:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>TCELL19:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>TCELL19:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>TCELL18:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>TCELL18:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>TCELL19:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>TCELL19:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>TCELL22:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>TCELL22:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>TCELL22:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>TCELL22:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>TCELL22:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>TCELL22:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL18:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL21:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL21:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL22:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL22:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL22:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL22:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL22:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL22:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL21:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL21:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL21:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL21:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL21:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL21:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL22:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL22:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>TCELL21:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>TCELL18:IMUX.BYP.10</td></tr>
<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>TCELL18:OUT.17.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL18:IMUX.BYP.9</td></tr>
<tr><td>MASTER_PD_OUT</td><td>output</td><td>TCELL18:OUT.15.TMIN</td></tr>
<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL18:OUT.16.TMIN</td></tr>
<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL18:OUT.14.TMIN</td></tr>
<tr><td>REFCLK</td><td>input</td><td>TCELL18:IMUX.CTRL.5</td></tr>
<tr><td>RIU_CLK</td><td>input</td><td>TCELL18:IMUX.CTRL.7</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_control3"><a class="header" href="#bel-bitslice_control3">Bel BITSLICE_CONTROL3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>TCELL26:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>TCELL26:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>TCELL26:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>TCELL26:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>TCELL26:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>TCELL26:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>TCELL26:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>TCELL26:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>TCELL26:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>TCELL26:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>TCELL26:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>TCELL26:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2PHY_T_B0</td><td>input</td><td>TCELL25:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2PHY_T_B1</td><td>input</td><td>TCELL25:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2PHY_T_B2</td><td>input</td><td>TCELL25:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2PHY_T_B3</td><td>input</td><td>TCELL25:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>TCELL25:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>TCELL25:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>TCELL25:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>TCELL25:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>TCELL25:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>TCELL25:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>TCELL25:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>TCELL25:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>TCELL22:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>TCELL22:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>TCELL22:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>TCELL22:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>TCELL22:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>TCELL22:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL25:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL21:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL21:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL22:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL22:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL22:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL22:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL22:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL22:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL21:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL21:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL21:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL21:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL21:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL21:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL22:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL22:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>TCELL21:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>TCELL27:IMUX.BYP.8</td></tr>
<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>TCELL26:OUT.30.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL27:IMUX.BYP.7</td></tr>
<tr><td>MASTER_PD_OUT</td><td>output</td><td>TCELL26:OUT.28.TMIN</td></tr>
<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL26:OUT.29.TMIN</td></tr>
<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL26:OUT.27.TMIN</td></tr>
<tr><td>REFCLK</td><td>input</td><td>TCELL26:IMUX.CTRL.6</td></tr>
<tr><td>RIU_CLK</td><td>input</td><td>TCELL27:IMUX.CTRL.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_control4"><a class="header" href="#bel-bitslice_control4">Bel BITSLICE_CONTROL4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>TCELL34:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>TCELL34:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>TCELL34:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>TCELL34:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>TCELL34:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>TCELL34:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>TCELL34:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>TCELL34:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>TCELL34:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>TCELL34:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>TCELL34:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>TCELL34:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2PHY_T_B0</td><td>input</td><td>TCELL34:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2PHY_T_B1</td><td>input</td><td>TCELL34:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2PHY_T_B2</td><td>input</td><td>TCELL34:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2PHY_T_B3</td><td>input</td><td>TCELL34:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>TCELL34:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>TCELL34:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>TCELL34:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>TCELL34:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>TCELL33:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>TCELL33:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>TCELL34:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>TCELL34:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>TCELL37:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>TCELL37:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>TCELL37:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>TCELL37:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>TCELL37:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>TCELL37:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL33:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL36:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL36:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL37:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL37:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL37:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL37:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL37:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL37:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL36:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL36:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL36:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL36:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL36:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL36:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL37:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL37:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>TCELL36:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>TCELL33:IMUX.BYP.10</td></tr>
<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>TCELL33:OUT.17.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL33:IMUX.BYP.9</td></tr>
<tr><td>MASTER_PD_OUT</td><td>output</td><td>TCELL33:OUT.15.TMIN</td></tr>
<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL33:OUT.16.TMIN</td></tr>
<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL33:OUT.14.TMIN</td></tr>
<tr><td>REFCLK</td><td>input</td><td>TCELL33:IMUX.CTRL.5</td></tr>
<tr><td>RIU_CLK</td><td>input</td><td>TCELL33:IMUX.CTRL.7</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_control5"><a class="header" href="#bel-bitslice_control5">Bel BITSLICE_CONTROL5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>TCELL41:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>TCELL41:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>TCELL41:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>TCELL41:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>TCELL41:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>TCELL41:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>TCELL41:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>TCELL41:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>TCELL41:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>TCELL41:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>TCELL41:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>TCELL41:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2PHY_T_B0</td><td>input</td><td>TCELL40:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2PHY_T_B1</td><td>input</td><td>TCELL40:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2PHY_T_B2</td><td>input</td><td>TCELL40:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2PHY_T_B3</td><td>input</td><td>TCELL40:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>TCELL40:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>TCELL40:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>TCELL40:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>TCELL40:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>TCELL40:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>TCELL40:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>TCELL40:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>TCELL40:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>TCELL37:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>TCELL37:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>TCELL37:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>TCELL37:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>TCELL37:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>TCELL37:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL40:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL36:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL36:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL37:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL37:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL37:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL37:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL37:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL37:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL36:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL36:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL36:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL36:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL36:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL36:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL37:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL37:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>TCELL36:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>TCELL42:IMUX.BYP.8</td></tr>
<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>TCELL41:OUT.30.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL42:IMUX.BYP.7</td></tr>
<tr><td>MASTER_PD_OUT</td><td>output</td><td>TCELL41:OUT.28.TMIN</td></tr>
<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL41:OUT.29.TMIN</td></tr>
<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL41:OUT.27.TMIN</td></tr>
<tr><td>REFCLK</td><td>input</td><td>TCELL41:IMUX.CTRL.6</td></tr>
<tr><td>RIU_CLK</td><td>input</td><td>TCELL42:IMUX.CTRL.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_control6"><a class="header" href="#bel-bitslice_control6">Bel BITSLICE_CONTROL6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>TCELL49:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>TCELL49:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>TCELL49:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>TCELL49:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>TCELL49:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>TCELL49:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>TCELL49:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>TCELL49:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>TCELL49:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>TCELL49:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>TCELL49:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>TCELL49:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2PHY_T_B0</td><td>input</td><td>TCELL49:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2PHY_T_B1</td><td>input</td><td>TCELL49:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2PHY_T_B2</td><td>input</td><td>TCELL49:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2PHY_T_B3</td><td>input</td><td>TCELL49:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>TCELL49:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>TCELL49:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>TCELL49:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>TCELL49:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>TCELL48:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>TCELL48:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>TCELL49:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>TCELL49:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>TCELL52:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>TCELL52:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>TCELL52:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>TCELL52:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>TCELL52:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>TCELL52:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL48:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL51:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL51:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL52:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL52:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL52:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL52:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL52:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL52:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL51:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL51:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL51:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL51:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL51:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL51:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL52:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL52:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>TCELL51:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>TCELL48:IMUX.BYP.10</td></tr>
<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>TCELL48:OUT.17.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL48:IMUX.BYP.9</td></tr>
<tr><td>MASTER_PD_OUT</td><td>output</td><td>TCELL48:OUT.15.TMIN</td></tr>
<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL48:OUT.16.TMIN</td></tr>
<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL48:OUT.14.TMIN</td></tr>
<tr><td>REFCLK</td><td>input</td><td>TCELL48:IMUX.CTRL.5</td></tr>
<tr><td>RIU_CLK</td><td>input</td><td>TCELL48:IMUX.CTRL.7</td></tr>
</tbody>
</table></div>
<h3 id="bel-bitslice_control7"><a class="header" href="#bel-bitslice_control7">Bel BITSLICE_CONTROL7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>TCELL56:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>TCELL56:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>TCELL56:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>TCELL56:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>TCELL56:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>TCELL56:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>TCELL56:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>TCELL56:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>TCELL56:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>TCELL56:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>TCELL56:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>TCELL56:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2PHY_T_B0</td><td>input</td><td>TCELL55:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2PHY_T_B1</td><td>input</td><td>TCELL55:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2PHY_T_B2</td><td>input</td><td>TCELL55:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2PHY_T_B3</td><td>input</td><td>TCELL55:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>TCELL55:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>TCELL55:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>TCELL55:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>TCELL55:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>TCELL55:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>TCELL55:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>TCELL55:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>TCELL55:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>TCELL52:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>TCELL52:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>TCELL52:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>TCELL52:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>TCELL52:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>TCELL52:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL55:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL51:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL51:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL52:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL52:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL52:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL52:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL52:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL52:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL51:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL51:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL51:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL51:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL51:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL51:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL52:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL52:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>TCELL51:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>TCELL57:IMUX.BYP.8</td></tr>
<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>TCELL56:OUT.30.TMIN</td></tr>
<tr><td>EN_VTC</td><td>input</td><td>TCELL57:IMUX.BYP.7</td></tr>
<tr><td>MASTER_PD_OUT</td><td>output</td><td>TCELL56:OUT.28.TMIN</td></tr>
<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL56:OUT.29.TMIN</td></tr>
<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL56:OUT.27.TMIN</td></tr>
<tr><td>REFCLK</td><td>input</td><td>TCELL56:IMUX.CTRL.6</td></tr>
<tr><td>RIU_CLK</td><td>input</td><td>TCELL57:IMUX.CTRL.2</td></tr>
</tbody>
</table></div>
<h3 id="bel-pll_select0"><a class="header" href="#bel-pll_select0">Bel PLL_SELECT0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel PLL_SELECT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-pll_select1"><a class="header" href="#bel-pll_select1">Bel PLL_SELECT1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel PLL_SELECT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-pll_select2"><a class="header" href="#bel-pll_select2">Bel PLL_SELECT2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel PLL_SELECT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-pll_select3"><a class="header" href="#bel-pll_select3">Bel PLL_SELECT3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel PLL_SELECT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-pll_select4"><a class="header" href="#bel-pll_select4">Bel PLL_SELECT4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel PLL_SELECT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-pll_select5"><a class="header" href="#bel-pll_select5">Bel PLL_SELECT5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel PLL_SELECT5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-pll_select6"><a class="header" href="#bel-pll_select6">Bel PLL_SELECT6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel PLL_SELECT6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-pll_select7"><a class="header" href="#bel-pll_select7">Bel PLL_SELECT7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel PLL_SELECT7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-riu_or0"><a class="header" href="#bel-riu_or0">Bel RIU_OR0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel RIU_OR0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>RIU_RD_DATA0</td><td>output</td><td>TCELL6:OUT.19.TMIN</td></tr>
<tr><td>RIU_RD_DATA1</td><td>output</td><td>TCELL6:OUT.20.TMIN</td></tr>
<tr><td>RIU_RD_DATA10</td><td>output</td><td>TCELL6:OUT.29.TMIN</td></tr>
<tr><td>RIU_RD_DATA11</td><td>output</td><td>TCELL6:OUT.30.TMIN</td></tr>
<tr><td>RIU_RD_DATA12</td><td>output</td><td>TCELL6:OUT.31.TMIN</td></tr>
<tr><td>RIU_RD_DATA13</td><td>output</td><td>TCELL7:OUT.4.TMIN</td></tr>
<tr><td>RIU_RD_DATA14</td><td>output</td><td>TCELL7:OUT.5.TMIN</td></tr>
<tr><td>RIU_RD_DATA15</td><td>output</td><td>TCELL7:OUT.6.TMIN</td></tr>
<tr><td>RIU_RD_DATA2</td><td>output</td><td>TCELL6:OUT.21.TMIN</td></tr>
<tr><td>RIU_RD_DATA3</td><td>output</td><td>TCELL6:OUT.22.TMIN</td></tr>
<tr><td>RIU_RD_DATA4</td><td>output</td><td>TCELL6:OUT.23.TMIN</td></tr>
<tr><td>RIU_RD_DATA5</td><td>output</td><td>TCELL6:OUT.24.TMIN</td></tr>
<tr><td>RIU_RD_DATA6</td><td>output</td><td>TCELL6:OUT.25.TMIN</td></tr>
<tr><td>RIU_RD_DATA7</td><td>output</td><td>TCELL6:OUT.26.TMIN</td></tr>
<tr><td>RIU_RD_DATA8</td><td>output</td><td>TCELL6:OUT.27.TMIN</td></tr>
<tr><td>RIU_RD_DATA9</td><td>output</td><td>TCELL6:OUT.28.TMIN</td></tr>
<tr><td>RIU_RD_VALID</td><td>output</td><td>TCELL6:OUT.18.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-riu_or1"><a class="header" href="#bel-riu_or1">Bel RIU_OR1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel RIU_OR1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>RIU_RD_DATA0</td><td>output</td><td>TCELL21:OUT.19.TMIN</td></tr>
<tr><td>RIU_RD_DATA1</td><td>output</td><td>TCELL21:OUT.20.TMIN</td></tr>
<tr><td>RIU_RD_DATA10</td><td>output</td><td>TCELL21:OUT.29.TMIN</td></tr>
<tr><td>RIU_RD_DATA11</td><td>output</td><td>TCELL21:OUT.30.TMIN</td></tr>
<tr><td>RIU_RD_DATA12</td><td>output</td><td>TCELL21:OUT.31.TMIN</td></tr>
<tr><td>RIU_RD_DATA13</td><td>output</td><td>TCELL22:OUT.4.TMIN</td></tr>
<tr><td>RIU_RD_DATA14</td><td>output</td><td>TCELL22:OUT.5.TMIN</td></tr>
<tr><td>RIU_RD_DATA15</td><td>output</td><td>TCELL22:OUT.6.TMIN</td></tr>
<tr><td>RIU_RD_DATA2</td><td>output</td><td>TCELL21:OUT.21.TMIN</td></tr>
<tr><td>RIU_RD_DATA3</td><td>output</td><td>TCELL21:OUT.22.TMIN</td></tr>
<tr><td>RIU_RD_DATA4</td><td>output</td><td>TCELL21:OUT.23.TMIN</td></tr>
<tr><td>RIU_RD_DATA5</td><td>output</td><td>TCELL21:OUT.24.TMIN</td></tr>
<tr><td>RIU_RD_DATA6</td><td>output</td><td>TCELL21:OUT.25.TMIN</td></tr>
<tr><td>RIU_RD_DATA7</td><td>output</td><td>TCELL21:OUT.26.TMIN</td></tr>
<tr><td>RIU_RD_DATA8</td><td>output</td><td>TCELL21:OUT.27.TMIN</td></tr>
<tr><td>RIU_RD_DATA9</td><td>output</td><td>TCELL21:OUT.28.TMIN</td></tr>
<tr><td>RIU_RD_VALID</td><td>output</td><td>TCELL21:OUT.18.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-riu_or2"><a class="header" href="#bel-riu_or2">Bel RIU_OR2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel RIU_OR2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>RIU_RD_DATA0</td><td>output</td><td>TCELL36:OUT.19.TMIN</td></tr>
<tr><td>RIU_RD_DATA1</td><td>output</td><td>TCELL36:OUT.20.TMIN</td></tr>
<tr><td>RIU_RD_DATA10</td><td>output</td><td>TCELL36:OUT.29.TMIN</td></tr>
<tr><td>RIU_RD_DATA11</td><td>output</td><td>TCELL36:OUT.30.TMIN</td></tr>
<tr><td>RIU_RD_DATA12</td><td>output</td><td>TCELL36:OUT.31.TMIN</td></tr>
<tr><td>RIU_RD_DATA13</td><td>output</td><td>TCELL37:OUT.4.TMIN</td></tr>
<tr><td>RIU_RD_DATA14</td><td>output</td><td>TCELL37:OUT.5.TMIN</td></tr>
<tr><td>RIU_RD_DATA15</td><td>output</td><td>TCELL37:OUT.6.TMIN</td></tr>
<tr><td>RIU_RD_DATA2</td><td>output</td><td>TCELL36:OUT.21.TMIN</td></tr>
<tr><td>RIU_RD_DATA3</td><td>output</td><td>TCELL36:OUT.22.TMIN</td></tr>
<tr><td>RIU_RD_DATA4</td><td>output</td><td>TCELL36:OUT.23.TMIN</td></tr>
<tr><td>RIU_RD_DATA5</td><td>output</td><td>TCELL36:OUT.24.TMIN</td></tr>
<tr><td>RIU_RD_DATA6</td><td>output</td><td>TCELL36:OUT.25.TMIN</td></tr>
<tr><td>RIU_RD_DATA7</td><td>output</td><td>TCELL36:OUT.26.TMIN</td></tr>
<tr><td>RIU_RD_DATA8</td><td>output</td><td>TCELL36:OUT.27.TMIN</td></tr>
<tr><td>RIU_RD_DATA9</td><td>output</td><td>TCELL36:OUT.28.TMIN</td></tr>
<tr><td>RIU_RD_VALID</td><td>output</td><td>TCELL36:OUT.18.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-riu_or3"><a class="header" href="#bel-riu_or3">Bel RIU_OR3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel RIU_OR3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>RIU_RD_DATA0</td><td>output</td><td>TCELL51:OUT.19.TMIN</td></tr>
<tr><td>RIU_RD_DATA1</td><td>output</td><td>TCELL51:OUT.20.TMIN</td></tr>
<tr><td>RIU_RD_DATA10</td><td>output</td><td>TCELL51:OUT.29.TMIN</td></tr>
<tr><td>RIU_RD_DATA11</td><td>output</td><td>TCELL51:OUT.30.TMIN</td></tr>
<tr><td>RIU_RD_DATA12</td><td>output</td><td>TCELL51:OUT.31.TMIN</td></tr>
<tr><td>RIU_RD_DATA13</td><td>output</td><td>TCELL52:OUT.4.TMIN</td></tr>
<tr><td>RIU_RD_DATA14</td><td>output</td><td>TCELL52:OUT.5.TMIN</td></tr>
<tr><td>RIU_RD_DATA15</td><td>output</td><td>TCELL52:OUT.6.TMIN</td></tr>
<tr><td>RIU_RD_DATA2</td><td>output</td><td>TCELL51:OUT.21.TMIN</td></tr>
<tr><td>RIU_RD_DATA3</td><td>output</td><td>TCELL51:OUT.22.TMIN</td></tr>
<tr><td>RIU_RD_DATA4</td><td>output</td><td>TCELL51:OUT.23.TMIN</td></tr>
<tr><td>RIU_RD_DATA5</td><td>output</td><td>TCELL51:OUT.24.TMIN</td></tr>
<tr><td>RIU_RD_DATA6</td><td>output</td><td>TCELL51:OUT.25.TMIN</td></tr>
<tr><td>RIU_RD_DATA7</td><td>output</td><td>TCELL51:OUT.26.TMIN</td></tr>
<tr><td>RIU_RD_DATA8</td><td>output</td><td>TCELL51:OUT.27.TMIN</td></tr>
<tr><td>RIU_RD_DATA9</td><td>output</td><td>TCELL51:OUT.28.TMIN</td></tr>
<tr><td>RIU_RD_VALID</td><td>output</td><td>TCELL51:OUT.18.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-xiphy_feedthrough0"><a class="header" href="#bel-xiphy_feedthrough0">Bel XIPHY_FEEDTHROUGH0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel XIPHY_FEEDTHROUGH0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_CTRL_CLK_LOW</td><td>input</td><td>TCELL3:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_CTRL_CLK_UPP</td><td>input</td><td>TCELL12:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td><td>input</td><td>TCELL7:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_OUT</td><td>input</td><td>TCELL7:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLB2PHY_DBG_CT_START_EN</td><td>input</td><td>TCELL7:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CLB2PHY_FIFO_CLK0</td><td>input</td><td>TCELL1:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_FIFO_CLK1</td><td>input</td><td>TCELL2:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_FIFO_CLK10</td><td>input</td><td>TCELL14:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_FIFO_CLK11</td><td>input</td><td>TCELL14:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK12</td><td>input</td><td>TCELL8:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK2</td><td>input</td><td>TCELL3:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_FIFO_CLK3</td><td>input</td><td>TCELL4:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK4</td><td>input</td><td>TCELL5:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK5</td><td>input</td><td>TCELL6:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK6</td><td>input</td><td>TCELL9:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK7</td><td>input</td><td>TCELL10:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK8</td><td>input</td><td>TCELL11:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_FIFO_CLK9</td><td>input</td><td>TCELL13:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_DIV2</td><td>input</td><td>TCELL7:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_DIV4</td><td>input</td><td>TCELL7:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_SDR</td><td>input</td><td>TCELL7:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_SCAN_EN_B</td><td>input</td><td>TCELL7:IMUX.BYP.14</td></tr>
<tr><td>CLB2PHY_SCAN_IN0</td><td>input</td><td>TCELL6:IMUX.BYP.15</td></tr>
<tr><td>CLB2PHY_SCAN_IN1</td><td>input</td><td>TCELL7:IMUX.BYP.6</td></tr>
<tr><td>CLB2PHY_SCAN_IN2</td><td>input</td><td>TCELL7:IMUX.BYP.7</td></tr>
<tr><td>CLB2PHY_SCAN_IN3</td><td>input</td><td>TCELL7:IMUX.BYP.8</td></tr>
<tr><td>CLB2PHY_SCAN_IN4</td><td>input</td><td>TCELL7:IMUX.BYP.10</td></tr>
<tr><td>CLB2PHY_SCAN_IN5</td><td>input</td><td>TCELL7:IMUX.BYP.11</td></tr>
<tr><td>CLB2PHY_SCAN_IN6</td><td>input</td><td>TCELL7:IMUX.BYP.12</td></tr>
<tr><td>CLB2PHY_SCAN_IN7</td><td>input</td><td>TCELL7:IMUX.BYP.13</td></tr>
<tr><td>CLB2PHY_SCAN_MODE_B</td><td>input</td><td>TCELL6:IMUX.BYP.14</td></tr>
<tr><td>CLB2PHY_SCAN_RST_MASK_B</td><td>input</td><td>TCELL6:IMUX.BYP.13</td></tr>
<tr><td>CLB2PHY_TEST_DIV2_CLK_SEL_B</td><td>input</td><td>TCELL7:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_DIV4_CLK_SEL_B</td><td>input</td><td>TCELL7:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SDR_CLK_SEL_B</td><td>input</td><td>TCELL7:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B0</td><td>input</td><td>TCELL6:IMUX.BYP.9</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B1</td><td>input</td><td>TCELL6:IMUX.BYP.10</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B2</td><td>input</td><td>TCELL6:IMUX.BYP.11</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B3</td><td>input</td><td>TCELL6:IMUX.BYP.12</td></tr>
<tr><td>CTRL_RST_B_LOW</td><td>input</td><td>TCELL3:IMUX.CTRL.6</td></tr>
<tr><td>CTRL_RST_B_UPP</td><td>input</td><td>TCELL11:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B0</td><td>input</td><td>TCELL0:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B1</td><td>input</td><td>TCELL1:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B10</td><td>input</td><td>TCELL13:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B11</td><td>input</td><td>TCELL14:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B12</td><td>input</td><td>TCELL8:IMUX.CTRL.3</td></tr>
<tr><td>IDELAY_RST_B2</td><td>input</td><td>TCELL2:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B3</td><td>input</td><td>TCELL4:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B4</td><td>input</td><td>TCELL5:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B5</td><td>input</td><td>TCELL6:IMUX.CTRL.5</td></tr>
<tr><td>IDELAY_RST_B6</td><td>input</td><td>TCELL9:IMUX.CTRL.3</td></tr>
<tr><td>IDELAY_RST_B7</td><td>input</td><td>TCELL10:IMUX.CTRL.2</td></tr>
<tr><td>IDELAY_RST_B8</td><td>input</td><td>TCELL11:IMUX.CTRL.2</td></tr>
<tr><td>IDELAY_RST_B9</td><td>input</td><td>TCELL12:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B0</td><td>input</td><td>TCELL0:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B1</td><td>input</td><td>TCELL1:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST_B10</td><td>input</td><td>TCELL13:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B11</td><td>input</td><td>TCELL14:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B12</td><td>input</td><td>TCELL8:IMUX.CTRL.2</td></tr>
<tr><td>ODELAY_RST_B2</td><td>input</td><td>TCELL2:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST_B3</td><td>input</td><td>TCELL4:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B4</td><td>input</td><td>TCELL5:IMUX.CTRL.4</td></tr>
<tr><td>ODELAY_RST_B5</td><td>input</td><td>TCELL6:IMUX.CTRL.4</td></tr>
<tr><td>ODELAY_RST_B6</td><td>input</td><td>TCELL8:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B7</td><td>input</td><td>TCELL9:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B8</td><td>input</td><td>TCELL10:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B9</td><td>input</td><td>TCELL12:IMUX.CTRL.6</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td><td>output</td><td>TCELL7:OUT.17.TMIN</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_OUT</td><td>output</td><td>TCELL7:OUT.16.TMIN</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_OUT</td><td>output</td><td>TCELL7:OUT.15.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT0</td><td>output</td><td>TCELL7:OUT.7.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT1</td><td>output</td><td>TCELL7:OUT.8.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT2</td><td>output</td><td>TCELL7:OUT.9.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT3</td><td>output</td><td>TCELL7:OUT.10.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT4</td><td>output</td><td>TCELL7:OUT.11.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT5</td><td>output</td><td>TCELL7:OUT.12.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT6</td><td>output</td><td>TCELL7:OUT.13.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT7</td><td>output</td><td>TCELL7:OUT.14.TMIN</td></tr>
<tr><td>RXBIT_RST_B0</td><td>input</td><td>TCELL0:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST_B1</td><td>input</td><td>TCELL1:IMUX.CTRL.5</td></tr>
<tr><td>RXBIT_RST_B10</td><td>input</td><td>TCELL13:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST_B11</td><td>input</td><td>TCELL14:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST_B12</td><td>input</td><td>TCELL7:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B2</td><td>input</td><td>TCELL2:IMUX.CTRL.5</td></tr>
<tr><td>RXBIT_RST_B3</td><td>input</td><td>TCELL4:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST_B4</td><td>input</td><td>TCELL5:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST_B5</td><td>input</td><td>TCELL6:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST_B6</td><td>input</td><td>TCELL8:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B7</td><td>input</td><td>TCELL9:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B8</td><td>input</td><td>TCELL10:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B9</td><td>input</td><td>TCELL12:IMUX.CTRL.4</td></tr>
<tr><td>TRISTATE_ODELAY_RST_B0</td><td>input</td><td>TCELL3:IMUX.CTRL.4</td></tr>
<tr><td>TRISTATE_ODELAY_RST_B1</td><td>input</td><td>TCELL11:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B0</td><td>input</td><td>TCELL0:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST_B1</td><td>input</td><td>TCELL1:IMUX.CTRL.4</td></tr>
<tr><td>TXBIT_RST_B10</td><td>input</td><td>TCELL13:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST_B11</td><td>input</td><td>TCELL14:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST_B12</td><td>input</td><td>TCELL7:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B2</td><td>input</td><td>TCELL2:IMUX.CTRL.4</td></tr>
<tr><td>TXBIT_RST_B3</td><td>input</td><td>TCELL4:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST_B4</td><td>input</td><td>TCELL5:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST_B5</td><td>input</td><td>TCELL6:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST_B6</td><td>input</td><td>TCELL8:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B7</td><td>input</td><td>TCELL9:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B8</td><td>input</td><td>TCELL10:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B9</td><td>input</td><td>TCELL12:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_TRI_RST_B0</td><td>input</td><td>TCELL0:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_TRI_RST_B1</td><td>input</td><td>TCELL1:IMUX.CTRL.3</td></tr>
</tbody>
</table></div>
<h3 id="bel-xiphy_feedthrough1"><a class="header" href="#bel-xiphy_feedthrough1">Bel XIPHY_FEEDTHROUGH1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel XIPHY_FEEDTHROUGH1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_CTRL_CLK_LOW</td><td>input</td><td>TCELL18:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_CTRL_CLK_UPP</td><td>input</td><td>TCELL27:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td><td>input</td><td>TCELL22:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_OUT</td><td>input</td><td>TCELL22:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLB2PHY_DBG_CT_START_EN</td><td>input</td><td>TCELL22:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CLB2PHY_FIFO_CLK0</td><td>input</td><td>TCELL16:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_FIFO_CLK1</td><td>input</td><td>TCELL17:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_FIFO_CLK10</td><td>input</td><td>TCELL29:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_FIFO_CLK11</td><td>input</td><td>TCELL29:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK12</td><td>input</td><td>TCELL23:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK2</td><td>input</td><td>TCELL18:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_FIFO_CLK3</td><td>input</td><td>TCELL19:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK4</td><td>input</td><td>TCELL20:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK5</td><td>input</td><td>TCELL21:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK6</td><td>input</td><td>TCELL24:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK7</td><td>input</td><td>TCELL25:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK8</td><td>input</td><td>TCELL26:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_FIFO_CLK9</td><td>input</td><td>TCELL28:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_DIV2</td><td>input</td><td>TCELL22:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_DIV4</td><td>input</td><td>TCELL22:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_SDR</td><td>input</td><td>TCELL22:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_SCAN_EN_B</td><td>input</td><td>TCELL22:IMUX.BYP.14</td></tr>
<tr><td>CLB2PHY_SCAN_IN0</td><td>input</td><td>TCELL21:IMUX.BYP.15</td></tr>
<tr><td>CLB2PHY_SCAN_IN1</td><td>input</td><td>TCELL22:IMUX.BYP.6</td></tr>
<tr><td>CLB2PHY_SCAN_IN2</td><td>input</td><td>TCELL22:IMUX.BYP.7</td></tr>
<tr><td>CLB2PHY_SCAN_IN3</td><td>input</td><td>TCELL22:IMUX.BYP.8</td></tr>
<tr><td>CLB2PHY_SCAN_IN4</td><td>input</td><td>TCELL22:IMUX.BYP.10</td></tr>
<tr><td>CLB2PHY_SCAN_IN5</td><td>input</td><td>TCELL22:IMUX.BYP.11</td></tr>
<tr><td>CLB2PHY_SCAN_IN6</td><td>input</td><td>TCELL22:IMUX.BYP.12</td></tr>
<tr><td>CLB2PHY_SCAN_IN7</td><td>input</td><td>TCELL22:IMUX.BYP.13</td></tr>
<tr><td>CLB2PHY_SCAN_MODE_B</td><td>input</td><td>TCELL21:IMUX.BYP.14</td></tr>
<tr><td>CLB2PHY_SCAN_RST_MASK_B</td><td>input</td><td>TCELL21:IMUX.BYP.13</td></tr>
<tr><td>CLB2PHY_TEST_DIV2_CLK_SEL_B</td><td>input</td><td>TCELL22:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_DIV4_CLK_SEL_B</td><td>input</td><td>TCELL22:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SDR_CLK_SEL_B</td><td>input</td><td>TCELL22:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B0</td><td>input</td><td>TCELL21:IMUX.BYP.9</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B1</td><td>input</td><td>TCELL21:IMUX.BYP.10</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B2</td><td>input</td><td>TCELL21:IMUX.BYP.11</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B3</td><td>input</td><td>TCELL21:IMUX.BYP.12</td></tr>
<tr><td>CTRL_RST_B_LOW</td><td>input</td><td>TCELL18:IMUX.CTRL.6</td></tr>
<tr><td>CTRL_RST_B_UPP</td><td>input</td><td>TCELL26:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B0</td><td>input</td><td>TCELL15:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B1</td><td>input</td><td>TCELL16:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B10</td><td>input</td><td>TCELL28:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B11</td><td>input</td><td>TCELL29:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B12</td><td>input</td><td>TCELL23:IMUX.CTRL.3</td></tr>
<tr><td>IDELAY_RST_B2</td><td>input</td><td>TCELL17:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B3</td><td>input</td><td>TCELL19:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B4</td><td>input</td><td>TCELL20:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B5</td><td>input</td><td>TCELL21:IMUX.CTRL.5</td></tr>
<tr><td>IDELAY_RST_B6</td><td>input</td><td>TCELL24:IMUX.CTRL.3</td></tr>
<tr><td>IDELAY_RST_B7</td><td>input</td><td>TCELL25:IMUX.CTRL.2</td></tr>
<tr><td>IDELAY_RST_B8</td><td>input</td><td>TCELL26:IMUX.CTRL.2</td></tr>
<tr><td>IDELAY_RST_B9</td><td>input</td><td>TCELL27:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B0</td><td>input</td><td>TCELL15:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B1</td><td>input</td><td>TCELL16:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST_B10</td><td>input</td><td>TCELL28:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B11</td><td>input</td><td>TCELL29:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B12</td><td>input</td><td>TCELL23:IMUX.CTRL.2</td></tr>
<tr><td>ODELAY_RST_B2</td><td>input</td><td>TCELL17:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST_B3</td><td>input</td><td>TCELL19:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B4</td><td>input</td><td>TCELL20:IMUX.CTRL.4</td></tr>
<tr><td>ODELAY_RST_B5</td><td>input</td><td>TCELL21:IMUX.CTRL.4</td></tr>
<tr><td>ODELAY_RST_B6</td><td>input</td><td>TCELL23:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B7</td><td>input</td><td>TCELL24:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B8</td><td>input</td><td>TCELL25:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B9</td><td>input</td><td>TCELL27:IMUX.CTRL.6</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td><td>output</td><td>TCELL22:OUT.17.TMIN</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_OUT</td><td>output</td><td>TCELL22:OUT.16.TMIN</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_OUT</td><td>output</td><td>TCELL22:OUT.15.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT0</td><td>output</td><td>TCELL22:OUT.7.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT1</td><td>output</td><td>TCELL22:OUT.8.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT2</td><td>output</td><td>TCELL22:OUT.9.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT3</td><td>output</td><td>TCELL22:OUT.10.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT4</td><td>output</td><td>TCELL22:OUT.11.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT5</td><td>output</td><td>TCELL22:OUT.12.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT6</td><td>output</td><td>TCELL22:OUT.13.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT7</td><td>output</td><td>TCELL22:OUT.14.TMIN</td></tr>
<tr><td>RXBIT_RST_B0</td><td>input</td><td>TCELL15:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST_B1</td><td>input</td><td>TCELL16:IMUX.CTRL.5</td></tr>
<tr><td>RXBIT_RST_B10</td><td>input</td><td>TCELL28:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST_B11</td><td>input</td><td>TCELL29:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST_B12</td><td>input</td><td>TCELL22:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B2</td><td>input</td><td>TCELL17:IMUX.CTRL.5</td></tr>
<tr><td>RXBIT_RST_B3</td><td>input</td><td>TCELL19:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST_B4</td><td>input</td><td>TCELL20:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST_B5</td><td>input</td><td>TCELL21:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST_B6</td><td>input</td><td>TCELL23:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B7</td><td>input</td><td>TCELL24:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B8</td><td>input</td><td>TCELL25:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B9</td><td>input</td><td>TCELL27:IMUX.CTRL.4</td></tr>
<tr><td>TRISTATE_ODELAY_RST_B0</td><td>input</td><td>TCELL18:IMUX.CTRL.4</td></tr>
<tr><td>TRISTATE_ODELAY_RST_B1</td><td>input</td><td>TCELL26:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B0</td><td>input</td><td>TCELL15:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST_B1</td><td>input</td><td>TCELL16:IMUX.CTRL.4</td></tr>
<tr><td>TXBIT_RST_B10</td><td>input</td><td>TCELL28:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST_B11</td><td>input</td><td>TCELL29:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST_B12</td><td>input</td><td>TCELL22:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B2</td><td>input</td><td>TCELL17:IMUX.CTRL.4</td></tr>
<tr><td>TXBIT_RST_B3</td><td>input</td><td>TCELL19:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST_B4</td><td>input</td><td>TCELL20:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST_B5</td><td>input</td><td>TCELL21:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST_B6</td><td>input</td><td>TCELL23:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B7</td><td>input</td><td>TCELL24:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B8</td><td>input</td><td>TCELL25:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B9</td><td>input</td><td>TCELL27:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_TRI_RST_B0</td><td>input</td><td>TCELL15:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_TRI_RST_B1</td><td>input</td><td>TCELL16:IMUX.CTRL.3</td></tr>
</tbody>
</table></div>
<h3 id="bel-xiphy_feedthrough2"><a class="header" href="#bel-xiphy_feedthrough2">Bel XIPHY_FEEDTHROUGH2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel XIPHY_FEEDTHROUGH2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_CTRL_CLK_LOW</td><td>input</td><td>TCELL33:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_CTRL_CLK_UPP</td><td>input</td><td>TCELL42:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td><td>input</td><td>TCELL37:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_OUT</td><td>input</td><td>TCELL37:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLB2PHY_DBG_CT_START_EN</td><td>input</td><td>TCELL37:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CLB2PHY_FIFO_CLK0</td><td>input</td><td>TCELL31:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_FIFO_CLK1</td><td>input</td><td>TCELL32:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_FIFO_CLK10</td><td>input</td><td>TCELL44:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_FIFO_CLK11</td><td>input</td><td>TCELL44:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK12</td><td>input</td><td>TCELL38:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK2</td><td>input</td><td>TCELL33:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_FIFO_CLK3</td><td>input</td><td>TCELL34:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK4</td><td>input</td><td>TCELL35:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK5</td><td>input</td><td>TCELL36:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK6</td><td>input</td><td>TCELL39:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK7</td><td>input</td><td>TCELL40:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK8</td><td>input</td><td>TCELL41:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_FIFO_CLK9</td><td>input</td><td>TCELL43:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_DIV2</td><td>input</td><td>TCELL37:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_DIV4</td><td>input</td><td>TCELL37:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_SDR</td><td>input</td><td>TCELL37:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_SCAN_EN_B</td><td>input</td><td>TCELL37:IMUX.BYP.14</td></tr>
<tr><td>CLB2PHY_SCAN_IN0</td><td>input</td><td>TCELL36:IMUX.BYP.15</td></tr>
<tr><td>CLB2PHY_SCAN_IN1</td><td>input</td><td>TCELL37:IMUX.BYP.6</td></tr>
<tr><td>CLB2PHY_SCAN_IN2</td><td>input</td><td>TCELL37:IMUX.BYP.7</td></tr>
<tr><td>CLB2PHY_SCAN_IN3</td><td>input</td><td>TCELL37:IMUX.BYP.8</td></tr>
<tr><td>CLB2PHY_SCAN_IN4</td><td>input</td><td>TCELL37:IMUX.BYP.10</td></tr>
<tr><td>CLB2PHY_SCAN_IN5</td><td>input</td><td>TCELL37:IMUX.BYP.11</td></tr>
<tr><td>CLB2PHY_SCAN_IN6</td><td>input</td><td>TCELL37:IMUX.BYP.12</td></tr>
<tr><td>CLB2PHY_SCAN_IN7</td><td>input</td><td>TCELL37:IMUX.BYP.13</td></tr>
<tr><td>CLB2PHY_SCAN_MODE_B</td><td>input</td><td>TCELL36:IMUX.BYP.14</td></tr>
<tr><td>CLB2PHY_SCAN_RST_MASK_B</td><td>input</td><td>TCELL36:IMUX.BYP.13</td></tr>
<tr><td>CLB2PHY_TEST_DIV2_CLK_SEL_B</td><td>input</td><td>TCELL37:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_DIV4_CLK_SEL_B</td><td>input</td><td>TCELL37:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SDR_CLK_SEL_B</td><td>input</td><td>TCELL37:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B0</td><td>input</td><td>TCELL36:IMUX.BYP.9</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B1</td><td>input</td><td>TCELL36:IMUX.BYP.10</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B2</td><td>input</td><td>TCELL36:IMUX.BYP.11</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B3</td><td>input</td><td>TCELL36:IMUX.BYP.12</td></tr>
<tr><td>CTRL_RST_B_LOW</td><td>input</td><td>TCELL33:IMUX.CTRL.6</td></tr>
<tr><td>CTRL_RST_B_UPP</td><td>input</td><td>TCELL41:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B0</td><td>input</td><td>TCELL30:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B1</td><td>input</td><td>TCELL31:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B10</td><td>input</td><td>TCELL43:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B11</td><td>input</td><td>TCELL44:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B12</td><td>input</td><td>TCELL38:IMUX.CTRL.3</td></tr>
<tr><td>IDELAY_RST_B2</td><td>input</td><td>TCELL32:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B3</td><td>input</td><td>TCELL34:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B4</td><td>input</td><td>TCELL35:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B5</td><td>input</td><td>TCELL36:IMUX.CTRL.5</td></tr>
<tr><td>IDELAY_RST_B6</td><td>input</td><td>TCELL39:IMUX.CTRL.3</td></tr>
<tr><td>IDELAY_RST_B7</td><td>input</td><td>TCELL40:IMUX.CTRL.2</td></tr>
<tr><td>IDELAY_RST_B8</td><td>input</td><td>TCELL41:IMUX.CTRL.2</td></tr>
<tr><td>IDELAY_RST_B9</td><td>input</td><td>TCELL42:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B0</td><td>input</td><td>TCELL30:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B1</td><td>input</td><td>TCELL31:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST_B10</td><td>input</td><td>TCELL43:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B11</td><td>input</td><td>TCELL44:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B12</td><td>input</td><td>TCELL38:IMUX.CTRL.2</td></tr>
<tr><td>ODELAY_RST_B2</td><td>input</td><td>TCELL32:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST_B3</td><td>input</td><td>TCELL34:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B4</td><td>input</td><td>TCELL35:IMUX.CTRL.4</td></tr>
<tr><td>ODELAY_RST_B5</td><td>input</td><td>TCELL36:IMUX.CTRL.4</td></tr>
<tr><td>ODELAY_RST_B6</td><td>input</td><td>TCELL38:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B7</td><td>input</td><td>TCELL39:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B8</td><td>input</td><td>TCELL40:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B9</td><td>input</td><td>TCELL42:IMUX.CTRL.6</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td><td>output</td><td>TCELL37:OUT.17.TMIN</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_OUT</td><td>output</td><td>TCELL37:OUT.16.TMIN</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_OUT</td><td>output</td><td>TCELL37:OUT.15.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT0</td><td>output</td><td>TCELL37:OUT.7.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT1</td><td>output</td><td>TCELL37:OUT.8.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT2</td><td>output</td><td>TCELL37:OUT.9.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT3</td><td>output</td><td>TCELL37:OUT.10.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT4</td><td>output</td><td>TCELL37:OUT.11.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT5</td><td>output</td><td>TCELL37:OUT.12.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT6</td><td>output</td><td>TCELL37:OUT.13.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT7</td><td>output</td><td>TCELL37:OUT.14.TMIN</td></tr>
<tr><td>RXBIT_RST_B0</td><td>input</td><td>TCELL30:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST_B1</td><td>input</td><td>TCELL31:IMUX.CTRL.5</td></tr>
<tr><td>RXBIT_RST_B10</td><td>input</td><td>TCELL43:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST_B11</td><td>input</td><td>TCELL44:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST_B12</td><td>input</td><td>TCELL37:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B2</td><td>input</td><td>TCELL32:IMUX.CTRL.5</td></tr>
<tr><td>RXBIT_RST_B3</td><td>input</td><td>TCELL34:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST_B4</td><td>input</td><td>TCELL35:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST_B5</td><td>input</td><td>TCELL36:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST_B6</td><td>input</td><td>TCELL38:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B7</td><td>input</td><td>TCELL39:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B8</td><td>input</td><td>TCELL40:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B9</td><td>input</td><td>TCELL42:IMUX.CTRL.4</td></tr>
<tr><td>TRISTATE_ODELAY_RST_B0</td><td>input</td><td>TCELL33:IMUX.CTRL.4</td></tr>
<tr><td>TRISTATE_ODELAY_RST_B1</td><td>input</td><td>TCELL41:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B0</td><td>input</td><td>TCELL30:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST_B1</td><td>input</td><td>TCELL31:IMUX.CTRL.4</td></tr>
<tr><td>TXBIT_RST_B10</td><td>input</td><td>TCELL43:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST_B11</td><td>input</td><td>TCELL44:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST_B12</td><td>input</td><td>TCELL37:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B2</td><td>input</td><td>TCELL32:IMUX.CTRL.4</td></tr>
<tr><td>TXBIT_RST_B3</td><td>input</td><td>TCELL34:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST_B4</td><td>input</td><td>TCELL35:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST_B5</td><td>input</td><td>TCELL36:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST_B6</td><td>input</td><td>TCELL38:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B7</td><td>input</td><td>TCELL39:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B8</td><td>input</td><td>TCELL40:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B9</td><td>input</td><td>TCELL42:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_TRI_RST_B0</td><td>input</td><td>TCELL30:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_TRI_RST_B1</td><td>input</td><td>TCELL31:IMUX.CTRL.3</td></tr>
</tbody>
</table></div>
<h3 id="bel-xiphy_feedthrough3"><a class="header" href="#bel-xiphy_feedthrough3">Bel XIPHY_FEEDTHROUGH3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel XIPHY_FEEDTHROUGH3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLB2PHY_CTRL_CLK_LOW</td><td>input</td><td>TCELL48:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_CTRL_CLK_UPP</td><td>input</td><td>TCELL57:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td><td>input</td><td>TCELL52:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_OUT</td><td>input</td><td>TCELL52:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLB2PHY_DBG_CT_START_EN</td><td>input</td><td>TCELL52:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>CLB2PHY_FIFO_CLK0</td><td>input</td><td>TCELL46:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_FIFO_CLK1</td><td>input</td><td>TCELL47:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_FIFO_CLK10</td><td>input</td><td>TCELL59:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_FIFO_CLK11</td><td>input</td><td>TCELL59:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK12</td><td>input</td><td>TCELL53:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK2</td><td>input</td><td>TCELL48:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_FIFO_CLK3</td><td>input</td><td>TCELL49:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK4</td><td>input</td><td>TCELL50:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK5</td><td>input</td><td>TCELL51:IMUX.CTRL.7</td></tr>
<tr><td>CLB2PHY_FIFO_CLK6</td><td>input</td><td>TCELL54:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK7</td><td>input</td><td>TCELL55:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_FIFO_CLK8</td><td>input</td><td>TCELL56:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_FIFO_CLK9</td><td>input</td><td>TCELL58:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_DIV2</td><td>input</td><td>TCELL52:IMUX.CTRL.4</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_DIV4</td><td>input</td><td>TCELL52:IMUX.CTRL.3</td></tr>
<tr><td>CLB2PHY_SCAN_CLK_SDR</td><td>input</td><td>TCELL52:IMUX.CTRL.2</td></tr>
<tr><td>CLB2PHY_SCAN_EN_B</td><td>input</td><td>TCELL52:IMUX.BYP.14</td></tr>
<tr><td>CLB2PHY_SCAN_IN0</td><td>input</td><td>TCELL51:IMUX.BYP.15</td></tr>
<tr><td>CLB2PHY_SCAN_IN1</td><td>input</td><td>TCELL52:IMUX.BYP.6</td></tr>
<tr><td>CLB2PHY_SCAN_IN2</td><td>input</td><td>TCELL52:IMUX.BYP.7</td></tr>
<tr><td>CLB2PHY_SCAN_IN3</td><td>input</td><td>TCELL52:IMUX.BYP.8</td></tr>
<tr><td>CLB2PHY_SCAN_IN4</td><td>input</td><td>TCELL52:IMUX.BYP.10</td></tr>
<tr><td>CLB2PHY_SCAN_IN5</td><td>input</td><td>TCELL52:IMUX.BYP.11</td></tr>
<tr><td>CLB2PHY_SCAN_IN6</td><td>input</td><td>TCELL52:IMUX.BYP.12</td></tr>
<tr><td>CLB2PHY_SCAN_IN7</td><td>input</td><td>TCELL52:IMUX.BYP.13</td></tr>
<tr><td>CLB2PHY_SCAN_MODE_B</td><td>input</td><td>TCELL51:IMUX.BYP.14</td></tr>
<tr><td>CLB2PHY_SCAN_RST_MASK_B</td><td>input</td><td>TCELL51:IMUX.BYP.13</td></tr>
<tr><td>CLB2PHY_TEST_DIV2_CLK_SEL_B</td><td>input</td><td>TCELL52:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_DIV4_CLK_SEL_B</td><td>input</td><td>TCELL52:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SDR_CLK_SEL_B</td><td>input</td><td>TCELL52:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B0</td><td>input</td><td>TCELL51:IMUX.BYP.9</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B1</td><td>input</td><td>TCELL51:IMUX.BYP.10</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B2</td><td>input</td><td>TCELL51:IMUX.BYP.11</td></tr>
<tr><td>CLB2PHY_TEST_SPARE_B3</td><td>input</td><td>TCELL51:IMUX.BYP.12</td></tr>
<tr><td>CTRL_RST_B_LOW</td><td>input</td><td>TCELL48:IMUX.CTRL.6</td></tr>
<tr><td>CTRL_RST_B_UPP</td><td>input</td><td>TCELL56:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B0</td><td>input</td><td>TCELL45:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B1</td><td>input</td><td>TCELL46:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B10</td><td>input</td><td>TCELL58:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B11</td><td>input</td><td>TCELL59:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B12</td><td>input</td><td>TCELL53:IMUX.CTRL.3</td></tr>
<tr><td>IDELAY_RST_B2</td><td>input</td><td>TCELL47:IMUX.CTRL.7</td></tr>
<tr><td>IDELAY_RST_B3</td><td>input</td><td>TCELL49:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B4</td><td>input</td><td>TCELL50:IMUX.CTRL.6</td></tr>
<tr><td>IDELAY_RST_B5</td><td>input</td><td>TCELL51:IMUX.CTRL.5</td></tr>
<tr><td>IDELAY_RST_B6</td><td>input</td><td>TCELL54:IMUX.CTRL.3</td></tr>
<tr><td>IDELAY_RST_B7</td><td>input</td><td>TCELL55:IMUX.CTRL.2</td></tr>
<tr><td>IDELAY_RST_B8</td><td>input</td><td>TCELL56:IMUX.CTRL.2</td></tr>
<tr><td>IDELAY_RST_B9</td><td>input</td><td>TCELL57:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B0</td><td>input</td><td>TCELL45:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B1</td><td>input</td><td>TCELL46:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST_B10</td><td>input</td><td>TCELL58:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B11</td><td>input</td><td>TCELL59:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B12</td><td>input</td><td>TCELL53:IMUX.CTRL.2</td></tr>
<tr><td>ODELAY_RST_B2</td><td>input</td><td>TCELL47:IMUX.CTRL.6</td></tr>
<tr><td>ODELAY_RST_B3</td><td>input</td><td>TCELL49:IMUX.CTRL.5</td></tr>
<tr><td>ODELAY_RST_B4</td><td>input</td><td>TCELL50:IMUX.CTRL.4</td></tr>
<tr><td>ODELAY_RST_B5</td><td>input</td><td>TCELL51:IMUX.CTRL.4</td></tr>
<tr><td>ODELAY_RST_B6</td><td>input</td><td>TCELL53:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B7</td><td>input</td><td>TCELL54:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B8</td><td>input</td><td>TCELL55:IMUX.CTRL.7</td></tr>
<tr><td>ODELAY_RST_B9</td><td>input</td><td>TCELL57:IMUX.CTRL.6</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td><td>output</td><td>TCELL52:OUT.17.TMIN</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_OUT</td><td>output</td><td>TCELL52:OUT.16.TMIN</td></tr>
<tr><td>PHY2CLB_DBG_CLK_STOP_OUT</td><td>output</td><td>TCELL52:OUT.15.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT0</td><td>output</td><td>TCELL52:OUT.7.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT1</td><td>output</td><td>TCELL52:OUT.8.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT2</td><td>output</td><td>TCELL52:OUT.9.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT3</td><td>output</td><td>TCELL52:OUT.10.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT4</td><td>output</td><td>TCELL52:OUT.11.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT5</td><td>output</td><td>TCELL52:OUT.12.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT6</td><td>output</td><td>TCELL52:OUT.13.TMIN</td></tr>
<tr><td>PHY2CLB_SCAN_OUT7</td><td>output</td><td>TCELL52:OUT.14.TMIN</td></tr>
<tr><td>RXBIT_RST_B0</td><td>input</td><td>TCELL45:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST_B1</td><td>input</td><td>TCELL46:IMUX.CTRL.5</td></tr>
<tr><td>RXBIT_RST_B10</td><td>input</td><td>TCELL58:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST_B11</td><td>input</td><td>TCELL59:IMUX.CTRL.4</td></tr>
<tr><td>RXBIT_RST_B12</td><td>input</td><td>TCELL52:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B2</td><td>input</td><td>TCELL47:IMUX.CTRL.5</td></tr>
<tr><td>RXBIT_RST_B3</td><td>input</td><td>TCELL49:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST_B4</td><td>input</td><td>TCELL50:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST_B5</td><td>input</td><td>TCELL51:IMUX.CTRL.3</td></tr>
<tr><td>RXBIT_RST_B6</td><td>input</td><td>TCELL53:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B7</td><td>input</td><td>TCELL54:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B8</td><td>input</td><td>TCELL55:IMUX.CTRL.6</td></tr>
<tr><td>RXBIT_RST_B9</td><td>input</td><td>TCELL57:IMUX.CTRL.4</td></tr>
<tr><td>TRISTATE_ODELAY_RST_B0</td><td>input</td><td>TCELL48:IMUX.CTRL.4</td></tr>
<tr><td>TRISTATE_ODELAY_RST_B1</td><td>input</td><td>TCELL56:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B0</td><td>input</td><td>TCELL45:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST_B1</td><td>input</td><td>TCELL46:IMUX.CTRL.4</td></tr>
<tr><td>TXBIT_RST_B10</td><td>input</td><td>TCELL58:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST_B11</td><td>input</td><td>TCELL59:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_RST_B12</td><td>input</td><td>TCELL52:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B2</td><td>input</td><td>TCELL47:IMUX.CTRL.4</td></tr>
<tr><td>TXBIT_RST_B3</td><td>input</td><td>TCELL49:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST_B4</td><td>input</td><td>TCELL50:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST_B5</td><td>input</td><td>TCELL51:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_RST_B6</td><td>input</td><td>TCELL53:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B7</td><td>input</td><td>TCELL54:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B8</td><td>input</td><td>TCELL55:IMUX.CTRL.5</td></tr>
<tr><td>TXBIT_RST_B9</td><td>input</td><td>TCELL57:IMUX.CTRL.3</td></tr>
<tr><td>TXBIT_TRI_RST_B0</td><td>input</td><td>TCELL45:IMUX.CTRL.2</td></tr>
<tr><td>TXBIT_TRI_RST_B1</td><td>input</td><td>TCELL46:IMUX.CTRL.3</td></tr>
</tbody>
</table></div>
<h3 id="bel-abus_switch_cmt"><a class="header" href="#bel-abus_switch_cmt">Bel ABUS_SWITCH_CMT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel ABUS_SWITCH_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale XIPHY bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:OUT.0.TMIN</td><td>PLL0.TESTOUT32</td></tr>
<tr><td>TCELL0:OUT.1.TMIN</td><td>PLL0.TESTOUT33</td></tr>
<tr><td>TCELL0:OUT.2.TMIN</td><td>PLL0.TESTOUT34</td></tr>
<tr><td>TCELL0:OUT.3.TMIN</td><td>PLL0.TESTOUT35</td></tr>
<tr><td>TCELL0:OUT.4.TMIN</td><td>BITSLICE0.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL0:OUT.5.TMIN</td><td>BITSLICE0.RX_Q0</td></tr>
<tr><td>TCELL0:OUT.6.TMIN</td><td>BITSLICE0.RX_Q1</td></tr>
<tr><td>TCELL0:OUT.7.TMIN</td><td>BITSLICE0.RX_Q2</td></tr>
<tr><td>TCELL0:OUT.8.TMIN</td><td>BITSLICE0.RX_Q3</td></tr>
<tr><td>TCELL0:OUT.9.TMIN</td><td>BITSLICE0.RX_Q4</td></tr>
<tr><td>TCELL0:OUT.10.TMIN</td><td>BITSLICE0.RX_Q5</td></tr>
<tr><td>TCELL0:OUT.11.TMIN</td><td>BITSLICE0.RX_Q6</td></tr>
<tr><td>TCELL0:OUT.12.TMIN</td><td>BITSLICE0.RX_Q7</td></tr>
<tr><td>TCELL0:OUT.13.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL0:OUT.14.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL0:OUT.15.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL0:OUT.16.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL0:OUT.17.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL0:OUT.18.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL0:OUT.19.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL0:OUT.20.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL0:OUT.21.TMIN</td><td>BITSLICE0.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL0:OUT.22.TMIN</td><td>BITSLICE0.TX_T_OUT</td></tr>
<tr><td>TCELL0:OUT.23.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL0:OUT.24.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL0:OUT.25.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL0:OUT.26.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL0:OUT.27.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL0:OUT.28.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL0:OUT.29.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL0:OUT.30.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL0:OUT.31.TMIN</td><td>BITSLICE0.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL0:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.TXBIT_TRI_RST_B0</td></tr>
<tr><td>TCELL0:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B0</td></tr>
<tr><td>TCELL0:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B0</td></tr>
<tr><td>TCELL0:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B0</td></tr>
<tr><td>TCELL0:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B0</td></tr>
<tr><td>TCELL0:IMUX.BYP.0</td><td>PLL0.TESTIN28</td></tr>
<tr><td>TCELL0:IMUX.BYP.1</td><td>PLL0.TESTIN29</td></tr>
<tr><td>TCELL0:IMUX.BYP.2</td><td>PLL0.TESTIN30</td></tr>
<tr><td>TCELL0:IMUX.BYP.3</td><td>PLL0.TESTIN31</td></tr>
<tr><td>TCELL0:IMUX.BYP.6</td><td>BITSLICE_T0.EN_VTC</td></tr>
<tr><td>TCELL0:IMUX.BYP.7</td><td>BITSLICE0.TX_LD</td></tr>
<tr><td>TCELL0:IMUX.BYP.8</td><td>BITSLICE0.TX_INC</td></tr>
<tr><td>TCELL0:IMUX.BYP.9</td><td>BITSLICE0.TX_EN_VTC</td></tr>
<tr><td>TCELL0:IMUX.BYP.10</td><td>BITSLICE0.TX_CE_ODELAY</td></tr>
<tr><td>TCELL0:IMUX.BYP.11</td><td>BITSLICE0.RX_LD</td></tr>
<tr><td>TCELL0:IMUX.BYP.12</td><td>BITSLICE0.RX_INC</td></tr>
<tr><td>TCELL0:IMUX.BYP.13</td><td>BITSLICE0.RX_EN_VTC</td></tr>
<tr><td>TCELL0:IMUX.BYP.14</td><td>BITSLICE0.RX_CE_IDELAY</td></tr>
<tr><td>TCELL0:IMUX.BYP.15</td><td>BITSLICE0.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL0:IMUX.IMUX.6.DELAY</td><td>BITSLICE0.TX_CE_OFD</td></tr>
<tr><td>TCELL0:IMUX.IMUX.7.DELAY</td><td>BITSLICE0.RX_CE_IFD</td></tr>
<tr><td>TCELL0:IMUX.IMUX.8.DELAY</td><td>BITSLICE0.RX_DATAIN1</td></tr>
<tr><td>TCELL0:IMUX.IMUX.9.DELAY</td><td>BITSLICE0.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL0:IMUX.IMUX.10.DELAY</td><td>BITSLICE0.TX_D7</td></tr>
<tr><td>TCELL0:IMUX.IMUX.11.DELAY</td><td>BITSLICE0.TX_D6</td></tr>
<tr><td>TCELL0:IMUX.IMUX.12.DELAY</td><td>BITSLICE0.TX_D5</td></tr>
<tr><td>TCELL0:IMUX.IMUX.13.DELAY</td><td>BITSLICE0.TX_D4</td></tr>
<tr><td>TCELL0:IMUX.IMUX.14.DELAY</td><td>BITSLICE0.TX_D3</td></tr>
<tr><td>TCELL0:IMUX.IMUX.15.DELAY</td><td>BITSLICE0.TX_D2</td></tr>
<tr><td>TCELL0:IMUX.IMUX.16.DELAY</td><td>BITSLICE0.TX_T</td></tr>
<tr><td>TCELL1:OUT.0.TMIN</td><td>PLL0.TESTOUT28</td></tr>
<tr><td>TCELL1:OUT.1.TMIN</td><td>PLL0.TESTOUT29</td></tr>
<tr><td>TCELL1:OUT.2.TMIN</td><td>PLL0.TESTOUT30</td></tr>
<tr><td>TCELL1:OUT.3.TMIN</td><td>PLL0.TESTOUT31</td></tr>
<tr><td>TCELL1:OUT.4.TMIN</td><td>BITSLICE1.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL1:OUT.5.TMIN</td><td>BITSLICE1.RX_Q0</td></tr>
<tr><td>TCELL1:OUT.6.TMIN</td><td>BITSLICE1.RX_Q1</td></tr>
<tr><td>TCELL1:OUT.7.TMIN</td><td>BITSLICE1.RX_Q2</td></tr>
<tr><td>TCELL1:OUT.8.TMIN</td><td>BITSLICE1.RX_Q3</td></tr>
<tr><td>TCELL1:OUT.9.TMIN</td><td>BITSLICE1.RX_Q4</td></tr>
<tr><td>TCELL1:OUT.10.TMIN</td><td>BITSLICE1.RX_Q5</td></tr>
<tr><td>TCELL1:OUT.11.TMIN</td><td>BITSLICE1.RX_Q6</td></tr>
<tr><td>TCELL1:OUT.12.TMIN</td><td>BITSLICE1.RX_Q7</td></tr>
<tr><td>TCELL1:OUT.13.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL1:OUT.14.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL1:OUT.15.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL1:OUT.16.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL1:OUT.17.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL1:OUT.18.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL1:OUT.19.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL1:OUT.20.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL1:OUT.21.TMIN</td><td>BITSLICE1.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL1:OUT.22.TMIN</td><td>BITSLICE1.TX_T_OUT</td></tr>
<tr><td>TCELL1:OUT.23.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL1:OUT.24.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL1:OUT.25.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL1:OUT.26.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL1:OUT.27.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL1:OUT.28.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL1:OUT.29.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL1:OUT.30.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL1:OUT.31.TMIN</td><td>BITSLICE1.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL1:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK0</td></tr>
<tr><td>TCELL1:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.TXBIT_TRI_RST_B1</td></tr>
<tr><td>TCELL1:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B1</td></tr>
<tr><td>TCELL1:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B1</td></tr>
<tr><td>TCELL1:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B1</td></tr>
<tr><td>TCELL1:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B1</td></tr>
<tr><td>TCELL1:IMUX.BYP.0</td><td>PLL0.TESTIN24</td></tr>
<tr><td>TCELL1:IMUX.BYP.1</td><td>PLL0.TESTIN25</td></tr>
<tr><td>TCELL1:IMUX.BYP.2</td><td>PLL0.TESTIN26</td></tr>
<tr><td>TCELL1:IMUX.BYP.3</td><td>PLL0.TESTIN27</td></tr>
<tr><td>TCELL1:IMUX.BYP.6</td><td>BITSLICE_T1.EN_VTC</td></tr>
<tr><td>TCELL1:IMUX.BYP.7</td><td>BITSLICE1.TX_LD</td></tr>
<tr><td>TCELL1:IMUX.BYP.8</td><td>BITSLICE1.TX_INC</td></tr>
<tr><td>TCELL1:IMUX.BYP.9</td><td>BITSLICE1.TX_EN_VTC</td></tr>
<tr><td>TCELL1:IMUX.BYP.10</td><td>BITSLICE1.TX_CE_ODELAY</td></tr>
<tr><td>TCELL1:IMUX.BYP.11</td><td>BITSLICE1.RX_LD</td></tr>
<tr><td>TCELL1:IMUX.BYP.12</td><td>BITSLICE1.RX_INC</td></tr>
<tr><td>TCELL1:IMUX.BYP.13</td><td>BITSLICE1.RX_EN_VTC</td></tr>
<tr><td>TCELL1:IMUX.BYP.14</td><td>BITSLICE1.RX_CE_IDELAY</td></tr>
<tr><td>TCELL1:IMUX.BYP.15</td><td>BITSLICE1.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL1:IMUX.IMUX.0.DELAY</td><td>PLL0.CLKOUTPHY_EN</td></tr>
<tr><td>TCELL1:IMUX.IMUX.6.DELAY</td><td>BITSLICE0.TX_D1</td></tr>
<tr><td>TCELL1:IMUX.IMUX.7.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL1:IMUX.IMUX.8.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL1:IMUX.IMUX.9.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL1:IMUX.IMUX.10.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL1:IMUX.IMUX.11.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL1:IMUX.IMUX.12.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL1:IMUX.IMUX.13.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL1:IMUX.IMUX.14.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL1:IMUX.IMUX.15.DELAY</td><td>BITSLICE0.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL1:IMUX.IMUX.16.DELAY</td><td>BITSLICE0.TX_D0</td></tr>
<tr><td>TCELL2:OUT.0.TMIN</td><td>PLL0.TESTOUT24</td></tr>
<tr><td>TCELL2:OUT.1.TMIN</td><td>PLL0.TESTOUT25</td></tr>
<tr><td>TCELL2:OUT.2.TMIN</td><td>PLL0.TESTOUT26</td></tr>
<tr><td>TCELL2:OUT.3.TMIN</td><td>PLL0.TESTOUT27</td></tr>
<tr><td>TCELL2:OUT.4.TMIN</td><td>BITSLICE2.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL2:OUT.5.TMIN</td><td>BITSLICE2.RX_Q0</td></tr>
<tr><td>TCELL2:OUT.6.TMIN</td><td>BITSLICE2.RX_Q1</td></tr>
<tr><td>TCELL2:OUT.7.TMIN</td><td>BITSLICE2.RX_Q2</td></tr>
<tr><td>TCELL2:OUT.8.TMIN</td><td>BITSLICE2.RX_Q3</td></tr>
<tr><td>TCELL2:OUT.9.TMIN</td><td>BITSLICE2.RX_Q4</td></tr>
<tr><td>TCELL2:OUT.10.TMIN</td><td>BITSLICE2.RX_Q5</td></tr>
<tr><td>TCELL2:OUT.11.TMIN</td><td>BITSLICE2.RX_Q6</td></tr>
<tr><td>TCELL2:OUT.12.TMIN</td><td>BITSLICE2.RX_Q7</td></tr>
<tr><td>TCELL2:OUT.13.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL2:OUT.14.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL2:OUT.15.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL2:OUT.16.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL2:OUT.17.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL2:OUT.18.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL2:OUT.19.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL2:OUT.20.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL2:OUT.21.TMIN</td><td>BITSLICE2.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL2:OUT.22.TMIN</td><td>BITSLICE2.TX_T_OUT</td></tr>
<tr><td>TCELL2:OUT.23.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL2:OUT.24.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL2:OUT.25.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL2:OUT.26.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL2:OUT.27.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL2:OUT.28.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL2:OUT.29.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL2:OUT.30.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL2:OUT.31.TMIN</td><td>BITSLICE2.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL2:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK1</td></tr>
<tr><td>TCELL2:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B2</td></tr>
<tr><td>TCELL2:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B2</td></tr>
<tr><td>TCELL2:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B2</td></tr>
<tr><td>TCELL2:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B2</td></tr>
<tr><td>TCELL2:IMUX.BYP.0</td><td>PLL0.TESTIN20</td></tr>
<tr><td>TCELL2:IMUX.BYP.1</td><td>PLL0.TESTIN21</td></tr>
<tr><td>TCELL2:IMUX.BYP.2</td><td>PLL0.TESTIN22</td></tr>
<tr><td>TCELL2:IMUX.BYP.3</td><td>PLL0.TESTIN23</td></tr>
<tr><td>TCELL2:IMUX.BYP.6</td><td>BITSLICE2.TX_LD</td></tr>
<tr><td>TCELL2:IMUX.BYP.7</td><td>BITSLICE2.TX_INC</td></tr>
<tr><td>TCELL2:IMUX.BYP.8</td><td>BITSLICE2.TX_EN_VTC</td></tr>
<tr><td>TCELL2:IMUX.BYP.9</td><td>BITSLICE2.TX_CE_ODELAY</td></tr>
<tr><td>TCELL2:IMUX.BYP.10</td><td>BITSLICE2.RX_LD</td></tr>
<tr><td>TCELL2:IMUX.BYP.11</td><td>BITSLICE2.RX_INC</td></tr>
<tr><td>TCELL2:IMUX.BYP.12</td><td>BITSLICE2.RX_EN_VTC</td></tr>
<tr><td>TCELL2:IMUX.BYP.13</td><td>BITSLICE2.RX_CE_IDELAY</td></tr>
<tr><td>TCELL2:IMUX.BYP.14</td><td>BITSLICE2.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL2:IMUX.BYP.15</td><td>BITSLICE_T0.CE_OFD</td></tr>
<tr><td>TCELL2:IMUX.IMUX.6.DELAY</td><td>BITSLICE1.TX_D1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.7.DELAY</td><td>BITSLICE1.TX_D3</td></tr>
<tr><td>TCELL2:IMUX.IMUX.8.DELAY</td><td>BITSLICE1.TX_D7</td></tr>
<tr><td>TCELL2:IMUX.IMUX.9.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.10.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL2:IMUX.IMUX.11.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL2:IMUX.IMUX.12.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.13.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL2:IMUX.IMUX.14.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL2:IMUX.IMUX.15.DELAY</td><td>BITSLICE2.TX_CE_OFD</td></tr>
<tr><td>TCELL2:IMUX.IMUX.16.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.17.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.18.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.19.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL2:IMUX.IMUX.20.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL2:IMUX.IMUX.21.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL2:IMUX.IMUX.22.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL2:IMUX.IMUX.23.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL2:IMUX.IMUX.24.DELAY</td><td>BITSLICE0.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL2:IMUX.IMUX.25.DELAY</td><td>BITSLICE1.TX_T</td></tr>
<tr><td>TCELL2:IMUX.IMUX.26.DELAY</td><td>BITSLICE1.TX_CE_OFD</td></tr>
<tr><td>TCELL2:IMUX.IMUX.27.DELAY</td><td>BITSLICE1.RX_CE_IFD</td></tr>
<tr><td>TCELL2:IMUX.IMUX.28.DELAY</td><td>BITSLICE1.RX_DATAIN1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.29.DELAY</td><td>BITSLICE1.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL2:IMUX.IMUX.30.DELAY</td><td>BITSLICE1.TX_D0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.31.DELAY</td><td>BITSLICE1.TX_D2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.32.DELAY</td><td>BITSLICE1.TX_D4</td></tr>
<tr><td>TCELL2:IMUX.IMUX.33.DELAY</td><td>BITSLICE1.TX_D5</td></tr>
<tr><td>TCELL2:IMUX.IMUX.34.DELAY</td><td>BITSLICE1.TX_D6</td></tr>
<tr><td>TCELL2:IMUX.IMUX.35.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.36.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.37.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL2:IMUX.IMUX.38.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL2:IMUX.IMUX.39.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL2:IMUX.IMUX.40.DELAY</td><td>BITSLICE1.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL2:IMUX.IMUX.41.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.42.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.43.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL2:IMUX.IMUX.44.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL2:IMUX.IMUX.45.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL2:IMUX.IMUX.46.DELAY</td><td>BITSLICE1.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL2:IMUX.IMUX.47.DELAY</td><td>BITSLICE2.TX_T</td></tr>
<tr><td>TCELL3:OUT.0.TMIN</td><td>PLL0.TESTOUT20</td></tr>
<tr><td>TCELL3:OUT.1.TMIN</td><td>PLL0.TESTOUT21</td></tr>
<tr><td>TCELL3:OUT.2.TMIN</td><td>PLL0.TESTOUT22</td></tr>
<tr><td>TCELL3:OUT.3.TMIN</td><td>PLL0.TESTOUT23</td></tr>
<tr><td>TCELL3:OUT.4.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT0</td></tr>
<tr><td>TCELL3:OUT.5.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT1</td></tr>
<tr><td>TCELL3:OUT.6.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT2</td></tr>
<tr><td>TCELL3:OUT.7.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT3</td></tr>
<tr><td>TCELL3:OUT.8.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT4</td></tr>
<tr><td>TCELL3:OUT.9.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT5</td></tr>
<tr><td>TCELL3:OUT.10.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT6</td></tr>
<tr><td>TCELL3:OUT.11.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT7</td></tr>
<tr><td>TCELL3:OUT.12.TMIN</td><td>BITSLICE_T0.CNTVALUEOUT8</td></tr>
<tr><td>TCELL3:OUT.13.TMIN</td><td>BITSLICE3.TX_T_OUT</td></tr>
<tr><td>TCELL3:OUT.14.TMIN</td><td>BITSLICE_CONTROL0.PHY2CLB_PHY_RDY</td></tr>
<tr><td>TCELL3:OUT.15.TMIN</td><td>BITSLICE_CONTROL0.MASTER_PD_OUT</td></tr>
<tr><td>TCELL3:OUT.16.TMIN</td><td>BITSLICE_CONTROL0.PHY2CLB_FIXDLY_RDY</td></tr>
<tr><td>TCELL3:OUT.17.TMIN</td><td>BITSLICE_CONTROL0.CTRL_DLY_TEST_OUT</td></tr>
<tr><td>TCELL3:OUT.18.TMIN</td><td>BITSLICE3.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL3:OUT.19.TMIN</td><td>BITSLICE3.RX_Q0</td></tr>
<tr><td>TCELL3:OUT.20.TMIN</td><td>BITSLICE3.RX_Q1</td></tr>
<tr><td>TCELL3:OUT.21.TMIN</td><td>BITSLICE3.RX_Q2</td></tr>
<tr><td>TCELL3:OUT.22.TMIN</td><td>BITSLICE3.RX_Q3</td></tr>
<tr><td>TCELL3:OUT.23.TMIN</td><td>BITSLICE3.RX_Q4</td></tr>
<tr><td>TCELL3:OUT.24.TMIN</td><td>BITSLICE3.RX_Q5</td></tr>
<tr><td>TCELL3:OUT.25.TMIN</td><td>BITSLICE3.RX_Q6</td></tr>
<tr><td>TCELL3:OUT.26.TMIN</td><td>BITSLICE3.RX_Q7</td></tr>
<tr><td>TCELL3:OUT.27.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL3:OUT.28.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL3:OUT.29.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL3:OUT.30.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL3:OUT.31.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL3:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK2</td></tr>
<tr><td>TCELL3:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.TRISTATE_ODELAY_RST_B0</td></tr>
<tr><td>TCELL3:IMUX.CTRL.5</td><td>BITSLICE_CONTROL0.REFCLK</td></tr>
<tr><td>TCELL3:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.CTRL_RST_B_LOW</td></tr>
<tr><td>TCELL3:IMUX.CTRL.7</td><td>BITSLICE_CONTROL0.RIU_CLK, XIPHY_FEEDTHROUGH0.CLB2PHY_CTRL_CLK_LOW</td></tr>
<tr><td>TCELL3:IMUX.BYP.0</td><td>PLL0.TESTIN16</td></tr>
<tr><td>TCELL3:IMUX.BYP.1</td><td>PLL0.TESTIN17</td></tr>
<tr><td>TCELL3:IMUX.BYP.2</td><td>PLL0.TESTIN18</td></tr>
<tr><td>TCELL3:IMUX.BYP.3</td><td>PLL0.TESTIN19</td></tr>
<tr><td>TCELL3:IMUX.BYP.6</td><td>BITSLICE_T0.LD</td></tr>
<tr><td>TCELL3:IMUX.BYP.7</td><td>BITSLICE_T0.INC</td></tr>
<tr><td>TCELL3:IMUX.BYP.8</td><td>BITSLICE_T0.CE_ODELAY</td></tr>
<tr><td>TCELL3:IMUX.BYP.9</td><td>BITSLICE_CONTROL0.EN_VTC</td></tr>
<tr><td>TCELL3:IMUX.BYP.10</td><td>BITSLICE_CONTROL0.CTRL_DLY_TEST_IN</td></tr>
<tr><td>TCELL3:IMUX.BYP.12</td><td>BITSLICE3.TX_LD</td></tr>
<tr><td>TCELL3:IMUX.BYP.13</td><td>BITSLICE3.TX_INC</td></tr>
<tr><td>TCELL3:IMUX.BYP.14</td><td>BITSLICE3.TX_EN_VTC</td></tr>
<tr><td>TCELL3:IMUX.BYP.15</td><td>BITSLICE3.TX_CE_ODELAY</td></tr>
<tr><td>TCELL3:IMUX.IMUX.6.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.7.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL3:IMUX.IMUX.8.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL3:IMUX.IMUX.9.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.10.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL3:IMUX.IMUX.11.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL3:IMUX.IMUX.12.DELAY</td><td>BITSLICE_T0.CNTVALUEIN3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.13.DELAY</td><td>BITSLICE_T0.CNTVALUEIN5</td></tr>
<tr><td>TCELL3:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_NIBBLE_SEL</td></tr>
<tr><td>TCELL3:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS1_1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.16.DELAY</td><td>BITSLICE2.RX_CE_IFD</td></tr>
<tr><td>TCELL3:IMUX.IMUX.17.DELAY</td><td>BITSLICE2.RX_DATAIN1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.18.DELAY</td><td>BITSLICE2.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL3:IMUX.IMUX.20.DELAY</td><td>BITSLICE2.TX_D0</td></tr>
<tr><td>TCELL3:IMUX.IMUX.21.DELAY</td><td>BITSLICE2.TX_D1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.22.DELAY</td><td>BITSLICE2.TX_D2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.23.DELAY</td><td>BITSLICE2.TX_D3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.24.DELAY</td><td>BITSLICE2.TX_D4</td></tr>
<tr><td>TCELL3:IMUX.IMUX.25.DELAY</td><td>BITSLICE2.TX_D5</td></tr>
<tr><td>TCELL3:IMUX.IMUX.26.DELAY</td><td>BITSLICE2.TX_D6</td></tr>
<tr><td>TCELL3:IMUX.IMUX.27.DELAY</td><td>BITSLICE2.TX_D7</td></tr>
<tr><td>TCELL3:IMUX.IMUX.28.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL3:IMUX.IMUX.29.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.30.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.31.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL3:IMUX.IMUX.32.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL3:IMUX.IMUX.33.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL3:IMUX.IMUX.34.DELAY</td><td>BITSLICE2.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL3:IMUX.IMUX.35.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.36.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.37.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL3:IMUX.IMUX.38.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL3:IMUX.IMUX.39.DELAY</td><td>BITSLICE2.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL3:IMUX.IMUX.40.DELAY</td><td>BITSLICE_T0.CNTVALUEIN0</td></tr>
<tr><td>TCELL3:IMUX.IMUX.41.DELAY</td><td>BITSLICE_T0.CNTVALUEIN1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.42.DELAY</td><td>BITSLICE_T0.CNTVALUEIN2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.43.DELAY</td><td>BITSLICE_T0.CNTVALUEIN4</td></tr>
<tr><td>TCELL3:IMUX.IMUX.44.DELAY</td><td>BITSLICE_T0.CNTVALUEIN6</td></tr>
<tr><td>TCELL3:IMUX.IMUX.45.DELAY</td><td>BITSLICE_T0.CNTVALUEIN7</td></tr>
<tr><td>TCELL3:IMUX.IMUX.46.DELAY</td><td>BITSLICE_T0.CNTVALUEIN8</td></tr>
<tr><td>TCELL3:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS1_0</td></tr>
<tr><td>TCELL4:OUT.0.TMIN</td><td>PLL0.TESTOUT16</td></tr>
<tr><td>TCELL4:OUT.1.TMIN</td><td>PLL0.TESTOUT17</td></tr>
<tr><td>TCELL4:OUT.2.TMIN</td><td>PLL0.TESTOUT18</td></tr>
<tr><td>TCELL4:OUT.3.TMIN</td><td>PLL0.TESTOUT19</td></tr>
<tr><td>TCELL4:OUT.4.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL4:OUT.5.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL4:OUT.6.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL4:OUT.7.TMIN</td><td>BITSLICE3.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL4:OUT.8.TMIN</td><td>BITSLICE4.TX_T_OUT</td></tr>
<tr><td>TCELL4:OUT.9.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL4:OUT.10.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL4:OUT.11.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL4:OUT.12.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL4:OUT.13.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL4:OUT.14.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL4:OUT.15.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL4:OUT.16.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL4:OUT.17.TMIN</td><td>BITSLICE3.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL4:OUT.18.TMIN</td><td>BITSLICE4.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL4:OUT.19.TMIN</td><td>BITSLICE4.RX_Q0</td></tr>
<tr><td>TCELL4:OUT.20.TMIN</td><td>BITSLICE4.RX_Q1</td></tr>
<tr><td>TCELL4:OUT.21.TMIN</td><td>BITSLICE4.RX_Q2</td></tr>
<tr><td>TCELL4:OUT.22.TMIN</td><td>BITSLICE4.RX_Q3</td></tr>
<tr><td>TCELL4:OUT.23.TMIN</td><td>BITSLICE4.RX_Q4</td></tr>
<tr><td>TCELL4:OUT.24.TMIN</td><td>BITSLICE4.RX_Q5</td></tr>
<tr><td>TCELL4:OUT.25.TMIN</td><td>BITSLICE4.RX_Q6</td></tr>
<tr><td>TCELL4:OUT.26.TMIN</td><td>BITSLICE4.RX_Q7</td></tr>
<tr><td>TCELL4:OUT.27.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL4:OUT.28.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL4:OUT.29.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL4:OUT.30.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL4:OUT.31.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL4:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B3</td></tr>
<tr><td>TCELL4:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B3</td></tr>
<tr><td>TCELL4:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B3</td></tr>
<tr><td>TCELL4:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B3</td></tr>
<tr><td>TCELL4:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK3</td></tr>
<tr><td>TCELL4:IMUX.BYP.0</td><td>PLL0.TESTIN12</td></tr>
<tr><td>TCELL4:IMUX.BYP.1</td><td>PLL0.TESTIN13</td></tr>
<tr><td>TCELL4:IMUX.BYP.2</td><td>PLL0.TESTIN14</td></tr>
<tr><td>TCELL4:IMUX.BYP.3</td><td>PLL0.TESTIN15</td></tr>
<tr><td>TCELL4:IMUX.BYP.6</td><td>BITSLICE3.RX_LD</td></tr>
<tr><td>TCELL4:IMUX.BYP.7</td><td>BITSLICE3.RX_INC</td></tr>
<tr><td>TCELL4:IMUX.BYP.8</td><td>BITSLICE3.RX_EN_VTC</td></tr>
<tr><td>TCELL4:IMUX.BYP.9</td><td>BITSLICE3.RX_CE_IDELAY</td></tr>
<tr><td>TCELL4:IMUX.BYP.10</td><td>BITSLICE3.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL4:IMUX.BYP.11</td><td>BITSLICE4.TX_LD</td></tr>
<tr><td>TCELL4:IMUX.BYP.12</td><td>BITSLICE4.TX_INC</td></tr>
<tr><td>TCELL4:IMUX.BYP.13</td><td>BITSLICE4.TX_EN_VTC</td></tr>
<tr><td>TCELL4:IMUX.BYP.14</td><td>BITSLICE4.TX_CE_ODELAY</td></tr>
<tr><td>TCELL4:IMUX.BYP.15</td><td>BITSLICE4.RX_LD</td></tr>
<tr><td>TCELL4:IMUX.IMUX.6.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS1_1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.7.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS1_3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.8.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS0_3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.9.DELAY</td><td>BITSLICE3.TX_CE_OFD</td></tr>
<tr><td>TCELL4:IMUX.IMUX.10.DELAY</td><td>BITSLICE3.TX_D0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.11.DELAY</td><td>BITSLICE3.TX_D2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.12.DELAY</td><td>BITSLICE3.TX_D6</td></tr>
<tr><td>TCELL4:IMUX.IMUX.13.DELAY</td><td>BITSLICE3.TX_D7</td></tr>
<tr><td>TCELL4:IMUX.IMUX.14.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.15.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL4:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS1_2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS1_3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS0_0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS0_1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS0_2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_WRCS0_3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_T_B0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_T_B1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_T_B2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_T_B3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDEN0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDEN1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.28.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDEN2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.29.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDEN3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.30.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS1_0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.31.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS1_2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.32.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS0_0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.33.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS0_1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.34.DELAY</td><td>BITSLICE_CONTROL0.CLB2PHY_RDCS0_2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.35.DELAY</td><td>BITSLICE3.TX_T</td></tr>
<tr><td>TCELL4:IMUX.IMUX.36.DELAY</td><td>BITSLICE3.RX_CE_IFD</td></tr>
<tr><td>TCELL4:IMUX.IMUX.37.DELAY</td><td>BITSLICE3.RX_DATAIN1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.38.DELAY</td><td>BITSLICE3.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL4:IMUX.IMUX.39.DELAY</td><td>BITSLICE3.TX_D1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.40.DELAY</td><td>BITSLICE3.TX_D3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.41.DELAY</td><td>BITSLICE3.TX_D4</td></tr>
<tr><td>TCELL4:IMUX.IMUX.42.DELAY</td><td>BITSLICE3.TX_D5</td></tr>
<tr><td>TCELL4:IMUX.IMUX.44.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.45.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.46.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.47.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL5:OUT.0.TMIN</td><td>PLL0.TESTOUT12</td></tr>
<tr><td>TCELL5:OUT.1.TMIN</td><td>PLL0.TESTOUT13</td></tr>
<tr><td>TCELL5:OUT.2.TMIN</td><td>PLL0.TESTOUT14</td></tr>
<tr><td>TCELL5:OUT.3.TMIN</td><td>PLL0.TESTOUT15</td></tr>
<tr><td>TCELL5:OUT.4.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL5:OUT.5.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL5:OUT.6.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL5:OUT.7.TMIN</td><td>BITSLICE4.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL5:OUT.8.TMIN</td><td>BITSLICE5.TX_T_OUT</td></tr>
<tr><td>TCELL5:OUT.9.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL5:OUT.10.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL5:OUT.11.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL5:OUT.12.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL5:OUT.13.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL5:OUT.14.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL5:OUT.15.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL5:OUT.16.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL5:OUT.17.TMIN</td><td>BITSLICE4.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL5:OUT.18.TMIN</td><td>BITSLICE5.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL5:OUT.19.TMIN</td><td>BITSLICE5.RX_Q0</td></tr>
<tr><td>TCELL5:OUT.20.TMIN</td><td>BITSLICE5.RX_Q1</td></tr>
<tr><td>TCELL5:OUT.21.TMIN</td><td>BITSLICE5.RX_Q2</td></tr>
<tr><td>TCELL5:OUT.22.TMIN</td><td>BITSLICE5.RX_Q3</td></tr>
<tr><td>TCELL5:OUT.23.TMIN</td><td>BITSLICE5.RX_Q4</td></tr>
<tr><td>TCELL5:OUT.24.TMIN</td><td>BITSLICE5.RX_Q5</td></tr>
<tr><td>TCELL5:OUT.25.TMIN</td><td>BITSLICE5.RX_Q6</td></tr>
<tr><td>TCELL5:OUT.26.TMIN</td><td>BITSLICE5.RX_Q7</td></tr>
<tr><td>TCELL5:OUT.27.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL5:OUT.28.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL5:OUT.29.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL5:OUT.30.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL5:OUT.31.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL5:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B4</td></tr>
<tr><td>TCELL5:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B4</td></tr>
<tr><td>TCELL5:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B4</td></tr>
<tr><td>TCELL5:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B4</td></tr>
<tr><td>TCELL5:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK4</td></tr>
<tr><td>TCELL5:IMUX.BYP.0</td><td>PLL0.TESTIN8</td></tr>
<tr><td>TCELL5:IMUX.BYP.1</td><td>PLL0.TESTIN9</td></tr>
<tr><td>TCELL5:IMUX.BYP.2</td><td>PLL0.TESTIN10</td></tr>
<tr><td>TCELL5:IMUX.BYP.3</td><td>PLL0.TESTIN11</td></tr>
<tr><td>TCELL5:IMUX.BYP.6</td><td>BITSLICE4.RX_INC</td></tr>
<tr><td>TCELL5:IMUX.BYP.7</td><td>BITSLICE4.RX_EN_VTC</td></tr>
<tr><td>TCELL5:IMUX.BYP.8</td><td>BITSLICE4.RX_CE_IDELAY</td></tr>
<tr><td>TCELL5:IMUX.BYP.9</td><td>BITSLICE4.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL5:IMUX.BYP.10</td><td>BITSLICE5.TX_LD</td></tr>
<tr><td>TCELL5:IMUX.BYP.11</td><td>BITSLICE5.TX_INC</td></tr>
<tr><td>TCELL5:IMUX.BYP.12</td><td>BITSLICE5.TX_EN_VTC</td></tr>
<tr><td>TCELL5:IMUX.BYP.13</td><td>BITSLICE5.TX_CE_ODELAY</td></tr>
<tr><td>TCELL5:IMUX.BYP.14</td><td>BITSLICE5.RX_LD</td></tr>
<tr><td>TCELL5:IMUX.BYP.15</td><td>BITSLICE5.RX_INC</td></tr>
<tr><td>TCELL5:IMUX.IMUX.6.DELAY</td><td>BITSLICE4.RX_DATAIN1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.7.DELAY</td><td>BITSLICE4.TX_D0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.8.DELAY</td><td>BITSLICE4.TX_D4</td></tr>
<tr><td>TCELL5:IMUX.IMUX.9.DELAY</td><td>BITSLICE4.TX_D6</td></tr>
<tr><td>TCELL5:IMUX.IMUX.10.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL5:IMUX.IMUX.11.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL5:IMUX.IMUX.12.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL5:IMUX.IMUX.13.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.14.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL5:IMUX.IMUX.15.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL5:IMUX.IMUX.16.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL5:IMUX.IMUX.17.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL5:IMUX.IMUX.18.DELAY</td><td>BITSLICE3.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL5:IMUX.IMUX.19.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.20.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.21.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL5:IMUX.IMUX.22.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.23.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL5:IMUX.IMUX.24.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL5:IMUX.IMUX.25.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL5:IMUX.IMUX.26.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL5:IMUX.IMUX.27.DELAY</td><td>BITSLICE3.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL5:IMUX.IMUX.28.DELAY</td><td>BITSLICE4.TX_T</td></tr>
<tr><td>TCELL5:IMUX.IMUX.29.DELAY</td><td>BITSLICE4.TX_CE_OFD</td></tr>
<tr><td>TCELL5:IMUX.IMUX.30.DELAY</td><td>BITSLICE4.RX_CE_IFD</td></tr>
<tr><td>TCELL5:IMUX.IMUX.31.DELAY</td><td>BITSLICE4.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL5:IMUX.IMUX.32.DELAY</td><td>BITSLICE4.TX_D1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.33.DELAY</td><td>BITSLICE4.TX_D2</td></tr>
<tr><td>TCELL5:IMUX.IMUX.34.DELAY</td><td>BITSLICE4.TX_D3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.35.DELAY</td><td>BITSLICE4.TX_D5</td></tr>
<tr><td>TCELL5:IMUX.IMUX.36.DELAY</td><td>BITSLICE4.TX_D7</td></tr>
<tr><td>TCELL5:IMUX.IMUX.37.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.38.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.39.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.40.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL5:IMUX.IMUX.41.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL5:IMUX.IMUX.42.DELAY</td><td>BITSLICE4.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL5:IMUX.IMUX.43.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.44.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL5:IMUX.IMUX.45.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.46.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL5:IMUX.IMUX.47.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL6:OUT.0.TMIN</td><td>PLL0.TESTOUT8</td></tr>
<tr><td>TCELL6:OUT.1.TMIN</td><td>PLL0.TESTOUT9</td></tr>
<tr><td>TCELL6:OUT.2.TMIN</td><td>PLL0.TESTOUT10</td></tr>
<tr><td>TCELL6:OUT.3.TMIN</td><td>PLL0.TESTOUT11</td></tr>
<tr><td>TCELL6:OUT.4.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL6:OUT.5.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL6:OUT.6.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL6:OUT.7.TMIN</td><td>BITSLICE5.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL6:OUT.8.TMIN</td><td>BITSLICE6.TX_T_OUT</td></tr>
<tr><td>TCELL6:OUT.9.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL6:OUT.10.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL6:OUT.11.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL6:OUT.12.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL6:OUT.13.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL6:OUT.14.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL6:OUT.15.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL6:OUT.16.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL6:OUT.17.TMIN</td><td>BITSLICE5.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL6:OUT.18.TMIN</td><td>RIU_OR0.RIU_RD_VALID</td></tr>
<tr><td>TCELL6:OUT.19.TMIN</td><td>RIU_OR0.RIU_RD_DATA0</td></tr>
<tr><td>TCELL6:OUT.20.TMIN</td><td>RIU_OR0.RIU_RD_DATA1</td></tr>
<tr><td>TCELL6:OUT.21.TMIN</td><td>RIU_OR0.RIU_RD_DATA2</td></tr>
<tr><td>TCELL6:OUT.22.TMIN</td><td>RIU_OR0.RIU_RD_DATA3</td></tr>
<tr><td>TCELL6:OUT.23.TMIN</td><td>RIU_OR0.RIU_RD_DATA4</td></tr>
<tr><td>TCELL6:OUT.24.TMIN</td><td>RIU_OR0.RIU_RD_DATA5</td></tr>
<tr><td>TCELL6:OUT.25.TMIN</td><td>RIU_OR0.RIU_RD_DATA6</td></tr>
<tr><td>TCELL6:OUT.26.TMIN</td><td>RIU_OR0.RIU_RD_DATA7</td></tr>
<tr><td>TCELL6:OUT.27.TMIN</td><td>RIU_OR0.RIU_RD_DATA8</td></tr>
<tr><td>TCELL6:OUT.28.TMIN</td><td>RIU_OR0.RIU_RD_DATA9</td></tr>
<tr><td>TCELL6:OUT.29.TMIN</td><td>RIU_OR0.RIU_RD_DATA10</td></tr>
<tr><td>TCELL6:OUT.30.TMIN</td><td>RIU_OR0.RIU_RD_DATA11</td></tr>
<tr><td>TCELL6:OUT.31.TMIN</td><td>RIU_OR0.RIU_RD_DATA12</td></tr>
<tr><td>TCELL6:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B5</td></tr>
<tr><td>TCELL6:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B5</td></tr>
<tr><td>TCELL6:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B5</td></tr>
<tr><td>TCELL6:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B5</td></tr>
<tr><td>TCELL6:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK5</td></tr>
<tr><td>TCELL6:IMUX.BYP.0</td><td>PLL0.TESTIN4</td></tr>
<tr><td>TCELL6:IMUX.BYP.1</td><td>PLL0.TESTIN5</td></tr>
<tr><td>TCELL6:IMUX.BYP.2</td><td>PLL0.TESTIN6</td></tr>
<tr><td>TCELL6:IMUX.BYP.3</td><td>PLL0.TESTIN7</td></tr>
<tr><td>TCELL6:IMUX.BYP.6</td><td>BITSLICE5.RX_EN_VTC</td></tr>
<tr><td>TCELL6:IMUX.BYP.7</td><td>BITSLICE5.RX_CE_IDELAY</td></tr>
<tr><td>TCELL6:IMUX.BYP.8</td><td>BITSLICE5.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL6:IMUX.BYP.9</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_SPARE_B0</td></tr>
<tr><td>TCELL6:IMUX.BYP.10</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_SPARE_B1</td></tr>
<tr><td>TCELL6:IMUX.BYP.11</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_SPARE_B2</td></tr>
<tr><td>TCELL6:IMUX.BYP.12</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_SPARE_B3</td></tr>
<tr><td>TCELL6:IMUX.BYP.13</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_RST_MASK_B</td></tr>
<tr><td>TCELL6:IMUX.BYP.14</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_MODE_B</td></tr>
<tr><td>TCELL6:IMUX.BYP.15</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN0</td></tr>
<tr><td>TCELL6:IMUX.IMUX.0.DELAY</td><td>PLL0.SCANMODEB</td></tr>
<tr><td>TCELL6:IMUX.IMUX.6.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL6:IMUX.IMUX.7.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.8.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL6:IMUX.IMUX.10.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.11.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL6:IMUX.IMUX.12.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_EN, BITSLICE_CONTROL1.CLB2RIU_WR_EN</td></tr>
<tr><td>TCELL6:IMUX.IMUX.13.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA1, BITSLICE_CONTROL1.CLB2RIU_WR_DATA1</td></tr>
<tr><td>TCELL6:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA5, BITSLICE_CONTROL1.CLB2RIU_WR_DATA5</td></tr>
<tr><td>TCELL6:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA7, BITSLICE_CONTROL1.CLB2RIU_WR_DATA7</td></tr>
<tr><td>TCELL6:IMUX.IMUX.16.DELAY</td><td>BITSLICE4.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL6:IMUX.IMUX.17.DELAY</td><td>BITSLICE5.TX_T</td></tr>
<tr><td>TCELL6:IMUX.IMUX.18.DELAY</td><td>BITSLICE5.TX_CE_OFD</td></tr>
<tr><td>TCELL6:IMUX.IMUX.19.DELAY</td><td>BITSLICE5.RX_CE_IFD</td></tr>
<tr><td>TCELL6:IMUX.IMUX.20.DELAY</td><td>BITSLICE5.RX_DATAIN1</td></tr>
<tr><td>TCELL6:IMUX.IMUX.21.DELAY</td><td>BITSLICE5.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL6:IMUX.IMUX.22.DELAY</td><td>BITSLICE5.TX_D0</td></tr>
<tr><td>TCELL6:IMUX.IMUX.23.DELAY</td><td>BITSLICE5.TX_D1</td></tr>
<tr><td>TCELL6:IMUX.IMUX.24.DELAY</td><td>BITSLICE5.TX_D2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.25.DELAY</td><td>BITSLICE5.TX_D3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.26.DELAY</td><td>BITSLICE5.TX_D4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.27.DELAY</td><td>BITSLICE5.TX_D5</td></tr>
<tr><td>TCELL6:IMUX.IMUX.28.DELAY</td><td>BITSLICE5.TX_D6</td></tr>
<tr><td>TCELL6:IMUX.IMUX.29.DELAY</td><td>BITSLICE5.TX_D7</td></tr>
<tr><td>TCELL6:IMUX.IMUX.30.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL6:IMUX.IMUX.31.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.32.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.33.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL6:IMUX.IMUX.34.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL6:IMUX.IMUX.35.DELAY</td><td>BITSLICE5.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL6:IMUX.IMUX.36.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL6:IMUX.IMUX.37.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL6:IMUX.IMUX.38.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.39.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.40.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL6:IMUX.IMUX.41.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL6:IMUX.IMUX.42.DELAY</td><td>BITSLICE5.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL6:IMUX.IMUX.43.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA0, BITSLICE_CONTROL1.CLB2RIU_WR_DATA0</td></tr>
<tr><td>TCELL6:IMUX.IMUX.44.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA2, BITSLICE_CONTROL1.CLB2RIU_WR_DATA2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.45.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA3, BITSLICE_CONTROL1.CLB2RIU_WR_DATA3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.46.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA4, BITSLICE_CONTROL1.CLB2RIU_WR_DATA4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA6, BITSLICE_CONTROL1.CLB2RIU_WR_DATA6</td></tr>
<tr><td>TCELL7:OUT.0.TMIN</td><td>PLL0.TESTOUT4</td></tr>
<tr><td>TCELL7:OUT.1.TMIN</td><td>PLL0.TESTOUT5</td></tr>
<tr><td>TCELL7:OUT.2.TMIN</td><td>PLL0.TESTOUT6</td></tr>
<tr><td>TCELL7:OUT.3.TMIN</td><td>PLL0.TESTOUT7</td></tr>
<tr><td>TCELL7:OUT.4.TMIN</td><td>RIU_OR0.RIU_RD_DATA13</td></tr>
<tr><td>TCELL7:OUT.5.TMIN</td><td>RIU_OR0.RIU_RD_DATA14</td></tr>
<tr><td>TCELL7:OUT.6.TMIN</td><td>RIU_OR0.RIU_RD_DATA15</td></tr>
<tr><td>TCELL7:OUT.7.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT0</td></tr>
<tr><td>TCELL7:OUT.8.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT1</td></tr>
<tr><td>TCELL7:OUT.9.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT2</td></tr>
<tr><td>TCELL7:OUT.10.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT3</td></tr>
<tr><td>TCELL7:OUT.11.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT4</td></tr>
<tr><td>TCELL7:OUT.12.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT5</td></tr>
<tr><td>TCELL7:OUT.13.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT6</td></tr>
<tr><td>TCELL7:OUT.14.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_SCAN_OUT7</td></tr>
<tr><td>TCELL7:OUT.15.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_DBG_CLK_STOP_OUT</td></tr>
<tr><td>TCELL7:OUT.16.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_DBG_CLK_STOP_FLG_OUT</td></tr>
<tr><td>TCELL7:OUT.17.TMIN</td><td>XIPHY_FEEDTHROUGH0.PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>
<tr><td>TCELL7:OUT.18.TMIN</td><td>BITSLICE12.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL7:OUT.19.TMIN</td><td>BITSLICE12.RX_Q0</td></tr>
<tr><td>TCELL7:OUT.20.TMIN</td><td>BITSLICE12.RX_Q1</td></tr>
<tr><td>TCELL7:OUT.21.TMIN</td><td>BITSLICE12.RX_Q2</td></tr>
<tr><td>TCELL7:OUT.22.TMIN</td><td>BITSLICE12.RX_Q3</td></tr>
<tr><td>TCELL7:OUT.23.TMIN</td><td>BITSLICE12.RX_Q4</td></tr>
<tr><td>TCELL7:OUT.24.TMIN</td><td>BITSLICE12.RX_Q5</td></tr>
<tr><td>TCELL7:OUT.25.TMIN</td><td>BITSLICE12.RX_Q6</td></tr>
<tr><td>TCELL7:OUT.26.TMIN</td><td>BITSLICE12.RX_Q7</td></tr>
<tr><td>TCELL7:OUT.27.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL7:OUT.28.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL7:OUT.29.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL7:OUT.30.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL7:OUT.31.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL7:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_CLK_SDR</td></tr>
<tr><td>TCELL7:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_CLK_DIV4</td></tr>
<tr><td>TCELL7:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_CLK_DIV2</td></tr>
<tr><td>TCELL7:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B12</td></tr>
<tr><td>TCELL7:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B12</td></tr>
<tr><td>TCELL7:IMUX.BYP.0</td><td>PLL0.TESTIN0</td></tr>
<tr><td>TCELL7:IMUX.BYP.1</td><td>PLL0.TESTIN1</td></tr>
<tr><td>TCELL7:IMUX.BYP.2</td><td>PLL0.TESTIN2</td></tr>
<tr><td>TCELL7:IMUX.BYP.3</td><td>PLL0.TESTIN3</td></tr>
<tr><td>TCELL7:IMUX.BYP.6</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN1</td></tr>
<tr><td>TCELL7:IMUX.BYP.7</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN2</td></tr>
<tr><td>TCELL7:IMUX.BYP.8</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN3</td></tr>
<tr><td>TCELL7:IMUX.BYP.10</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN4</td></tr>
<tr><td>TCELL7:IMUX.BYP.11</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN5</td></tr>
<tr><td>TCELL7:IMUX.BYP.12</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN6</td></tr>
<tr><td>TCELL7:IMUX.BYP.13</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_IN7</td></tr>
<tr><td>TCELL7:IMUX.BYP.14</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_SCAN_EN_B</td></tr>
<tr><td>TCELL7:IMUX.BYP.15</td><td>BITSLICE12.TX_LD</td></tr>
<tr><td>TCELL7:IMUX.IMUX.0.DELAY</td><td>PLL0.SCANENB</td></tr>
<tr><td>TCELL7:IMUX.IMUX.6.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_DIV4_CLK_SEL_B</td></tr>
<tr><td>TCELL7:IMUX.IMUX.7.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_DBG_CT_START_EN</td></tr>
<tr><td>TCELL7:IMUX.IMUX.8.DELAY</td><td>BITSLICE12.TX_CE_OFD</td></tr>
<tr><td>TCELL7:IMUX.IMUX.9.DELAY</td><td>BITSLICE12.RX_DATAIN1</td></tr>
<tr><td>TCELL7:IMUX.IMUX.10.DELAY</td><td>BITSLICE12.TX_D2</td></tr>
<tr><td>TCELL7:IMUX.IMUX.11.DELAY</td><td>BITSLICE12.TX_D4</td></tr>
<tr><td>TCELL7:IMUX.IMUX.12.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL7:IMUX.IMUX.13.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL7:IMUX.IMUX.14.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL7:IMUX.IMUX.15.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL7:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA8, BITSLICE_CONTROL1.CLB2RIU_WR_DATA8</td></tr>
<tr><td>TCELL7:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA9, BITSLICE_CONTROL1.CLB2RIU_WR_DATA9</td></tr>
<tr><td>TCELL7:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA10, BITSLICE_CONTROL1.CLB2RIU_WR_DATA10</td></tr>
<tr><td>TCELL7:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA11, BITSLICE_CONTROL1.CLB2RIU_WR_DATA11</td></tr>
<tr><td>TCELL7:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA12, BITSLICE_CONTROL1.CLB2RIU_WR_DATA12</td></tr>
<tr><td>TCELL7:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA13, BITSLICE_CONTROL1.CLB2RIU_WR_DATA13</td></tr>
<tr><td>TCELL7:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA14, BITSLICE_CONTROL1.CLB2RIU_WR_DATA14</td></tr>
<tr><td>TCELL7:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_WR_DATA15, BITSLICE_CONTROL1.CLB2RIU_WR_DATA15</td></tr>
<tr><td>TCELL7:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_ADDR0, BITSLICE_CONTROL1.CLB2RIU_ADDR0</td></tr>
<tr><td>TCELL7:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_ADDR1, BITSLICE_CONTROL1.CLB2RIU_ADDR1</td></tr>
<tr><td>TCELL7:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_ADDR2, BITSLICE_CONTROL1.CLB2RIU_ADDR2</td></tr>
<tr><td>TCELL7:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_ADDR3, BITSLICE_CONTROL1.CLB2RIU_ADDR3</td></tr>
<tr><td>TCELL7:IMUX.IMUX.28.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_ADDR4, BITSLICE_CONTROL1.CLB2RIU_ADDR4</td></tr>
<tr><td>TCELL7:IMUX.IMUX.29.DELAY</td><td>BITSLICE_CONTROL0.CLB2RIU_ADDR5, BITSLICE_CONTROL1.CLB2RIU_ADDR5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.30.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_SDR_CLK_SEL_B</td></tr>
<tr><td>TCELL7:IMUX.IMUX.31.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_TEST_DIV2_CLK_SEL_B</td></tr>
<tr><td>TCELL7:IMUX.IMUX.32.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_DBG_CLK_STOP_FLG_OUT</td></tr>
<tr><td>TCELL7:IMUX.IMUX.33.DELAY</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>
<tr><td>TCELL7:IMUX.IMUX.34.DELAY</td><td>BITSLICE12.TX_T</td></tr>
<tr><td>TCELL7:IMUX.IMUX.35.DELAY</td><td>BITSLICE12.RX_CE_IFD</td></tr>
<tr><td>TCELL7:IMUX.IMUX.36.DELAY</td><td>BITSLICE12.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL7:IMUX.IMUX.37.DELAY</td><td>BITSLICE12.TX_D0</td></tr>
<tr><td>TCELL7:IMUX.IMUX.38.DELAY</td><td>BITSLICE12.TX_D1</td></tr>
<tr><td>TCELL7:IMUX.IMUX.39.DELAY</td><td>BITSLICE12.TX_D3</td></tr>
<tr><td>TCELL7:IMUX.IMUX.40.DELAY</td><td>BITSLICE12.TX_D5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.41.DELAY</td><td>BITSLICE12.TX_D6</td></tr>
<tr><td>TCELL7:IMUX.IMUX.42.DELAY</td><td>BITSLICE12.TX_D7</td></tr>
<tr><td>TCELL7:IMUX.IMUX.43.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL7:IMUX.IMUX.44.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL7:IMUX.IMUX.45.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL7:IMUX.IMUX.46.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.47.DELAY</td><td>BITSLICE12.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL8:OUT.0.TMIN</td><td>PLL0.TESTOUT0</td></tr>
<tr><td>TCELL8:OUT.1.TMIN</td><td>PLL0.TESTOUT1</td></tr>
<tr><td>TCELL8:OUT.2.TMIN</td><td>PLL0.TESTOUT2</td></tr>
<tr><td>TCELL8:OUT.3.TMIN</td><td>PLL0.TESTOUT3</td></tr>
<tr><td>TCELL8:OUT.4.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL8:OUT.5.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL8:OUT.6.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL8:OUT.7.TMIN</td><td>BITSLICE12.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL8:OUT.8.TMIN</td><td>BITSLICE7.TX_T_OUT</td></tr>
<tr><td>TCELL8:OUT.9.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL8:OUT.10.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL8:OUT.11.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL8:OUT.12.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL8:OUT.13.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL8:OUT.14.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL8:OUT.15.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL8:OUT.16.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL8:OUT.17.TMIN</td><td>BITSLICE12.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL8:OUT.18.TMIN</td><td>BITSLICE6.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL8:OUT.19.TMIN</td><td>BITSLICE6.RX_Q0</td></tr>
<tr><td>TCELL8:OUT.20.TMIN</td><td>BITSLICE6.RX_Q1</td></tr>
<tr><td>TCELL8:OUT.21.TMIN</td><td>BITSLICE6.RX_Q2</td></tr>
<tr><td>TCELL8:OUT.22.TMIN</td><td>BITSLICE6.RX_Q3</td></tr>
<tr><td>TCELL8:OUT.23.TMIN</td><td>BITSLICE6.RX_Q4</td></tr>
<tr><td>TCELL8:OUT.24.TMIN</td><td>BITSLICE6.RX_Q5</td></tr>
<tr><td>TCELL8:OUT.25.TMIN</td><td>BITSLICE6.RX_Q6</td></tr>
<tr><td>TCELL8:OUT.26.TMIN</td><td>BITSLICE6.RX_Q7</td></tr>
<tr><td>TCELL8:OUT.27.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL8:OUT.28.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL8:OUT.29.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL8:OUT.30.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL8:OUT.31.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL8:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B12</td></tr>
<tr><td>TCELL8:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B12</td></tr>
<tr><td>TCELL8:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK12</td></tr>
<tr><td>TCELL8:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B6</td></tr>
<tr><td>TCELL8:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B6</td></tr>
<tr><td>TCELL8:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B6</td></tr>
<tr><td>TCELL8:IMUX.BYP.0</td><td>PLL0.DADDR4</td></tr>
<tr><td>TCELL8:IMUX.BYP.1</td><td>PLL0.DADDR5</td></tr>
<tr><td>TCELL8:IMUX.BYP.2</td><td>PLL0.DADDR6</td></tr>
<tr><td>TCELL8:IMUX.BYP.6</td><td>BITSLICE12.TX_INC</td></tr>
<tr><td>TCELL8:IMUX.BYP.7</td><td>BITSLICE12.TX_EN_VTC</td></tr>
<tr><td>TCELL8:IMUX.BYP.8</td><td>BITSLICE12.TX_CE_ODELAY</td></tr>
<tr><td>TCELL8:IMUX.BYP.9</td><td>BITSLICE12.RX_LD</td></tr>
<tr><td>TCELL8:IMUX.BYP.10</td><td>BITSLICE12.RX_INC</td></tr>
<tr><td>TCELL8:IMUX.BYP.11</td><td>BITSLICE12.RX_EN_VTC</td></tr>
<tr><td>TCELL8:IMUX.BYP.12</td><td>BITSLICE12.RX_CE_IDELAY</td></tr>
<tr><td>TCELL8:IMUX.BYP.13</td><td>BITSLICE12.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL8:IMUX.BYP.14</td><td>BITSLICE6.TX_LD</td></tr>
<tr><td>TCELL8:IMUX.BYP.15</td><td>BITSLICE6.TX_INC</td></tr>
<tr><td>TCELL8:IMUX.IMUX.0.DELAY</td><td>PLL0.SCANIN</td></tr>
<tr><td>TCELL8:IMUX.IMUX.6.DELAY</td><td>BITSLICE6.TX_D0</td></tr>
<tr><td>TCELL8:IMUX.IMUX.7.DELAY</td><td>BITSLICE6.TX_D2</td></tr>
<tr><td>TCELL8:IMUX.IMUX.8.DELAY</td><td>BITSLICE6.TX_D6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.9.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL8:IMUX.IMUX.10.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL8:IMUX.IMUX.11.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.12.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.13.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL8:IMUX.IMUX.14.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL8:IMUX.IMUX.15.DELAY</td><td>BITSLICE7.TX_T</td></tr>
<tr><td>TCELL8:IMUX.IMUX.16.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL8:IMUX.IMUX.17.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.18.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL8:IMUX.IMUX.19.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL8:IMUX.IMUX.20.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL8:IMUX.IMUX.21.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL8:IMUX.IMUX.22.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.23.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL8:IMUX.IMUX.24.DELAY</td><td>BITSLICE12.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL8:IMUX.IMUX.25.DELAY</td><td>BITSLICE6.TX_T</td></tr>
<tr><td>TCELL8:IMUX.IMUX.26.DELAY</td><td>BITSLICE6.TX_CE_OFD</td></tr>
<tr><td>TCELL8:IMUX.IMUX.27.DELAY</td><td>BITSLICE6.RX_CE_IFD</td></tr>
<tr><td>TCELL8:IMUX.IMUX.29.DELAY</td><td>BITSLICE6.RX_DATAIN1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.30.DELAY</td><td>BITSLICE6.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL8:IMUX.IMUX.31.DELAY</td><td>BITSLICE6.TX_D1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.32.DELAY</td><td>BITSLICE6.TX_D3</td></tr>
<tr><td>TCELL8:IMUX.IMUX.33.DELAY</td><td>BITSLICE6.TX_D4</td></tr>
<tr><td>TCELL8:IMUX.IMUX.34.DELAY</td><td>BITSLICE6.TX_D5</td></tr>
<tr><td>TCELL8:IMUX.IMUX.35.DELAY</td><td>BITSLICE6.TX_D7</td></tr>
<tr><td>TCELL8:IMUX.IMUX.36.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.37.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL8:IMUX.IMUX.38.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL8:IMUX.IMUX.39.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL8:IMUX.IMUX.40.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL8:IMUX.IMUX.41.DELAY</td><td>BITSLICE6.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL8:IMUX.IMUX.42.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL8:IMUX.IMUX.43.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL8:IMUX.IMUX.44.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL8:IMUX.IMUX.45.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL8:IMUX.IMUX.46.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.47.DELAY</td><td>BITSLICE6.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL9:OUT.0.TMIN</td><td>PLL0.DOUT12</td></tr>
<tr><td>TCELL9:OUT.1.TMIN</td><td>PLL0.DOUT13</td></tr>
<tr><td>TCELL9:OUT.2.TMIN</td><td>PLL0.DOUT14</td></tr>
<tr><td>TCELL9:OUT.3.TMIN</td><td>PLL0.DOUT15</td></tr>
<tr><td>TCELL9:OUT.4.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL9:OUT.5.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL9:OUT.6.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL9:OUT.7.TMIN</td><td>BITSLICE6.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL9:OUT.8.TMIN</td><td>BITSLICE8.TX_T_OUT</td></tr>
<tr><td>TCELL9:OUT.9.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL9:OUT.10.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL9:OUT.11.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL9:OUT.12.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL9:OUT.13.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL9:OUT.14.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL9:OUT.15.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL9:OUT.16.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL9:OUT.17.TMIN</td><td>BITSLICE6.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL9:OUT.18.TMIN</td><td>BITSLICE7.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL9:OUT.19.TMIN</td><td>BITSLICE7.RX_Q0</td></tr>
<tr><td>TCELL9:OUT.20.TMIN</td><td>BITSLICE7.RX_Q1</td></tr>
<tr><td>TCELL9:OUT.21.TMIN</td><td>BITSLICE7.RX_Q2</td></tr>
<tr><td>TCELL9:OUT.22.TMIN</td><td>BITSLICE7.RX_Q3</td></tr>
<tr><td>TCELL9:OUT.23.TMIN</td><td>BITSLICE7.RX_Q4</td></tr>
<tr><td>TCELL9:OUT.24.TMIN</td><td>BITSLICE7.RX_Q5</td></tr>
<tr><td>TCELL9:OUT.25.TMIN</td><td>BITSLICE7.RX_Q6</td></tr>
<tr><td>TCELL9:OUT.26.TMIN</td><td>BITSLICE7.RX_Q7</td></tr>
<tr><td>TCELL9:OUT.27.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL9:OUT.28.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL9:OUT.29.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL9:OUT.30.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL9:OUT.31.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL9:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B6</td></tr>
<tr><td>TCELL9:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK6</td></tr>
<tr><td>TCELL9:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B7</td></tr>
<tr><td>TCELL9:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B7</td></tr>
<tr><td>TCELL9:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B7</td></tr>
<tr><td>TCELL9:IMUX.BYP.0</td><td>PLL0.DADDR0</td></tr>
<tr><td>TCELL9:IMUX.BYP.1</td><td>PLL0.DADDR1</td></tr>
<tr><td>TCELL9:IMUX.BYP.2</td><td>PLL0.DADDR2</td></tr>
<tr><td>TCELL9:IMUX.BYP.3</td><td>PLL0.DADDR3</td></tr>
<tr><td>TCELL9:IMUX.BYP.6</td><td>BITSLICE6.TX_EN_VTC</td></tr>
<tr><td>TCELL9:IMUX.BYP.7</td><td>BITSLICE6.TX_CE_ODELAY</td></tr>
<tr><td>TCELL9:IMUX.BYP.8</td><td>BITSLICE6.RX_LD</td></tr>
<tr><td>TCELL9:IMUX.BYP.9</td><td>BITSLICE6.RX_INC</td></tr>
<tr><td>TCELL9:IMUX.BYP.10</td><td>BITSLICE6.RX_EN_VTC</td></tr>
<tr><td>TCELL9:IMUX.BYP.11</td><td>BITSLICE6.RX_CE_IDELAY</td></tr>
<tr><td>TCELL9:IMUX.BYP.12</td><td>BITSLICE6.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL9:IMUX.BYP.14</td><td>BITSLICE7.TX_LD</td></tr>
<tr><td>TCELL9:IMUX.BYP.15</td><td>BITSLICE7.TX_INC</td></tr>
<tr><td>TCELL9:IMUX.IMUX.6.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL9:IMUX.IMUX.7.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL9:IMUX.IMUX.8.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL9:IMUX.IMUX.9.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL9:IMUX.IMUX.10.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL9:IMUX.IMUX.11.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL9:IMUX.IMUX.12.DELAY</td><td>BITSLICE8.RX_DATAIN1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.13.DELAY</td><td>BITSLICE8.TX_D0</td></tr>
<tr><td>TCELL9:IMUX.IMUX.14.DELAY</td><td>BITSLICE8.TX_D4</td></tr>
<tr><td>TCELL9:IMUX.IMUX.15.DELAY</td><td>BITSLICE8.TX_D6</td></tr>
<tr><td>TCELL9:IMUX.IMUX.16.DELAY</td><td>BITSLICE7.TX_CE_OFD</td></tr>
<tr><td>TCELL9:IMUX.IMUX.17.DELAY</td><td>BITSLICE7.RX_CE_IFD</td></tr>
<tr><td>TCELL9:IMUX.IMUX.18.DELAY</td><td>BITSLICE7.RX_DATAIN1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.19.DELAY</td><td>BITSLICE7.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL9:IMUX.IMUX.20.DELAY</td><td>BITSLICE7.TX_D0</td></tr>
<tr><td>TCELL9:IMUX.IMUX.21.DELAY</td><td>BITSLICE7.TX_D1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.22.DELAY</td><td>BITSLICE7.TX_D2</td></tr>
<tr><td>TCELL9:IMUX.IMUX.23.DELAY</td><td>BITSLICE7.TX_D3</td></tr>
<tr><td>TCELL9:IMUX.IMUX.24.DELAY</td><td>BITSLICE7.TX_D4</td></tr>
<tr><td>TCELL9:IMUX.IMUX.25.DELAY</td><td>BITSLICE7.TX_D5</td></tr>
<tr><td>TCELL9:IMUX.IMUX.26.DELAY</td><td>BITSLICE7.TX_D6</td></tr>
<tr><td>TCELL9:IMUX.IMUX.27.DELAY</td><td>BITSLICE7.TX_D7</td></tr>
<tr><td>TCELL9:IMUX.IMUX.28.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL9:IMUX.IMUX.29.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.30.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL9:IMUX.IMUX.31.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL9:IMUX.IMUX.32.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL9:IMUX.IMUX.33.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL9:IMUX.IMUX.34.DELAY</td><td>BITSLICE7.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL9:IMUX.IMUX.35.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.36.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL9:IMUX.IMUX.37.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL9:IMUX.IMUX.38.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL9:IMUX.IMUX.39.DELAY</td><td>BITSLICE7.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL9:IMUX.IMUX.40.DELAY</td><td>BITSLICE8.TX_T</td></tr>
<tr><td>TCELL9:IMUX.IMUX.41.DELAY</td><td>BITSLICE8.TX_CE_OFD</td></tr>
<tr><td>TCELL9:IMUX.IMUX.42.DELAY</td><td>BITSLICE8.RX_CE_IFD</td></tr>
<tr><td>TCELL9:IMUX.IMUX.43.DELAY</td><td>BITSLICE8.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL9:IMUX.IMUX.44.DELAY</td><td>BITSLICE8.TX_D1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.45.DELAY</td><td>BITSLICE8.TX_D2</td></tr>
<tr><td>TCELL9:IMUX.IMUX.46.DELAY</td><td>BITSLICE8.TX_D3</td></tr>
<tr><td>TCELL9:IMUX.IMUX.47.DELAY</td><td>BITSLICE8.TX_D5</td></tr>
<tr><td>TCELL10:OUT.0.TMIN</td><td>PLL0.DOUT8</td></tr>
<tr><td>TCELL10:OUT.1.TMIN</td><td>PLL0.DOUT9</td></tr>
<tr><td>TCELL10:OUT.2.TMIN</td><td>PLL0.DOUT10</td></tr>
<tr><td>TCELL10:OUT.3.TMIN</td><td>PLL0.DOUT11</td></tr>
<tr><td>TCELL10:OUT.4.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL10:OUT.5.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL10:OUT.6.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL10:OUT.7.TMIN</td><td>BITSLICE7.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL10:OUT.8.TMIN</td><td>BITSLICE9.TX_T_OUT</td></tr>
<tr><td>TCELL10:OUT.9.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL10:OUT.10.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL10:OUT.11.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL10:OUT.12.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL10:OUT.13.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL10:OUT.14.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL10:OUT.15.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL10:OUT.16.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL10:OUT.17.TMIN</td><td>BITSLICE7.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL10:OUT.18.TMIN</td><td>BITSLICE8.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL10:OUT.19.TMIN</td><td>BITSLICE8.RX_Q0</td></tr>
<tr><td>TCELL10:OUT.20.TMIN</td><td>BITSLICE8.RX_Q1</td></tr>
<tr><td>TCELL10:OUT.21.TMIN</td><td>BITSLICE8.RX_Q2</td></tr>
<tr><td>TCELL10:OUT.22.TMIN</td><td>BITSLICE8.RX_Q3</td></tr>
<tr><td>TCELL10:OUT.23.TMIN</td><td>BITSLICE8.RX_Q4</td></tr>
<tr><td>TCELL10:OUT.24.TMIN</td><td>BITSLICE8.RX_Q5</td></tr>
<tr><td>TCELL10:OUT.25.TMIN</td><td>BITSLICE8.RX_Q6</td></tr>
<tr><td>TCELL10:OUT.26.TMIN</td><td>BITSLICE8.RX_Q7</td></tr>
<tr><td>TCELL10:OUT.27.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL10:OUT.28.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL10:OUT.29.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL10:OUT.30.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL10:OUT.31.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL10:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B7</td></tr>
<tr><td>TCELL10:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK7</td></tr>
<tr><td>TCELL10:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B8</td></tr>
<tr><td>TCELL10:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B8</td></tr>
<tr><td>TCELL10:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B8</td></tr>
<tr><td>TCELL10:IMUX.BYP.0</td><td>PLL0.DI12</td></tr>
<tr><td>TCELL10:IMUX.BYP.1</td><td>PLL0.DI13</td></tr>
<tr><td>TCELL10:IMUX.BYP.2</td><td>PLL0.DI14</td></tr>
<tr><td>TCELL10:IMUX.BYP.3</td><td>PLL0.DI15</td></tr>
<tr><td>TCELL10:IMUX.BYP.6</td><td>BITSLICE7.TX_EN_VTC</td></tr>
<tr><td>TCELL10:IMUX.BYP.7</td><td>BITSLICE7.TX_CE_ODELAY</td></tr>
<tr><td>TCELL10:IMUX.BYP.8</td><td>BITSLICE7.RX_LD</td></tr>
<tr><td>TCELL10:IMUX.BYP.9</td><td>BITSLICE7.RX_INC</td></tr>
<tr><td>TCELL10:IMUX.BYP.10</td><td>BITSLICE7.RX_EN_VTC</td></tr>
<tr><td>TCELL10:IMUX.BYP.11</td><td>BITSLICE7.RX_CE_IDELAY</td></tr>
<tr><td>TCELL10:IMUX.BYP.12</td><td>BITSLICE7.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL10:IMUX.BYP.13</td><td>BITSLICE8.TX_LD</td></tr>
<tr><td>TCELL10:IMUX.BYP.14</td><td>BITSLICE8.TX_INC</td></tr>
<tr><td>TCELL10:IMUX.BYP.15</td><td>BITSLICE8.TX_EN_VTC</td></tr>
<tr><td>TCELL10:IMUX.IMUX.0.DELAY</td><td>PLL0.DWE</td></tr>
<tr><td>TCELL10:IMUX.IMUX.6.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL10:IMUX.IMUX.7.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL10:IMUX.IMUX.8.DELAY</td><td>BITSLICE_T1.CNTVALUEIN1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.9.DELAY</td><td>BITSLICE_T1.CNTVALUEIN3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.10.DELAY</td><td>BITSLICE_T1.CNTVALUEIN7</td></tr>
<tr><td>TCELL10:IMUX.IMUX.11.DELAY</td><td>BITSLICE_CONTROL1.CLB2RIU_NIBBLE_SEL</td></tr>
<tr><td>TCELL10:IMUX.IMUX.12.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS1_3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.13.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS0_1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_T_B1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_T_B3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.16.DELAY</td><td>BITSLICE8.TX_D7</td></tr>
<tr><td>TCELL10:IMUX.IMUX.18.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.19.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.20.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL10:IMUX.IMUX.21.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.22.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL10:IMUX.IMUX.23.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL10:IMUX.IMUX.24.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL10:IMUX.IMUX.25.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL10:IMUX.IMUX.26.DELAY</td><td>BITSLICE8.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL10:IMUX.IMUX.27.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.28.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.29.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL10:IMUX.IMUX.30.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.31.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL10:IMUX.IMUX.32.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL10:IMUX.IMUX.33.DELAY</td><td>BITSLICE8.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL10:IMUX.IMUX.34.DELAY</td><td>BITSLICE_T1.CNTVALUEIN0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.35.DELAY</td><td>BITSLICE_T1.CNTVALUEIN2</td></tr>
<tr><td>TCELL10:IMUX.IMUX.36.DELAY</td><td>BITSLICE_T1.CNTVALUEIN4</td></tr>
<tr><td>TCELL10:IMUX.IMUX.37.DELAY</td><td>BITSLICE_T1.CNTVALUEIN5</td></tr>
<tr><td>TCELL10:IMUX.IMUX.38.DELAY</td><td>BITSLICE_T1.CNTVALUEIN6</td></tr>
<tr><td>TCELL10:IMUX.IMUX.39.DELAY</td><td>BITSLICE_T1.CNTVALUEIN8</td></tr>
<tr><td>TCELL10:IMUX.IMUX.40.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS1_0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.41.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS1_1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.42.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS1_2</td></tr>
<tr><td>TCELL10:IMUX.IMUX.43.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS0_0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.44.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS0_2</td></tr>
<tr><td>TCELL10:IMUX.IMUX.45.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_WRCS0_3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.46.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_T_B0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_T_B2</td></tr>
<tr><td>TCELL11:OUT.0.TMIN</td><td>PLL0.DOUT4</td></tr>
<tr><td>TCELL11:OUT.1.TMIN</td><td>PLL0.DOUT5</td></tr>
<tr><td>TCELL11:OUT.2.TMIN</td><td>PLL0.DOUT6</td></tr>
<tr><td>TCELL11:OUT.3.TMIN</td><td>PLL0.DOUT7</td></tr>
<tr><td>TCELL11:OUT.4.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL11:OUT.5.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL11:OUT.6.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL11:OUT.7.TMIN</td><td>BITSLICE8.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL11:OUT.8.TMIN</td><td>BITSLICE10.TX_T_OUT</td></tr>
<tr><td>TCELL11:OUT.9.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL11:OUT.10.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL11:OUT.11.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL11:OUT.12.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL11:OUT.13.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL11:OUT.14.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL11:OUT.15.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL11:OUT.16.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL11:OUT.17.TMIN</td><td>BITSLICE8.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL11:OUT.18.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT0</td></tr>
<tr><td>TCELL11:OUT.19.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT1</td></tr>
<tr><td>TCELL11:OUT.20.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT2</td></tr>
<tr><td>TCELL11:OUT.21.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT3</td></tr>
<tr><td>TCELL11:OUT.22.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT4</td></tr>
<tr><td>TCELL11:OUT.23.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT5</td></tr>
<tr><td>TCELL11:OUT.24.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT6</td></tr>
<tr><td>TCELL11:OUT.25.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT7</td></tr>
<tr><td>TCELL11:OUT.26.TMIN</td><td>BITSLICE_T1.CNTVALUEOUT8</td></tr>
<tr><td>TCELL11:OUT.27.TMIN</td><td>BITSLICE_CONTROL1.PHY2CLB_PHY_RDY</td></tr>
<tr><td>TCELL11:OUT.28.TMIN</td><td>BITSLICE_CONTROL1.MASTER_PD_OUT</td></tr>
<tr><td>TCELL11:OUT.29.TMIN</td><td>BITSLICE_CONTROL1.PHY2CLB_FIXDLY_RDY</td></tr>
<tr><td>TCELL11:OUT.30.TMIN</td><td>BITSLICE_CONTROL1.CTRL_DLY_TEST_OUT</td></tr>
<tr><td>TCELL11:OUT.31.TMIN</td><td>BITSLICE11.TX_T_OUT</td></tr>
<tr><td>TCELL11:IMUX.CTRL.0</td><td>PLL0.DCLK_B</td></tr>
<tr><td>TCELL11:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B8</td></tr>
<tr><td>TCELL11:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK8</td></tr>
<tr><td>TCELL11:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.TRISTATE_ODELAY_RST_B1</td></tr>
<tr><td>TCELL11:IMUX.CTRL.6</td><td>BITSLICE_CONTROL1.REFCLK</td></tr>
<tr><td>TCELL11:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.CTRL_RST_B_UPP</td></tr>
<tr><td>TCELL11:IMUX.BYP.0</td><td>PLL0.DI8</td></tr>
<tr><td>TCELL11:IMUX.BYP.1</td><td>PLL0.DI9</td></tr>
<tr><td>TCELL11:IMUX.BYP.2</td><td>PLL0.DI10</td></tr>
<tr><td>TCELL11:IMUX.BYP.3</td><td>PLL0.DI11</td></tr>
<tr><td>TCELL11:IMUX.BYP.6</td><td>BITSLICE8.TX_CE_ODELAY</td></tr>
<tr><td>TCELL11:IMUX.BYP.8</td><td>BITSLICE8.RX_LD</td></tr>
<tr><td>TCELL11:IMUX.BYP.9</td><td>BITSLICE8.RX_INC</td></tr>
<tr><td>TCELL11:IMUX.BYP.10</td><td>BITSLICE8.RX_EN_VTC</td></tr>
<tr><td>TCELL11:IMUX.BYP.11</td><td>BITSLICE8.RX_CE_IDELAY</td></tr>
<tr><td>TCELL11:IMUX.BYP.12</td><td>BITSLICE8.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL11:IMUX.BYP.13</td><td>BITSLICE_T1.CE_OFD</td></tr>
<tr><td>TCELL11:IMUX.BYP.14</td><td>BITSLICE_T1.LD</td></tr>
<tr><td>TCELL11:IMUX.BYP.15</td><td>BITSLICE_T1.INC</td></tr>
<tr><td>TCELL11:IMUX.IMUX.0.DELAY</td><td>PLL0.DEN</td></tr>
<tr><td>TCELL11:IMUX.IMUX.6.DELAY</td><td>BITSLICE9.RX_DATAIN1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.7.DELAY</td><td>BITSLICE9.TX_D0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.8.DELAY</td><td>BITSLICE9.TX_D4</td></tr>
<tr><td>TCELL11:IMUX.IMUX.9.DELAY</td><td>BITSLICE9.TX_D6</td></tr>
<tr><td>TCELL11:IMUX.IMUX.10.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.11.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL11:IMUX.IMUX.12.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL11:IMUX.IMUX.13.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.14.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL11:IMUX.IMUX.15.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL11:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDEN0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDEN1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDEN2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDEN3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS1_0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS1_1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS1_2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS1_3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS0_0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS0_1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS0_2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL1.CLB2PHY_RDCS0_3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.28.DELAY</td><td>BITSLICE9.TX_T</td></tr>
<tr><td>TCELL11:IMUX.IMUX.29.DELAY</td><td>BITSLICE9.TX_CE_OFD</td></tr>
<tr><td>TCELL11:IMUX.IMUX.30.DELAY</td><td>BITSLICE9.RX_CE_IFD</td></tr>
<tr><td>TCELL11:IMUX.IMUX.31.DELAY</td><td>BITSLICE9.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL11:IMUX.IMUX.32.DELAY</td><td>BITSLICE9.TX_D1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.33.DELAY</td><td>BITSLICE9.TX_D2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.34.DELAY</td><td>BITSLICE9.TX_D3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.35.DELAY</td><td>BITSLICE9.TX_D5</td></tr>
<tr><td>TCELL11:IMUX.IMUX.36.DELAY</td><td>BITSLICE9.TX_D7</td></tr>
<tr><td>TCELL11:IMUX.IMUX.37.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.38.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.39.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.40.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL11:IMUX.IMUX.41.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL11:IMUX.IMUX.43.DELAY</td><td>BITSLICE9.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL11:IMUX.IMUX.44.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.45.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.46.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.47.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL12:OUT.0.TMIN</td><td>PLL0.DOUT0</td></tr>
<tr><td>TCELL12:OUT.1.TMIN</td><td>PLL0.DOUT1</td></tr>
<tr><td>TCELL12:OUT.2.TMIN</td><td>PLL0.DOUT2</td></tr>
<tr><td>TCELL12:OUT.3.TMIN</td><td>PLL0.DOUT3</td></tr>
<tr><td>TCELL12:OUT.4.TMIN</td><td>BITSLICE9.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL12:OUT.5.TMIN</td><td>BITSLICE9.RX_Q0</td></tr>
<tr><td>TCELL12:OUT.6.TMIN</td><td>BITSLICE9.RX_Q1</td></tr>
<tr><td>TCELL12:OUT.7.TMIN</td><td>BITSLICE9.RX_Q2</td></tr>
<tr><td>TCELL12:OUT.8.TMIN</td><td>BITSLICE9.RX_Q3</td></tr>
<tr><td>TCELL12:OUT.9.TMIN</td><td>BITSLICE9.RX_Q4</td></tr>
<tr><td>TCELL12:OUT.10.TMIN</td><td>BITSLICE9.RX_Q5</td></tr>
<tr><td>TCELL12:OUT.11.TMIN</td><td>BITSLICE9.RX_Q6</td></tr>
<tr><td>TCELL12:OUT.12.TMIN</td><td>BITSLICE9.RX_Q7</td></tr>
<tr><td>TCELL12:OUT.13.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL12:OUT.14.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL12:OUT.15.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL12:OUT.16.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL12:OUT.17.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL12:OUT.18.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL12:OUT.19.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL12:OUT.20.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL12:OUT.21.TMIN</td><td>BITSLICE9.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL12:OUT.22.TMIN</td><td>BITSLICE12.TX_T_OUT</td></tr>
<tr><td>TCELL12:OUT.23.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL12:OUT.24.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL12:OUT.25.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL12:OUT.26.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL12:OUT.27.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL12:OUT.28.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL12:OUT.29.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL12:OUT.30.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL12:OUT.31.TMIN</td><td>BITSLICE9.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL12:IMUX.CTRL.2</td><td>BITSLICE_CONTROL1.RIU_CLK, XIPHY_FEEDTHROUGH0.CLB2PHY_CTRL_CLK_UPP</td></tr>
<tr><td>TCELL12:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B9</td></tr>
<tr><td>TCELL12:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B9</td></tr>
<tr><td>TCELL12:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B9</td></tr>
<tr><td>TCELL12:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B9</td></tr>
<tr><td>TCELL12:IMUX.BYP.0</td><td>PLL0.DI4</td></tr>
<tr><td>TCELL12:IMUX.BYP.1</td><td>PLL0.DI5</td></tr>
<tr><td>TCELL12:IMUX.BYP.2</td><td>PLL0.DI6</td></tr>
<tr><td>TCELL12:IMUX.BYP.3</td><td>PLL0.DI7</td></tr>
<tr><td>TCELL12:IMUX.BYP.6</td><td>BITSLICE_T1.CE_ODELAY</td></tr>
<tr><td>TCELL12:IMUX.BYP.7</td><td>BITSLICE_CONTROL1.EN_VTC</td></tr>
<tr><td>TCELL12:IMUX.BYP.8</td><td>BITSLICE_CONTROL1.CTRL_DLY_TEST_IN</td></tr>
<tr><td>TCELL12:IMUX.BYP.9</td><td>BITSLICE9.TX_LD</td></tr>
<tr><td>TCELL12:IMUX.BYP.10</td><td>BITSLICE9.TX_INC</td></tr>
<tr><td>TCELL12:IMUX.BYP.11</td><td>BITSLICE9.TX_EN_VTC</td></tr>
<tr><td>TCELL12:IMUX.BYP.12</td><td>BITSLICE9.TX_CE_ODELAY</td></tr>
<tr><td>TCELL12:IMUX.BYP.13</td><td>BITSLICE9.RX_LD</td></tr>
<tr><td>TCELL12:IMUX.BYP.14</td><td>BITSLICE9.RX_INC</td></tr>
<tr><td>TCELL12:IMUX.BYP.15</td><td>BITSLICE9.RX_EN_VTC</td></tr>
<tr><td>TCELL12:IMUX.IMUX.0.DELAY</td><td>PLL0.PWRDWN</td></tr>
<tr><td>TCELL12:IMUX.IMUX.6.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL12:IMUX.IMUX.7.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL12:IMUX.IMUX.8.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL12:IMUX.IMUX.9.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL12:IMUX.IMUX.10.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL12:IMUX.IMUX.11.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL12:IMUX.IMUX.12.DELAY</td><td>BITSLICE11.TX_T</td></tr>
<tr><td>TCELL12:IMUX.IMUX.13.DELAY</td><td>BITSLICE11.RX_CE_IFD</td></tr>
<tr><td>TCELL12:IMUX.IMUX.14.DELAY</td><td>BITSLICE11.TX_D1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.15.DELAY</td><td>BITSLICE11.TX_D3</td></tr>
<tr><td>TCELL12:IMUX.IMUX.16.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL12:IMUX.IMUX.17.DELAY</td><td>BITSLICE9.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL12:IMUX.IMUX.18.DELAY</td><td>BITSLICE10.TX_T</td></tr>
<tr><td>TCELL12:IMUX.IMUX.19.DELAY</td><td>BITSLICE10.TX_CE_OFD</td></tr>
<tr><td>TCELL12:IMUX.IMUX.20.DELAY</td><td>BITSLICE10.RX_CE_IFD</td></tr>
<tr><td>TCELL12:IMUX.IMUX.21.DELAY</td><td>BITSLICE10.RX_DATAIN1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.22.DELAY</td><td>BITSLICE10.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL12:IMUX.IMUX.23.DELAY</td><td>BITSLICE10.TX_D5</td></tr>
<tr><td>TCELL12:IMUX.IMUX.24.DELAY</td><td>BITSLICE10.TX_D4</td></tr>
<tr><td>TCELL12:IMUX.IMUX.25.DELAY</td><td>BITSLICE10.TX_D3</td></tr>
<tr><td>TCELL12:IMUX.IMUX.26.DELAY</td><td>BITSLICE10.TX_D2</td></tr>
<tr><td>TCELL12:IMUX.IMUX.27.DELAY</td><td>BITSLICE10.TX_D1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.28.DELAY</td><td>BITSLICE10.TX_D0</td></tr>
<tr><td>TCELL12:IMUX.IMUX.29.DELAY</td><td>BITSLICE10.TX_D6</td></tr>
<tr><td>TCELL12:IMUX.IMUX.30.DELAY</td><td>BITSLICE10.TX_D7</td></tr>
<tr><td>TCELL12:IMUX.IMUX.31.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.32.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL12:IMUX.IMUX.33.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL12:IMUX.IMUX.34.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL12:IMUX.IMUX.35.DELAY</td><td>BITSLICE10.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL12:IMUX.IMUX.36.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL12:IMUX.IMUX.37.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.38.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL12:IMUX.IMUX.39.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL12:IMUX.IMUX.40.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL12:IMUX.IMUX.41.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL12:IMUX.IMUX.42.DELAY</td><td>BITSLICE10.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL12:IMUX.IMUX.43.DELAY</td><td>BITSLICE11.TX_CE_OFD</td></tr>
<tr><td>TCELL12:IMUX.IMUX.44.DELAY</td><td>BITSLICE11.RX_DATAIN1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.45.DELAY</td><td>BITSLICE11.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL12:IMUX.IMUX.46.DELAY</td><td>BITSLICE11.TX_D0</td></tr>
<tr><td>TCELL12:IMUX.IMUX.47.DELAY</td><td>BITSLICE11.TX_D2</td></tr>
<tr><td>TCELL13:OUT.0.TMIN</td><td>PLL0.DRDY</td></tr>
<tr><td>TCELL13:OUT.1.TMIN</td><td>PLL0.LOCKED</td></tr>
<tr><td>TCELL13:OUT.2.TMIN</td><td>PLL0.TESTOUT36</td></tr>
<tr><td>TCELL13:OUT.3.TMIN</td><td>PLL0.SCANOUT</td></tr>
<tr><td>TCELL13:OUT.4.TMIN</td><td>BITSLICE10.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL13:OUT.5.TMIN</td><td>BITSLICE10.RX_Q0</td></tr>
<tr><td>TCELL13:OUT.6.TMIN</td><td>BITSLICE10.RX_Q1</td></tr>
<tr><td>TCELL13:OUT.7.TMIN</td><td>BITSLICE10.RX_Q2</td></tr>
<tr><td>TCELL13:OUT.8.TMIN</td><td>BITSLICE10.RX_Q3</td></tr>
<tr><td>TCELL13:OUT.9.TMIN</td><td>BITSLICE10.RX_Q4</td></tr>
<tr><td>TCELL13:OUT.10.TMIN</td><td>BITSLICE10.RX_Q5</td></tr>
<tr><td>TCELL13:OUT.11.TMIN</td><td>BITSLICE10.RX_Q6</td></tr>
<tr><td>TCELL13:OUT.12.TMIN</td><td>BITSLICE10.RX_Q7</td></tr>
<tr><td>TCELL13:OUT.13.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL13:OUT.14.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL13:OUT.15.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL13:OUT.16.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL13:OUT.17.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL13:OUT.18.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL13:OUT.19.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL13:OUT.20.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL13:OUT.21.TMIN</td><td>BITSLICE10.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL13:OUT.23.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL13:OUT.24.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL13:OUT.25.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL13:OUT.26.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL13:OUT.27.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL13:OUT.28.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL13:OUT.29.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL13:OUT.30.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL13:OUT.31.TMIN</td><td>BITSLICE10.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL13:IMUX.CTRL.0</td><td>PLL0.SCANCLK_B</td></tr>
<tr><td>TCELL13:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK9</td></tr>
<tr><td>TCELL13:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B10</td></tr>
<tr><td>TCELL13:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B10</td></tr>
<tr><td>TCELL13:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B10</td></tr>
<tr><td>TCELL13:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B10</td></tr>
<tr><td>TCELL13:IMUX.BYP.0</td><td>PLL0.DI0</td></tr>
<tr><td>TCELL13:IMUX.BYP.1</td><td>PLL0.DI1</td></tr>
<tr><td>TCELL13:IMUX.BYP.2</td><td>PLL0.DI2</td></tr>
<tr><td>TCELL13:IMUX.BYP.3</td><td>PLL0.DI3</td></tr>
<tr><td>TCELL13:IMUX.BYP.6</td><td>BITSLICE9.RX_CE_IDELAY</td></tr>
<tr><td>TCELL13:IMUX.BYP.7</td><td>BITSLICE9.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL13:IMUX.BYP.8</td><td>BITSLICE10.TX_LD</td></tr>
<tr><td>TCELL13:IMUX.BYP.9</td><td>BITSLICE10.TX_INC</td></tr>
<tr><td>TCELL13:IMUX.BYP.10</td><td>BITSLICE10.TX_EN_VTC</td></tr>
<tr><td>TCELL13:IMUX.BYP.11</td><td>BITSLICE10.TX_CE_ODELAY</td></tr>
<tr><td>TCELL13:IMUX.BYP.12</td><td>BITSLICE10.RX_LD</td></tr>
<tr><td>TCELL13:IMUX.BYP.13</td><td>BITSLICE10.RX_INC</td></tr>
<tr><td>TCELL13:IMUX.BYP.14</td><td>BITSLICE10.RX_EN_VTC</td></tr>
<tr><td>TCELL13:IMUX.BYP.15</td><td>BITSLICE10.RX_CE_IDELAY</td></tr>
<tr><td>TCELL13:IMUX.IMUX.0.DELAY</td><td>PLL0.RST</td></tr>
<tr><td>TCELL13:IMUX.IMUX.6.DELAY</td><td>BITSLICE11.TX_D5</td></tr>
<tr><td>TCELL13:IMUX.IMUX.7.DELAY</td><td>BITSLICE11.TX_D6</td></tr>
<tr><td>TCELL13:IMUX.IMUX.8.DELAY</td><td>BITSLICE11.TX_D7</td></tr>
<tr><td>TCELL13:IMUX.IMUX.9.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL13:IMUX.IMUX.10.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL13:IMUX.IMUX.11.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL13:IMUX.IMUX.12.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL13:IMUX.IMUX.13.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL13:IMUX.IMUX.14.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL13:IMUX.IMUX.15.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL13:IMUX.IMUX.16.DELAY</td><td>BITSLICE11.TX_D4</td></tr>
<tr><td>TCELL14:OUT.0.TMIN</td><td>PLL1.TESTOUT32</td></tr>
<tr><td>TCELL14:OUT.1.TMIN</td><td>PLL1.TESTOUT33</td></tr>
<tr><td>TCELL14:OUT.2.TMIN</td><td>PLL1.TESTOUT34</td></tr>
<tr><td>TCELL14:OUT.3.TMIN</td><td>PLL1.TESTOUT35</td></tr>
<tr><td>TCELL14:OUT.4.TMIN</td><td>BITSLICE11.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL14:OUT.5.TMIN</td><td>BITSLICE11.RX_Q0</td></tr>
<tr><td>TCELL14:OUT.6.TMIN</td><td>BITSLICE11.RX_Q1</td></tr>
<tr><td>TCELL14:OUT.7.TMIN</td><td>BITSLICE11.RX_Q2</td></tr>
<tr><td>TCELL14:OUT.8.TMIN</td><td>BITSLICE11.RX_Q3</td></tr>
<tr><td>TCELL14:OUT.9.TMIN</td><td>BITSLICE11.RX_Q4</td></tr>
<tr><td>TCELL14:OUT.10.TMIN</td><td>BITSLICE11.RX_Q5</td></tr>
<tr><td>TCELL14:OUT.11.TMIN</td><td>BITSLICE11.RX_Q6</td></tr>
<tr><td>TCELL14:OUT.12.TMIN</td><td>BITSLICE11.RX_Q7</td></tr>
<tr><td>TCELL14:OUT.13.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL14:OUT.14.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL14:OUT.15.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL14:OUT.16.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL14:OUT.17.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL14:OUT.18.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL14:OUT.19.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL14:OUT.20.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL14:OUT.21.TMIN</td><td>BITSLICE11.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL14:OUT.23.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL14:OUT.24.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL14:OUT.25.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL14:OUT.26.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL14:OUT.27.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL14:OUT.28.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL14:OUT.29.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL14:OUT.30.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL14:OUT.31.TMIN</td><td>BITSLICE11.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL14:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK10</td></tr>
<tr><td>TCELL14:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH0.TXBIT_RST_B11</td></tr>
<tr><td>TCELL14:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH0.RXBIT_RST_B11</td></tr>
<tr><td>TCELL14:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH0.ODELAY_RST_B11</td></tr>
<tr><td>TCELL14:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH0.IDELAY_RST_B11</td></tr>
<tr><td>TCELL14:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH0.CLB2PHY_FIFO_CLK11</td></tr>
<tr><td>TCELL14:IMUX.BYP.0</td><td>PLL1.TESTIN28</td></tr>
<tr><td>TCELL14:IMUX.BYP.1</td><td>PLL1.TESTIN29</td></tr>
<tr><td>TCELL14:IMUX.BYP.2</td><td>PLL1.TESTIN30</td></tr>
<tr><td>TCELL14:IMUX.BYP.3</td><td>PLL1.TESTIN31</td></tr>
<tr><td>TCELL14:IMUX.BYP.6</td><td>BITSLICE10.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL14:IMUX.BYP.7</td><td>BITSLICE11.TX_LD</td></tr>
<tr><td>TCELL14:IMUX.BYP.8</td><td>BITSLICE11.TX_INC</td></tr>
<tr><td>TCELL14:IMUX.BYP.9</td><td>BITSLICE11.TX_EN_VTC</td></tr>
<tr><td>TCELL14:IMUX.BYP.10</td><td>BITSLICE11.TX_CE_ODELAY</td></tr>
<tr><td>TCELL14:IMUX.BYP.11</td><td>BITSLICE11.RX_LD</td></tr>
<tr><td>TCELL14:IMUX.BYP.12</td><td>BITSLICE11.RX_INC</td></tr>
<tr><td>TCELL14:IMUX.BYP.13</td><td>BITSLICE11.RX_EN_VTC</td></tr>
<tr><td>TCELL14:IMUX.BYP.14</td><td>BITSLICE11.RX_CE_IDELAY</td></tr>
<tr><td>TCELL14:IMUX.BYP.15</td><td>BITSLICE11.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL14:IMUX.IMUX.6.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL14:IMUX.IMUX.7.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL14:IMUX.IMUX.8.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL14:IMUX.IMUX.9.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL14:IMUX.IMUX.10.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL14:IMUX.IMUX.11.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL14:IMUX.IMUX.12.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL14:IMUX.IMUX.13.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL14:IMUX.IMUX.14.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL14:IMUX.IMUX.15.DELAY</td><td>BITSLICE11.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL14:IMUX.IMUX.16.DELAY</td><td>BITSLICE11.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL15:OUT.0.TMIN</td><td>PLL1.TESTOUT28</td></tr>
<tr><td>TCELL15:OUT.1.TMIN</td><td>PLL1.TESTOUT29</td></tr>
<tr><td>TCELL15:OUT.2.TMIN</td><td>PLL1.TESTOUT30</td></tr>
<tr><td>TCELL15:OUT.3.TMIN</td><td>PLL1.TESTOUT31</td></tr>
<tr><td>TCELL15:OUT.4.TMIN</td><td>BITSLICE13.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL15:OUT.5.TMIN</td><td>BITSLICE13.RX_Q0</td></tr>
<tr><td>TCELL15:OUT.6.TMIN</td><td>BITSLICE13.RX_Q1</td></tr>
<tr><td>TCELL15:OUT.7.TMIN</td><td>BITSLICE13.RX_Q2</td></tr>
<tr><td>TCELL15:OUT.8.TMIN</td><td>BITSLICE13.RX_Q3</td></tr>
<tr><td>TCELL15:OUT.9.TMIN</td><td>BITSLICE13.RX_Q4</td></tr>
<tr><td>TCELL15:OUT.10.TMIN</td><td>BITSLICE13.RX_Q5</td></tr>
<tr><td>TCELL15:OUT.11.TMIN</td><td>BITSLICE13.RX_Q6</td></tr>
<tr><td>TCELL15:OUT.12.TMIN</td><td>BITSLICE13.RX_Q7</td></tr>
<tr><td>TCELL15:OUT.13.TMIN</td><td>BITSLICE13.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL15:OUT.14.TMIN</td><td>BITSLICE13.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL15:OUT.15.TMIN</td><td>BITSLICE13.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL15:OUT.16.TMIN</td><td>BITSLICE13.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL15:OUT.17.TMIN</td><td>BITSLICE13.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL15:OUT.18.TMIN</td><td>BITSLICE13.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL15:OUT.19.TMIN</td><td>BITSLICE13.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL15:OUT.20.TMIN</td><td>BITSLICE13.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL15:OUT.21.TMIN</td><td>BITSLICE13.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL15:OUT.22.TMIN</td><td>BITSLICE13.TX_T_OUT</td></tr>
<tr><td>TCELL15:OUT.23.TMIN</td><td>BITSLICE13.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL15:OUT.24.TMIN</td><td>BITSLICE13.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL15:OUT.25.TMIN</td><td>BITSLICE13.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL15:OUT.26.TMIN</td><td>BITSLICE13.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL15:OUT.27.TMIN</td><td>BITSLICE13.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL15:OUT.28.TMIN</td><td>BITSLICE13.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL15:OUT.29.TMIN</td><td>BITSLICE13.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL15:OUT.30.TMIN</td><td>BITSLICE13.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL15:OUT.31.TMIN</td><td>BITSLICE13.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL15:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH1.TXBIT_TRI_RST_B0</td></tr>
<tr><td>TCELL15:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B0</td></tr>
<tr><td>TCELL15:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B0</td></tr>
<tr><td>TCELL15:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B0</td></tr>
<tr><td>TCELL15:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B0</td></tr>
<tr><td>TCELL15:IMUX.BYP.0</td><td>PLL1.TESTIN24</td></tr>
<tr><td>TCELL15:IMUX.BYP.1</td><td>PLL1.TESTIN25</td></tr>
<tr><td>TCELL15:IMUX.BYP.2</td><td>PLL1.TESTIN26</td></tr>
<tr><td>TCELL15:IMUX.BYP.3</td><td>PLL1.TESTIN27</td></tr>
<tr><td>TCELL15:IMUX.BYP.6</td><td>BITSLICE_T2.EN_VTC</td></tr>
<tr><td>TCELL15:IMUX.BYP.7</td><td>BITSLICE13.TX_LD</td></tr>
<tr><td>TCELL15:IMUX.BYP.8</td><td>BITSLICE13.TX_INC</td></tr>
<tr><td>TCELL15:IMUX.BYP.9</td><td>BITSLICE13.TX_EN_VTC</td></tr>
<tr><td>TCELL15:IMUX.BYP.10</td><td>BITSLICE13.TX_CE_ODELAY</td></tr>
<tr><td>TCELL15:IMUX.BYP.11</td><td>BITSLICE13.RX_LD</td></tr>
<tr><td>TCELL15:IMUX.BYP.12</td><td>BITSLICE13.RX_INC</td></tr>
<tr><td>TCELL15:IMUX.BYP.13</td><td>BITSLICE13.RX_EN_VTC</td></tr>
<tr><td>TCELL15:IMUX.BYP.14</td><td>BITSLICE13.RX_CE_IDELAY</td></tr>
<tr><td>TCELL15:IMUX.BYP.15</td><td>BITSLICE13.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL15:IMUX.IMUX.0.DELAY</td><td>PLL1.CLKOUTPHY_EN</td></tr>
<tr><td>TCELL15:IMUX.IMUX.6.DELAY</td><td>BITSLICE13.TX_CE_OFD</td></tr>
<tr><td>TCELL15:IMUX.IMUX.7.DELAY</td><td>BITSLICE13.RX_CE_IFD</td></tr>
<tr><td>TCELL15:IMUX.IMUX.8.DELAY</td><td>BITSLICE13.RX_DATAIN1</td></tr>
<tr><td>TCELL15:IMUX.IMUX.9.DELAY</td><td>BITSLICE13.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL15:IMUX.IMUX.10.DELAY</td><td>BITSLICE13.TX_D7</td></tr>
<tr><td>TCELL15:IMUX.IMUX.11.DELAY</td><td>BITSLICE13.TX_D6</td></tr>
<tr><td>TCELL15:IMUX.IMUX.12.DELAY</td><td>BITSLICE13.TX_D5</td></tr>
<tr><td>TCELL15:IMUX.IMUX.13.DELAY</td><td>BITSLICE13.TX_D4</td></tr>
<tr><td>TCELL15:IMUX.IMUX.14.DELAY</td><td>BITSLICE13.TX_D3</td></tr>
<tr><td>TCELL15:IMUX.IMUX.15.DELAY</td><td>BITSLICE13.TX_D2</td></tr>
<tr><td>TCELL15:IMUX.IMUX.16.DELAY</td><td>BITSLICE13.TX_T</td></tr>
<tr><td>TCELL16:OUT.0.TMIN</td><td>PLL1.TESTOUT24</td></tr>
<tr><td>TCELL16:OUT.1.TMIN</td><td>PLL1.TESTOUT25</td></tr>
<tr><td>TCELL16:OUT.2.TMIN</td><td>PLL1.TESTOUT26</td></tr>
<tr><td>TCELL16:OUT.3.TMIN</td><td>PLL1.TESTOUT27</td></tr>
<tr><td>TCELL16:OUT.4.TMIN</td><td>BITSLICE14.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL16:OUT.5.TMIN</td><td>BITSLICE14.RX_Q0</td></tr>
<tr><td>TCELL16:OUT.6.TMIN</td><td>BITSLICE14.RX_Q1</td></tr>
<tr><td>TCELL16:OUT.7.TMIN</td><td>BITSLICE14.RX_Q2</td></tr>
<tr><td>TCELL16:OUT.8.TMIN</td><td>BITSLICE14.RX_Q3</td></tr>
<tr><td>TCELL16:OUT.9.TMIN</td><td>BITSLICE14.RX_Q4</td></tr>
<tr><td>TCELL16:OUT.10.TMIN</td><td>BITSLICE14.RX_Q5</td></tr>
<tr><td>TCELL16:OUT.11.TMIN</td><td>BITSLICE14.RX_Q6</td></tr>
<tr><td>TCELL16:OUT.12.TMIN</td><td>BITSLICE14.RX_Q7</td></tr>
<tr><td>TCELL16:OUT.13.TMIN</td><td>BITSLICE14.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL16:OUT.14.TMIN</td><td>BITSLICE14.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL16:OUT.15.TMIN</td><td>BITSLICE14.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL16:OUT.16.TMIN</td><td>BITSLICE14.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL16:OUT.17.TMIN</td><td>BITSLICE14.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL16:OUT.18.TMIN</td><td>BITSLICE14.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL16:OUT.19.TMIN</td><td>BITSLICE14.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL16:OUT.20.TMIN</td><td>BITSLICE14.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL16:OUT.21.TMIN</td><td>BITSLICE14.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL16:OUT.22.TMIN</td><td>BITSLICE14.TX_T_OUT</td></tr>
<tr><td>TCELL16:OUT.23.TMIN</td><td>BITSLICE14.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL16:OUT.24.TMIN</td><td>BITSLICE14.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL16:OUT.25.TMIN</td><td>BITSLICE14.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL16:OUT.26.TMIN</td><td>BITSLICE14.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL16:OUT.27.TMIN</td><td>BITSLICE14.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL16:OUT.28.TMIN</td><td>BITSLICE14.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL16:OUT.29.TMIN</td><td>BITSLICE14.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL16:OUT.30.TMIN</td><td>BITSLICE14.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL16:OUT.31.TMIN</td><td>BITSLICE14.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL16:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK0</td></tr>
<tr><td>TCELL16:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.TXBIT_TRI_RST_B1</td></tr>
<tr><td>TCELL16:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B1</td></tr>
<tr><td>TCELL16:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B1</td></tr>
<tr><td>TCELL16:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B1</td></tr>
<tr><td>TCELL16:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B1</td></tr>
<tr><td>TCELL16:IMUX.BYP.0</td><td>PLL1.TESTIN20</td></tr>
<tr><td>TCELL16:IMUX.BYP.1</td><td>PLL1.TESTIN21</td></tr>
<tr><td>TCELL16:IMUX.BYP.2</td><td>PLL1.TESTIN22</td></tr>
<tr><td>TCELL16:IMUX.BYP.3</td><td>PLL1.TESTIN23</td></tr>
<tr><td>TCELL16:IMUX.BYP.6</td><td>BITSLICE_T3.EN_VTC</td></tr>
<tr><td>TCELL16:IMUX.BYP.7</td><td>BITSLICE14.TX_LD</td></tr>
<tr><td>TCELL16:IMUX.BYP.8</td><td>BITSLICE14.TX_INC</td></tr>
<tr><td>TCELL16:IMUX.BYP.9</td><td>BITSLICE14.TX_EN_VTC</td></tr>
<tr><td>TCELL16:IMUX.BYP.10</td><td>BITSLICE14.TX_CE_ODELAY</td></tr>
<tr><td>TCELL16:IMUX.BYP.11</td><td>BITSLICE14.RX_LD</td></tr>
<tr><td>TCELL16:IMUX.BYP.12</td><td>BITSLICE14.RX_INC</td></tr>
<tr><td>TCELL16:IMUX.BYP.13</td><td>BITSLICE14.RX_EN_VTC</td></tr>
<tr><td>TCELL16:IMUX.BYP.14</td><td>BITSLICE14.RX_CE_IDELAY</td></tr>
<tr><td>TCELL16:IMUX.BYP.15</td><td>BITSLICE14.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL16:IMUX.IMUX.6.DELAY</td><td>BITSLICE13.TX_D1</td></tr>
<tr><td>TCELL16:IMUX.IMUX.7.DELAY</td><td>BITSLICE13.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL16:IMUX.IMUX.8.DELAY</td><td>BITSLICE13.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL16:IMUX.IMUX.9.DELAY</td><td>BITSLICE13.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL16:IMUX.IMUX.10.DELAY</td><td>BITSLICE13.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL16:IMUX.IMUX.11.DELAY</td><td>BITSLICE13.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL16:IMUX.IMUX.12.DELAY</td><td>BITSLICE13.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL16:IMUX.IMUX.13.DELAY</td><td>BITSLICE13.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL16:IMUX.IMUX.14.DELAY</td><td>BITSLICE13.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL16:IMUX.IMUX.15.DELAY</td><td>BITSLICE13.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL16:IMUX.IMUX.16.DELAY</td><td>BITSLICE13.TX_D0</td></tr>
<tr><td>TCELL17:OUT.0.TMIN</td><td>PLL1.TESTOUT20</td></tr>
<tr><td>TCELL17:OUT.1.TMIN</td><td>PLL1.TESTOUT21</td></tr>
<tr><td>TCELL17:OUT.2.TMIN</td><td>PLL1.TESTOUT22</td></tr>
<tr><td>TCELL17:OUT.3.TMIN</td><td>PLL1.TESTOUT23</td></tr>
<tr><td>TCELL17:OUT.4.TMIN</td><td>BITSLICE15.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL17:OUT.5.TMIN</td><td>BITSLICE15.RX_Q0</td></tr>
<tr><td>TCELL17:OUT.6.TMIN</td><td>BITSLICE15.RX_Q1</td></tr>
<tr><td>TCELL17:OUT.7.TMIN</td><td>BITSLICE15.RX_Q2</td></tr>
<tr><td>TCELL17:OUT.8.TMIN</td><td>BITSLICE15.RX_Q3</td></tr>
<tr><td>TCELL17:OUT.9.TMIN</td><td>BITSLICE15.RX_Q4</td></tr>
<tr><td>TCELL17:OUT.10.TMIN</td><td>BITSLICE15.RX_Q5</td></tr>
<tr><td>TCELL17:OUT.11.TMIN</td><td>BITSLICE15.RX_Q6</td></tr>
<tr><td>TCELL17:OUT.12.TMIN</td><td>BITSLICE15.RX_Q7</td></tr>
<tr><td>TCELL17:OUT.13.TMIN</td><td>BITSLICE15.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL17:OUT.14.TMIN</td><td>BITSLICE15.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL17:OUT.15.TMIN</td><td>BITSLICE15.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL17:OUT.16.TMIN</td><td>BITSLICE15.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL17:OUT.17.TMIN</td><td>BITSLICE15.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL17:OUT.18.TMIN</td><td>BITSLICE15.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL17:OUT.19.TMIN</td><td>BITSLICE15.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL17:OUT.20.TMIN</td><td>BITSLICE15.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL17:OUT.21.TMIN</td><td>BITSLICE15.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL17:OUT.22.TMIN</td><td>BITSLICE15.TX_T_OUT</td></tr>
<tr><td>TCELL17:OUT.23.TMIN</td><td>BITSLICE15.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL17:OUT.24.TMIN</td><td>BITSLICE15.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL17:OUT.25.TMIN</td><td>BITSLICE15.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL17:OUT.26.TMIN</td><td>BITSLICE15.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL17:OUT.27.TMIN</td><td>BITSLICE15.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL17:OUT.28.TMIN</td><td>BITSLICE15.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL17:OUT.29.TMIN</td><td>BITSLICE15.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL17:OUT.30.TMIN</td><td>BITSLICE15.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL17:OUT.31.TMIN</td><td>BITSLICE15.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL17:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK1</td></tr>
<tr><td>TCELL17:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B2</td></tr>
<tr><td>TCELL17:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B2</td></tr>
<tr><td>TCELL17:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B2</td></tr>
<tr><td>TCELL17:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B2</td></tr>
<tr><td>TCELL17:IMUX.BYP.0</td><td>PLL1.TESTIN16</td></tr>
<tr><td>TCELL17:IMUX.BYP.1</td><td>PLL1.TESTIN17</td></tr>
<tr><td>TCELL17:IMUX.BYP.2</td><td>PLL1.TESTIN18</td></tr>
<tr><td>TCELL17:IMUX.BYP.3</td><td>PLL1.TESTIN19</td></tr>
<tr><td>TCELL17:IMUX.BYP.6</td><td>BITSLICE15.TX_LD</td></tr>
<tr><td>TCELL17:IMUX.BYP.7</td><td>BITSLICE15.TX_INC</td></tr>
<tr><td>TCELL17:IMUX.BYP.8</td><td>BITSLICE15.TX_EN_VTC</td></tr>
<tr><td>TCELL17:IMUX.BYP.9</td><td>BITSLICE15.TX_CE_ODELAY</td></tr>
<tr><td>TCELL17:IMUX.BYP.10</td><td>BITSLICE15.RX_LD</td></tr>
<tr><td>TCELL17:IMUX.BYP.11</td><td>BITSLICE15.RX_INC</td></tr>
<tr><td>TCELL17:IMUX.BYP.12</td><td>BITSLICE15.RX_EN_VTC</td></tr>
<tr><td>TCELL17:IMUX.BYP.13</td><td>BITSLICE15.RX_CE_IDELAY</td></tr>
<tr><td>TCELL17:IMUX.BYP.14</td><td>BITSLICE15.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL17:IMUX.BYP.15</td><td>BITSLICE_T2.CE_OFD</td></tr>
<tr><td>TCELL17:IMUX.IMUX.6.DELAY</td><td>BITSLICE14.TX_D1</td></tr>
<tr><td>TCELL17:IMUX.IMUX.7.DELAY</td><td>BITSLICE14.TX_D3</td></tr>
<tr><td>TCELL17:IMUX.IMUX.8.DELAY</td><td>BITSLICE14.TX_D7</td></tr>
<tr><td>TCELL17:IMUX.IMUX.9.DELAY</td><td>BITSLICE14.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL17:IMUX.IMUX.10.DELAY</td><td>BITSLICE14.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL17:IMUX.IMUX.11.DELAY</td><td>BITSLICE14.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL17:IMUX.IMUX.12.DELAY</td><td>BITSLICE14.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL17:IMUX.IMUX.13.DELAY</td><td>BITSLICE14.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL17:IMUX.IMUX.14.DELAY</td><td>BITSLICE14.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL17:IMUX.IMUX.15.DELAY</td><td>BITSLICE15.TX_CE_OFD</td></tr>
<tr><td>TCELL17:IMUX.IMUX.16.DELAY</td><td>BITSLICE13.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL17:IMUX.IMUX.17.DELAY</td><td>BITSLICE13.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL17:IMUX.IMUX.18.DELAY</td><td>BITSLICE13.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL17:IMUX.IMUX.19.DELAY</td><td>BITSLICE13.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL17:IMUX.IMUX.20.DELAY</td><td>BITSLICE13.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL17:IMUX.IMUX.21.DELAY</td><td>BITSLICE13.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL17:IMUX.IMUX.22.DELAY</td><td>BITSLICE13.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL17:IMUX.IMUX.23.DELAY</td><td>BITSLICE13.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL17:IMUX.IMUX.24.DELAY</td><td>BITSLICE13.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL17:IMUX.IMUX.25.DELAY</td><td>BITSLICE14.TX_T</td></tr>
<tr><td>TCELL17:IMUX.IMUX.26.DELAY</td><td>BITSLICE14.TX_CE_OFD</td></tr>
<tr><td>TCELL17:IMUX.IMUX.27.DELAY</td><td>BITSLICE14.RX_CE_IFD</td></tr>
<tr><td>TCELL17:IMUX.IMUX.28.DELAY</td><td>BITSLICE14.RX_DATAIN1</td></tr>
<tr><td>TCELL17:IMUX.IMUX.29.DELAY</td><td>BITSLICE14.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL17:IMUX.IMUX.30.DELAY</td><td>BITSLICE14.TX_D0</td></tr>
<tr><td>TCELL17:IMUX.IMUX.31.DELAY</td><td>BITSLICE14.TX_D2</td></tr>
<tr><td>TCELL17:IMUX.IMUX.32.DELAY</td><td>BITSLICE14.TX_D4</td></tr>
<tr><td>TCELL17:IMUX.IMUX.33.DELAY</td><td>BITSLICE14.TX_D5</td></tr>
<tr><td>TCELL17:IMUX.IMUX.34.DELAY</td><td>BITSLICE14.TX_D6</td></tr>
<tr><td>TCELL17:IMUX.IMUX.35.DELAY</td><td>BITSLICE14.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL17:IMUX.IMUX.36.DELAY</td><td>BITSLICE14.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL17:IMUX.IMUX.37.DELAY</td><td>BITSLICE14.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL17:IMUX.IMUX.38.DELAY</td><td>BITSLICE14.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL17:IMUX.IMUX.39.DELAY</td><td>BITSLICE14.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL17:IMUX.IMUX.40.DELAY</td><td>BITSLICE14.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL17:IMUX.IMUX.41.DELAY</td><td>BITSLICE14.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL17:IMUX.IMUX.42.DELAY</td><td>BITSLICE14.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL17:IMUX.IMUX.43.DELAY</td><td>BITSLICE14.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL17:IMUX.IMUX.44.DELAY</td><td>BITSLICE14.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL17:IMUX.IMUX.45.DELAY</td><td>BITSLICE14.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL17:IMUX.IMUX.46.DELAY</td><td>BITSLICE14.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL17:IMUX.IMUX.47.DELAY</td><td>BITSLICE15.TX_T</td></tr>
<tr><td>TCELL18:OUT.0.TMIN</td><td>PLL1.TESTOUT16</td></tr>
<tr><td>TCELL18:OUT.1.TMIN</td><td>PLL1.TESTOUT17</td></tr>
<tr><td>TCELL18:OUT.2.TMIN</td><td>PLL1.TESTOUT18</td></tr>
<tr><td>TCELL18:OUT.3.TMIN</td><td>PLL1.TESTOUT19</td></tr>
<tr><td>TCELL18:OUT.4.TMIN</td><td>BITSLICE_T2.CNTVALUEOUT0</td></tr>
<tr><td>TCELL18:OUT.5.TMIN</td><td>BITSLICE_T2.CNTVALUEOUT1</td></tr>
<tr><td>TCELL18:OUT.6.TMIN</td><td>BITSLICE_T2.CNTVALUEOUT2</td></tr>
<tr><td>TCELL18:OUT.7.TMIN</td><td>BITSLICE_T2.CNTVALUEOUT3</td></tr>
<tr><td>TCELL18:OUT.8.TMIN</td><td>BITSLICE_T2.CNTVALUEOUT4</td></tr>
<tr><td>TCELL18:OUT.9.TMIN</td><td>BITSLICE_T2.CNTVALUEOUT5</td></tr>
<tr><td>TCELL18:OUT.10.TMIN</td><td>BITSLICE_T2.CNTVALUEOUT6</td></tr>
<tr><td>TCELL18:OUT.11.TMIN</td><td>BITSLICE_T2.CNTVALUEOUT7</td></tr>
<tr><td>TCELL18:OUT.12.TMIN</td><td>BITSLICE_T2.CNTVALUEOUT8</td></tr>
<tr><td>TCELL18:OUT.13.TMIN</td><td>BITSLICE16.TX_T_OUT</td></tr>
<tr><td>TCELL18:OUT.14.TMIN</td><td>BITSLICE_CONTROL2.PHY2CLB_PHY_RDY</td></tr>
<tr><td>TCELL18:OUT.15.TMIN</td><td>BITSLICE_CONTROL2.MASTER_PD_OUT</td></tr>
<tr><td>TCELL18:OUT.16.TMIN</td><td>BITSLICE_CONTROL2.PHY2CLB_FIXDLY_RDY</td></tr>
<tr><td>TCELL18:OUT.17.TMIN</td><td>BITSLICE_CONTROL2.CTRL_DLY_TEST_OUT</td></tr>
<tr><td>TCELL18:OUT.18.TMIN</td><td>BITSLICE16.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL18:OUT.19.TMIN</td><td>BITSLICE16.RX_Q0</td></tr>
<tr><td>TCELL18:OUT.20.TMIN</td><td>BITSLICE16.RX_Q1</td></tr>
<tr><td>TCELL18:OUT.21.TMIN</td><td>BITSLICE16.RX_Q2</td></tr>
<tr><td>TCELL18:OUT.22.TMIN</td><td>BITSLICE16.RX_Q3</td></tr>
<tr><td>TCELL18:OUT.23.TMIN</td><td>BITSLICE16.RX_Q4</td></tr>
<tr><td>TCELL18:OUT.24.TMIN</td><td>BITSLICE16.RX_Q5</td></tr>
<tr><td>TCELL18:OUT.25.TMIN</td><td>BITSLICE16.RX_Q6</td></tr>
<tr><td>TCELL18:OUT.26.TMIN</td><td>BITSLICE16.RX_Q7</td></tr>
<tr><td>TCELL18:OUT.27.TMIN</td><td>BITSLICE16.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL18:OUT.28.TMIN</td><td>BITSLICE16.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL18:OUT.29.TMIN</td><td>BITSLICE16.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL18:OUT.30.TMIN</td><td>BITSLICE16.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL18:OUT.31.TMIN</td><td>BITSLICE16.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL18:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK2</td></tr>
<tr><td>TCELL18:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.TRISTATE_ODELAY_RST_B0</td></tr>
<tr><td>TCELL18:IMUX.CTRL.5</td><td>BITSLICE_CONTROL2.REFCLK</td></tr>
<tr><td>TCELL18:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH1.CTRL_RST_B_LOW</td></tr>
<tr><td>TCELL18:IMUX.CTRL.7</td><td>BITSLICE_CONTROL2.RIU_CLK, XIPHY_FEEDTHROUGH1.CLB2PHY_CTRL_CLK_LOW</td></tr>
<tr><td>TCELL18:IMUX.BYP.0</td><td>PLL1.TESTIN12</td></tr>
<tr><td>TCELL18:IMUX.BYP.1</td><td>PLL1.TESTIN13</td></tr>
<tr><td>TCELL18:IMUX.BYP.2</td><td>PLL1.TESTIN14</td></tr>
<tr><td>TCELL18:IMUX.BYP.3</td><td>PLL1.TESTIN15</td></tr>
<tr><td>TCELL18:IMUX.BYP.6</td><td>BITSLICE_T2.LD</td></tr>
<tr><td>TCELL18:IMUX.BYP.7</td><td>BITSLICE_T2.INC</td></tr>
<tr><td>TCELL18:IMUX.BYP.8</td><td>BITSLICE_T2.CE_ODELAY</td></tr>
<tr><td>TCELL18:IMUX.BYP.9</td><td>BITSLICE_CONTROL2.EN_VTC</td></tr>
<tr><td>TCELL18:IMUX.BYP.10</td><td>BITSLICE_CONTROL2.CTRL_DLY_TEST_IN</td></tr>
<tr><td>TCELL18:IMUX.BYP.12</td><td>BITSLICE16.TX_LD</td></tr>
<tr><td>TCELL18:IMUX.BYP.13</td><td>BITSLICE16.TX_INC</td></tr>
<tr><td>TCELL18:IMUX.BYP.14</td><td>BITSLICE16.TX_EN_VTC</td></tr>
<tr><td>TCELL18:IMUX.BYP.15</td><td>BITSLICE16.TX_CE_ODELAY</td></tr>
<tr><td>TCELL18:IMUX.IMUX.6.DELAY</td><td>BITSLICE15.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL18:IMUX.IMUX.7.DELAY</td><td>BITSLICE15.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL18:IMUX.IMUX.8.DELAY</td><td>BITSLICE15.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL18:IMUX.IMUX.9.DELAY</td><td>BITSLICE15.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL18:IMUX.IMUX.10.DELAY</td><td>BITSLICE15.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL18:IMUX.IMUX.11.DELAY</td><td>BITSLICE15.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL18:IMUX.IMUX.12.DELAY</td><td>BITSLICE_T2.CNTVALUEIN3</td></tr>
<tr><td>TCELL18:IMUX.IMUX.13.DELAY</td><td>BITSLICE_T2.CNTVALUEIN5</td></tr>
<tr><td>TCELL18:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_NIBBLE_SEL</td></tr>
<tr><td>TCELL18:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_WRCS1_1</td></tr>
<tr><td>TCELL18:IMUX.IMUX.16.DELAY</td><td>BITSLICE15.RX_CE_IFD</td></tr>
<tr><td>TCELL18:IMUX.IMUX.17.DELAY</td><td>BITSLICE15.RX_DATAIN1</td></tr>
<tr><td>TCELL18:IMUX.IMUX.18.DELAY</td><td>BITSLICE15.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL18:IMUX.IMUX.20.DELAY</td><td>BITSLICE15.TX_D0</td></tr>
<tr><td>TCELL18:IMUX.IMUX.21.DELAY</td><td>BITSLICE15.TX_D1</td></tr>
<tr><td>TCELL18:IMUX.IMUX.22.DELAY</td><td>BITSLICE15.TX_D2</td></tr>
<tr><td>TCELL18:IMUX.IMUX.23.DELAY</td><td>BITSLICE15.TX_D3</td></tr>
<tr><td>TCELL18:IMUX.IMUX.24.DELAY</td><td>BITSLICE15.TX_D4</td></tr>
<tr><td>TCELL18:IMUX.IMUX.25.DELAY</td><td>BITSLICE15.TX_D5</td></tr>
<tr><td>TCELL18:IMUX.IMUX.26.DELAY</td><td>BITSLICE15.TX_D6</td></tr>
<tr><td>TCELL18:IMUX.IMUX.27.DELAY</td><td>BITSLICE15.TX_D7</td></tr>
<tr><td>TCELL18:IMUX.IMUX.28.DELAY</td><td>BITSLICE15.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL18:IMUX.IMUX.29.DELAY</td><td>BITSLICE15.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL18:IMUX.IMUX.30.DELAY</td><td>BITSLICE15.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL18:IMUX.IMUX.31.DELAY</td><td>BITSLICE15.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL18:IMUX.IMUX.32.DELAY</td><td>BITSLICE15.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL18:IMUX.IMUX.33.DELAY</td><td>BITSLICE15.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL18:IMUX.IMUX.34.DELAY</td><td>BITSLICE15.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL18:IMUX.IMUX.35.DELAY</td><td>BITSLICE15.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL18:IMUX.IMUX.36.DELAY</td><td>BITSLICE15.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL18:IMUX.IMUX.37.DELAY</td><td>BITSLICE15.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL18:IMUX.IMUX.38.DELAY</td><td>BITSLICE15.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL18:IMUX.IMUX.39.DELAY</td><td>BITSLICE15.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL18:IMUX.IMUX.40.DELAY</td><td>BITSLICE_T2.CNTVALUEIN0</td></tr>
<tr><td>TCELL18:IMUX.IMUX.41.DELAY</td><td>BITSLICE_T2.CNTVALUEIN1</td></tr>
<tr><td>TCELL18:IMUX.IMUX.42.DELAY</td><td>BITSLICE_T2.CNTVALUEIN2</td></tr>
<tr><td>TCELL18:IMUX.IMUX.43.DELAY</td><td>BITSLICE_T2.CNTVALUEIN4</td></tr>
<tr><td>TCELL18:IMUX.IMUX.44.DELAY</td><td>BITSLICE_T2.CNTVALUEIN6</td></tr>
<tr><td>TCELL18:IMUX.IMUX.45.DELAY</td><td>BITSLICE_T2.CNTVALUEIN7</td></tr>
<tr><td>TCELL18:IMUX.IMUX.46.DELAY</td><td>BITSLICE_T2.CNTVALUEIN8</td></tr>
<tr><td>TCELL18:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_WRCS1_0</td></tr>
<tr><td>TCELL19:OUT.0.TMIN</td><td>PLL1.TESTOUT12</td></tr>
<tr><td>TCELL19:OUT.1.TMIN</td><td>PLL1.TESTOUT13</td></tr>
<tr><td>TCELL19:OUT.2.TMIN</td><td>PLL1.TESTOUT14</td></tr>
<tr><td>TCELL19:OUT.3.TMIN</td><td>PLL1.TESTOUT15</td></tr>
<tr><td>TCELL19:OUT.4.TMIN</td><td>BITSLICE16.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL19:OUT.5.TMIN</td><td>BITSLICE16.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL19:OUT.6.TMIN</td><td>BITSLICE16.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL19:OUT.7.TMIN</td><td>BITSLICE16.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL19:OUT.8.TMIN</td><td>BITSLICE17.TX_T_OUT</td></tr>
<tr><td>TCELL19:OUT.9.TMIN</td><td>BITSLICE16.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL19:OUT.10.TMIN</td><td>BITSLICE16.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL19:OUT.11.TMIN</td><td>BITSLICE16.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL19:OUT.12.TMIN</td><td>BITSLICE16.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL19:OUT.13.TMIN</td><td>BITSLICE16.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL19:OUT.14.TMIN</td><td>BITSLICE16.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL19:OUT.15.TMIN</td><td>BITSLICE16.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL19:OUT.16.TMIN</td><td>BITSLICE16.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL19:OUT.17.TMIN</td><td>BITSLICE16.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL19:OUT.18.TMIN</td><td>BITSLICE17.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL19:OUT.19.TMIN</td><td>BITSLICE17.RX_Q0</td></tr>
<tr><td>TCELL19:OUT.20.TMIN</td><td>BITSLICE17.RX_Q1</td></tr>
<tr><td>TCELL19:OUT.21.TMIN</td><td>BITSLICE17.RX_Q2</td></tr>
<tr><td>TCELL19:OUT.22.TMIN</td><td>BITSLICE17.RX_Q3</td></tr>
<tr><td>TCELL19:OUT.23.TMIN</td><td>BITSLICE17.RX_Q4</td></tr>
<tr><td>TCELL19:OUT.24.TMIN</td><td>BITSLICE17.RX_Q5</td></tr>
<tr><td>TCELL19:OUT.25.TMIN</td><td>BITSLICE17.RX_Q6</td></tr>
<tr><td>TCELL19:OUT.26.TMIN</td><td>BITSLICE17.RX_Q7</td></tr>
<tr><td>TCELL19:OUT.27.TMIN</td><td>BITSLICE17.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL19:OUT.28.TMIN</td><td>BITSLICE17.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL19:OUT.29.TMIN</td><td>BITSLICE17.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL19:OUT.30.TMIN</td><td>BITSLICE17.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL19:OUT.31.TMIN</td><td>BITSLICE17.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL19:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B3</td></tr>
<tr><td>TCELL19:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B3</td></tr>
<tr><td>TCELL19:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B3</td></tr>
<tr><td>TCELL19:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B3</td></tr>
<tr><td>TCELL19:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK3</td></tr>
<tr><td>TCELL19:IMUX.BYP.0</td><td>PLL1.TESTIN8</td></tr>
<tr><td>TCELL19:IMUX.BYP.1</td><td>PLL1.TESTIN9</td></tr>
<tr><td>TCELL19:IMUX.BYP.2</td><td>PLL1.TESTIN10</td></tr>
<tr><td>TCELL19:IMUX.BYP.3</td><td>PLL1.TESTIN11</td></tr>
<tr><td>TCELL19:IMUX.BYP.6</td><td>BITSLICE16.RX_LD</td></tr>
<tr><td>TCELL19:IMUX.BYP.7</td><td>BITSLICE16.RX_INC</td></tr>
<tr><td>TCELL19:IMUX.BYP.8</td><td>BITSLICE16.RX_EN_VTC</td></tr>
<tr><td>TCELL19:IMUX.BYP.9</td><td>BITSLICE16.RX_CE_IDELAY</td></tr>
<tr><td>TCELL19:IMUX.BYP.10</td><td>BITSLICE16.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL19:IMUX.BYP.11</td><td>BITSLICE17.TX_LD</td></tr>
<tr><td>TCELL19:IMUX.BYP.12</td><td>BITSLICE17.TX_INC</td></tr>
<tr><td>TCELL19:IMUX.BYP.13</td><td>BITSLICE17.TX_EN_VTC</td></tr>
<tr><td>TCELL19:IMUX.BYP.14</td><td>BITSLICE17.TX_CE_ODELAY</td></tr>
<tr><td>TCELL19:IMUX.BYP.15</td><td>BITSLICE17.RX_LD</td></tr>
<tr><td>TCELL19:IMUX.IMUX.6.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_RDCS1_1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.7.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_RDCS1_3</td></tr>
<tr><td>TCELL19:IMUX.IMUX.8.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_RDCS0_3</td></tr>
<tr><td>TCELL19:IMUX.IMUX.9.DELAY</td><td>BITSLICE16.TX_CE_OFD</td></tr>
<tr><td>TCELL19:IMUX.IMUX.10.DELAY</td><td>BITSLICE16.TX_D0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.11.DELAY</td><td>BITSLICE16.TX_D2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.12.DELAY</td><td>BITSLICE16.TX_D6</td></tr>
<tr><td>TCELL19:IMUX.IMUX.13.DELAY</td><td>BITSLICE16.TX_D7</td></tr>
<tr><td>TCELL19:IMUX.IMUX.14.DELAY</td><td>BITSLICE16.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL19:IMUX.IMUX.15.DELAY</td><td>BITSLICE16.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL19:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_WRCS1_2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_WRCS1_3</td></tr>
<tr><td>TCELL19:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_WRCS0_0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_WRCS0_1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_WRCS0_2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_WRCS0_3</td></tr>
<tr><td>TCELL19:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_T_B0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_T_B1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_T_B2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_T_B3</td></tr>
<tr><td>TCELL19:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_RDEN0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_RDEN1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.28.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_RDEN2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.29.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_RDEN3</td></tr>
<tr><td>TCELL19:IMUX.IMUX.30.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_RDCS1_0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.31.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_RDCS1_2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.32.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_RDCS0_0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.33.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_RDCS0_1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.34.DELAY</td><td>BITSLICE_CONTROL2.CLB2PHY_RDCS0_2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.35.DELAY</td><td>BITSLICE16.TX_T</td></tr>
<tr><td>TCELL19:IMUX.IMUX.36.DELAY</td><td>BITSLICE16.RX_CE_IFD</td></tr>
<tr><td>TCELL19:IMUX.IMUX.37.DELAY</td><td>BITSLICE16.RX_DATAIN1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.38.DELAY</td><td>BITSLICE16.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL19:IMUX.IMUX.39.DELAY</td><td>BITSLICE16.TX_D1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.40.DELAY</td><td>BITSLICE16.TX_D3</td></tr>
<tr><td>TCELL19:IMUX.IMUX.41.DELAY</td><td>BITSLICE16.TX_D4</td></tr>
<tr><td>TCELL19:IMUX.IMUX.42.DELAY</td><td>BITSLICE16.TX_D5</td></tr>
<tr><td>TCELL19:IMUX.IMUX.44.DELAY</td><td>BITSLICE16.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.45.DELAY</td><td>BITSLICE16.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.46.DELAY</td><td>BITSLICE16.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.47.DELAY</td><td>BITSLICE16.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL20:OUT.0.TMIN</td><td>PLL1.TESTOUT8</td></tr>
<tr><td>TCELL20:OUT.1.TMIN</td><td>PLL1.TESTOUT9</td></tr>
<tr><td>TCELL20:OUT.2.TMIN</td><td>PLL1.TESTOUT10</td></tr>
<tr><td>TCELL20:OUT.3.TMIN</td><td>PLL1.TESTOUT11</td></tr>
<tr><td>TCELL20:OUT.4.TMIN</td><td>BITSLICE17.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL20:OUT.5.TMIN</td><td>BITSLICE17.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL20:OUT.6.TMIN</td><td>BITSLICE17.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL20:OUT.7.TMIN</td><td>BITSLICE17.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL20:OUT.8.TMIN</td><td>BITSLICE18.TX_T_OUT</td></tr>
<tr><td>TCELL20:OUT.9.TMIN</td><td>BITSLICE17.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL20:OUT.10.TMIN</td><td>BITSLICE17.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL20:OUT.11.TMIN</td><td>BITSLICE17.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL20:OUT.12.TMIN</td><td>BITSLICE17.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL20:OUT.13.TMIN</td><td>BITSLICE17.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL20:OUT.14.TMIN</td><td>BITSLICE17.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL20:OUT.15.TMIN</td><td>BITSLICE17.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL20:OUT.16.TMIN</td><td>BITSLICE17.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL20:OUT.17.TMIN</td><td>BITSLICE17.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL20:OUT.18.TMIN</td><td>BITSLICE18.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL20:OUT.19.TMIN</td><td>BITSLICE18.RX_Q0</td></tr>
<tr><td>TCELL20:OUT.20.TMIN</td><td>BITSLICE18.RX_Q1</td></tr>
<tr><td>TCELL20:OUT.21.TMIN</td><td>BITSLICE18.RX_Q2</td></tr>
<tr><td>TCELL20:OUT.22.TMIN</td><td>BITSLICE18.RX_Q3</td></tr>
<tr><td>TCELL20:OUT.23.TMIN</td><td>BITSLICE18.RX_Q4</td></tr>
<tr><td>TCELL20:OUT.24.TMIN</td><td>BITSLICE18.RX_Q5</td></tr>
<tr><td>TCELL20:OUT.25.TMIN</td><td>BITSLICE18.RX_Q6</td></tr>
<tr><td>TCELL20:OUT.26.TMIN</td><td>BITSLICE18.RX_Q7</td></tr>
<tr><td>TCELL20:OUT.27.TMIN</td><td>BITSLICE18.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL20:OUT.28.TMIN</td><td>BITSLICE18.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL20:OUT.29.TMIN</td><td>BITSLICE18.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL20:OUT.30.TMIN</td><td>BITSLICE18.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL20:OUT.31.TMIN</td><td>BITSLICE18.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL20:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B4</td></tr>
<tr><td>TCELL20:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B4</td></tr>
<tr><td>TCELL20:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B4</td></tr>
<tr><td>TCELL20:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B4</td></tr>
<tr><td>TCELL20:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK4</td></tr>
<tr><td>TCELL20:IMUX.BYP.0</td><td>PLL1.TESTIN4</td></tr>
<tr><td>TCELL20:IMUX.BYP.1</td><td>PLL1.TESTIN5</td></tr>
<tr><td>TCELL20:IMUX.BYP.2</td><td>PLL1.TESTIN6</td></tr>
<tr><td>TCELL20:IMUX.BYP.3</td><td>PLL1.TESTIN7</td></tr>
<tr><td>TCELL20:IMUX.BYP.6</td><td>BITSLICE17.RX_INC</td></tr>
<tr><td>TCELL20:IMUX.BYP.7</td><td>BITSLICE17.RX_EN_VTC</td></tr>
<tr><td>TCELL20:IMUX.BYP.8</td><td>BITSLICE17.RX_CE_IDELAY</td></tr>
<tr><td>TCELL20:IMUX.BYP.9</td><td>BITSLICE17.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL20:IMUX.BYP.10</td><td>BITSLICE18.TX_LD</td></tr>
<tr><td>TCELL20:IMUX.BYP.11</td><td>BITSLICE18.TX_INC</td></tr>
<tr><td>TCELL20:IMUX.BYP.12</td><td>BITSLICE18.TX_EN_VTC</td></tr>
<tr><td>TCELL20:IMUX.BYP.13</td><td>BITSLICE18.TX_CE_ODELAY</td></tr>
<tr><td>TCELL20:IMUX.BYP.14</td><td>BITSLICE18.RX_LD</td></tr>
<tr><td>TCELL20:IMUX.BYP.15</td><td>BITSLICE18.RX_INC</td></tr>
<tr><td>TCELL20:IMUX.IMUX.0.DELAY</td><td>PLL1.SCANMODEB</td></tr>
<tr><td>TCELL20:IMUX.IMUX.6.DELAY</td><td>BITSLICE17.RX_DATAIN1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.7.DELAY</td><td>BITSLICE17.TX_D0</td></tr>
<tr><td>TCELL20:IMUX.IMUX.8.DELAY</td><td>BITSLICE17.TX_D4</td></tr>
<tr><td>TCELL20:IMUX.IMUX.9.DELAY</td><td>BITSLICE17.TX_D6</td></tr>
<tr><td>TCELL20:IMUX.IMUX.10.DELAY</td><td>BITSLICE17.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL20:IMUX.IMUX.11.DELAY</td><td>BITSLICE17.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL20:IMUX.IMUX.12.DELAY</td><td>BITSLICE17.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL20:IMUX.IMUX.13.DELAY</td><td>BITSLICE17.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.14.DELAY</td><td>BITSLICE17.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL20:IMUX.IMUX.15.DELAY</td><td>BITSLICE17.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL20:IMUX.IMUX.16.DELAY</td><td>BITSLICE16.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL20:IMUX.IMUX.17.DELAY</td><td>BITSLICE16.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL20:IMUX.IMUX.18.DELAY</td><td>BITSLICE16.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL20:IMUX.IMUX.19.DELAY</td><td>BITSLICE16.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL20:IMUX.IMUX.20.DELAY</td><td>BITSLICE16.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.21.DELAY</td><td>BITSLICE16.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL20:IMUX.IMUX.22.DELAY</td><td>BITSLICE16.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL20:IMUX.IMUX.23.DELAY</td><td>BITSLICE16.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL20:IMUX.IMUX.24.DELAY</td><td>BITSLICE16.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL20:IMUX.IMUX.25.DELAY</td><td>BITSLICE16.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL20:IMUX.IMUX.26.DELAY</td><td>BITSLICE16.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL20:IMUX.IMUX.27.DELAY</td><td>BITSLICE16.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL20:IMUX.IMUX.28.DELAY</td><td>BITSLICE17.TX_T</td></tr>
<tr><td>TCELL20:IMUX.IMUX.29.DELAY</td><td>BITSLICE17.TX_CE_OFD</td></tr>
<tr><td>TCELL20:IMUX.IMUX.30.DELAY</td><td>BITSLICE17.RX_CE_IFD</td></tr>
<tr><td>TCELL20:IMUX.IMUX.31.DELAY</td><td>BITSLICE17.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL20:IMUX.IMUX.32.DELAY</td><td>BITSLICE17.TX_D1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.33.DELAY</td><td>BITSLICE17.TX_D2</td></tr>
<tr><td>TCELL20:IMUX.IMUX.34.DELAY</td><td>BITSLICE17.TX_D3</td></tr>
<tr><td>TCELL20:IMUX.IMUX.35.DELAY</td><td>BITSLICE17.TX_D5</td></tr>
<tr><td>TCELL20:IMUX.IMUX.36.DELAY</td><td>BITSLICE17.TX_D7</td></tr>
<tr><td>TCELL20:IMUX.IMUX.37.DELAY</td><td>BITSLICE17.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL20:IMUX.IMUX.38.DELAY</td><td>BITSLICE17.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.39.DELAY</td><td>BITSLICE17.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL20:IMUX.IMUX.40.DELAY</td><td>BITSLICE17.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL20:IMUX.IMUX.41.DELAY</td><td>BITSLICE17.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL20:IMUX.IMUX.42.DELAY</td><td>BITSLICE17.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL20:IMUX.IMUX.43.DELAY</td><td>BITSLICE17.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL20:IMUX.IMUX.44.DELAY</td><td>BITSLICE17.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL20:IMUX.IMUX.45.DELAY</td><td>BITSLICE17.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL20:IMUX.IMUX.46.DELAY</td><td>BITSLICE17.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL20:IMUX.IMUX.47.DELAY</td><td>BITSLICE17.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL21:OUT.0.TMIN</td><td>PLL1.TESTOUT4</td></tr>
<tr><td>TCELL21:OUT.1.TMIN</td><td>PLL1.TESTOUT5</td></tr>
<tr><td>TCELL21:OUT.2.TMIN</td><td>PLL1.TESTOUT6</td></tr>
<tr><td>TCELL21:OUT.3.TMIN</td><td>PLL1.TESTOUT7</td></tr>
<tr><td>TCELL21:OUT.4.TMIN</td><td>BITSLICE18.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL21:OUT.5.TMIN</td><td>BITSLICE18.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL21:OUT.6.TMIN</td><td>BITSLICE18.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL21:OUT.7.TMIN</td><td>BITSLICE18.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL21:OUT.8.TMIN</td><td>BITSLICE19.TX_T_OUT</td></tr>
<tr><td>TCELL21:OUT.9.TMIN</td><td>BITSLICE18.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL21:OUT.10.TMIN</td><td>BITSLICE18.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL21:OUT.11.TMIN</td><td>BITSLICE18.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL21:OUT.12.TMIN</td><td>BITSLICE18.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL21:OUT.13.TMIN</td><td>BITSLICE18.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL21:OUT.14.TMIN</td><td>BITSLICE18.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL21:OUT.15.TMIN</td><td>BITSLICE18.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL21:OUT.16.TMIN</td><td>BITSLICE18.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL21:OUT.17.TMIN</td><td>BITSLICE18.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL21:OUT.18.TMIN</td><td>RIU_OR1.RIU_RD_VALID</td></tr>
<tr><td>TCELL21:OUT.19.TMIN</td><td>RIU_OR1.RIU_RD_DATA0</td></tr>
<tr><td>TCELL21:OUT.20.TMIN</td><td>RIU_OR1.RIU_RD_DATA1</td></tr>
<tr><td>TCELL21:OUT.21.TMIN</td><td>RIU_OR1.RIU_RD_DATA2</td></tr>
<tr><td>TCELL21:OUT.22.TMIN</td><td>RIU_OR1.RIU_RD_DATA3</td></tr>
<tr><td>TCELL21:OUT.23.TMIN</td><td>RIU_OR1.RIU_RD_DATA4</td></tr>
<tr><td>TCELL21:OUT.24.TMIN</td><td>RIU_OR1.RIU_RD_DATA5</td></tr>
<tr><td>TCELL21:OUT.25.TMIN</td><td>RIU_OR1.RIU_RD_DATA6</td></tr>
<tr><td>TCELL21:OUT.26.TMIN</td><td>RIU_OR1.RIU_RD_DATA7</td></tr>
<tr><td>TCELL21:OUT.27.TMIN</td><td>RIU_OR1.RIU_RD_DATA8</td></tr>
<tr><td>TCELL21:OUT.28.TMIN</td><td>RIU_OR1.RIU_RD_DATA9</td></tr>
<tr><td>TCELL21:OUT.29.TMIN</td><td>RIU_OR1.RIU_RD_DATA10</td></tr>
<tr><td>TCELL21:OUT.30.TMIN</td><td>RIU_OR1.RIU_RD_DATA11</td></tr>
<tr><td>TCELL21:OUT.31.TMIN</td><td>RIU_OR1.RIU_RD_DATA12</td></tr>
<tr><td>TCELL21:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B5</td></tr>
<tr><td>TCELL21:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B5</td></tr>
<tr><td>TCELL21:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B5</td></tr>
<tr><td>TCELL21:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B5</td></tr>
<tr><td>TCELL21:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK5</td></tr>
<tr><td>TCELL21:IMUX.BYP.0</td><td>PLL1.TESTIN0</td></tr>
<tr><td>TCELL21:IMUX.BYP.1</td><td>PLL1.TESTIN1</td></tr>
<tr><td>TCELL21:IMUX.BYP.2</td><td>PLL1.TESTIN2</td></tr>
<tr><td>TCELL21:IMUX.BYP.3</td><td>PLL1.TESTIN3</td></tr>
<tr><td>TCELL21:IMUX.BYP.6</td><td>BITSLICE18.RX_EN_VTC</td></tr>
<tr><td>TCELL21:IMUX.BYP.7</td><td>BITSLICE18.RX_CE_IDELAY</td></tr>
<tr><td>TCELL21:IMUX.BYP.8</td><td>BITSLICE18.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL21:IMUX.BYP.9</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_TEST_SPARE_B0</td></tr>
<tr><td>TCELL21:IMUX.BYP.10</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_TEST_SPARE_B1</td></tr>
<tr><td>TCELL21:IMUX.BYP.11</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_TEST_SPARE_B2</td></tr>
<tr><td>TCELL21:IMUX.BYP.12</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_TEST_SPARE_B3</td></tr>
<tr><td>TCELL21:IMUX.BYP.13</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_RST_MASK_B</td></tr>
<tr><td>TCELL21:IMUX.BYP.14</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_MODE_B</td></tr>
<tr><td>TCELL21:IMUX.BYP.15</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_IN0</td></tr>
<tr><td>TCELL21:IMUX.IMUX.0.DELAY</td><td>PLL1.SCANENB</td></tr>
<tr><td>TCELL21:IMUX.IMUX.6.DELAY</td><td>BITSLICE18.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL21:IMUX.IMUX.7.DELAY</td><td>BITSLICE18.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL21:IMUX.IMUX.8.DELAY</td><td>BITSLICE18.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL21:IMUX.IMUX.10.DELAY</td><td>BITSLICE18.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL21:IMUX.IMUX.11.DELAY</td><td>BITSLICE18.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL21:IMUX.IMUX.12.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_EN, BITSLICE_CONTROL3.CLB2RIU_WR_EN</td></tr>
<tr><td>TCELL21:IMUX.IMUX.13.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA1, BITSLICE_CONTROL3.CLB2RIU_WR_DATA1</td></tr>
<tr><td>TCELL21:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA5, BITSLICE_CONTROL3.CLB2RIU_WR_DATA5</td></tr>
<tr><td>TCELL21:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA7, BITSLICE_CONTROL3.CLB2RIU_WR_DATA7</td></tr>
<tr><td>TCELL21:IMUX.IMUX.16.DELAY</td><td>BITSLICE17.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL21:IMUX.IMUX.17.DELAY</td><td>BITSLICE18.TX_T</td></tr>
<tr><td>TCELL21:IMUX.IMUX.18.DELAY</td><td>BITSLICE18.TX_CE_OFD</td></tr>
<tr><td>TCELL21:IMUX.IMUX.19.DELAY</td><td>BITSLICE18.RX_CE_IFD</td></tr>
<tr><td>TCELL21:IMUX.IMUX.20.DELAY</td><td>BITSLICE18.RX_DATAIN1</td></tr>
<tr><td>TCELL21:IMUX.IMUX.21.DELAY</td><td>BITSLICE18.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL21:IMUX.IMUX.22.DELAY</td><td>BITSLICE18.TX_D0</td></tr>
<tr><td>TCELL21:IMUX.IMUX.23.DELAY</td><td>BITSLICE18.TX_D1</td></tr>
<tr><td>TCELL21:IMUX.IMUX.24.DELAY</td><td>BITSLICE18.TX_D2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.25.DELAY</td><td>BITSLICE18.TX_D3</td></tr>
<tr><td>TCELL21:IMUX.IMUX.26.DELAY</td><td>BITSLICE18.TX_D4</td></tr>
<tr><td>TCELL21:IMUX.IMUX.27.DELAY</td><td>BITSLICE18.TX_D5</td></tr>
<tr><td>TCELL21:IMUX.IMUX.28.DELAY</td><td>BITSLICE18.TX_D6</td></tr>
<tr><td>TCELL21:IMUX.IMUX.29.DELAY</td><td>BITSLICE18.TX_D7</td></tr>
<tr><td>TCELL21:IMUX.IMUX.30.DELAY</td><td>BITSLICE18.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL21:IMUX.IMUX.31.DELAY</td><td>BITSLICE18.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.32.DELAY</td><td>BITSLICE18.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL21:IMUX.IMUX.33.DELAY</td><td>BITSLICE18.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL21:IMUX.IMUX.34.DELAY</td><td>BITSLICE18.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL21:IMUX.IMUX.35.DELAY</td><td>BITSLICE18.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL21:IMUX.IMUX.36.DELAY</td><td>BITSLICE18.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL21:IMUX.IMUX.37.DELAY</td><td>BITSLICE18.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL21:IMUX.IMUX.38.DELAY</td><td>BITSLICE18.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.39.DELAY</td><td>BITSLICE18.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL21:IMUX.IMUX.40.DELAY</td><td>BITSLICE18.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL21:IMUX.IMUX.41.DELAY</td><td>BITSLICE18.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL21:IMUX.IMUX.42.DELAY</td><td>BITSLICE18.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL21:IMUX.IMUX.43.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA0, BITSLICE_CONTROL3.CLB2RIU_WR_DATA0</td></tr>
<tr><td>TCELL21:IMUX.IMUX.44.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA2, BITSLICE_CONTROL3.CLB2RIU_WR_DATA2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.45.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA3, BITSLICE_CONTROL3.CLB2RIU_WR_DATA3</td></tr>
<tr><td>TCELL21:IMUX.IMUX.46.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA4, BITSLICE_CONTROL3.CLB2RIU_WR_DATA4</td></tr>
<tr><td>TCELL21:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA6, BITSLICE_CONTROL3.CLB2RIU_WR_DATA6</td></tr>
<tr><td>TCELL22:OUT.0.TMIN</td><td>PLL1.TESTOUT0</td></tr>
<tr><td>TCELL22:OUT.1.TMIN</td><td>PLL1.TESTOUT1</td></tr>
<tr><td>TCELL22:OUT.2.TMIN</td><td>PLL1.TESTOUT2</td></tr>
<tr><td>TCELL22:OUT.3.TMIN</td><td>PLL1.TESTOUT3</td></tr>
<tr><td>TCELL22:OUT.4.TMIN</td><td>RIU_OR1.RIU_RD_DATA13</td></tr>
<tr><td>TCELL22:OUT.5.TMIN</td><td>RIU_OR1.RIU_RD_DATA14</td></tr>
<tr><td>TCELL22:OUT.6.TMIN</td><td>RIU_OR1.RIU_RD_DATA15</td></tr>
<tr><td>TCELL22:OUT.7.TMIN</td><td>XIPHY_FEEDTHROUGH1.PHY2CLB_SCAN_OUT0</td></tr>
<tr><td>TCELL22:OUT.8.TMIN</td><td>XIPHY_FEEDTHROUGH1.PHY2CLB_SCAN_OUT1</td></tr>
<tr><td>TCELL22:OUT.9.TMIN</td><td>XIPHY_FEEDTHROUGH1.PHY2CLB_SCAN_OUT2</td></tr>
<tr><td>TCELL22:OUT.10.TMIN</td><td>XIPHY_FEEDTHROUGH1.PHY2CLB_SCAN_OUT3</td></tr>
<tr><td>TCELL22:OUT.11.TMIN</td><td>XIPHY_FEEDTHROUGH1.PHY2CLB_SCAN_OUT4</td></tr>
<tr><td>TCELL22:OUT.12.TMIN</td><td>XIPHY_FEEDTHROUGH1.PHY2CLB_SCAN_OUT5</td></tr>
<tr><td>TCELL22:OUT.13.TMIN</td><td>XIPHY_FEEDTHROUGH1.PHY2CLB_SCAN_OUT6</td></tr>
<tr><td>TCELL22:OUT.14.TMIN</td><td>XIPHY_FEEDTHROUGH1.PHY2CLB_SCAN_OUT7</td></tr>
<tr><td>TCELL22:OUT.15.TMIN</td><td>XIPHY_FEEDTHROUGH1.PHY2CLB_DBG_CLK_STOP_OUT</td></tr>
<tr><td>TCELL22:OUT.16.TMIN</td><td>XIPHY_FEEDTHROUGH1.PHY2CLB_DBG_CLK_STOP_FLG_OUT</td></tr>
<tr><td>TCELL22:OUT.17.TMIN</td><td>XIPHY_FEEDTHROUGH1.PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>
<tr><td>TCELL22:OUT.18.TMIN</td><td>BITSLICE25.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL22:OUT.19.TMIN</td><td>BITSLICE25.RX_Q0</td></tr>
<tr><td>TCELL22:OUT.20.TMIN</td><td>BITSLICE25.RX_Q1</td></tr>
<tr><td>TCELL22:OUT.21.TMIN</td><td>BITSLICE25.RX_Q2</td></tr>
<tr><td>TCELL22:OUT.22.TMIN</td><td>BITSLICE25.RX_Q3</td></tr>
<tr><td>TCELL22:OUT.23.TMIN</td><td>BITSLICE25.RX_Q4</td></tr>
<tr><td>TCELL22:OUT.24.TMIN</td><td>BITSLICE25.RX_Q5</td></tr>
<tr><td>TCELL22:OUT.25.TMIN</td><td>BITSLICE25.RX_Q6</td></tr>
<tr><td>TCELL22:OUT.26.TMIN</td><td>BITSLICE25.RX_Q7</td></tr>
<tr><td>TCELL22:OUT.27.TMIN</td><td>BITSLICE25.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL22:OUT.28.TMIN</td><td>BITSLICE25.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL22:OUT.29.TMIN</td><td>BITSLICE25.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL22:OUT.30.TMIN</td><td>BITSLICE25.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL22:OUT.31.TMIN</td><td>BITSLICE25.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL22:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_CLK_SDR</td></tr>
<tr><td>TCELL22:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_CLK_DIV4</td></tr>
<tr><td>TCELL22:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_CLK_DIV2</td></tr>
<tr><td>TCELL22:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B12</td></tr>
<tr><td>TCELL22:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B12</td></tr>
<tr><td>TCELL22:IMUX.BYP.0</td><td>PLL1.DADDR4</td></tr>
<tr><td>TCELL22:IMUX.BYP.1</td><td>PLL1.DADDR5</td></tr>
<tr><td>TCELL22:IMUX.BYP.2</td><td>PLL1.DADDR6</td></tr>
<tr><td>TCELL22:IMUX.BYP.6</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_IN1</td></tr>
<tr><td>TCELL22:IMUX.BYP.7</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_IN2</td></tr>
<tr><td>TCELL22:IMUX.BYP.8</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_IN3</td></tr>
<tr><td>TCELL22:IMUX.BYP.10</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_IN4</td></tr>
<tr><td>TCELL22:IMUX.BYP.11</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_IN5</td></tr>
<tr><td>TCELL22:IMUX.BYP.12</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_IN6</td></tr>
<tr><td>TCELL22:IMUX.BYP.13</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_IN7</td></tr>
<tr><td>TCELL22:IMUX.BYP.14</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_SCAN_EN_B</td></tr>
<tr><td>TCELL22:IMUX.BYP.15</td><td>BITSLICE25.TX_LD</td></tr>
<tr><td>TCELL22:IMUX.IMUX.0.DELAY</td><td>PLL1.SCANIN</td></tr>
<tr><td>TCELL22:IMUX.IMUX.6.DELAY</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_TEST_DIV4_CLK_SEL_B</td></tr>
<tr><td>TCELL22:IMUX.IMUX.7.DELAY</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_DBG_CT_START_EN</td></tr>
<tr><td>TCELL22:IMUX.IMUX.8.DELAY</td><td>BITSLICE25.TX_CE_OFD</td></tr>
<tr><td>TCELL22:IMUX.IMUX.9.DELAY</td><td>BITSLICE25.RX_DATAIN1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.10.DELAY</td><td>BITSLICE25.TX_D2</td></tr>
<tr><td>TCELL22:IMUX.IMUX.11.DELAY</td><td>BITSLICE25.TX_D4</td></tr>
<tr><td>TCELL22:IMUX.IMUX.12.DELAY</td><td>BITSLICE25.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL22:IMUX.IMUX.13.DELAY</td><td>BITSLICE25.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL22:IMUX.IMUX.14.DELAY</td><td>BITSLICE25.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL22:IMUX.IMUX.15.DELAY</td><td>BITSLICE25.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL22:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA8, BITSLICE_CONTROL3.CLB2RIU_WR_DATA8</td></tr>
<tr><td>TCELL22:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA9, BITSLICE_CONTROL3.CLB2RIU_WR_DATA9</td></tr>
<tr><td>TCELL22:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA10, BITSLICE_CONTROL3.CLB2RIU_WR_DATA10</td></tr>
<tr><td>TCELL22:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA11, BITSLICE_CONTROL3.CLB2RIU_WR_DATA11</td></tr>
<tr><td>TCELL22:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA12, BITSLICE_CONTROL3.CLB2RIU_WR_DATA12</td></tr>
<tr><td>TCELL22:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA13, BITSLICE_CONTROL3.CLB2RIU_WR_DATA13</td></tr>
<tr><td>TCELL22:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA14, BITSLICE_CONTROL3.CLB2RIU_WR_DATA14</td></tr>
<tr><td>TCELL22:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_WR_DATA15, BITSLICE_CONTROL3.CLB2RIU_WR_DATA15</td></tr>
<tr><td>TCELL22:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_ADDR0, BITSLICE_CONTROL3.CLB2RIU_ADDR0</td></tr>
<tr><td>TCELL22:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_ADDR1, BITSLICE_CONTROL3.CLB2RIU_ADDR1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_ADDR2, BITSLICE_CONTROL3.CLB2RIU_ADDR2</td></tr>
<tr><td>TCELL22:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_ADDR3, BITSLICE_CONTROL3.CLB2RIU_ADDR3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.28.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_ADDR4, BITSLICE_CONTROL3.CLB2RIU_ADDR4</td></tr>
<tr><td>TCELL22:IMUX.IMUX.29.DELAY</td><td>BITSLICE_CONTROL2.CLB2RIU_ADDR5, BITSLICE_CONTROL3.CLB2RIU_ADDR5</td></tr>
<tr><td>TCELL22:IMUX.IMUX.30.DELAY</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_TEST_SDR_CLK_SEL_B</td></tr>
<tr><td>TCELL22:IMUX.IMUX.31.DELAY</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_TEST_DIV2_CLK_SEL_B</td></tr>
<tr><td>TCELL22:IMUX.IMUX.32.DELAY</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_DBG_CLK_STOP_FLG_OUT</td></tr>
<tr><td>TCELL22:IMUX.IMUX.33.DELAY</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>
<tr><td>TCELL22:IMUX.IMUX.34.DELAY</td><td>BITSLICE25.TX_T</td></tr>
<tr><td>TCELL22:IMUX.IMUX.35.DELAY</td><td>BITSLICE25.RX_CE_IFD</td></tr>
<tr><td>TCELL22:IMUX.IMUX.36.DELAY</td><td>BITSLICE25.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL22:IMUX.IMUX.37.DELAY</td><td>BITSLICE25.TX_D0</td></tr>
<tr><td>TCELL22:IMUX.IMUX.38.DELAY</td><td>BITSLICE25.TX_D1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.39.DELAY</td><td>BITSLICE25.TX_D3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.40.DELAY</td><td>BITSLICE25.TX_D5</td></tr>
<tr><td>TCELL22:IMUX.IMUX.41.DELAY</td><td>BITSLICE25.TX_D6</td></tr>
<tr><td>TCELL22:IMUX.IMUX.42.DELAY</td><td>BITSLICE25.TX_D7</td></tr>
<tr><td>TCELL22:IMUX.IMUX.43.DELAY</td><td>BITSLICE25.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.44.DELAY</td><td>BITSLICE25.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.45.DELAY</td><td>BITSLICE25.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL22:IMUX.IMUX.46.DELAY</td><td>BITSLICE25.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL22:IMUX.IMUX.47.DELAY</td><td>BITSLICE25.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL23:OUT.0.TMIN</td><td>PLL1.DOUT12</td></tr>
<tr><td>TCELL23:OUT.1.TMIN</td><td>PLL1.DOUT13</td></tr>
<tr><td>TCELL23:OUT.2.TMIN</td><td>PLL1.DOUT14</td></tr>
<tr><td>TCELL23:OUT.3.TMIN</td><td>PLL1.DOUT15</td></tr>
<tr><td>TCELL23:OUT.4.TMIN</td><td>BITSLICE25.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL23:OUT.5.TMIN</td><td>BITSLICE25.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL23:OUT.6.TMIN</td><td>BITSLICE25.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL23:OUT.7.TMIN</td><td>BITSLICE25.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL23:OUT.8.TMIN</td><td>BITSLICE20.TX_T_OUT</td></tr>
<tr><td>TCELL23:OUT.9.TMIN</td><td>BITSLICE25.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL23:OUT.10.TMIN</td><td>BITSLICE25.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL23:OUT.11.TMIN</td><td>BITSLICE25.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL23:OUT.12.TMIN</td><td>BITSLICE25.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL23:OUT.13.TMIN</td><td>BITSLICE25.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL23:OUT.14.TMIN</td><td>BITSLICE25.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL23:OUT.15.TMIN</td><td>BITSLICE25.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL23:OUT.16.TMIN</td><td>BITSLICE25.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL23:OUT.17.TMIN</td><td>BITSLICE25.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL23:OUT.18.TMIN</td><td>BITSLICE19.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL23:OUT.19.TMIN</td><td>BITSLICE19.RX_Q0</td></tr>
<tr><td>TCELL23:OUT.20.TMIN</td><td>BITSLICE19.RX_Q1</td></tr>
<tr><td>TCELL23:OUT.21.TMIN</td><td>BITSLICE19.RX_Q2</td></tr>
<tr><td>TCELL23:OUT.22.TMIN</td><td>BITSLICE19.RX_Q3</td></tr>
<tr><td>TCELL23:OUT.23.TMIN</td><td>BITSLICE19.RX_Q4</td></tr>
<tr><td>TCELL23:OUT.24.TMIN</td><td>BITSLICE19.RX_Q5</td></tr>
<tr><td>TCELL23:OUT.25.TMIN</td><td>BITSLICE19.RX_Q6</td></tr>
<tr><td>TCELL23:OUT.26.TMIN</td><td>BITSLICE19.RX_Q7</td></tr>
<tr><td>TCELL23:OUT.27.TMIN</td><td>BITSLICE19.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL23:OUT.28.TMIN</td><td>BITSLICE19.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL23:OUT.29.TMIN</td><td>BITSLICE19.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL23:OUT.30.TMIN</td><td>BITSLICE19.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL23:OUT.31.TMIN</td><td>BITSLICE19.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL23:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B12</td></tr>
<tr><td>TCELL23:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B12</td></tr>
<tr><td>TCELL23:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK12</td></tr>
<tr><td>TCELL23:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B6</td></tr>
<tr><td>TCELL23:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B6</td></tr>
<tr><td>TCELL23:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B6</td></tr>
<tr><td>TCELL23:IMUX.BYP.0</td><td>PLL1.DADDR0</td></tr>
<tr><td>TCELL23:IMUX.BYP.1</td><td>PLL1.DADDR1</td></tr>
<tr><td>TCELL23:IMUX.BYP.2</td><td>PLL1.DADDR2</td></tr>
<tr><td>TCELL23:IMUX.BYP.3</td><td>PLL1.DADDR3</td></tr>
<tr><td>TCELL23:IMUX.BYP.6</td><td>BITSLICE25.TX_INC</td></tr>
<tr><td>TCELL23:IMUX.BYP.7</td><td>BITSLICE25.TX_EN_VTC</td></tr>
<tr><td>TCELL23:IMUX.BYP.8</td><td>BITSLICE25.TX_CE_ODELAY</td></tr>
<tr><td>TCELL23:IMUX.BYP.9</td><td>BITSLICE25.RX_LD</td></tr>
<tr><td>TCELL23:IMUX.BYP.10</td><td>BITSLICE25.RX_INC</td></tr>
<tr><td>TCELL23:IMUX.BYP.11</td><td>BITSLICE25.RX_EN_VTC</td></tr>
<tr><td>TCELL23:IMUX.BYP.12</td><td>BITSLICE25.RX_CE_IDELAY</td></tr>
<tr><td>TCELL23:IMUX.BYP.13</td><td>BITSLICE25.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL23:IMUX.BYP.14</td><td>BITSLICE19.TX_LD</td></tr>
<tr><td>TCELL23:IMUX.BYP.15</td><td>BITSLICE19.TX_INC</td></tr>
<tr><td>TCELL23:IMUX.IMUX.6.DELAY</td><td>BITSLICE19.TX_D0</td></tr>
<tr><td>TCELL23:IMUX.IMUX.7.DELAY</td><td>BITSLICE19.TX_D2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.8.DELAY</td><td>BITSLICE19.TX_D6</td></tr>
<tr><td>TCELL23:IMUX.IMUX.9.DELAY</td><td>BITSLICE19.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL23:IMUX.IMUX.10.DELAY</td><td>BITSLICE19.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.11.DELAY</td><td>BITSLICE19.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL23:IMUX.IMUX.12.DELAY</td><td>BITSLICE19.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL23:IMUX.IMUX.13.DELAY</td><td>BITSLICE19.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL23:IMUX.IMUX.14.DELAY</td><td>BITSLICE19.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL23:IMUX.IMUX.15.DELAY</td><td>BITSLICE20.TX_T</td></tr>
<tr><td>TCELL23:IMUX.IMUX.16.DELAY</td><td>BITSLICE25.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL23:IMUX.IMUX.17.DELAY</td><td>BITSLICE25.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL23:IMUX.IMUX.18.DELAY</td><td>BITSLICE25.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.19.DELAY</td><td>BITSLICE25.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL23:IMUX.IMUX.20.DELAY</td><td>BITSLICE25.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.21.DELAY</td><td>BITSLICE25.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL23:IMUX.IMUX.22.DELAY</td><td>BITSLICE25.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL23:IMUX.IMUX.23.DELAY</td><td>BITSLICE25.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL23:IMUX.IMUX.24.DELAY</td><td>BITSLICE25.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL23:IMUX.IMUX.25.DELAY</td><td>BITSLICE19.TX_T</td></tr>
<tr><td>TCELL23:IMUX.IMUX.26.DELAY</td><td>BITSLICE19.TX_CE_OFD</td></tr>
<tr><td>TCELL23:IMUX.IMUX.27.DELAY</td><td>BITSLICE19.RX_CE_IFD</td></tr>
<tr><td>TCELL23:IMUX.IMUX.29.DELAY</td><td>BITSLICE19.RX_DATAIN1</td></tr>
<tr><td>TCELL23:IMUX.IMUX.30.DELAY</td><td>BITSLICE19.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL23:IMUX.IMUX.31.DELAY</td><td>BITSLICE19.TX_D1</td></tr>
<tr><td>TCELL23:IMUX.IMUX.32.DELAY</td><td>BITSLICE19.TX_D3</td></tr>
<tr><td>TCELL23:IMUX.IMUX.33.DELAY</td><td>BITSLICE19.TX_D4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.34.DELAY</td><td>BITSLICE19.TX_D5</td></tr>
<tr><td>TCELL23:IMUX.IMUX.35.DELAY</td><td>BITSLICE19.TX_D7</td></tr>
<tr><td>TCELL23:IMUX.IMUX.36.DELAY</td><td>BITSLICE19.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL23:IMUX.IMUX.37.DELAY</td><td>BITSLICE19.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.38.DELAY</td><td>BITSLICE19.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL23:IMUX.IMUX.39.DELAY</td><td>BITSLICE19.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL23:IMUX.IMUX.40.DELAY</td><td>BITSLICE19.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL23:IMUX.IMUX.41.DELAY</td><td>BITSLICE19.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL23:IMUX.IMUX.42.DELAY</td><td>BITSLICE19.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL23:IMUX.IMUX.43.DELAY</td><td>BITSLICE19.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.44.DELAY</td><td>BITSLICE19.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.45.DELAY</td><td>BITSLICE19.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL23:IMUX.IMUX.46.DELAY</td><td>BITSLICE19.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL23:IMUX.IMUX.47.DELAY</td><td>BITSLICE19.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL24:OUT.0.TMIN</td><td>PLL1.DOUT8</td></tr>
<tr><td>TCELL24:OUT.1.TMIN</td><td>PLL1.DOUT9</td></tr>
<tr><td>TCELL24:OUT.2.TMIN</td><td>PLL1.DOUT10</td></tr>
<tr><td>TCELL24:OUT.3.TMIN</td><td>PLL1.DOUT11</td></tr>
<tr><td>TCELL24:OUT.4.TMIN</td><td>BITSLICE19.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL24:OUT.5.TMIN</td><td>BITSLICE19.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL24:OUT.6.TMIN</td><td>BITSLICE19.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL24:OUT.7.TMIN</td><td>BITSLICE19.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL24:OUT.8.TMIN</td><td>BITSLICE21.TX_T_OUT</td></tr>
<tr><td>TCELL24:OUT.9.TMIN</td><td>BITSLICE19.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL24:OUT.10.TMIN</td><td>BITSLICE19.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL24:OUT.11.TMIN</td><td>BITSLICE19.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL24:OUT.12.TMIN</td><td>BITSLICE19.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL24:OUT.13.TMIN</td><td>BITSLICE19.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL24:OUT.14.TMIN</td><td>BITSLICE19.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL24:OUT.15.TMIN</td><td>BITSLICE19.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL24:OUT.16.TMIN</td><td>BITSLICE19.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL24:OUT.17.TMIN</td><td>BITSLICE19.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL24:OUT.18.TMIN</td><td>BITSLICE20.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL24:OUT.19.TMIN</td><td>BITSLICE20.RX_Q0</td></tr>
<tr><td>TCELL24:OUT.20.TMIN</td><td>BITSLICE20.RX_Q1</td></tr>
<tr><td>TCELL24:OUT.21.TMIN</td><td>BITSLICE20.RX_Q2</td></tr>
<tr><td>TCELL24:OUT.22.TMIN</td><td>BITSLICE20.RX_Q3</td></tr>
<tr><td>TCELL24:OUT.23.TMIN</td><td>BITSLICE20.RX_Q4</td></tr>
<tr><td>TCELL24:OUT.24.TMIN</td><td>BITSLICE20.RX_Q5</td></tr>
<tr><td>TCELL24:OUT.25.TMIN</td><td>BITSLICE20.RX_Q6</td></tr>
<tr><td>TCELL24:OUT.26.TMIN</td><td>BITSLICE20.RX_Q7</td></tr>
<tr><td>TCELL24:OUT.27.TMIN</td><td>BITSLICE20.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL24:OUT.28.TMIN</td><td>BITSLICE20.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL24:OUT.29.TMIN</td><td>BITSLICE20.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL24:OUT.30.TMIN</td><td>BITSLICE20.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL24:OUT.31.TMIN</td><td>BITSLICE20.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL24:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B6</td></tr>
<tr><td>TCELL24:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK6</td></tr>
<tr><td>TCELL24:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B7</td></tr>
<tr><td>TCELL24:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B7</td></tr>
<tr><td>TCELL24:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B7</td></tr>
<tr><td>TCELL24:IMUX.BYP.0</td><td>PLL1.DI12</td></tr>
<tr><td>TCELL24:IMUX.BYP.1</td><td>PLL1.DI13</td></tr>
<tr><td>TCELL24:IMUX.BYP.2</td><td>PLL1.DI14</td></tr>
<tr><td>TCELL24:IMUX.BYP.3</td><td>PLL1.DI15</td></tr>
<tr><td>TCELL24:IMUX.BYP.6</td><td>BITSLICE19.TX_EN_VTC</td></tr>
<tr><td>TCELL24:IMUX.BYP.7</td><td>BITSLICE19.TX_CE_ODELAY</td></tr>
<tr><td>TCELL24:IMUX.BYP.8</td><td>BITSLICE19.RX_LD</td></tr>
<tr><td>TCELL24:IMUX.BYP.9</td><td>BITSLICE19.RX_INC</td></tr>
<tr><td>TCELL24:IMUX.BYP.10</td><td>BITSLICE19.RX_EN_VTC</td></tr>
<tr><td>TCELL24:IMUX.BYP.11</td><td>BITSLICE19.RX_CE_IDELAY</td></tr>
<tr><td>TCELL24:IMUX.BYP.12</td><td>BITSLICE19.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL24:IMUX.BYP.14</td><td>BITSLICE20.TX_LD</td></tr>
<tr><td>TCELL24:IMUX.BYP.15</td><td>BITSLICE20.TX_INC</td></tr>
<tr><td>TCELL24:IMUX.IMUX.0.DELAY</td><td>PLL1.DWE</td></tr>
<tr><td>TCELL24:IMUX.IMUX.6.DELAY</td><td>BITSLICE20.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL24:IMUX.IMUX.7.DELAY</td><td>BITSLICE20.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL24:IMUX.IMUX.8.DELAY</td><td>BITSLICE20.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL24:IMUX.IMUX.9.DELAY</td><td>BITSLICE20.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL24:IMUX.IMUX.10.DELAY</td><td>BITSLICE20.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL24:IMUX.IMUX.11.DELAY</td><td>BITSLICE20.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL24:IMUX.IMUX.12.DELAY</td><td>BITSLICE21.RX_DATAIN1</td></tr>
<tr><td>TCELL24:IMUX.IMUX.13.DELAY</td><td>BITSLICE21.TX_D0</td></tr>
<tr><td>TCELL24:IMUX.IMUX.14.DELAY</td><td>BITSLICE21.TX_D4</td></tr>
<tr><td>TCELL24:IMUX.IMUX.15.DELAY</td><td>BITSLICE21.TX_D6</td></tr>
<tr><td>TCELL24:IMUX.IMUX.16.DELAY</td><td>BITSLICE20.TX_CE_OFD</td></tr>
<tr><td>TCELL24:IMUX.IMUX.17.DELAY</td><td>BITSLICE20.RX_CE_IFD</td></tr>
<tr><td>TCELL24:IMUX.IMUX.18.DELAY</td><td>BITSLICE20.RX_DATAIN1</td></tr>
<tr><td>TCELL24:IMUX.IMUX.19.DELAY</td><td>BITSLICE20.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL24:IMUX.IMUX.20.DELAY</td><td>BITSLICE20.TX_D0</td></tr>
<tr><td>TCELL24:IMUX.IMUX.21.DELAY</td><td>BITSLICE20.TX_D1</td></tr>
<tr><td>TCELL24:IMUX.IMUX.22.DELAY</td><td>BITSLICE20.TX_D2</td></tr>
<tr><td>TCELL24:IMUX.IMUX.23.DELAY</td><td>BITSLICE20.TX_D3</td></tr>
<tr><td>TCELL24:IMUX.IMUX.24.DELAY</td><td>BITSLICE20.TX_D4</td></tr>
<tr><td>TCELL24:IMUX.IMUX.25.DELAY</td><td>BITSLICE20.TX_D5</td></tr>
<tr><td>TCELL24:IMUX.IMUX.26.DELAY</td><td>BITSLICE20.TX_D6</td></tr>
<tr><td>TCELL24:IMUX.IMUX.27.DELAY</td><td>BITSLICE20.TX_D7</td></tr>
<tr><td>TCELL24:IMUX.IMUX.28.DELAY</td><td>BITSLICE20.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL24:IMUX.IMUX.29.DELAY</td><td>BITSLICE20.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL24:IMUX.IMUX.30.DELAY</td><td>BITSLICE20.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL24:IMUX.IMUX.31.DELAY</td><td>BITSLICE20.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL24:IMUX.IMUX.32.DELAY</td><td>BITSLICE20.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL24:IMUX.IMUX.33.DELAY</td><td>BITSLICE20.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL24:IMUX.IMUX.34.DELAY</td><td>BITSLICE20.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL24:IMUX.IMUX.35.DELAY</td><td>BITSLICE20.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL24:IMUX.IMUX.36.DELAY</td><td>BITSLICE20.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL24:IMUX.IMUX.37.DELAY</td><td>BITSLICE20.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL24:IMUX.IMUX.38.DELAY</td><td>BITSLICE20.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL24:IMUX.IMUX.39.DELAY</td><td>BITSLICE20.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL24:IMUX.IMUX.40.DELAY</td><td>BITSLICE21.TX_T</td></tr>
<tr><td>TCELL24:IMUX.IMUX.41.DELAY</td><td>BITSLICE21.TX_CE_OFD</td></tr>
<tr><td>TCELL24:IMUX.IMUX.42.DELAY</td><td>BITSLICE21.RX_CE_IFD</td></tr>
<tr><td>TCELL24:IMUX.IMUX.43.DELAY</td><td>BITSLICE21.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL24:IMUX.IMUX.44.DELAY</td><td>BITSLICE21.TX_D1</td></tr>
<tr><td>TCELL24:IMUX.IMUX.45.DELAY</td><td>BITSLICE21.TX_D2</td></tr>
<tr><td>TCELL24:IMUX.IMUX.46.DELAY</td><td>BITSLICE21.TX_D3</td></tr>
<tr><td>TCELL24:IMUX.IMUX.47.DELAY</td><td>BITSLICE21.TX_D5</td></tr>
<tr><td>TCELL25:OUT.0.TMIN</td><td>PLL1.DOUT4</td></tr>
<tr><td>TCELL25:OUT.1.TMIN</td><td>PLL1.DOUT5</td></tr>
<tr><td>TCELL25:OUT.2.TMIN</td><td>PLL1.DOUT6</td></tr>
<tr><td>TCELL25:OUT.3.TMIN</td><td>PLL1.DOUT7</td></tr>
<tr><td>TCELL25:OUT.4.TMIN</td><td>BITSLICE20.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL25:OUT.5.TMIN</td><td>BITSLICE20.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL25:OUT.6.TMIN</td><td>BITSLICE20.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL25:OUT.7.TMIN</td><td>BITSLICE20.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL25:OUT.8.TMIN</td><td>BITSLICE22.TX_T_OUT</td></tr>
<tr><td>TCELL25:OUT.9.TMIN</td><td>BITSLICE20.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL25:OUT.10.TMIN</td><td>BITSLICE20.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL25:OUT.11.TMIN</td><td>BITSLICE20.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL25:OUT.12.TMIN</td><td>BITSLICE20.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL25:OUT.13.TMIN</td><td>BITSLICE20.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL25:OUT.14.TMIN</td><td>BITSLICE20.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL25:OUT.15.TMIN</td><td>BITSLICE20.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL25:OUT.16.TMIN</td><td>BITSLICE20.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL25:OUT.17.TMIN</td><td>BITSLICE20.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL25:OUT.18.TMIN</td><td>BITSLICE21.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL25:OUT.19.TMIN</td><td>BITSLICE21.RX_Q0</td></tr>
<tr><td>TCELL25:OUT.20.TMIN</td><td>BITSLICE21.RX_Q1</td></tr>
<tr><td>TCELL25:OUT.21.TMIN</td><td>BITSLICE21.RX_Q2</td></tr>
<tr><td>TCELL25:OUT.22.TMIN</td><td>BITSLICE21.RX_Q3</td></tr>
<tr><td>TCELL25:OUT.23.TMIN</td><td>BITSLICE21.RX_Q4</td></tr>
<tr><td>TCELL25:OUT.24.TMIN</td><td>BITSLICE21.RX_Q5</td></tr>
<tr><td>TCELL25:OUT.25.TMIN</td><td>BITSLICE21.RX_Q6</td></tr>
<tr><td>TCELL25:OUT.26.TMIN</td><td>BITSLICE21.RX_Q7</td></tr>
<tr><td>TCELL25:OUT.27.TMIN</td><td>BITSLICE21.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL25:OUT.28.TMIN</td><td>BITSLICE21.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL25:OUT.29.TMIN</td><td>BITSLICE21.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL25:OUT.30.TMIN</td><td>BITSLICE21.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL25:OUT.31.TMIN</td><td>BITSLICE21.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL25:IMUX.CTRL.0</td><td>PLL1.DCLK_B</td></tr>
<tr><td>TCELL25:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B7</td></tr>
<tr><td>TCELL25:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK7</td></tr>
<tr><td>TCELL25:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B8</td></tr>
<tr><td>TCELL25:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B8</td></tr>
<tr><td>TCELL25:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B8</td></tr>
<tr><td>TCELL25:IMUX.BYP.0</td><td>PLL1.DI8</td></tr>
<tr><td>TCELL25:IMUX.BYP.1</td><td>PLL1.DI9</td></tr>
<tr><td>TCELL25:IMUX.BYP.2</td><td>PLL1.DI10</td></tr>
<tr><td>TCELL25:IMUX.BYP.3</td><td>PLL1.DI11</td></tr>
<tr><td>TCELL25:IMUX.BYP.6</td><td>BITSLICE20.TX_EN_VTC</td></tr>
<tr><td>TCELL25:IMUX.BYP.7</td><td>BITSLICE20.TX_CE_ODELAY</td></tr>
<tr><td>TCELL25:IMUX.BYP.8</td><td>BITSLICE20.RX_LD</td></tr>
<tr><td>TCELL25:IMUX.BYP.9</td><td>BITSLICE20.RX_INC</td></tr>
<tr><td>TCELL25:IMUX.BYP.10</td><td>BITSLICE20.RX_EN_VTC</td></tr>
<tr><td>TCELL25:IMUX.BYP.11</td><td>BITSLICE20.RX_CE_IDELAY</td></tr>
<tr><td>TCELL25:IMUX.BYP.12</td><td>BITSLICE20.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL25:IMUX.BYP.13</td><td>BITSLICE21.TX_LD</td></tr>
<tr><td>TCELL25:IMUX.BYP.14</td><td>BITSLICE21.TX_INC</td></tr>
<tr><td>TCELL25:IMUX.BYP.15</td><td>BITSLICE21.TX_EN_VTC</td></tr>
<tr><td>TCELL25:IMUX.IMUX.0.DELAY</td><td>PLL1.DEN</td></tr>
<tr><td>TCELL25:IMUX.IMUX.6.DELAY</td><td>BITSLICE21.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL25:IMUX.IMUX.7.DELAY</td><td>BITSLICE21.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.8.DELAY</td><td>BITSLICE_T3.CNTVALUEIN1</td></tr>
<tr><td>TCELL25:IMUX.IMUX.9.DELAY</td><td>BITSLICE_T3.CNTVALUEIN3</td></tr>
<tr><td>TCELL25:IMUX.IMUX.10.DELAY</td><td>BITSLICE_T3.CNTVALUEIN7</td></tr>
<tr><td>TCELL25:IMUX.IMUX.11.DELAY</td><td>BITSLICE_CONTROL3.CLB2RIU_NIBBLE_SEL</td></tr>
<tr><td>TCELL25:IMUX.IMUX.12.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_WRCS1_3</td></tr>
<tr><td>TCELL25:IMUX.IMUX.13.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_WRCS0_1</td></tr>
<tr><td>TCELL25:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_T_B1</td></tr>
<tr><td>TCELL25:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_T_B3</td></tr>
<tr><td>TCELL25:IMUX.IMUX.16.DELAY</td><td>BITSLICE21.TX_D7</td></tr>
<tr><td>TCELL25:IMUX.IMUX.18.DELAY</td><td>BITSLICE21.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL25:IMUX.IMUX.19.DELAY</td><td>BITSLICE21.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL25:IMUX.IMUX.20.DELAY</td><td>BITSLICE21.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL25:IMUX.IMUX.21.DELAY</td><td>BITSLICE21.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL25:IMUX.IMUX.22.DELAY</td><td>BITSLICE21.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL25:IMUX.IMUX.23.DELAY</td><td>BITSLICE21.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL25:IMUX.IMUX.24.DELAY</td><td>BITSLICE21.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.25.DELAY</td><td>BITSLICE21.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL25:IMUX.IMUX.26.DELAY</td><td>BITSLICE21.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL25:IMUX.IMUX.27.DELAY</td><td>BITSLICE21.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL25:IMUX.IMUX.28.DELAY</td><td>BITSLICE21.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL25:IMUX.IMUX.29.DELAY</td><td>BITSLICE21.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL25:IMUX.IMUX.30.DELAY</td><td>BITSLICE21.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL25:IMUX.IMUX.31.DELAY</td><td>BITSLICE21.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL25:IMUX.IMUX.32.DELAY</td><td>BITSLICE21.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL25:IMUX.IMUX.33.DELAY</td><td>BITSLICE21.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL25:IMUX.IMUX.34.DELAY</td><td>BITSLICE_T3.CNTVALUEIN0</td></tr>
<tr><td>TCELL25:IMUX.IMUX.35.DELAY</td><td>BITSLICE_T3.CNTVALUEIN2</td></tr>
<tr><td>TCELL25:IMUX.IMUX.36.DELAY</td><td>BITSLICE_T3.CNTVALUEIN4</td></tr>
<tr><td>TCELL25:IMUX.IMUX.37.DELAY</td><td>BITSLICE_T3.CNTVALUEIN5</td></tr>
<tr><td>TCELL25:IMUX.IMUX.38.DELAY</td><td>BITSLICE_T3.CNTVALUEIN6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.39.DELAY</td><td>BITSLICE_T3.CNTVALUEIN8</td></tr>
<tr><td>TCELL25:IMUX.IMUX.40.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_WRCS1_0</td></tr>
<tr><td>TCELL25:IMUX.IMUX.41.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_WRCS1_1</td></tr>
<tr><td>TCELL25:IMUX.IMUX.42.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_WRCS1_2</td></tr>
<tr><td>TCELL25:IMUX.IMUX.43.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_WRCS0_0</td></tr>
<tr><td>TCELL25:IMUX.IMUX.44.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_WRCS0_2</td></tr>
<tr><td>TCELL25:IMUX.IMUX.45.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_WRCS0_3</td></tr>
<tr><td>TCELL25:IMUX.IMUX.46.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_T_B0</td></tr>
<tr><td>TCELL25:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_T_B2</td></tr>
<tr><td>TCELL26:OUT.0.TMIN</td><td>PLL1.DOUT0</td></tr>
<tr><td>TCELL26:OUT.1.TMIN</td><td>PLL1.DOUT1</td></tr>
<tr><td>TCELL26:OUT.2.TMIN</td><td>PLL1.DOUT2</td></tr>
<tr><td>TCELL26:OUT.3.TMIN</td><td>PLL1.DOUT3</td></tr>
<tr><td>TCELL26:OUT.4.TMIN</td><td>BITSLICE21.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL26:OUT.5.TMIN</td><td>BITSLICE21.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL26:OUT.6.TMIN</td><td>BITSLICE21.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL26:OUT.7.TMIN</td><td>BITSLICE21.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL26:OUT.8.TMIN</td><td>BITSLICE23.TX_T_OUT</td></tr>
<tr><td>TCELL26:OUT.9.TMIN</td><td>BITSLICE21.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL26:OUT.10.TMIN</td><td>BITSLICE21.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL26:OUT.11.TMIN</td><td>BITSLICE21.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL26:OUT.12.TMIN</td><td>BITSLICE21.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL26:OUT.13.TMIN</td><td>BITSLICE21.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL26:OUT.14.TMIN</td><td>BITSLICE21.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL26:OUT.15.TMIN</td><td>BITSLICE21.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL26:OUT.16.TMIN</td><td>BITSLICE21.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL26:OUT.17.TMIN</td><td>BITSLICE21.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL26:OUT.18.TMIN</td><td>BITSLICE_T3.CNTVALUEOUT0</td></tr>
<tr><td>TCELL26:OUT.19.TMIN</td><td>BITSLICE_T3.CNTVALUEOUT1</td></tr>
<tr><td>TCELL26:OUT.20.TMIN</td><td>BITSLICE_T3.CNTVALUEOUT2</td></tr>
<tr><td>TCELL26:OUT.21.TMIN</td><td>BITSLICE_T3.CNTVALUEOUT3</td></tr>
<tr><td>TCELL26:OUT.22.TMIN</td><td>BITSLICE_T3.CNTVALUEOUT4</td></tr>
<tr><td>TCELL26:OUT.23.TMIN</td><td>BITSLICE_T3.CNTVALUEOUT5</td></tr>
<tr><td>TCELL26:OUT.24.TMIN</td><td>BITSLICE_T3.CNTVALUEOUT6</td></tr>
<tr><td>TCELL26:OUT.25.TMIN</td><td>BITSLICE_T3.CNTVALUEOUT7</td></tr>
<tr><td>TCELL26:OUT.26.TMIN</td><td>BITSLICE_T3.CNTVALUEOUT8</td></tr>
<tr><td>TCELL26:OUT.27.TMIN</td><td>BITSLICE_CONTROL3.PHY2CLB_PHY_RDY</td></tr>
<tr><td>TCELL26:OUT.28.TMIN</td><td>BITSLICE_CONTROL3.MASTER_PD_OUT</td></tr>
<tr><td>TCELL26:OUT.29.TMIN</td><td>BITSLICE_CONTROL3.PHY2CLB_FIXDLY_RDY</td></tr>
<tr><td>TCELL26:OUT.30.TMIN</td><td>BITSLICE_CONTROL3.CTRL_DLY_TEST_OUT</td></tr>
<tr><td>TCELL26:OUT.31.TMIN</td><td>BITSLICE24.TX_T_OUT</td></tr>
<tr><td>TCELL26:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B8</td></tr>
<tr><td>TCELL26:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK8</td></tr>
<tr><td>TCELL26:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH1.TRISTATE_ODELAY_RST_B1</td></tr>
<tr><td>TCELL26:IMUX.CTRL.6</td><td>BITSLICE_CONTROL3.REFCLK</td></tr>
<tr><td>TCELL26:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH1.CTRL_RST_B_UPP</td></tr>
<tr><td>TCELL26:IMUX.BYP.0</td><td>PLL1.DI4</td></tr>
<tr><td>TCELL26:IMUX.BYP.1</td><td>PLL1.DI5</td></tr>
<tr><td>TCELL26:IMUX.BYP.2</td><td>PLL1.DI6</td></tr>
<tr><td>TCELL26:IMUX.BYP.3</td><td>PLL1.DI7</td></tr>
<tr><td>TCELL26:IMUX.BYP.6</td><td>BITSLICE21.TX_CE_ODELAY</td></tr>
<tr><td>TCELL26:IMUX.BYP.8</td><td>BITSLICE21.RX_LD</td></tr>
<tr><td>TCELL26:IMUX.BYP.9</td><td>BITSLICE21.RX_INC</td></tr>
<tr><td>TCELL26:IMUX.BYP.10</td><td>BITSLICE21.RX_EN_VTC</td></tr>
<tr><td>TCELL26:IMUX.BYP.11</td><td>BITSLICE21.RX_CE_IDELAY</td></tr>
<tr><td>TCELL26:IMUX.BYP.12</td><td>BITSLICE21.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL26:IMUX.BYP.13</td><td>BITSLICE_T3.CE_OFD</td></tr>
<tr><td>TCELL26:IMUX.BYP.14</td><td>BITSLICE_T3.LD</td></tr>
<tr><td>TCELL26:IMUX.BYP.15</td><td>BITSLICE_T3.INC</td></tr>
<tr><td>TCELL26:IMUX.IMUX.0.DELAY</td><td>PLL1.PWRDWN</td></tr>
<tr><td>TCELL26:IMUX.IMUX.6.DELAY</td><td>BITSLICE22.RX_DATAIN1</td></tr>
<tr><td>TCELL26:IMUX.IMUX.7.DELAY</td><td>BITSLICE22.TX_D0</td></tr>
<tr><td>TCELL26:IMUX.IMUX.8.DELAY</td><td>BITSLICE22.TX_D4</td></tr>
<tr><td>TCELL26:IMUX.IMUX.9.DELAY</td><td>BITSLICE22.TX_D6</td></tr>
<tr><td>TCELL26:IMUX.IMUX.10.DELAY</td><td>BITSLICE22.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL26:IMUX.IMUX.11.DELAY</td><td>BITSLICE22.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL26:IMUX.IMUX.12.DELAY</td><td>BITSLICE22.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.13.DELAY</td><td>BITSLICE22.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL26:IMUX.IMUX.14.DELAY</td><td>BITSLICE22.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL26:IMUX.IMUX.15.DELAY</td><td>BITSLICE22.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL26:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_RDEN0</td></tr>
<tr><td>TCELL26:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_RDEN1</td></tr>
<tr><td>TCELL26:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_RDEN2</td></tr>
<tr><td>TCELL26:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_RDEN3</td></tr>
<tr><td>TCELL26:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_RDCS1_0</td></tr>
<tr><td>TCELL26:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_RDCS1_1</td></tr>
<tr><td>TCELL26:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_RDCS1_2</td></tr>
<tr><td>TCELL26:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_RDCS1_3</td></tr>
<tr><td>TCELL26:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_RDCS0_0</td></tr>
<tr><td>TCELL26:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_RDCS0_1</td></tr>
<tr><td>TCELL26:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_RDCS0_2</td></tr>
<tr><td>TCELL26:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL3.CLB2PHY_RDCS0_3</td></tr>
<tr><td>TCELL26:IMUX.IMUX.28.DELAY</td><td>BITSLICE22.TX_T</td></tr>
<tr><td>TCELL26:IMUX.IMUX.29.DELAY</td><td>BITSLICE22.TX_CE_OFD</td></tr>
<tr><td>TCELL26:IMUX.IMUX.30.DELAY</td><td>BITSLICE22.RX_CE_IFD</td></tr>
<tr><td>TCELL26:IMUX.IMUX.31.DELAY</td><td>BITSLICE22.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL26:IMUX.IMUX.32.DELAY</td><td>BITSLICE22.TX_D1</td></tr>
<tr><td>TCELL26:IMUX.IMUX.33.DELAY</td><td>BITSLICE22.TX_D2</td></tr>
<tr><td>TCELL26:IMUX.IMUX.34.DELAY</td><td>BITSLICE22.TX_D3</td></tr>
<tr><td>TCELL26:IMUX.IMUX.35.DELAY</td><td>BITSLICE22.TX_D5</td></tr>
<tr><td>TCELL26:IMUX.IMUX.36.DELAY</td><td>BITSLICE22.TX_D7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.37.DELAY</td><td>BITSLICE22.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL26:IMUX.IMUX.38.DELAY</td><td>BITSLICE22.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL26:IMUX.IMUX.39.DELAY</td><td>BITSLICE22.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL26:IMUX.IMUX.40.DELAY</td><td>BITSLICE22.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL26:IMUX.IMUX.41.DELAY</td><td>BITSLICE22.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL26:IMUX.IMUX.43.DELAY</td><td>BITSLICE22.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL26:IMUX.IMUX.44.DELAY</td><td>BITSLICE22.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL26:IMUX.IMUX.45.DELAY</td><td>BITSLICE22.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL26:IMUX.IMUX.46.DELAY</td><td>BITSLICE22.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL26:IMUX.IMUX.47.DELAY</td><td>BITSLICE22.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL27:OUT.0.TMIN</td><td>PLL1.DRDY</td></tr>
<tr><td>TCELL27:OUT.1.TMIN</td><td>PLL1.LOCKED</td></tr>
<tr><td>TCELL27:OUT.2.TMIN</td><td>PLL1.TESTOUT36</td></tr>
<tr><td>TCELL27:OUT.3.TMIN</td><td>PLL1.SCANOUT</td></tr>
<tr><td>TCELL27:OUT.4.TMIN</td><td>BITSLICE22.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL27:OUT.5.TMIN</td><td>BITSLICE22.RX_Q0</td></tr>
<tr><td>TCELL27:OUT.6.TMIN</td><td>BITSLICE22.RX_Q1</td></tr>
<tr><td>TCELL27:OUT.7.TMIN</td><td>BITSLICE22.RX_Q2</td></tr>
<tr><td>TCELL27:OUT.8.TMIN</td><td>BITSLICE22.RX_Q3</td></tr>
<tr><td>TCELL27:OUT.9.TMIN</td><td>BITSLICE22.RX_Q4</td></tr>
<tr><td>TCELL27:OUT.10.TMIN</td><td>BITSLICE22.RX_Q5</td></tr>
<tr><td>TCELL27:OUT.11.TMIN</td><td>BITSLICE22.RX_Q6</td></tr>
<tr><td>TCELL27:OUT.12.TMIN</td><td>BITSLICE22.RX_Q7</td></tr>
<tr><td>TCELL27:OUT.13.TMIN</td><td>BITSLICE22.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL27:OUT.14.TMIN</td><td>BITSLICE22.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL27:OUT.15.TMIN</td><td>BITSLICE22.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL27:OUT.16.TMIN</td><td>BITSLICE22.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL27:OUT.17.TMIN</td><td>BITSLICE22.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL27:OUT.18.TMIN</td><td>BITSLICE22.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL27:OUT.19.TMIN</td><td>BITSLICE22.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL27:OUT.20.TMIN</td><td>BITSLICE22.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL27:OUT.21.TMIN</td><td>BITSLICE22.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL27:OUT.22.TMIN</td><td>BITSLICE25.TX_T_OUT</td></tr>
<tr><td>TCELL27:OUT.23.TMIN</td><td>BITSLICE22.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL27:OUT.24.TMIN</td><td>BITSLICE22.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL27:OUT.25.TMIN</td><td>BITSLICE22.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL27:OUT.26.TMIN</td><td>BITSLICE22.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL27:OUT.27.TMIN</td><td>BITSLICE22.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL27:OUT.28.TMIN</td><td>BITSLICE22.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL27:OUT.29.TMIN</td><td>BITSLICE22.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL27:OUT.30.TMIN</td><td>BITSLICE22.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL27:OUT.31.TMIN</td><td>BITSLICE22.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL27:IMUX.CTRL.0</td><td>PLL1.SCANCLK_B</td></tr>
<tr><td>TCELL27:IMUX.CTRL.2</td><td>BITSLICE_CONTROL3.RIU_CLK, XIPHY_FEEDTHROUGH1.CLB2PHY_CTRL_CLK_UPP</td></tr>
<tr><td>TCELL27:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B9</td></tr>
<tr><td>TCELL27:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B9</td></tr>
<tr><td>TCELL27:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B9</td></tr>
<tr><td>TCELL27:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B9</td></tr>
<tr><td>TCELL27:IMUX.BYP.0</td><td>PLL1.DI0</td></tr>
<tr><td>TCELL27:IMUX.BYP.1</td><td>PLL1.DI1</td></tr>
<tr><td>TCELL27:IMUX.BYP.2</td><td>PLL1.DI2</td></tr>
<tr><td>TCELL27:IMUX.BYP.3</td><td>PLL1.DI3</td></tr>
<tr><td>TCELL27:IMUX.BYP.6</td><td>BITSLICE_T3.CE_ODELAY</td></tr>
<tr><td>TCELL27:IMUX.BYP.7</td><td>BITSLICE_CONTROL3.EN_VTC</td></tr>
<tr><td>TCELL27:IMUX.BYP.8</td><td>BITSLICE_CONTROL3.CTRL_DLY_TEST_IN</td></tr>
<tr><td>TCELL27:IMUX.BYP.9</td><td>BITSLICE22.TX_LD</td></tr>
<tr><td>TCELL27:IMUX.BYP.10</td><td>BITSLICE22.TX_INC</td></tr>
<tr><td>TCELL27:IMUX.BYP.11</td><td>BITSLICE22.TX_EN_VTC</td></tr>
<tr><td>TCELL27:IMUX.BYP.12</td><td>BITSLICE22.TX_CE_ODELAY</td></tr>
<tr><td>TCELL27:IMUX.BYP.13</td><td>BITSLICE22.RX_LD</td></tr>
<tr><td>TCELL27:IMUX.BYP.14</td><td>BITSLICE22.RX_INC</td></tr>
<tr><td>TCELL27:IMUX.BYP.15</td><td>BITSLICE22.RX_EN_VTC</td></tr>
<tr><td>TCELL27:IMUX.IMUX.0.DELAY</td><td>PLL1.RST</td></tr>
<tr><td>TCELL27:IMUX.IMUX.6.DELAY</td><td>BITSLICE23.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL27:IMUX.IMUX.7.DELAY</td><td>BITSLICE23.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL27:IMUX.IMUX.8.DELAY</td><td>BITSLICE23.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL27:IMUX.IMUX.9.DELAY</td><td>BITSLICE23.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL27:IMUX.IMUX.10.DELAY</td><td>BITSLICE23.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL27:IMUX.IMUX.11.DELAY</td><td>BITSLICE23.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL27:IMUX.IMUX.12.DELAY</td><td>BITSLICE24.TX_T</td></tr>
<tr><td>TCELL27:IMUX.IMUX.13.DELAY</td><td>BITSLICE24.RX_CE_IFD</td></tr>
<tr><td>TCELL27:IMUX.IMUX.14.DELAY</td><td>BITSLICE24.TX_D1</td></tr>
<tr><td>TCELL27:IMUX.IMUX.15.DELAY</td><td>BITSLICE24.TX_D3</td></tr>
<tr><td>TCELL27:IMUX.IMUX.16.DELAY</td><td>BITSLICE22.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL27:IMUX.IMUX.17.DELAY</td><td>BITSLICE22.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL27:IMUX.IMUX.18.DELAY</td><td>BITSLICE23.TX_T</td></tr>
<tr><td>TCELL27:IMUX.IMUX.19.DELAY</td><td>BITSLICE23.TX_CE_OFD</td></tr>
<tr><td>TCELL27:IMUX.IMUX.20.DELAY</td><td>BITSLICE23.RX_CE_IFD</td></tr>
<tr><td>TCELL27:IMUX.IMUX.21.DELAY</td><td>BITSLICE23.RX_DATAIN1</td></tr>
<tr><td>TCELL27:IMUX.IMUX.22.DELAY</td><td>BITSLICE23.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL27:IMUX.IMUX.23.DELAY</td><td>BITSLICE23.TX_D5</td></tr>
<tr><td>TCELL27:IMUX.IMUX.24.DELAY</td><td>BITSLICE23.TX_D4</td></tr>
<tr><td>TCELL27:IMUX.IMUX.25.DELAY</td><td>BITSLICE23.TX_D3</td></tr>
<tr><td>TCELL27:IMUX.IMUX.26.DELAY</td><td>BITSLICE23.TX_D2</td></tr>
<tr><td>TCELL27:IMUX.IMUX.27.DELAY</td><td>BITSLICE23.TX_D1</td></tr>
<tr><td>TCELL27:IMUX.IMUX.28.DELAY</td><td>BITSLICE23.TX_D0</td></tr>
<tr><td>TCELL27:IMUX.IMUX.29.DELAY</td><td>BITSLICE23.TX_D6</td></tr>
<tr><td>TCELL27:IMUX.IMUX.30.DELAY</td><td>BITSLICE23.TX_D7</td></tr>
<tr><td>TCELL27:IMUX.IMUX.31.DELAY</td><td>BITSLICE23.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL27:IMUX.IMUX.32.DELAY</td><td>BITSLICE23.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL27:IMUX.IMUX.33.DELAY</td><td>BITSLICE23.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL27:IMUX.IMUX.34.DELAY</td><td>BITSLICE23.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL27:IMUX.IMUX.35.DELAY</td><td>BITSLICE23.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL27:IMUX.IMUX.36.DELAY</td><td>BITSLICE23.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL27:IMUX.IMUX.37.DELAY</td><td>BITSLICE23.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL27:IMUX.IMUX.38.DELAY</td><td>BITSLICE23.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL27:IMUX.IMUX.39.DELAY</td><td>BITSLICE23.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL27:IMUX.IMUX.40.DELAY</td><td>BITSLICE23.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL27:IMUX.IMUX.41.DELAY</td><td>BITSLICE23.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL27:IMUX.IMUX.42.DELAY</td><td>BITSLICE23.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL27:IMUX.IMUX.43.DELAY</td><td>BITSLICE24.TX_CE_OFD</td></tr>
<tr><td>TCELL27:IMUX.IMUX.44.DELAY</td><td>BITSLICE24.RX_DATAIN1</td></tr>
<tr><td>TCELL27:IMUX.IMUX.45.DELAY</td><td>BITSLICE24.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL27:IMUX.IMUX.46.DELAY</td><td>BITSLICE24.TX_D0</td></tr>
<tr><td>TCELL27:IMUX.IMUX.47.DELAY</td><td>BITSLICE24.TX_D2</td></tr>
<tr><td>TCELL28:OUT.4.TMIN</td><td>BITSLICE23.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL28:OUT.5.TMIN</td><td>BITSLICE23.RX_Q0</td></tr>
<tr><td>TCELL28:OUT.6.TMIN</td><td>BITSLICE23.RX_Q1</td></tr>
<tr><td>TCELL28:OUT.7.TMIN</td><td>BITSLICE23.RX_Q2</td></tr>
<tr><td>TCELL28:OUT.8.TMIN</td><td>BITSLICE23.RX_Q3</td></tr>
<tr><td>TCELL28:OUT.9.TMIN</td><td>BITSLICE23.RX_Q4</td></tr>
<tr><td>TCELL28:OUT.10.TMIN</td><td>BITSLICE23.RX_Q5</td></tr>
<tr><td>TCELL28:OUT.11.TMIN</td><td>BITSLICE23.RX_Q6</td></tr>
<tr><td>TCELL28:OUT.12.TMIN</td><td>BITSLICE23.RX_Q7</td></tr>
<tr><td>TCELL28:OUT.13.TMIN</td><td>BITSLICE23.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL28:OUT.14.TMIN</td><td>BITSLICE23.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL28:OUT.15.TMIN</td><td>BITSLICE23.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL28:OUT.16.TMIN</td><td>BITSLICE23.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL28:OUT.17.TMIN</td><td>BITSLICE23.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL28:OUT.18.TMIN</td><td>BITSLICE23.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL28:OUT.19.TMIN</td><td>BITSLICE23.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL28:OUT.20.TMIN</td><td>BITSLICE23.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL28:OUT.21.TMIN</td><td>BITSLICE23.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL28:OUT.23.TMIN</td><td>BITSLICE23.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL28:OUT.24.TMIN</td><td>BITSLICE23.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL28:OUT.25.TMIN</td><td>BITSLICE23.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL28:OUT.26.TMIN</td><td>BITSLICE23.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL28:OUT.27.TMIN</td><td>BITSLICE23.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL28:OUT.28.TMIN</td><td>BITSLICE23.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL28:OUT.29.TMIN</td><td>BITSLICE23.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL28:OUT.30.TMIN</td><td>BITSLICE23.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL28:OUT.31.TMIN</td><td>BITSLICE23.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL28:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK9</td></tr>
<tr><td>TCELL28:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B10</td></tr>
<tr><td>TCELL28:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B10</td></tr>
<tr><td>TCELL28:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B10</td></tr>
<tr><td>TCELL28:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B10</td></tr>
<tr><td>TCELL28:IMUX.BYP.6</td><td>BITSLICE22.RX_CE_IDELAY</td></tr>
<tr><td>TCELL28:IMUX.BYP.7</td><td>BITSLICE22.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL28:IMUX.BYP.8</td><td>BITSLICE23.TX_LD</td></tr>
<tr><td>TCELL28:IMUX.BYP.9</td><td>BITSLICE23.TX_INC</td></tr>
<tr><td>TCELL28:IMUX.BYP.10</td><td>BITSLICE23.TX_EN_VTC</td></tr>
<tr><td>TCELL28:IMUX.BYP.11</td><td>BITSLICE23.TX_CE_ODELAY</td></tr>
<tr><td>TCELL28:IMUX.BYP.12</td><td>BITSLICE23.RX_LD</td></tr>
<tr><td>TCELL28:IMUX.BYP.13</td><td>BITSLICE23.RX_INC</td></tr>
<tr><td>TCELL28:IMUX.BYP.14</td><td>BITSLICE23.RX_EN_VTC</td></tr>
<tr><td>TCELL28:IMUX.BYP.15</td><td>BITSLICE23.RX_CE_IDELAY</td></tr>
<tr><td>TCELL28:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV0.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.6.DELAY</td><td>BITSLICE24.TX_D5</td></tr>
<tr><td>TCELL28:IMUX.IMUX.7.DELAY</td><td>BITSLICE24.TX_D6</td></tr>
<tr><td>TCELL28:IMUX.IMUX.8.DELAY</td><td>BITSLICE24.TX_D7</td></tr>
<tr><td>TCELL28:IMUX.IMUX.9.DELAY</td><td>BITSLICE24.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL28:IMUX.IMUX.10.DELAY</td><td>BITSLICE24.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL28:IMUX.IMUX.11.DELAY</td><td>BITSLICE24.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL28:IMUX.IMUX.12.DELAY</td><td>BITSLICE24.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL28:IMUX.IMUX.13.DELAY</td><td>BITSLICE24.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL28:IMUX.IMUX.14.DELAY</td><td>BITSLICE24.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL28:IMUX.IMUX.15.DELAY</td><td>BITSLICE24.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL28:IMUX.IMUX.16.DELAY</td><td>BITSLICE24.TX_D4</td></tr>
<tr><td>TCELL28:IMUX.IMUX.17.DELAY</td><td>BUFCE_ROW_CMT0.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.18.DELAY</td><td>BUFCE_ROW_CMT1.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.19.DELAY</td><td>BUFCE_ROW_CMT2.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.20.DELAY</td><td>BUFCE_ROW_CMT3.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.21.DELAY</td><td>BUFCE_ROW_CMT4.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.22.DELAY</td><td>BUFCE_ROW_CMT5.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.23.DELAY</td><td>BUFCE_ROW_CMT6.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.24.DELAY</td><td>BUFCE_ROW_CMT7.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.25.DELAY</td><td>BUFCE_ROW_CMT8.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.26.DELAY</td><td>BUFCE_ROW_CMT9.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.27.DELAY</td><td>BUFCE_ROW_CMT10.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.28.DELAY</td><td>BUFCE_ROW_CMT11.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.29.DELAY</td><td>BUFCE_ROW_CMT12.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.30.DELAY</td><td>BUFCE_ROW_CMT13.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.31.DELAY</td><td>BUFCE_ROW_CMT14.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.32.DELAY</td><td>BUFCE_ROW_CMT15.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.33.DELAY</td><td>BUFCE_ROW_CMT16.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.34.DELAY</td><td>BUFCE_ROW_CMT17.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.35.DELAY</td><td>BUFCE_ROW_CMT18.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.36.DELAY</td><td>BUFCE_ROW_CMT19.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.37.DELAY</td><td>BUFCE_ROW_CMT20.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.38.DELAY</td><td>BUFCE_ROW_CMT21.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.39.DELAY</td><td>BUFCE_ROW_CMT22.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.40.DELAY</td><td>BUFCE_ROW_CMT23.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.41.DELAY</td><td>BUFGCE_DIV0.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.42.DELAY</td><td>BUFGCE_DIV1.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.43.DELAY</td><td>BUFGCE_DIV2.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.44.DELAY</td><td>BUFGCE_DIV3.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.45.DELAY</td><td>BUFGCTRL0.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.46.DELAY</td><td>BUFGCTRL1.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.47.DELAY</td><td>BUFGCTRL2.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:OUT.4.TMIN</td><td>BITSLICE24.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL29:OUT.5.TMIN</td><td>BITSLICE24.RX_Q0</td></tr>
<tr><td>TCELL29:OUT.6.TMIN</td><td>BITSLICE24.RX_Q1</td></tr>
<tr><td>TCELL29:OUT.7.TMIN</td><td>BITSLICE24.RX_Q2</td></tr>
<tr><td>TCELL29:OUT.8.TMIN</td><td>BITSLICE24.RX_Q3</td></tr>
<tr><td>TCELL29:OUT.9.TMIN</td><td>BITSLICE24.RX_Q4</td></tr>
<tr><td>TCELL29:OUT.10.TMIN</td><td>BITSLICE24.RX_Q5</td></tr>
<tr><td>TCELL29:OUT.11.TMIN</td><td>BITSLICE24.RX_Q6</td></tr>
<tr><td>TCELL29:OUT.12.TMIN</td><td>BITSLICE24.RX_Q7</td></tr>
<tr><td>TCELL29:OUT.13.TMIN</td><td>BITSLICE24.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL29:OUT.14.TMIN</td><td>BITSLICE24.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL29:OUT.15.TMIN</td><td>BITSLICE24.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL29:OUT.16.TMIN</td><td>BITSLICE24.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL29:OUT.17.TMIN</td><td>BITSLICE24.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL29:OUT.18.TMIN</td><td>BITSLICE24.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL29:OUT.19.TMIN</td><td>BITSLICE24.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL29:OUT.20.TMIN</td><td>BITSLICE24.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL29:OUT.21.TMIN</td><td>BITSLICE24.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL29:OUT.23.TMIN</td><td>BITSLICE24.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL29:OUT.24.TMIN</td><td>BITSLICE24.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL29:OUT.25.TMIN</td><td>BITSLICE24.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL29:OUT.26.TMIN</td><td>BITSLICE24.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL29:OUT.27.TMIN</td><td>BITSLICE24.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL29:OUT.28.TMIN</td><td>BITSLICE24.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL29:OUT.29.TMIN</td><td>BITSLICE24.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL29:OUT.30.TMIN</td><td>BITSLICE24.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL29:OUT.31.TMIN</td><td>BITSLICE24.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL29:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK10</td></tr>
<tr><td>TCELL29:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH1.TXBIT_RST_B11</td></tr>
<tr><td>TCELL29:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH1.RXBIT_RST_B11</td></tr>
<tr><td>TCELL29:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH1.ODELAY_RST_B11</td></tr>
<tr><td>TCELL29:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH1.IDELAY_RST_B11</td></tr>
<tr><td>TCELL29:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH1.CLB2PHY_FIFO_CLK11</td></tr>
<tr><td>TCELL29:IMUX.BYP.6</td><td>BITSLICE23.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL29:IMUX.BYP.7</td><td>BITSLICE24.TX_LD</td></tr>
<tr><td>TCELL29:IMUX.BYP.8</td><td>BITSLICE24.TX_INC</td></tr>
<tr><td>TCELL29:IMUX.BYP.9</td><td>BITSLICE24.TX_EN_VTC</td></tr>
<tr><td>TCELL29:IMUX.BYP.10</td><td>BITSLICE24.TX_CE_ODELAY</td></tr>
<tr><td>TCELL29:IMUX.BYP.11</td><td>BITSLICE24.RX_LD</td></tr>
<tr><td>TCELL29:IMUX.BYP.12</td><td>BITSLICE24.RX_INC</td></tr>
<tr><td>TCELL29:IMUX.BYP.13</td><td>BITSLICE24.RX_EN_VTC</td></tr>
<tr><td>TCELL29:IMUX.BYP.14</td><td>BITSLICE24.RX_CE_IDELAY</td></tr>
<tr><td>TCELL29:IMUX.BYP.15</td><td>BITSLICE24.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL29:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV1.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.6.DELAY</td><td>BITSLICE24.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL29:IMUX.IMUX.7.DELAY</td><td>BITSLICE24.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL29:IMUX.IMUX.8.DELAY</td><td>BITSLICE24.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL29:IMUX.IMUX.9.DELAY</td><td>BITSLICE24.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL29:IMUX.IMUX.10.DELAY</td><td>BITSLICE24.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL29:IMUX.IMUX.11.DELAY</td><td>BITSLICE24.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL29:IMUX.IMUX.12.DELAY</td><td>BITSLICE24.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL29:IMUX.IMUX.13.DELAY</td><td>BITSLICE24.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL29:IMUX.IMUX.14.DELAY</td><td>BITSLICE24.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL29:IMUX.IMUX.15.DELAY</td><td>BITSLICE24.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL29:IMUX.IMUX.16.DELAY</td><td>BITSLICE24.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL29:IMUX.IMUX.17.DELAY</td><td>BUFGCTRL3.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.18.DELAY</td><td>BUFGCTRL4.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.19.DELAY</td><td>BUFGCTRL5.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.20.DELAY</td><td>BUFGCTRL6.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.21.DELAY</td><td>BUFGCTRL7.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.22.DELAY</td><td>BUFGCTRL0.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.23.DELAY</td><td>BUFGCTRL1.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.24.DELAY</td><td>BUFGCTRL2.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.25.DELAY</td><td>BUFGCTRL3.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.26.DELAY</td><td>BUFGCTRL4.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.27.DELAY</td><td>BUFGCTRL5.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.28.DELAY</td><td>BUFGCTRL6.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.29.DELAY</td><td>BUFGCTRL7.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.30.DELAY</td><td>BUFGCTRL0.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.31.DELAY</td><td>BUFGCTRL1.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.32.DELAY</td><td>BUFGCTRL2.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.33.DELAY</td><td>BUFGCTRL3.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.34.DELAY</td><td>BUFGCTRL4.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.35.DELAY</td><td>BUFGCTRL5.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.36.DELAY</td><td>BUFGCTRL6.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.37.DELAY</td><td>BUFGCTRL7.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.38.DELAY</td><td>BUFGCTRL0.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.39.DELAY</td><td>BUFGCTRL1.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.40.DELAY</td><td>BUFGCTRL2.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.41.DELAY</td><td>BUFGCTRL3.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.42.DELAY</td><td>BUFGCTRL4.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.43.DELAY</td><td>BUFGCTRL5.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.44.DELAY</td><td>BUFGCTRL6.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.45.DELAY</td><td>BUFGCTRL7.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.46.DELAY</td><td>BUFGCTRL0.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.47.DELAY</td><td>BUFGCTRL1.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:OUT.4.TMIN</td><td>BITSLICE26.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL30:OUT.5.TMIN</td><td>BITSLICE26.RX_Q0</td></tr>
<tr><td>TCELL30:OUT.6.TMIN</td><td>BITSLICE26.RX_Q1</td></tr>
<tr><td>TCELL30:OUT.7.TMIN</td><td>BITSLICE26.RX_Q2</td></tr>
<tr><td>TCELL30:OUT.8.TMIN</td><td>BITSLICE26.RX_Q3</td></tr>
<tr><td>TCELL30:OUT.9.TMIN</td><td>BITSLICE26.RX_Q4</td></tr>
<tr><td>TCELL30:OUT.10.TMIN</td><td>BITSLICE26.RX_Q5</td></tr>
<tr><td>TCELL30:OUT.11.TMIN</td><td>BITSLICE26.RX_Q6</td></tr>
<tr><td>TCELL30:OUT.12.TMIN</td><td>BITSLICE26.RX_Q7</td></tr>
<tr><td>TCELL30:OUT.13.TMIN</td><td>BITSLICE26.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL30:OUT.14.TMIN</td><td>BITSLICE26.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL30:OUT.15.TMIN</td><td>BITSLICE26.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL30:OUT.16.TMIN</td><td>BITSLICE26.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL30:OUT.17.TMIN</td><td>BITSLICE26.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL30:OUT.18.TMIN</td><td>BITSLICE26.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL30:OUT.19.TMIN</td><td>BITSLICE26.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL30:OUT.20.TMIN</td><td>BITSLICE26.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL30:OUT.21.TMIN</td><td>BITSLICE26.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL30:OUT.22.TMIN</td><td>BITSLICE26.TX_T_OUT</td></tr>
<tr><td>TCELL30:OUT.23.TMIN</td><td>BITSLICE26.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL30:OUT.24.TMIN</td><td>BITSLICE26.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL30:OUT.25.TMIN</td><td>BITSLICE26.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL30:OUT.26.TMIN</td><td>BITSLICE26.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL30:OUT.27.TMIN</td><td>BITSLICE26.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL30:OUT.28.TMIN</td><td>BITSLICE26.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL30:OUT.29.TMIN</td><td>BITSLICE26.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL30:OUT.30.TMIN</td><td>BITSLICE26.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL30:OUT.31.TMIN</td><td>BITSLICE26.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL30:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH2.TXBIT_TRI_RST_B0</td></tr>
<tr><td>TCELL30:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B0</td></tr>
<tr><td>TCELL30:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B0</td></tr>
<tr><td>TCELL30:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B0</td></tr>
<tr><td>TCELL30:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B0</td></tr>
<tr><td>TCELL30:IMUX.BYP.6</td><td>BITSLICE_T4.EN_VTC</td></tr>
<tr><td>TCELL30:IMUX.BYP.7</td><td>BITSLICE26.TX_LD</td></tr>
<tr><td>TCELL30:IMUX.BYP.8</td><td>BITSLICE26.TX_INC</td></tr>
<tr><td>TCELL30:IMUX.BYP.9</td><td>BITSLICE26.TX_EN_VTC</td></tr>
<tr><td>TCELL30:IMUX.BYP.10</td><td>BITSLICE26.TX_CE_ODELAY</td></tr>
<tr><td>TCELL30:IMUX.BYP.11</td><td>BITSLICE26.RX_LD</td></tr>
<tr><td>TCELL30:IMUX.BYP.12</td><td>BITSLICE26.RX_INC</td></tr>
<tr><td>TCELL30:IMUX.BYP.13</td><td>BITSLICE26.RX_EN_VTC</td></tr>
<tr><td>TCELL30:IMUX.BYP.14</td><td>BITSLICE26.RX_CE_IDELAY</td></tr>
<tr><td>TCELL30:IMUX.BYP.15</td><td>BITSLICE26.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL30:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV2.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.6.DELAY</td><td>BITSLICE26.TX_CE_OFD</td></tr>
<tr><td>TCELL30:IMUX.IMUX.7.DELAY</td><td>BITSLICE26.RX_CE_IFD</td></tr>
<tr><td>TCELL30:IMUX.IMUX.8.DELAY</td><td>BITSLICE26.RX_DATAIN1</td></tr>
<tr><td>TCELL30:IMUX.IMUX.9.DELAY</td><td>BITSLICE26.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL30:IMUX.IMUX.10.DELAY</td><td>BITSLICE26.TX_D7</td></tr>
<tr><td>TCELL30:IMUX.IMUX.11.DELAY</td><td>BITSLICE26.TX_D6</td></tr>
<tr><td>TCELL30:IMUX.IMUX.12.DELAY</td><td>BITSLICE26.TX_D5</td></tr>
<tr><td>TCELL30:IMUX.IMUX.13.DELAY</td><td>BITSLICE26.TX_D4</td></tr>
<tr><td>TCELL30:IMUX.IMUX.14.DELAY</td><td>BITSLICE26.TX_D3</td></tr>
<tr><td>TCELL30:IMUX.IMUX.15.DELAY</td><td>BITSLICE26.TX_D2</td></tr>
<tr><td>TCELL30:IMUX.IMUX.16.DELAY</td><td>BITSLICE26.TX_T</td></tr>
<tr><td>TCELL30:IMUX.IMUX.17.DELAY</td><td>BUFGCTRL2.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.18.DELAY</td><td>BUFGCTRL3.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.19.DELAY</td><td>BUFGCTRL4.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.20.DELAY</td><td>BUFGCTRL5.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.21.DELAY</td><td>BUFGCTRL6.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.22.DELAY</td><td>BUFGCTRL7.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.23.DELAY</td><td>BUFGCTRL0.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.24.DELAY</td><td>BUFGCTRL1.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.25.DELAY</td><td>BUFGCTRL2.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.26.DELAY</td><td>BUFGCTRL3.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.27.DELAY</td><td>BUFGCTRL4.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.28.DELAY</td><td>BUFGCTRL5.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.29.DELAY</td><td>BUFGCTRL6.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.30.DELAY</td><td>BUFGCTRL7.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.31.DELAY</td><td>BUFGCE0.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.32.DELAY</td><td>BUFGCE1.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.33.DELAY</td><td>BUFGCE2.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.34.DELAY</td><td>BUFGCE3.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.35.DELAY</td><td>BUFGCE4.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.36.DELAY</td><td>BUFGCE5.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.37.DELAY</td><td>BUFGCE6.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.38.DELAY</td><td>BUFGCE7.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.39.DELAY</td><td>BUFGCE8.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.40.DELAY</td><td>BUFGCE9.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.41.DELAY</td><td>BUFGCE10.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.42.DELAY</td><td>BUFGCE11.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.43.DELAY</td><td>BUFGCE12.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.44.DELAY</td><td>BUFGCE13.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.45.DELAY</td><td>BUFGCE14.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.46.DELAY</td><td>BUFGCE15.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.47.DELAY</td><td>BUFGCE16.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:RCLK.IMUX.0</td><td>BUFCE_ROW_CMT0.OPT_DELAY_TEST0, BUFCE_ROW_CMT1.OPT_DELAY_TEST0, BUFCE_ROW_CMT2.OPT_DELAY_TEST0, BUFCE_ROW_CMT6.OPT_DELAY_TEST0, BUFCE_ROW_CMT7.OPT_DELAY_TEST0, BUFCE_ROW_CMT8.OPT_DELAY_TEST0, BUFCE_ROW_CMT12.OPT_DELAY_TEST0, BUFCE_ROW_CMT13.OPT_DELAY_TEST0, BUFCE_ROW_CMT14.OPT_DELAY_TEST0, BUFCE_ROW_CMT18.OPT_DELAY_TEST0, BUFCE_ROW_CMT19.OPT_DELAY_TEST0, BUFCE_ROW_CMT20.OPT_DELAY_TEST0</td></tr>
<tr><td>TCELL30:RCLK.IMUX.1</td><td>BUFCE_ROW_CMT0.OPT_DELAY_TEST1, BUFCE_ROW_CMT1.OPT_DELAY_TEST1, BUFCE_ROW_CMT2.OPT_DELAY_TEST1, BUFCE_ROW_CMT6.OPT_DELAY_TEST1, BUFCE_ROW_CMT7.OPT_DELAY_TEST1, BUFCE_ROW_CMT8.OPT_DELAY_TEST1, BUFCE_ROW_CMT12.OPT_DELAY_TEST1, BUFCE_ROW_CMT13.OPT_DELAY_TEST1, BUFCE_ROW_CMT14.OPT_DELAY_TEST1, BUFCE_ROW_CMT18.OPT_DELAY_TEST1, BUFCE_ROW_CMT19.OPT_DELAY_TEST1, BUFCE_ROW_CMT20.OPT_DELAY_TEST1</td></tr>
<tr><td>TCELL30:RCLK.IMUX.2</td><td>BUFCE_ROW_CMT0.OPT_DELAY_TEST2, BUFCE_ROW_CMT1.OPT_DELAY_TEST2, BUFCE_ROW_CMT2.OPT_DELAY_TEST2, BUFCE_ROW_CMT6.OPT_DELAY_TEST2, BUFCE_ROW_CMT7.OPT_DELAY_TEST2, BUFCE_ROW_CMT8.OPT_DELAY_TEST2, BUFCE_ROW_CMT12.OPT_DELAY_TEST2, BUFCE_ROW_CMT13.OPT_DELAY_TEST2, BUFCE_ROW_CMT14.OPT_DELAY_TEST2, BUFCE_ROW_CMT18.OPT_DELAY_TEST2, BUFCE_ROW_CMT19.OPT_DELAY_TEST2, BUFCE_ROW_CMT20.OPT_DELAY_TEST2</td></tr>
<tr><td>TCELL30:RCLK.IMUX.6</td><td>BUFCE_ROW_CMT3.OPT_DELAY_TEST0, BUFCE_ROW_CMT4.OPT_DELAY_TEST0, BUFCE_ROW_CMT5.OPT_DELAY_TEST0, BUFCE_ROW_CMT9.OPT_DELAY_TEST0, BUFCE_ROW_CMT10.OPT_DELAY_TEST0, BUFCE_ROW_CMT11.OPT_DELAY_TEST0, BUFCE_ROW_CMT15.OPT_DELAY_TEST0, BUFCE_ROW_CMT16.OPT_DELAY_TEST0, BUFCE_ROW_CMT17.OPT_DELAY_TEST0, BUFCE_ROW_CMT21.OPT_DELAY_TEST0, BUFCE_ROW_CMT22.OPT_DELAY_TEST0, BUFCE_ROW_CMT23.OPT_DELAY_TEST0</td></tr>
<tr><td>TCELL30:RCLK.IMUX.7</td><td>BUFCE_ROW_CMT3.OPT_DELAY_TEST1, BUFCE_ROW_CMT4.OPT_DELAY_TEST1, BUFCE_ROW_CMT5.OPT_DELAY_TEST1, BUFCE_ROW_CMT9.OPT_DELAY_TEST1, BUFCE_ROW_CMT10.OPT_DELAY_TEST1, BUFCE_ROW_CMT11.OPT_DELAY_TEST1, BUFCE_ROW_CMT15.OPT_DELAY_TEST1, BUFCE_ROW_CMT16.OPT_DELAY_TEST1, BUFCE_ROW_CMT17.OPT_DELAY_TEST1, BUFCE_ROW_CMT21.OPT_DELAY_TEST1, BUFCE_ROW_CMT22.OPT_DELAY_TEST1, BUFCE_ROW_CMT23.OPT_DELAY_TEST1</td></tr>
<tr><td>TCELL30:RCLK.IMUX.8</td><td>BUFCE_ROW_CMT3.OPT_DELAY_TEST2, BUFCE_ROW_CMT4.OPT_DELAY_TEST2, BUFCE_ROW_CMT5.OPT_DELAY_TEST2, BUFCE_ROW_CMT9.OPT_DELAY_TEST2, BUFCE_ROW_CMT10.OPT_DELAY_TEST2, BUFCE_ROW_CMT11.OPT_DELAY_TEST2, BUFCE_ROW_CMT15.OPT_DELAY_TEST2, BUFCE_ROW_CMT16.OPT_DELAY_TEST2, BUFCE_ROW_CMT17.OPT_DELAY_TEST2, BUFCE_ROW_CMT21.OPT_DELAY_TEST2, BUFCE_ROW_CMT22.OPT_DELAY_TEST2, BUFCE_ROW_CMT23.OPT_DELAY_TEST2</td></tr>
<tr><td>TCELL31:OUT.4.TMIN</td><td>BITSLICE27.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL31:OUT.5.TMIN</td><td>BITSLICE27.RX_Q0</td></tr>
<tr><td>TCELL31:OUT.6.TMIN</td><td>BITSLICE27.RX_Q1</td></tr>
<tr><td>TCELL31:OUT.7.TMIN</td><td>BITSLICE27.RX_Q2</td></tr>
<tr><td>TCELL31:OUT.8.TMIN</td><td>BITSLICE27.RX_Q3</td></tr>
<tr><td>TCELL31:OUT.9.TMIN</td><td>BITSLICE27.RX_Q4</td></tr>
<tr><td>TCELL31:OUT.10.TMIN</td><td>BITSLICE27.RX_Q5</td></tr>
<tr><td>TCELL31:OUT.11.TMIN</td><td>BITSLICE27.RX_Q6</td></tr>
<tr><td>TCELL31:OUT.12.TMIN</td><td>BITSLICE27.RX_Q7</td></tr>
<tr><td>TCELL31:OUT.13.TMIN</td><td>BITSLICE27.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL31:OUT.14.TMIN</td><td>BITSLICE27.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL31:OUT.15.TMIN</td><td>BITSLICE27.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL31:OUT.16.TMIN</td><td>BITSLICE27.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL31:OUT.17.TMIN</td><td>BITSLICE27.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL31:OUT.18.TMIN</td><td>BITSLICE27.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL31:OUT.19.TMIN</td><td>BITSLICE27.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL31:OUT.20.TMIN</td><td>BITSLICE27.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL31:OUT.21.TMIN</td><td>BITSLICE27.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL31:OUT.22.TMIN</td><td>BITSLICE27.TX_T_OUT</td></tr>
<tr><td>TCELL31:OUT.23.TMIN</td><td>BITSLICE27.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL31:OUT.24.TMIN</td><td>BITSLICE27.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL31:OUT.25.TMIN</td><td>BITSLICE27.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL31:OUT.26.TMIN</td><td>BITSLICE27.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL31:OUT.27.TMIN</td><td>BITSLICE27.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL31:OUT.28.TMIN</td><td>BITSLICE27.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL31:OUT.29.TMIN</td><td>BITSLICE27.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL31:OUT.30.TMIN</td><td>BITSLICE27.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL31:OUT.31.TMIN</td><td>BITSLICE27.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL31:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK0</td></tr>
<tr><td>TCELL31:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.TXBIT_TRI_RST_B1</td></tr>
<tr><td>TCELL31:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B1</td></tr>
<tr><td>TCELL31:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B1</td></tr>
<tr><td>TCELL31:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B1</td></tr>
<tr><td>TCELL31:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B1</td></tr>
<tr><td>TCELL31:IMUX.BYP.6</td><td>BITSLICE_T5.EN_VTC</td></tr>
<tr><td>TCELL31:IMUX.BYP.7</td><td>BITSLICE27.TX_LD</td></tr>
<tr><td>TCELL31:IMUX.BYP.8</td><td>BITSLICE27.TX_INC</td></tr>
<tr><td>TCELL31:IMUX.BYP.9</td><td>BITSLICE27.TX_EN_VTC</td></tr>
<tr><td>TCELL31:IMUX.BYP.10</td><td>BITSLICE27.TX_CE_ODELAY</td></tr>
<tr><td>TCELL31:IMUX.BYP.11</td><td>BITSLICE27.RX_LD</td></tr>
<tr><td>TCELL31:IMUX.BYP.12</td><td>BITSLICE27.RX_INC</td></tr>
<tr><td>TCELL31:IMUX.BYP.13</td><td>BITSLICE27.RX_EN_VTC</td></tr>
<tr><td>TCELL31:IMUX.BYP.14</td><td>BITSLICE27.RX_CE_IDELAY</td></tr>
<tr><td>TCELL31:IMUX.BYP.15</td><td>BITSLICE27.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV3.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.6.DELAY</td><td>BITSLICE26.TX_D1</td></tr>
<tr><td>TCELL31:IMUX.IMUX.7.DELAY</td><td>BITSLICE26.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL31:IMUX.IMUX.8.DELAY</td><td>BITSLICE26.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL31:IMUX.IMUX.9.DELAY</td><td>BITSLICE26.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL31:IMUX.IMUX.10.DELAY</td><td>BITSLICE26.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL31:IMUX.IMUX.11.DELAY</td><td>BITSLICE26.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL31:IMUX.IMUX.12.DELAY</td><td>BITSLICE26.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL31:IMUX.IMUX.13.DELAY</td><td>BITSLICE26.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL31:IMUX.IMUX.14.DELAY</td><td>BITSLICE26.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL31:IMUX.IMUX.15.DELAY</td><td>BITSLICE26.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL31:IMUX.IMUX.16.DELAY</td><td>BITSLICE26.TX_D0</td></tr>
<tr><td>TCELL31:IMUX.IMUX.17.DELAY</td><td>BUFGCE17.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.18.DELAY</td><td>BUFGCE18.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.19.DELAY</td><td>BUFGCE19.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.20.DELAY</td><td>BUFGCE20.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.21.DELAY</td><td>BUFGCE21.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.22.DELAY</td><td>BUFGCE22.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.23.DELAY</td><td>BUFGCE23.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.24.DELAY</td><td>BUFGCE0.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.25.DELAY</td><td>BUFGCE1.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.26.DELAY</td><td>BUFGCE2.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.27.DELAY</td><td>BUFGCE3.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.28.DELAY</td><td>BUFGCE4.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.29.DELAY</td><td>BUFGCE5.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.30.DELAY</td><td>BUFGCE6.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.31.DELAY</td><td>BUFGCE7.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.32.DELAY</td><td>BUFGCE8.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.33.DELAY</td><td>BUFGCE9.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.34.DELAY</td><td>BUFGCE10.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.35.DELAY</td><td>BUFGCE11.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.36.DELAY</td><td>BUFGCE12.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.37.DELAY</td><td>BUFGCE13.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.38.DELAY</td><td>BUFGCE14.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.39.DELAY</td><td>BUFGCE15.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.40.DELAY</td><td>BUFGCE16.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.41.DELAY</td><td>BUFGCE17.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.42.DELAY</td><td>BUFGCE18.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.43.DELAY</td><td>BUFGCE19.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.44.DELAY</td><td>BUFGCE20.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.45.DELAY</td><td>BUFGCE21.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.46.DELAY</td><td>BUFGCE22.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.47.DELAY</td><td>BUFGCE23.CLK_IN_CKINT</td></tr>
<tr><td>TCELL32:OUT.4.TMIN</td><td>BITSLICE28.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL32:OUT.5.TMIN</td><td>BITSLICE28.RX_Q0</td></tr>
<tr><td>TCELL32:OUT.6.TMIN</td><td>BITSLICE28.RX_Q1</td></tr>
<tr><td>TCELL32:OUT.7.TMIN</td><td>BITSLICE28.RX_Q2</td></tr>
<tr><td>TCELL32:OUT.8.TMIN</td><td>BITSLICE28.RX_Q3</td></tr>
<tr><td>TCELL32:OUT.9.TMIN</td><td>BITSLICE28.RX_Q4</td></tr>
<tr><td>TCELL32:OUT.10.TMIN</td><td>BITSLICE28.RX_Q5</td></tr>
<tr><td>TCELL32:OUT.11.TMIN</td><td>BITSLICE28.RX_Q6</td></tr>
<tr><td>TCELL32:OUT.12.TMIN</td><td>BITSLICE28.RX_Q7</td></tr>
<tr><td>TCELL32:OUT.13.TMIN</td><td>BITSLICE28.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL32:OUT.14.TMIN</td><td>BITSLICE28.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL32:OUT.15.TMIN</td><td>BITSLICE28.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL32:OUT.16.TMIN</td><td>BITSLICE28.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL32:OUT.17.TMIN</td><td>BITSLICE28.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL32:OUT.18.TMIN</td><td>BITSLICE28.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL32:OUT.19.TMIN</td><td>BITSLICE28.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL32:OUT.20.TMIN</td><td>BITSLICE28.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL32:OUT.21.TMIN</td><td>BITSLICE28.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL32:OUT.22.TMIN</td><td>BITSLICE28.TX_T_OUT</td></tr>
<tr><td>TCELL32:OUT.23.TMIN</td><td>BITSLICE28.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL32:OUT.24.TMIN</td><td>BITSLICE28.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL32:OUT.25.TMIN</td><td>BITSLICE28.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL32:OUT.26.TMIN</td><td>BITSLICE28.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL32:OUT.27.TMIN</td><td>BITSLICE28.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL32:OUT.28.TMIN</td><td>BITSLICE28.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL32:OUT.29.TMIN</td><td>BITSLICE28.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL32:OUT.30.TMIN</td><td>BITSLICE28.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL32:OUT.31.TMIN</td><td>BITSLICE28.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL32:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK1</td></tr>
<tr><td>TCELL32:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B2</td></tr>
<tr><td>TCELL32:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B2</td></tr>
<tr><td>TCELL32:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B2</td></tr>
<tr><td>TCELL32:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B2</td></tr>
<tr><td>TCELL32:IMUX.BYP.6</td><td>BITSLICE28.TX_LD</td></tr>
<tr><td>TCELL32:IMUX.BYP.7</td><td>BITSLICE28.TX_INC</td></tr>
<tr><td>TCELL32:IMUX.BYP.8</td><td>BITSLICE28.TX_EN_VTC</td></tr>
<tr><td>TCELL32:IMUX.BYP.9</td><td>BITSLICE28.TX_CE_ODELAY</td></tr>
<tr><td>TCELL32:IMUX.BYP.10</td><td>BITSLICE28.RX_LD</td></tr>
<tr><td>TCELL32:IMUX.BYP.11</td><td>BITSLICE28.RX_INC</td></tr>
<tr><td>TCELL32:IMUX.BYP.12</td><td>BITSLICE28.RX_EN_VTC</td></tr>
<tr><td>TCELL32:IMUX.BYP.13</td><td>BITSLICE28.RX_CE_IDELAY</td></tr>
<tr><td>TCELL32:IMUX.BYP.14</td><td>BITSLICE28.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL32:IMUX.BYP.15</td><td>BITSLICE_T4.CE_OFD</td></tr>
<tr><td>TCELL32:IMUX.IMUX.6.DELAY</td><td>BITSLICE27.TX_D1</td></tr>
<tr><td>TCELL32:IMUX.IMUX.7.DELAY</td><td>BITSLICE27.TX_D3</td></tr>
<tr><td>TCELL32:IMUX.IMUX.8.DELAY</td><td>BITSLICE27.TX_D7</td></tr>
<tr><td>TCELL32:IMUX.IMUX.9.DELAY</td><td>BITSLICE27.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL32:IMUX.IMUX.10.DELAY</td><td>BITSLICE27.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL32:IMUX.IMUX.11.DELAY</td><td>BITSLICE27.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL32:IMUX.IMUX.12.DELAY</td><td>BITSLICE27.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL32:IMUX.IMUX.13.DELAY</td><td>BITSLICE27.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL32:IMUX.IMUX.14.DELAY</td><td>BITSLICE27.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL32:IMUX.IMUX.15.DELAY</td><td>BITSLICE28.TX_CE_OFD</td></tr>
<tr><td>TCELL32:IMUX.IMUX.16.DELAY</td><td>BITSLICE26.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.17.DELAY</td><td>BITSLICE26.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL32:IMUX.IMUX.18.DELAY</td><td>BITSLICE26.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL32:IMUX.IMUX.19.DELAY</td><td>BITSLICE26.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL32:IMUX.IMUX.20.DELAY</td><td>BITSLICE26.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL32:IMUX.IMUX.21.DELAY</td><td>BITSLICE26.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL32:IMUX.IMUX.22.DELAY</td><td>BITSLICE26.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL32:IMUX.IMUX.23.DELAY</td><td>BITSLICE26.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL32:IMUX.IMUX.24.DELAY</td><td>BITSLICE26.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL32:IMUX.IMUX.25.DELAY</td><td>BITSLICE27.TX_T</td></tr>
<tr><td>TCELL32:IMUX.IMUX.26.DELAY</td><td>BITSLICE27.TX_CE_OFD</td></tr>
<tr><td>TCELL32:IMUX.IMUX.27.DELAY</td><td>BITSLICE27.RX_CE_IFD</td></tr>
<tr><td>TCELL32:IMUX.IMUX.28.DELAY</td><td>BITSLICE27.RX_DATAIN1</td></tr>
<tr><td>TCELL32:IMUX.IMUX.29.DELAY</td><td>BITSLICE27.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL32:IMUX.IMUX.30.DELAY</td><td>BITSLICE27.TX_D0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.31.DELAY</td><td>BITSLICE27.TX_D2</td></tr>
<tr><td>TCELL32:IMUX.IMUX.32.DELAY</td><td>BITSLICE27.TX_D4</td></tr>
<tr><td>TCELL32:IMUX.IMUX.33.DELAY</td><td>BITSLICE27.TX_D5</td></tr>
<tr><td>TCELL32:IMUX.IMUX.34.DELAY</td><td>BITSLICE27.TX_D6</td></tr>
<tr><td>TCELL32:IMUX.IMUX.35.DELAY</td><td>BITSLICE27.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.36.DELAY</td><td>BITSLICE27.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL32:IMUX.IMUX.37.DELAY</td><td>BITSLICE27.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL32:IMUX.IMUX.38.DELAY</td><td>BITSLICE27.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL32:IMUX.IMUX.39.DELAY</td><td>BITSLICE27.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL32:IMUX.IMUX.40.DELAY</td><td>BITSLICE27.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL32:IMUX.IMUX.41.DELAY</td><td>BITSLICE27.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.42.DELAY</td><td>BITSLICE27.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL32:IMUX.IMUX.43.DELAY</td><td>BITSLICE27.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL32:IMUX.IMUX.44.DELAY</td><td>BITSLICE27.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL32:IMUX.IMUX.45.DELAY</td><td>BITSLICE27.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL32:IMUX.IMUX.46.DELAY</td><td>BITSLICE27.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL32:IMUX.IMUX.47.DELAY</td><td>BITSLICE28.TX_T</td></tr>
<tr><td>TCELL33:OUT.4.TMIN</td><td>BITSLICE_T4.CNTVALUEOUT0</td></tr>
<tr><td>TCELL33:OUT.5.TMIN</td><td>BITSLICE_T4.CNTVALUEOUT1</td></tr>
<tr><td>TCELL33:OUT.6.TMIN</td><td>BITSLICE_T4.CNTVALUEOUT2</td></tr>
<tr><td>TCELL33:OUT.7.TMIN</td><td>BITSLICE_T4.CNTVALUEOUT3</td></tr>
<tr><td>TCELL33:OUT.8.TMIN</td><td>BITSLICE_T4.CNTVALUEOUT4</td></tr>
<tr><td>TCELL33:OUT.9.TMIN</td><td>BITSLICE_T4.CNTVALUEOUT5</td></tr>
<tr><td>TCELL33:OUT.10.TMIN</td><td>BITSLICE_T4.CNTVALUEOUT6</td></tr>
<tr><td>TCELL33:OUT.11.TMIN</td><td>BITSLICE_T4.CNTVALUEOUT7</td></tr>
<tr><td>TCELL33:OUT.12.TMIN</td><td>BITSLICE_T4.CNTVALUEOUT8</td></tr>
<tr><td>TCELL33:OUT.13.TMIN</td><td>BITSLICE29.TX_T_OUT</td></tr>
<tr><td>TCELL33:OUT.14.TMIN</td><td>BITSLICE_CONTROL4.PHY2CLB_PHY_RDY</td></tr>
<tr><td>TCELL33:OUT.15.TMIN</td><td>BITSLICE_CONTROL4.MASTER_PD_OUT</td></tr>
<tr><td>TCELL33:OUT.16.TMIN</td><td>BITSLICE_CONTROL4.PHY2CLB_FIXDLY_RDY</td></tr>
<tr><td>TCELL33:OUT.17.TMIN</td><td>BITSLICE_CONTROL4.CTRL_DLY_TEST_OUT</td></tr>
<tr><td>TCELL33:OUT.18.TMIN</td><td>BITSLICE29.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL33:OUT.19.TMIN</td><td>BITSLICE29.RX_Q0</td></tr>
<tr><td>TCELL33:OUT.20.TMIN</td><td>BITSLICE29.RX_Q1</td></tr>
<tr><td>TCELL33:OUT.21.TMIN</td><td>BITSLICE29.RX_Q2</td></tr>
<tr><td>TCELL33:OUT.22.TMIN</td><td>BITSLICE29.RX_Q3</td></tr>
<tr><td>TCELL33:OUT.23.TMIN</td><td>BITSLICE29.RX_Q4</td></tr>
<tr><td>TCELL33:OUT.24.TMIN</td><td>BITSLICE29.RX_Q5</td></tr>
<tr><td>TCELL33:OUT.25.TMIN</td><td>BITSLICE29.RX_Q6</td></tr>
<tr><td>TCELL33:OUT.26.TMIN</td><td>BITSLICE29.RX_Q7</td></tr>
<tr><td>TCELL33:OUT.27.TMIN</td><td>BITSLICE29.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL33:OUT.28.TMIN</td><td>BITSLICE29.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL33:OUT.29.TMIN</td><td>BITSLICE29.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL33:OUT.30.TMIN</td><td>BITSLICE29.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL33:OUT.31.TMIN</td><td>BITSLICE29.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL33:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK2</td></tr>
<tr><td>TCELL33:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.TRISTATE_ODELAY_RST_B0</td></tr>
<tr><td>TCELL33:IMUX.CTRL.5</td><td>BITSLICE_CONTROL4.REFCLK</td></tr>
<tr><td>TCELL33:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH2.CTRL_RST_B_LOW</td></tr>
<tr><td>TCELL33:IMUX.CTRL.7</td><td>BITSLICE_CONTROL4.RIU_CLK, XIPHY_FEEDTHROUGH2.CLB2PHY_CTRL_CLK_LOW</td></tr>
<tr><td>TCELL33:IMUX.BYP.6</td><td>BITSLICE_T4.LD</td></tr>
<tr><td>TCELL33:IMUX.BYP.7</td><td>BITSLICE_T4.INC</td></tr>
<tr><td>TCELL33:IMUX.BYP.8</td><td>BITSLICE_T4.CE_ODELAY</td></tr>
<tr><td>TCELL33:IMUX.BYP.9</td><td>BITSLICE_CONTROL4.EN_VTC</td></tr>
<tr><td>TCELL33:IMUX.BYP.10</td><td>BITSLICE_CONTROL4.CTRL_DLY_TEST_IN</td></tr>
<tr><td>TCELL33:IMUX.BYP.12</td><td>BITSLICE29.TX_LD</td></tr>
<tr><td>TCELL33:IMUX.BYP.13</td><td>BITSLICE29.TX_INC</td></tr>
<tr><td>TCELL33:IMUX.BYP.14</td><td>BITSLICE29.TX_EN_VTC</td></tr>
<tr><td>TCELL33:IMUX.BYP.15</td><td>BITSLICE29.TX_CE_ODELAY</td></tr>
<tr><td>TCELL33:IMUX.IMUX.6.DELAY</td><td>BITSLICE28.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL33:IMUX.IMUX.7.DELAY</td><td>BITSLICE28.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL33:IMUX.IMUX.8.DELAY</td><td>BITSLICE28.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL33:IMUX.IMUX.9.DELAY</td><td>BITSLICE28.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL33:IMUX.IMUX.10.DELAY</td><td>BITSLICE28.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL33:IMUX.IMUX.11.DELAY</td><td>BITSLICE28.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL33:IMUX.IMUX.12.DELAY</td><td>BITSLICE_T4.CNTVALUEIN3</td></tr>
<tr><td>TCELL33:IMUX.IMUX.13.DELAY</td><td>BITSLICE_T4.CNTVALUEIN5</td></tr>
<tr><td>TCELL33:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_NIBBLE_SEL</td></tr>
<tr><td>TCELL33:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_WRCS1_1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.16.DELAY</td><td>BITSLICE28.RX_CE_IFD</td></tr>
<tr><td>TCELL33:IMUX.IMUX.17.DELAY</td><td>BITSLICE28.RX_DATAIN1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.18.DELAY</td><td>BITSLICE28.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL33:IMUX.IMUX.20.DELAY</td><td>BITSLICE28.TX_D0</td></tr>
<tr><td>TCELL33:IMUX.IMUX.21.DELAY</td><td>BITSLICE28.TX_D1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.22.DELAY</td><td>BITSLICE28.TX_D2</td></tr>
<tr><td>TCELL33:IMUX.IMUX.23.DELAY</td><td>BITSLICE28.TX_D3</td></tr>
<tr><td>TCELL33:IMUX.IMUX.24.DELAY</td><td>BITSLICE28.TX_D4</td></tr>
<tr><td>TCELL33:IMUX.IMUX.25.DELAY</td><td>BITSLICE28.TX_D5</td></tr>
<tr><td>TCELL33:IMUX.IMUX.26.DELAY</td><td>BITSLICE28.TX_D6</td></tr>
<tr><td>TCELL33:IMUX.IMUX.27.DELAY</td><td>BITSLICE28.TX_D7</td></tr>
<tr><td>TCELL33:IMUX.IMUX.28.DELAY</td><td>BITSLICE28.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL33:IMUX.IMUX.29.DELAY</td><td>BITSLICE28.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.30.DELAY</td><td>BITSLICE28.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL33:IMUX.IMUX.31.DELAY</td><td>BITSLICE28.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL33:IMUX.IMUX.32.DELAY</td><td>BITSLICE28.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL33:IMUX.IMUX.33.DELAY</td><td>BITSLICE28.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL33:IMUX.IMUX.34.DELAY</td><td>BITSLICE28.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL33:IMUX.IMUX.35.DELAY</td><td>BITSLICE28.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.36.DELAY</td><td>BITSLICE28.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL33:IMUX.IMUX.37.DELAY</td><td>BITSLICE28.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL33:IMUX.IMUX.38.DELAY</td><td>BITSLICE28.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL33:IMUX.IMUX.39.DELAY</td><td>BITSLICE28.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL33:IMUX.IMUX.40.DELAY</td><td>BITSLICE_T4.CNTVALUEIN0</td></tr>
<tr><td>TCELL33:IMUX.IMUX.41.DELAY</td><td>BITSLICE_T4.CNTVALUEIN1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.42.DELAY</td><td>BITSLICE_T4.CNTVALUEIN2</td></tr>
<tr><td>TCELL33:IMUX.IMUX.43.DELAY</td><td>BITSLICE_T4.CNTVALUEIN4</td></tr>
<tr><td>TCELL33:IMUX.IMUX.44.DELAY</td><td>BITSLICE_T4.CNTVALUEIN6</td></tr>
<tr><td>TCELL33:IMUX.IMUX.45.DELAY</td><td>BITSLICE_T4.CNTVALUEIN7</td></tr>
<tr><td>TCELL33:IMUX.IMUX.46.DELAY</td><td>BITSLICE_T4.CNTVALUEIN8</td></tr>
<tr><td>TCELL33:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_WRCS1_0</td></tr>
<tr><td>TCELL34:OUT.4.TMIN</td><td>BITSLICE29.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL34:OUT.5.TMIN</td><td>BITSLICE29.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL34:OUT.6.TMIN</td><td>BITSLICE29.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL34:OUT.7.TMIN</td><td>BITSLICE29.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL34:OUT.8.TMIN</td><td>BITSLICE30.TX_T_OUT</td></tr>
<tr><td>TCELL34:OUT.9.TMIN</td><td>BITSLICE29.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL34:OUT.10.TMIN</td><td>BITSLICE29.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL34:OUT.11.TMIN</td><td>BITSLICE29.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL34:OUT.12.TMIN</td><td>BITSLICE29.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL34:OUT.13.TMIN</td><td>BITSLICE29.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL34:OUT.14.TMIN</td><td>BITSLICE29.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL34:OUT.15.TMIN</td><td>BITSLICE29.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL34:OUT.16.TMIN</td><td>BITSLICE29.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL34:OUT.17.TMIN</td><td>BITSLICE29.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL34:OUT.18.TMIN</td><td>BITSLICE30.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL34:OUT.19.TMIN</td><td>BITSLICE30.RX_Q0</td></tr>
<tr><td>TCELL34:OUT.20.TMIN</td><td>BITSLICE30.RX_Q1</td></tr>
<tr><td>TCELL34:OUT.21.TMIN</td><td>BITSLICE30.RX_Q2</td></tr>
<tr><td>TCELL34:OUT.22.TMIN</td><td>BITSLICE30.RX_Q3</td></tr>
<tr><td>TCELL34:OUT.23.TMIN</td><td>BITSLICE30.RX_Q4</td></tr>
<tr><td>TCELL34:OUT.24.TMIN</td><td>BITSLICE30.RX_Q5</td></tr>
<tr><td>TCELL34:OUT.25.TMIN</td><td>BITSLICE30.RX_Q6</td></tr>
<tr><td>TCELL34:OUT.26.TMIN</td><td>BITSLICE30.RX_Q7</td></tr>
<tr><td>TCELL34:OUT.27.TMIN</td><td>BITSLICE30.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL34:OUT.28.TMIN</td><td>BITSLICE30.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL34:OUT.29.TMIN</td><td>BITSLICE30.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL34:OUT.30.TMIN</td><td>BITSLICE30.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL34:OUT.31.TMIN</td><td>BITSLICE30.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL34:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B3</td></tr>
<tr><td>TCELL34:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B3</td></tr>
<tr><td>TCELL34:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B3</td></tr>
<tr><td>TCELL34:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B3</td></tr>
<tr><td>TCELL34:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK3</td></tr>
<tr><td>TCELL34:IMUX.BYP.6</td><td>BITSLICE29.RX_LD</td></tr>
<tr><td>TCELL34:IMUX.BYP.7</td><td>BITSLICE29.RX_INC</td></tr>
<tr><td>TCELL34:IMUX.BYP.8</td><td>BITSLICE29.RX_EN_VTC</td></tr>
<tr><td>TCELL34:IMUX.BYP.9</td><td>BITSLICE29.RX_CE_IDELAY</td></tr>
<tr><td>TCELL34:IMUX.BYP.10</td><td>BITSLICE29.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL34:IMUX.BYP.11</td><td>BITSLICE30.TX_LD</td></tr>
<tr><td>TCELL34:IMUX.BYP.12</td><td>BITSLICE30.TX_INC</td></tr>
<tr><td>TCELL34:IMUX.BYP.13</td><td>BITSLICE30.TX_EN_VTC</td></tr>
<tr><td>TCELL34:IMUX.BYP.14</td><td>BITSLICE30.TX_CE_ODELAY</td></tr>
<tr><td>TCELL34:IMUX.BYP.15</td><td>BITSLICE30.RX_LD</td></tr>
<tr><td>TCELL34:IMUX.IMUX.6.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_RDCS1_1</td></tr>
<tr><td>TCELL34:IMUX.IMUX.7.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_RDCS1_3</td></tr>
<tr><td>TCELL34:IMUX.IMUX.8.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_RDCS0_3</td></tr>
<tr><td>TCELL34:IMUX.IMUX.9.DELAY</td><td>BITSLICE29.TX_CE_OFD</td></tr>
<tr><td>TCELL34:IMUX.IMUX.10.DELAY</td><td>BITSLICE29.TX_D0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.11.DELAY</td><td>BITSLICE29.TX_D2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.12.DELAY</td><td>BITSLICE29.TX_D6</td></tr>
<tr><td>TCELL34:IMUX.IMUX.13.DELAY</td><td>BITSLICE29.TX_D7</td></tr>
<tr><td>TCELL34:IMUX.IMUX.14.DELAY</td><td>BITSLICE29.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL34:IMUX.IMUX.15.DELAY</td><td>BITSLICE29.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL34:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_WRCS1_2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_WRCS1_3</td></tr>
<tr><td>TCELL34:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_WRCS0_0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_WRCS0_1</td></tr>
<tr><td>TCELL34:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_WRCS0_2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_WRCS0_3</td></tr>
<tr><td>TCELL34:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_T_B0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_T_B1</td></tr>
<tr><td>TCELL34:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_T_B2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_T_B3</td></tr>
<tr><td>TCELL34:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_RDEN0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_RDEN1</td></tr>
<tr><td>TCELL34:IMUX.IMUX.28.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_RDEN2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.29.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_RDEN3</td></tr>
<tr><td>TCELL34:IMUX.IMUX.30.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_RDCS1_0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.31.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_RDCS1_2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.32.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_RDCS0_0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.33.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_RDCS0_1</td></tr>
<tr><td>TCELL34:IMUX.IMUX.34.DELAY</td><td>BITSLICE_CONTROL4.CLB2PHY_RDCS0_2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.35.DELAY</td><td>BITSLICE29.TX_T</td></tr>
<tr><td>TCELL34:IMUX.IMUX.36.DELAY</td><td>BITSLICE29.RX_CE_IFD</td></tr>
<tr><td>TCELL34:IMUX.IMUX.37.DELAY</td><td>BITSLICE29.RX_DATAIN1</td></tr>
<tr><td>TCELL34:IMUX.IMUX.38.DELAY</td><td>BITSLICE29.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL34:IMUX.IMUX.39.DELAY</td><td>BITSLICE29.TX_D1</td></tr>
<tr><td>TCELL34:IMUX.IMUX.40.DELAY</td><td>BITSLICE29.TX_D3</td></tr>
<tr><td>TCELL34:IMUX.IMUX.41.DELAY</td><td>BITSLICE29.TX_D4</td></tr>
<tr><td>TCELL34:IMUX.IMUX.42.DELAY</td><td>BITSLICE29.TX_D5</td></tr>
<tr><td>TCELL34:IMUX.IMUX.44.DELAY</td><td>BITSLICE29.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.45.DELAY</td><td>BITSLICE29.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL34:IMUX.IMUX.46.DELAY</td><td>BITSLICE29.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.47.DELAY</td><td>BITSLICE29.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL35:OUT.4.TMIN</td><td>BITSLICE30.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL35:OUT.5.TMIN</td><td>BITSLICE30.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL35:OUT.6.TMIN</td><td>BITSLICE30.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL35:OUT.7.TMIN</td><td>BITSLICE30.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL35:OUT.8.TMIN</td><td>BITSLICE31.TX_T_OUT</td></tr>
<tr><td>TCELL35:OUT.9.TMIN</td><td>BITSLICE30.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL35:OUT.10.TMIN</td><td>BITSLICE30.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL35:OUT.11.TMIN</td><td>BITSLICE30.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL35:OUT.12.TMIN</td><td>BITSLICE30.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL35:OUT.13.TMIN</td><td>BITSLICE30.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL35:OUT.14.TMIN</td><td>BITSLICE30.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL35:OUT.15.TMIN</td><td>BITSLICE30.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL35:OUT.16.TMIN</td><td>BITSLICE30.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL35:OUT.17.TMIN</td><td>BITSLICE30.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL35:OUT.18.TMIN</td><td>BITSLICE31.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL35:OUT.19.TMIN</td><td>BITSLICE31.RX_Q0</td></tr>
<tr><td>TCELL35:OUT.20.TMIN</td><td>BITSLICE31.RX_Q1</td></tr>
<tr><td>TCELL35:OUT.21.TMIN</td><td>BITSLICE31.RX_Q2</td></tr>
<tr><td>TCELL35:OUT.22.TMIN</td><td>BITSLICE31.RX_Q3</td></tr>
<tr><td>TCELL35:OUT.23.TMIN</td><td>BITSLICE31.RX_Q4</td></tr>
<tr><td>TCELL35:OUT.24.TMIN</td><td>BITSLICE31.RX_Q5</td></tr>
<tr><td>TCELL35:OUT.25.TMIN</td><td>BITSLICE31.RX_Q6</td></tr>
<tr><td>TCELL35:OUT.26.TMIN</td><td>BITSLICE31.RX_Q7</td></tr>
<tr><td>TCELL35:OUT.27.TMIN</td><td>BITSLICE31.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL35:OUT.28.TMIN</td><td>BITSLICE31.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL35:OUT.29.TMIN</td><td>BITSLICE31.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL35:OUT.30.TMIN</td><td>BITSLICE31.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL35:OUT.31.TMIN</td><td>BITSLICE31.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL35:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B4</td></tr>
<tr><td>TCELL35:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B4</td></tr>
<tr><td>TCELL35:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B4</td></tr>
<tr><td>TCELL35:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B4</td></tr>
<tr><td>TCELL35:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK4</td></tr>
<tr><td>TCELL35:IMUX.BYP.6</td><td>BITSLICE30.RX_INC</td></tr>
<tr><td>TCELL35:IMUX.BYP.7</td><td>BITSLICE30.RX_EN_VTC</td></tr>
<tr><td>TCELL35:IMUX.BYP.8</td><td>BITSLICE30.RX_CE_IDELAY</td></tr>
<tr><td>TCELL35:IMUX.BYP.9</td><td>BITSLICE30.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL35:IMUX.BYP.10</td><td>BITSLICE31.TX_LD</td></tr>
<tr><td>TCELL35:IMUX.BYP.11</td><td>BITSLICE31.TX_INC</td></tr>
<tr><td>TCELL35:IMUX.BYP.12</td><td>BITSLICE31.TX_EN_VTC</td></tr>
<tr><td>TCELL35:IMUX.BYP.13</td><td>BITSLICE31.TX_CE_ODELAY</td></tr>
<tr><td>TCELL35:IMUX.BYP.14</td><td>BITSLICE31.RX_LD</td></tr>
<tr><td>TCELL35:IMUX.BYP.15</td><td>BITSLICE31.RX_INC</td></tr>
<tr><td>TCELL35:IMUX.IMUX.6.DELAY</td><td>BITSLICE30.RX_DATAIN1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.7.DELAY</td><td>BITSLICE30.TX_D0</td></tr>
<tr><td>TCELL35:IMUX.IMUX.8.DELAY</td><td>BITSLICE30.TX_D4</td></tr>
<tr><td>TCELL35:IMUX.IMUX.9.DELAY</td><td>BITSLICE30.TX_D6</td></tr>
<tr><td>TCELL35:IMUX.IMUX.10.DELAY</td><td>BITSLICE30.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL35:IMUX.IMUX.11.DELAY</td><td>BITSLICE30.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL35:IMUX.IMUX.12.DELAY</td><td>BITSLICE30.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL35:IMUX.IMUX.13.DELAY</td><td>BITSLICE30.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.14.DELAY</td><td>BITSLICE30.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL35:IMUX.IMUX.15.DELAY</td><td>BITSLICE30.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL35:IMUX.IMUX.16.DELAY</td><td>BITSLICE29.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL35:IMUX.IMUX.17.DELAY</td><td>BITSLICE29.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL35:IMUX.IMUX.18.DELAY</td><td>BITSLICE29.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL35:IMUX.IMUX.19.DELAY</td><td>BITSLICE29.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL35:IMUX.IMUX.20.DELAY</td><td>BITSLICE29.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.21.DELAY</td><td>BITSLICE29.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL35:IMUX.IMUX.22.DELAY</td><td>BITSLICE29.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.23.DELAY</td><td>BITSLICE29.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL35:IMUX.IMUX.24.DELAY</td><td>BITSLICE29.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL35:IMUX.IMUX.25.DELAY</td><td>BITSLICE29.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL35:IMUX.IMUX.26.DELAY</td><td>BITSLICE29.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL35:IMUX.IMUX.27.DELAY</td><td>BITSLICE29.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL35:IMUX.IMUX.28.DELAY</td><td>BITSLICE30.TX_T</td></tr>
<tr><td>TCELL35:IMUX.IMUX.29.DELAY</td><td>BITSLICE30.TX_CE_OFD</td></tr>
<tr><td>TCELL35:IMUX.IMUX.30.DELAY</td><td>BITSLICE30.RX_CE_IFD</td></tr>
<tr><td>TCELL35:IMUX.IMUX.31.DELAY</td><td>BITSLICE30.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL35:IMUX.IMUX.32.DELAY</td><td>BITSLICE30.TX_D1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.33.DELAY</td><td>BITSLICE30.TX_D2</td></tr>
<tr><td>TCELL35:IMUX.IMUX.34.DELAY</td><td>BITSLICE30.TX_D3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.35.DELAY</td><td>BITSLICE30.TX_D5</td></tr>
<tr><td>TCELL35:IMUX.IMUX.36.DELAY</td><td>BITSLICE30.TX_D7</td></tr>
<tr><td>TCELL35:IMUX.IMUX.37.DELAY</td><td>BITSLICE30.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL35:IMUX.IMUX.38.DELAY</td><td>BITSLICE30.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.39.DELAY</td><td>BITSLICE30.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.40.DELAY</td><td>BITSLICE30.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL35:IMUX.IMUX.41.DELAY</td><td>BITSLICE30.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL35:IMUX.IMUX.42.DELAY</td><td>BITSLICE30.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL35:IMUX.IMUX.43.DELAY</td><td>BITSLICE30.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL35:IMUX.IMUX.44.DELAY</td><td>BITSLICE30.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL35:IMUX.IMUX.45.DELAY</td><td>BITSLICE30.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.46.DELAY</td><td>BITSLICE30.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL35:IMUX.IMUX.47.DELAY</td><td>BITSLICE30.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL36:OUT.4.TMIN</td><td>BITSLICE31.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL36:OUT.5.TMIN</td><td>BITSLICE31.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL36:OUT.6.TMIN</td><td>BITSLICE31.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL36:OUT.7.TMIN</td><td>BITSLICE31.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL36:OUT.8.TMIN</td><td>BITSLICE32.TX_T_OUT</td></tr>
<tr><td>TCELL36:OUT.9.TMIN</td><td>BITSLICE31.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL36:OUT.10.TMIN</td><td>BITSLICE31.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL36:OUT.11.TMIN</td><td>BITSLICE31.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL36:OUT.12.TMIN</td><td>BITSLICE31.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL36:OUT.13.TMIN</td><td>BITSLICE31.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL36:OUT.14.TMIN</td><td>BITSLICE31.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL36:OUT.15.TMIN</td><td>BITSLICE31.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL36:OUT.16.TMIN</td><td>BITSLICE31.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL36:OUT.17.TMIN</td><td>BITSLICE31.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL36:OUT.18.TMIN</td><td>RIU_OR2.RIU_RD_VALID</td></tr>
<tr><td>TCELL36:OUT.19.TMIN</td><td>RIU_OR2.RIU_RD_DATA0</td></tr>
<tr><td>TCELL36:OUT.20.TMIN</td><td>RIU_OR2.RIU_RD_DATA1</td></tr>
<tr><td>TCELL36:OUT.21.TMIN</td><td>RIU_OR2.RIU_RD_DATA2</td></tr>
<tr><td>TCELL36:OUT.22.TMIN</td><td>RIU_OR2.RIU_RD_DATA3</td></tr>
<tr><td>TCELL36:OUT.23.TMIN</td><td>RIU_OR2.RIU_RD_DATA4</td></tr>
<tr><td>TCELL36:OUT.24.TMIN</td><td>RIU_OR2.RIU_RD_DATA5</td></tr>
<tr><td>TCELL36:OUT.25.TMIN</td><td>RIU_OR2.RIU_RD_DATA6</td></tr>
<tr><td>TCELL36:OUT.26.TMIN</td><td>RIU_OR2.RIU_RD_DATA7</td></tr>
<tr><td>TCELL36:OUT.27.TMIN</td><td>RIU_OR2.RIU_RD_DATA8</td></tr>
<tr><td>TCELL36:OUT.28.TMIN</td><td>RIU_OR2.RIU_RD_DATA9</td></tr>
<tr><td>TCELL36:OUT.29.TMIN</td><td>RIU_OR2.RIU_RD_DATA10</td></tr>
<tr><td>TCELL36:OUT.30.TMIN</td><td>RIU_OR2.RIU_RD_DATA11</td></tr>
<tr><td>TCELL36:OUT.31.TMIN</td><td>RIU_OR2.RIU_RD_DATA12</td></tr>
<tr><td>TCELL36:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B5</td></tr>
<tr><td>TCELL36:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B5</td></tr>
<tr><td>TCELL36:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B5</td></tr>
<tr><td>TCELL36:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B5</td></tr>
<tr><td>TCELL36:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK5</td></tr>
<tr><td>TCELL36:IMUX.BYP.6</td><td>BITSLICE31.RX_EN_VTC</td></tr>
<tr><td>TCELL36:IMUX.BYP.7</td><td>BITSLICE31.RX_CE_IDELAY</td></tr>
<tr><td>TCELL36:IMUX.BYP.8</td><td>BITSLICE31.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL36:IMUX.BYP.9</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_TEST_SPARE_B0</td></tr>
<tr><td>TCELL36:IMUX.BYP.10</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_TEST_SPARE_B1</td></tr>
<tr><td>TCELL36:IMUX.BYP.11</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_TEST_SPARE_B2</td></tr>
<tr><td>TCELL36:IMUX.BYP.12</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_TEST_SPARE_B3</td></tr>
<tr><td>TCELL36:IMUX.BYP.13</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_RST_MASK_B</td></tr>
<tr><td>TCELL36:IMUX.BYP.14</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_MODE_B</td></tr>
<tr><td>TCELL36:IMUX.BYP.15</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_IN0</td></tr>
<tr><td>TCELL36:IMUX.IMUX.6.DELAY</td><td>BITSLICE31.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL36:IMUX.IMUX.7.DELAY</td><td>BITSLICE31.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL36:IMUX.IMUX.8.DELAY</td><td>BITSLICE31.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL36:IMUX.IMUX.10.DELAY</td><td>BITSLICE31.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL36:IMUX.IMUX.11.DELAY</td><td>BITSLICE31.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL36:IMUX.IMUX.12.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_EN, BITSLICE_CONTROL5.CLB2RIU_WR_EN</td></tr>
<tr><td>TCELL36:IMUX.IMUX.13.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA1, BITSLICE_CONTROL5.CLB2RIU_WR_DATA1</td></tr>
<tr><td>TCELL36:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA5, BITSLICE_CONTROL5.CLB2RIU_WR_DATA5</td></tr>
<tr><td>TCELL36:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA7, BITSLICE_CONTROL5.CLB2RIU_WR_DATA7</td></tr>
<tr><td>TCELL36:IMUX.IMUX.16.DELAY</td><td>BITSLICE30.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL36:IMUX.IMUX.17.DELAY</td><td>BITSLICE31.TX_T</td></tr>
<tr><td>TCELL36:IMUX.IMUX.18.DELAY</td><td>BITSLICE31.TX_CE_OFD</td></tr>
<tr><td>TCELL36:IMUX.IMUX.19.DELAY</td><td>BITSLICE31.RX_CE_IFD</td></tr>
<tr><td>TCELL36:IMUX.IMUX.20.DELAY</td><td>BITSLICE31.RX_DATAIN1</td></tr>
<tr><td>TCELL36:IMUX.IMUX.21.DELAY</td><td>BITSLICE31.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL36:IMUX.IMUX.22.DELAY</td><td>BITSLICE31.TX_D0</td></tr>
<tr><td>TCELL36:IMUX.IMUX.23.DELAY</td><td>BITSLICE31.TX_D1</td></tr>
<tr><td>TCELL36:IMUX.IMUX.24.DELAY</td><td>BITSLICE31.TX_D2</td></tr>
<tr><td>TCELL36:IMUX.IMUX.25.DELAY</td><td>BITSLICE31.TX_D3</td></tr>
<tr><td>TCELL36:IMUX.IMUX.26.DELAY</td><td>BITSLICE31.TX_D4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.27.DELAY</td><td>BITSLICE31.TX_D5</td></tr>
<tr><td>TCELL36:IMUX.IMUX.28.DELAY</td><td>BITSLICE31.TX_D6</td></tr>
<tr><td>TCELL36:IMUX.IMUX.29.DELAY</td><td>BITSLICE31.TX_D7</td></tr>
<tr><td>TCELL36:IMUX.IMUX.30.DELAY</td><td>BITSLICE31.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL36:IMUX.IMUX.31.DELAY</td><td>BITSLICE31.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL36:IMUX.IMUX.32.DELAY</td><td>BITSLICE31.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.33.DELAY</td><td>BITSLICE31.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL36:IMUX.IMUX.34.DELAY</td><td>BITSLICE31.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL36:IMUX.IMUX.35.DELAY</td><td>BITSLICE31.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL36:IMUX.IMUX.36.DELAY</td><td>BITSLICE31.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL36:IMUX.IMUX.37.DELAY</td><td>BITSLICE31.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL36:IMUX.IMUX.38.DELAY</td><td>BITSLICE31.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL36:IMUX.IMUX.39.DELAY</td><td>BITSLICE31.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.40.DELAY</td><td>BITSLICE31.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL36:IMUX.IMUX.41.DELAY</td><td>BITSLICE31.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL36:IMUX.IMUX.42.DELAY</td><td>BITSLICE31.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL36:IMUX.IMUX.43.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA0, BITSLICE_CONTROL5.CLB2RIU_WR_DATA0</td></tr>
<tr><td>TCELL36:IMUX.IMUX.44.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA2, BITSLICE_CONTROL5.CLB2RIU_WR_DATA2</td></tr>
<tr><td>TCELL36:IMUX.IMUX.45.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA3, BITSLICE_CONTROL5.CLB2RIU_WR_DATA3</td></tr>
<tr><td>TCELL36:IMUX.IMUX.46.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA4, BITSLICE_CONTROL5.CLB2RIU_WR_DATA4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA6, BITSLICE_CONTROL5.CLB2RIU_WR_DATA6</td></tr>
<tr><td>TCELL37:OUT.4.TMIN</td><td>RIU_OR2.RIU_RD_DATA13</td></tr>
<tr><td>TCELL37:OUT.5.TMIN</td><td>RIU_OR2.RIU_RD_DATA14</td></tr>
<tr><td>TCELL37:OUT.6.TMIN</td><td>RIU_OR2.RIU_RD_DATA15</td></tr>
<tr><td>TCELL37:OUT.7.TMIN</td><td>XIPHY_FEEDTHROUGH2.PHY2CLB_SCAN_OUT0</td></tr>
<tr><td>TCELL37:OUT.8.TMIN</td><td>XIPHY_FEEDTHROUGH2.PHY2CLB_SCAN_OUT1</td></tr>
<tr><td>TCELL37:OUT.9.TMIN</td><td>XIPHY_FEEDTHROUGH2.PHY2CLB_SCAN_OUT2</td></tr>
<tr><td>TCELL37:OUT.10.TMIN</td><td>XIPHY_FEEDTHROUGH2.PHY2CLB_SCAN_OUT3</td></tr>
<tr><td>TCELL37:OUT.11.TMIN</td><td>XIPHY_FEEDTHROUGH2.PHY2CLB_SCAN_OUT4</td></tr>
<tr><td>TCELL37:OUT.12.TMIN</td><td>XIPHY_FEEDTHROUGH2.PHY2CLB_SCAN_OUT5</td></tr>
<tr><td>TCELL37:OUT.13.TMIN</td><td>XIPHY_FEEDTHROUGH2.PHY2CLB_SCAN_OUT6</td></tr>
<tr><td>TCELL37:OUT.14.TMIN</td><td>XIPHY_FEEDTHROUGH2.PHY2CLB_SCAN_OUT7</td></tr>
<tr><td>TCELL37:OUT.15.TMIN</td><td>XIPHY_FEEDTHROUGH2.PHY2CLB_DBG_CLK_STOP_OUT</td></tr>
<tr><td>TCELL37:OUT.16.TMIN</td><td>XIPHY_FEEDTHROUGH2.PHY2CLB_DBG_CLK_STOP_FLG_OUT</td></tr>
<tr><td>TCELL37:OUT.17.TMIN</td><td>XIPHY_FEEDTHROUGH2.PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>
<tr><td>TCELL37:OUT.18.TMIN</td><td>BITSLICE38.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL37:OUT.19.TMIN</td><td>BITSLICE38.RX_Q0</td></tr>
<tr><td>TCELL37:OUT.20.TMIN</td><td>BITSLICE38.RX_Q1</td></tr>
<tr><td>TCELL37:OUT.21.TMIN</td><td>BITSLICE38.RX_Q2</td></tr>
<tr><td>TCELL37:OUT.22.TMIN</td><td>BITSLICE38.RX_Q3</td></tr>
<tr><td>TCELL37:OUT.23.TMIN</td><td>BITSLICE38.RX_Q4</td></tr>
<tr><td>TCELL37:OUT.24.TMIN</td><td>BITSLICE38.RX_Q5</td></tr>
<tr><td>TCELL37:OUT.25.TMIN</td><td>BITSLICE38.RX_Q6</td></tr>
<tr><td>TCELL37:OUT.26.TMIN</td><td>BITSLICE38.RX_Q7</td></tr>
<tr><td>TCELL37:OUT.27.TMIN</td><td>BITSLICE38.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL37:OUT.28.TMIN</td><td>BITSLICE38.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL37:OUT.29.TMIN</td><td>BITSLICE38.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL37:OUT.30.TMIN</td><td>BITSLICE38.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL37:OUT.31.TMIN</td><td>BITSLICE38.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL37:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_CLK_SDR</td></tr>
<tr><td>TCELL37:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_CLK_DIV4</td></tr>
<tr><td>TCELL37:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_CLK_DIV2</td></tr>
<tr><td>TCELL37:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B12</td></tr>
<tr><td>TCELL37:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B12</td></tr>
<tr><td>TCELL37:IMUX.BYP.6</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_IN1</td></tr>
<tr><td>TCELL37:IMUX.BYP.7</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_IN2</td></tr>
<tr><td>TCELL37:IMUX.BYP.8</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_IN3</td></tr>
<tr><td>TCELL37:IMUX.BYP.10</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_IN4</td></tr>
<tr><td>TCELL37:IMUX.BYP.11</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_IN5</td></tr>
<tr><td>TCELL37:IMUX.BYP.12</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_IN6</td></tr>
<tr><td>TCELL37:IMUX.BYP.13</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_IN7</td></tr>
<tr><td>TCELL37:IMUX.BYP.14</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_SCAN_EN_B</td></tr>
<tr><td>TCELL37:IMUX.BYP.15</td><td>BITSLICE38.TX_LD</td></tr>
<tr><td>TCELL37:IMUX.IMUX.6.DELAY</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_TEST_DIV4_CLK_SEL_B</td></tr>
<tr><td>TCELL37:IMUX.IMUX.7.DELAY</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_DBG_CT_START_EN</td></tr>
<tr><td>TCELL37:IMUX.IMUX.8.DELAY</td><td>BITSLICE38.TX_CE_OFD</td></tr>
<tr><td>TCELL37:IMUX.IMUX.9.DELAY</td><td>BITSLICE38.RX_DATAIN1</td></tr>
<tr><td>TCELL37:IMUX.IMUX.10.DELAY</td><td>BITSLICE38.TX_D2</td></tr>
<tr><td>TCELL37:IMUX.IMUX.11.DELAY</td><td>BITSLICE38.TX_D4</td></tr>
<tr><td>TCELL37:IMUX.IMUX.12.DELAY</td><td>BITSLICE38.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL37:IMUX.IMUX.13.DELAY</td><td>BITSLICE38.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL37:IMUX.IMUX.14.DELAY</td><td>BITSLICE38.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL37:IMUX.IMUX.15.DELAY</td><td>BITSLICE38.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL37:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA8, BITSLICE_CONTROL5.CLB2RIU_WR_DATA8</td></tr>
<tr><td>TCELL37:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA9, BITSLICE_CONTROL5.CLB2RIU_WR_DATA9</td></tr>
<tr><td>TCELL37:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA10, BITSLICE_CONTROL5.CLB2RIU_WR_DATA10</td></tr>
<tr><td>TCELL37:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA11, BITSLICE_CONTROL5.CLB2RIU_WR_DATA11</td></tr>
<tr><td>TCELL37:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA12, BITSLICE_CONTROL5.CLB2RIU_WR_DATA12</td></tr>
<tr><td>TCELL37:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA13, BITSLICE_CONTROL5.CLB2RIU_WR_DATA13</td></tr>
<tr><td>TCELL37:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA14, BITSLICE_CONTROL5.CLB2RIU_WR_DATA14</td></tr>
<tr><td>TCELL37:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_WR_DATA15, BITSLICE_CONTROL5.CLB2RIU_WR_DATA15</td></tr>
<tr><td>TCELL37:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_ADDR0, BITSLICE_CONTROL5.CLB2RIU_ADDR0</td></tr>
<tr><td>TCELL37:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_ADDR1, BITSLICE_CONTROL5.CLB2RIU_ADDR1</td></tr>
<tr><td>TCELL37:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_ADDR2, BITSLICE_CONTROL5.CLB2RIU_ADDR2</td></tr>
<tr><td>TCELL37:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_ADDR3, BITSLICE_CONTROL5.CLB2RIU_ADDR3</td></tr>
<tr><td>TCELL37:IMUX.IMUX.28.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_ADDR4, BITSLICE_CONTROL5.CLB2RIU_ADDR4</td></tr>
<tr><td>TCELL37:IMUX.IMUX.29.DELAY</td><td>BITSLICE_CONTROL4.CLB2RIU_ADDR5, BITSLICE_CONTROL5.CLB2RIU_ADDR5</td></tr>
<tr><td>TCELL37:IMUX.IMUX.30.DELAY</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_TEST_SDR_CLK_SEL_B</td></tr>
<tr><td>TCELL37:IMUX.IMUX.31.DELAY</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_TEST_DIV2_CLK_SEL_B</td></tr>
<tr><td>TCELL37:IMUX.IMUX.32.DELAY</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_DBG_CLK_STOP_FLG_OUT</td></tr>
<tr><td>TCELL37:IMUX.IMUX.33.DELAY</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>
<tr><td>TCELL37:IMUX.IMUX.34.DELAY</td><td>BITSLICE38.TX_T</td></tr>
<tr><td>TCELL37:IMUX.IMUX.35.DELAY</td><td>BITSLICE38.RX_CE_IFD</td></tr>
<tr><td>TCELL37:IMUX.IMUX.36.DELAY</td><td>BITSLICE38.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL37:IMUX.IMUX.37.DELAY</td><td>BITSLICE38.TX_D0</td></tr>
<tr><td>TCELL37:IMUX.IMUX.38.DELAY</td><td>BITSLICE38.TX_D1</td></tr>
<tr><td>TCELL37:IMUX.IMUX.39.DELAY</td><td>BITSLICE38.TX_D3</td></tr>
<tr><td>TCELL37:IMUX.IMUX.40.DELAY</td><td>BITSLICE38.TX_D5</td></tr>
<tr><td>TCELL37:IMUX.IMUX.41.DELAY</td><td>BITSLICE38.TX_D6</td></tr>
<tr><td>TCELL37:IMUX.IMUX.42.DELAY</td><td>BITSLICE38.TX_D7</td></tr>
<tr><td>TCELL37:IMUX.IMUX.43.DELAY</td><td>BITSLICE38.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL37:IMUX.IMUX.44.DELAY</td><td>BITSLICE38.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL37:IMUX.IMUX.45.DELAY</td><td>BITSLICE38.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL37:IMUX.IMUX.46.DELAY</td><td>BITSLICE38.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL37:IMUX.IMUX.47.DELAY</td><td>BITSLICE38.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL38:OUT.4.TMIN</td><td>BITSLICE38.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL38:OUT.5.TMIN</td><td>BITSLICE38.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL38:OUT.6.TMIN</td><td>BITSLICE38.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL38:OUT.7.TMIN</td><td>BITSLICE38.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL38:OUT.8.TMIN</td><td>BITSLICE33.TX_T_OUT</td></tr>
<tr><td>TCELL38:OUT.9.TMIN</td><td>BITSLICE38.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL38:OUT.10.TMIN</td><td>BITSLICE38.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL38:OUT.11.TMIN</td><td>BITSLICE38.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL38:OUT.12.TMIN</td><td>BITSLICE38.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL38:OUT.13.TMIN</td><td>BITSLICE38.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL38:OUT.14.TMIN</td><td>BITSLICE38.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL38:OUT.15.TMIN</td><td>BITSLICE38.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL38:OUT.16.TMIN</td><td>BITSLICE38.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL38:OUT.17.TMIN</td><td>BITSLICE38.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL38:OUT.18.TMIN</td><td>BITSLICE32.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL38:OUT.19.TMIN</td><td>BITSLICE32.RX_Q0</td></tr>
<tr><td>TCELL38:OUT.20.TMIN</td><td>BITSLICE32.RX_Q1</td></tr>
<tr><td>TCELL38:OUT.21.TMIN</td><td>BITSLICE32.RX_Q2</td></tr>
<tr><td>TCELL38:OUT.22.TMIN</td><td>BITSLICE32.RX_Q3</td></tr>
<tr><td>TCELL38:OUT.23.TMIN</td><td>BITSLICE32.RX_Q4</td></tr>
<tr><td>TCELL38:OUT.24.TMIN</td><td>BITSLICE32.RX_Q5</td></tr>
<tr><td>TCELL38:OUT.25.TMIN</td><td>BITSLICE32.RX_Q6</td></tr>
<tr><td>TCELL38:OUT.26.TMIN</td><td>BITSLICE32.RX_Q7</td></tr>
<tr><td>TCELL38:OUT.27.TMIN</td><td>BITSLICE32.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL38:OUT.28.TMIN</td><td>BITSLICE32.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL38:OUT.29.TMIN</td><td>BITSLICE32.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL38:OUT.30.TMIN</td><td>BITSLICE32.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL38:OUT.31.TMIN</td><td>BITSLICE32.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL38:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B12</td></tr>
<tr><td>TCELL38:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B12</td></tr>
<tr><td>TCELL38:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK12</td></tr>
<tr><td>TCELL38:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B6</td></tr>
<tr><td>TCELL38:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B6</td></tr>
<tr><td>TCELL38:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B6</td></tr>
<tr><td>TCELL38:IMUX.BYP.6</td><td>BITSLICE38.TX_INC</td></tr>
<tr><td>TCELL38:IMUX.BYP.7</td><td>BITSLICE38.TX_EN_VTC</td></tr>
<tr><td>TCELL38:IMUX.BYP.8</td><td>BITSLICE38.TX_CE_ODELAY</td></tr>
<tr><td>TCELL38:IMUX.BYP.9</td><td>BITSLICE38.RX_LD</td></tr>
<tr><td>TCELL38:IMUX.BYP.10</td><td>BITSLICE38.RX_INC</td></tr>
<tr><td>TCELL38:IMUX.BYP.11</td><td>BITSLICE38.RX_EN_VTC</td></tr>
<tr><td>TCELL38:IMUX.BYP.12</td><td>BITSLICE38.RX_CE_IDELAY</td></tr>
<tr><td>TCELL38:IMUX.BYP.13</td><td>BITSLICE38.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL38:IMUX.BYP.14</td><td>BITSLICE32.TX_LD</td></tr>
<tr><td>TCELL38:IMUX.BYP.15</td><td>BITSLICE32.TX_INC</td></tr>
<tr><td>TCELL38:IMUX.IMUX.6.DELAY</td><td>BITSLICE32.TX_D0</td></tr>
<tr><td>TCELL38:IMUX.IMUX.7.DELAY</td><td>BITSLICE32.TX_D2</td></tr>
<tr><td>TCELL38:IMUX.IMUX.8.DELAY</td><td>BITSLICE32.TX_D6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.9.DELAY</td><td>BITSLICE32.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL38:IMUX.IMUX.10.DELAY</td><td>BITSLICE32.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL38:IMUX.IMUX.11.DELAY</td><td>BITSLICE32.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.12.DELAY</td><td>BITSLICE32.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL38:IMUX.IMUX.13.DELAY</td><td>BITSLICE32.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL38:IMUX.IMUX.14.DELAY</td><td>BITSLICE32.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL38:IMUX.IMUX.15.DELAY</td><td>BITSLICE33.TX_T</td></tr>
<tr><td>TCELL38:IMUX.IMUX.16.DELAY</td><td>BITSLICE38.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL38:IMUX.IMUX.17.DELAY</td><td>BITSLICE38.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL38:IMUX.IMUX.18.DELAY</td><td>BITSLICE38.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL38:IMUX.IMUX.19.DELAY</td><td>BITSLICE38.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL38:IMUX.IMUX.20.DELAY</td><td>BITSLICE38.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL38:IMUX.IMUX.21.DELAY</td><td>BITSLICE38.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL38:IMUX.IMUX.22.DELAY</td><td>BITSLICE38.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.23.DELAY</td><td>BITSLICE38.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL38:IMUX.IMUX.24.DELAY</td><td>BITSLICE38.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL38:IMUX.IMUX.25.DELAY</td><td>BITSLICE32.TX_T</td></tr>
<tr><td>TCELL38:IMUX.IMUX.26.DELAY</td><td>BITSLICE32.TX_CE_OFD</td></tr>
<tr><td>TCELL38:IMUX.IMUX.27.DELAY</td><td>BITSLICE32.RX_CE_IFD</td></tr>
<tr><td>TCELL38:IMUX.IMUX.29.DELAY</td><td>BITSLICE32.RX_DATAIN1</td></tr>
<tr><td>TCELL38:IMUX.IMUX.30.DELAY</td><td>BITSLICE32.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL38:IMUX.IMUX.31.DELAY</td><td>BITSLICE32.TX_D1</td></tr>
<tr><td>TCELL38:IMUX.IMUX.32.DELAY</td><td>BITSLICE32.TX_D3</td></tr>
<tr><td>TCELL38:IMUX.IMUX.33.DELAY</td><td>BITSLICE32.TX_D4</td></tr>
<tr><td>TCELL38:IMUX.IMUX.34.DELAY</td><td>BITSLICE32.TX_D5</td></tr>
<tr><td>TCELL38:IMUX.IMUX.35.DELAY</td><td>BITSLICE32.TX_D7</td></tr>
<tr><td>TCELL38:IMUX.IMUX.36.DELAY</td><td>BITSLICE32.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL38:IMUX.IMUX.37.DELAY</td><td>BITSLICE32.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL38:IMUX.IMUX.38.DELAY</td><td>BITSLICE32.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL38:IMUX.IMUX.39.DELAY</td><td>BITSLICE32.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL38:IMUX.IMUX.40.DELAY</td><td>BITSLICE32.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL38:IMUX.IMUX.41.DELAY</td><td>BITSLICE32.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL38:IMUX.IMUX.42.DELAY</td><td>BITSLICE32.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL38:IMUX.IMUX.43.DELAY</td><td>BITSLICE32.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL38:IMUX.IMUX.44.DELAY</td><td>BITSLICE32.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL38:IMUX.IMUX.45.DELAY</td><td>BITSLICE32.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL38:IMUX.IMUX.46.DELAY</td><td>BITSLICE32.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.47.DELAY</td><td>BITSLICE32.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL39:OUT.4.TMIN</td><td>BITSLICE32.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL39:OUT.5.TMIN</td><td>BITSLICE32.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL39:OUT.6.TMIN</td><td>BITSLICE32.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL39:OUT.7.TMIN</td><td>BITSLICE32.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL39:OUT.8.TMIN</td><td>BITSLICE34.TX_T_OUT</td></tr>
<tr><td>TCELL39:OUT.9.TMIN</td><td>BITSLICE32.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL39:OUT.10.TMIN</td><td>BITSLICE32.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL39:OUT.11.TMIN</td><td>BITSLICE32.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL39:OUT.12.TMIN</td><td>BITSLICE32.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL39:OUT.13.TMIN</td><td>BITSLICE32.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL39:OUT.14.TMIN</td><td>BITSLICE32.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL39:OUT.15.TMIN</td><td>BITSLICE32.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL39:OUT.16.TMIN</td><td>BITSLICE32.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL39:OUT.17.TMIN</td><td>BITSLICE32.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL39:OUT.18.TMIN</td><td>BITSLICE33.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL39:OUT.19.TMIN</td><td>BITSLICE33.RX_Q0</td></tr>
<tr><td>TCELL39:OUT.20.TMIN</td><td>BITSLICE33.RX_Q1</td></tr>
<tr><td>TCELL39:OUT.21.TMIN</td><td>BITSLICE33.RX_Q2</td></tr>
<tr><td>TCELL39:OUT.22.TMIN</td><td>BITSLICE33.RX_Q3</td></tr>
<tr><td>TCELL39:OUT.23.TMIN</td><td>BITSLICE33.RX_Q4</td></tr>
<tr><td>TCELL39:OUT.24.TMIN</td><td>BITSLICE33.RX_Q5</td></tr>
<tr><td>TCELL39:OUT.25.TMIN</td><td>BITSLICE33.RX_Q6</td></tr>
<tr><td>TCELL39:OUT.26.TMIN</td><td>BITSLICE33.RX_Q7</td></tr>
<tr><td>TCELL39:OUT.27.TMIN</td><td>BITSLICE33.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL39:OUT.28.TMIN</td><td>BITSLICE33.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL39:OUT.29.TMIN</td><td>BITSLICE33.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL39:OUT.30.TMIN</td><td>BITSLICE33.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL39:OUT.31.TMIN</td><td>BITSLICE33.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL39:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B6</td></tr>
<tr><td>TCELL39:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK6</td></tr>
<tr><td>TCELL39:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B7</td></tr>
<tr><td>TCELL39:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B7</td></tr>
<tr><td>TCELL39:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B7</td></tr>
<tr><td>TCELL39:IMUX.BYP.6</td><td>BITSLICE32.TX_EN_VTC</td></tr>
<tr><td>TCELL39:IMUX.BYP.7</td><td>BITSLICE32.TX_CE_ODELAY</td></tr>
<tr><td>TCELL39:IMUX.BYP.8</td><td>BITSLICE32.RX_LD</td></tr>
<tr><td>TCELL39:IMUX.BYP.9</td><td>BITSLICE32.RX_INC</td></tr>
<tr><td>TCELL39:IMUX.BYP.10</td><td>BITSLICE32.RX_EN_VTC</td></tr>
<tr><td>TCELL39:IMUX.BYP.11</td><td>BITSLICE32.RX_CE_IDELAY</td></tr>
<tr><td>TCELL39:IMUX.BYP.12</td><td>BITSLICE32.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL39:IMUX.BYP.14</td><td>BITSLICE33.TX_LD</td></tr>
<tr><td>TCELL39:IMUX.BYP.15</td><td>BITSLICE33.TX_INC</td></tr>
<tr><td>TCELL39:IMUX.IMUX.6.DELAY</td><td>BITSLICE33.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL39:IMUX.IMUX.7.DELAY</td><td>BITSLICE33.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL39:IMUX.IMUX.8.DELAY</td><td>BITSLICE33.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL39:IMUX.IMUX.9.DELAY</td><td>BITSLICE33.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL39:IMUX.IMUX.10.DELAY</td><td>BITSLICE33.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL39:IMUX.IMUX.11.DELAY</td><td>BITSLICE33.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL39:IMUX.IMUX.12.DELAY</td><td>BITSLICE34.RX_DATAIN1</td></tr>
<tr><td>TCELL39:IMUX.IMUX.13.DELAY</td><td>BITSLICE34.TX_D0</td></tr>
<tr><td>TCELL39:IMUX.IMUX.14.DELAY</td><td>BITSLICE34.TX_D4</td></tr>
<tr><td>TCELL39:IMUX.IMUX.15.DELAY</td><td>BITSLICE34.TX_D6</td></tr>
<tr><td>TCELL39:IMUX.IMUX.16.DELAY</td><td>BITSLICE33.TX_CE_OFD</td></tr>
<tr><td>TCELL39:IMUX.IMUX.17.DELAY</td><td>BITSLICE33.RX_CE_IFD</td></tr>
<tr><td>TCELL39:IMUX.IMUX.18.DELAY</td><td>BITSLICE33.RX_DATAIN1</td></tr>
<tr><td>TCELL39:IMUX.IMUX.19.DELAY</td><td>BITSLICE33.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL39:IMUX.IMUX.20.DELAY</td><td>BITSLICE33.TX_D0</td></tr>
<tr><td>TCELL39:IMUX.IMUX.21.DELAY</td><td>BITSLICE33.TX_D1</td></tr>
<tr><td>TCELL39:IMUX.IMUX.22.DELAY</td><td>BITSLICE33.TX_D2</td></tr>
<tr><td>TCELL39:IMUX.IMUX.23.DELAY</td><td>BITSLICE33.TX_D3</td></tr>
<tr><td>TCELL39:IMUX.IMUX.24.DELAY</td><td>BITSLICE33.TX_D4</td></tr>
<tr><td>TCELL39:IMUX.IMUX.25.DELAY</td><td>BITSLICE33.TX_D5</td></tr>
<tr><td>TCELL39:IMUX.IMUX.26.DELAY</td><td>BITSLICE33.TX_D6</td></tr>
<tr><td>TCELL39:IMUX.IMUX.27.DELAY</td><td>BITSLICE33.TX_D7</td></tr>
<tr><td>TCELL39:IMUX.IMUX.28.DELAY</td><td>BITSLICE33.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL39:IMUX.IMUX.29.DELAY</td><td>BITSLICE33.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL39:IMUX.IMUX.30.DELAY</td><td>BITSLICE33.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL39:IMUX.IMUX.31.DELAY</td><td>BITSLICE33.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL39:IMUX.IMUX.32.DELAY</td><td>BITSLICE33.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL39:IMUX.IMUX.33.DELAY</td><td>BITSLICE33.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL39:IMUX.IMUX.34.DELAY</td><td>BITSLICE33.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL39:IMUX.IMUX.35.DELAY</td><td>BITSLICE33.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL39:IMUX.IMUX.36.DELAY</td><td>BITSLICE33.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL39:IMUX.IMUX.37.DELAY</td><td>BITSLICE33.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL39:IMUX.IMUX.38.DELAY</td><td>BITSLICE33.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL39:IMUX.IMUX.39.DELAY</td><td>BITSLICE33.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL39:IMUX.IMUX.40.DELAY</td><td>BITSLICE34.TX_T</td></tr>
<tr><td>TCELL39:IMUX.IMUX.41.DELAY</td><td>BITSLICE34.TX_CE_OFD</td></tr>
<tr><td>TCELL39:IMUX.IMUX.42.DELAY</td><td>BITSLICE34.RX_CE_IFD</td></tr>
<tr><td>TCELL39:IMUX.IMUX.43.DELAY</td><td>BITSLICE34.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL39:IMUX.IMUX.44.DELAY</td><td>BITSLICE34.TX_D1</td></tr>
<tr><td>TCELL39:IMUX.IMUX.45.DELAY</td><td>BITSLICE34.TX_D2</td></tr>
<tr><td>TCELL39:IMUX.IMUX.46.DELAY</td><td>BITSLICE34.TX_D3</td></tr>
<tr><td>TCELL39:IMUX.IMUX.47.DELAY</td><td>BITSLICE34.TX_D5</td></tr>
<tr><td>TCELL40:OUT.4.TMIN</td><td>BITSLICE33.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL40:OUT.5.TMIN</td><td>BITSLICE33.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL40:OUT.6.TMIN</td><td>BITSLICE33.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL40:OUT.7.TMIN</td><td>BITSLICE33.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL40:OUT.8.TMIN</td><td>BITSLICE35.TX_T_OUT</td></tr>
<tr><td>TCELL40:OUT.9.TMIN</td><td>BITSLICE33.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL40:OUT.10.TMIN</td><td>BITSLICE33.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL40:OUT.11.TMIN</td><td>BITSLICE33.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL40:OUT.12.TMIN</td><td>BITSLICE33.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL40:OUT.13.TMIN</td><td>BITSLICE33.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL40:OUT.14.TMIN</td><td>BITSLICE33.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL40:OUT.15.TMIN</td><td>BITSLICE33.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL40:OUT.16.TMIN</td><td>BITSLICE33.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL40:OUT.17.TMIN</td><td>BITSLICE33.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL40:OUT.18.TMIN</td><td>BITSLICE34.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL40:OUT.19.TMIN</td><td>BITSLICE34.RX_Q0</td></tr>
<tr><td>TCELL40:OUT.20.TMIN</td><td>BITSLICE34.RX_Q1</td></tr>
<tr><td>TCELL40:OUT.21.TMIN</td><td>BITSLICE34.RX_Q2</td></tr>
<tr><td>TCELL40:OUT.22.TMIN</td><td>BITSLICE34.RX_Q3</td></tr>
<tr><td>TCELL40:OUT.23.TMIN</td><td>BITSLICE34.RX_Q4</td></tr>
<tr><td>TCELL40:OUT.24.TMIN</td><td>BITSLICE34.RX_Q5</td></tr>
<tr><td>TCELL40:OUT.25.TMIN</td><td>BITSLICE34.RX_Q6</td></tr>
<tr><td>TCELL40:OUT.26.TMIN</td><td>BITSLICE34.RX_Q7</td></tr>
<tr><td>TCELL40:OUT.27.TMIN</td><td>BITSLICE34.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL40:OUT.28.TMIN</td><td>BITSLICE34.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL40:OUT.29.TMIN</td><td>BITSLICE34.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL40:OUT.30.TMIN</td><td>BITSLICE34.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL40:OUT.31.TMIN</td><td>BITSLICE34.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL40:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B7</td></tr>
<tr><td>TCELL40:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK7</td></tr>
<tr><td>TCELL40:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B8</td></tr>
<tr><td>TCELL40:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B8</td></tr>
<tr><td>TCELL40:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B8</td></tr>
<tr><td>TCELL40:IMUX.BYP.6</td><td>BITSLICE33.TX_EN_VTC</td></tr>
<tr><td>TCELL40:IMUX.BYP.7</td><td>BITSLICE33.TX_CE_ODELAY</td></tr>
<tr><td>TCELL40:IMUX.BYP.8</td><td>BITSLICE33.RX_LD</td></tr>
<tr><td>TCELL40:IMUX.BYP.9</td><td>BITSLICE33.RX_INC</td></tr>
<tr><td>TCELL40:IMUX.BYP.10</td><td>BITSLICE33.RX_EN_VTC</td></tr>
<tr><td>TCELL40:IMUX.BYP.11</td><td>BITSLICE33.RX_CE_IDELAY</td></tr>
<tr><td>TCELL40:IMUX.BYP.12</td><td>BITSLICE33.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL40:IMUX.BYP.13</td><td>BITSLICE34.TX_LD</td></tr>
<tr><td>TCELL40:IMUX.BYP.14</td><td>BITSLICE34.TX_INC</td></tr>
<tr><td>TCELL40:IMUX.BYP.15</td><td>BITSLICE34.TX_EN_VTC</td></tr>
<tr><td>TCELL40:IMUX.IMUX.6.DELAY</td><td>BITSLICE34.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL40:IMUX.IMUX.7.DELAY</td><td>BITSLICE34.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL40:IMUX.IMUX.8.DELAY</td><td>BITSLICE_T5.CNTVALUEIN1</td></tr>
<tr><td>TCELL40:IMUX.IMUX.9.DELAY</td><td>BITSLICE_T5.CNTVALUEIN3</td></tr>
<tr><td>TCELL40:IMUX.IMUX.10.DELAY</td><td>BITSLICE_T5.CNTVALUEIN7</td></tr>
<tr><td>TCELL40:IMUX.IMUX.11.DELAY</td><td>BITSLICE_CONTROL5.CLB2RIU_NIBBLE_SEL</td></tr>
<tr><td>TCELL40:IMUX.IMUX.12.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_WRCS1_3</td></tr>
<tr><td>TCELL40:IMUX.IMUX.13.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_WRCS0_1</td></tr>
<tr><td>TCELL40:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_T_B1</td></tr>
<tr><td>TCELL40:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_T_B3</td></tr>
<tr><td>TCELL40:IMUX.IMUX.16.DELAY</td><td>BITSLICE34.TX_D7</td></tr>
<tr><td>TCELL40:IMUX.IMUX.18.DELAY</td><td>BITSLICE34.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL40:IMUX.IMUX.19.DELAY</td><td>BITSLICE34.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL40:IMUX.IMUX.20.DELAY</td><td>BITSLICE34.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL40:IMUX.IMUX.21.DELAY</td><td>BITSLICE34.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL40:IMUX.IMUX.22.DELAY</td><td>BITSLICE34.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL40:IMUX.IMUX.23.DELAY</td><td>BITSLICE34.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL40:IMUX.IMUX.24.DELAY</td><td>BITSLICE34.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL40:IMUX.IMUX.25.DELAY</td><td>BITSLICE34.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL40:IMUX.IMUX.26.DELAY</td><td>BITSLICE34.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL40:IMUX.IMUX.27.DELAY</td><td>BITSLICE34.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL40:IMUX.IMUX.28.DELAY</td><td>BITSLICE34.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL40:IMUX.IMUX.29.DELAY</td><td>BITSLICE34.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL40:IMUX.IMUX.30.DELAY</td><td>BITSLICE34.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL40:IMUX.IMUX.31.DELAY</td><td>BITSLICE34.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL40:IMUX.IMUX.32.DELAY</td><td>BITSLICE34.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL40:IMUX.IMUX.33.DELAY</td><td>BITSLICE34.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL40:IMUX.IMUX.34.DELAY</td><td>BITSLICE_T5.CNTVALUEIN0</td></tr>
<tr><td>TCELL40:IMUX.IMUX.35.DELAY</td><td>BITSLICE_T5.CNTVALUEIN2</td></tr>
<tr><td>TCELL40:IMUX.IMUX.36.DELAY</td><td>BITSLICE_T5.CNTVALUEIN4</td></tr>
<tr><td>TCELL40:IMUX.IMUX.37.DELAY</td><td>BITSLICE_T5.CNTVALUEIN5</td></tr>
<tr><td>TCELL40:IMUX.IMUX.38.DELAY</td><td>BITSLICE_T5.CNTVALUEIN6</td></tr>
<tr><td>TCELL40:IMUX.IMUX.39.DELAY</td><td>BITSLICE_T5.CNTVALUEIN8</td></tr>
<tr><td>TCELL40:IMUX.IMUX.40.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_WRCS1_0</td></tr>
<tr><td>TCELL40:IMUX.IMUX.41.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_WRCS1_1</td></tr>
<tr><td>TCELL40:IMUX.IMUX.42.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_WRCS1_2</td></tr>
<tr><td>TCELL40:IMUX.IMUX.43.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_WRCS0_0</td></tr>
<tr><td>TCELL40:IMUX.IMUX.44.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_WRCS0_2</td></tr>
<tr><td>TCELL40:IMUX.IMUX.45.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_WRCS0_3</td></tr>
<tr><td>TCELL40:IMUX.IMUX.46.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_T_B0</td></tr>
<tr><td>TCELL40:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_T_B2</td></tr>
<tr><td>TCELL41:OUT.0.TMIN</td><td>MMCM.TESTOUT32</td></tr>
<tr><td>TCELL41:OUT.1.TMIN</td><td>MMCM.TESTOUT33</td></tr>
<tr><td>TCELL41:OUT.2.TMIN</td><td>MMCM.TESTOUT34</td></tr>
<tr><td>TCELL41:OUT.3.TMIN</td><td>MMCM.TESTOUT35</td></tr>
<tr><td>TCELL41:OUT.4.TMIN</td><td>BITSLICE34.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL41:OUT.5.TMIN</td><td>BITSLICE34.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL41:OUT.6.TMIN</td><td>BITSLICE34.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL41:OUT.7.TMIN</td><td>BITSLICE34.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL41:OUT.8.TMIN</td><td>BITSLICE36.TX_T_OUT</td></tr>
<tr><td>TCELL41:OUT.9.TMIN</td><td>BITSLICE34.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL41:OUT.10.TMIN</td><td>BITSLICE34.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL41:OUT.11.TMIN</td><td>BITSLICE34.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL41:OUT.12.TMIN</td><td>BITSLICE34.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL41:OUT.13.TMIN</td><td>BITSLICE34.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL41:OUT.14.TMIN</td><td>BITSLICE34.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL41:OUT.15.TMIN</td><td>BITSLICE34.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL41:OUT.16.TMIN</td><td>BITSLICE34.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL41:OUT.17.TMIN</td><td>BITSLICE34.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL41:OUT.18.TMIN</td><td>BITSLICE_T5.CNTVALUEOUT0</td></tr>
<tr><td>TCELL41:OUT.19.TMIN</td><td>BITSLICE_T5.CNTVALUEOUT1</td></tr>
<tr><td>TCELL41:OUT.20.TMIN</td><td>BITSLICE_T5.CNTVALUEOUT2</td></tr>
<tr><td>TCELL41:OUT.21.TMIN</td><td>BITSLICE_T5.CNTVALUEOUT3</td></tr>
<tr><td>TCELL41:OUT.22.TMIN</td><td>BITSLICE_T5.CNTVALUEOUT4</td></tr>
<tr><td>TCELL41:OUT.23.TMIN</td><td>BITSLICE_T5.CNTVALUEOUT5</td></tr>
<tr><td>TCELL41:OUT.24.TMIN</td><td>BITSLICE_T5.CNTVALUEOUT6</td></tr>
<tr><td>TCELL41:OUT.25.TMIN</td><td>BITSLICE_T5.CNTVALUEOUT7</td></tr>
<tr><td>TCELL41:OUT.26.TMIN</td><td>BITSLICE_T5.CNTVALUEOUT8</td></tr>
<tr><td>TCELL41:OUT.27.TMIN</td><td>BITSLICE_CONTROL5.PHY2CLB_PHY_RDY</td></tr>
<tr><td>TCELL41:OUT.28.TMIN</td><td>BITSLICE_CONTROL5.MASTER_PD_OUT</td></tr>
<tr><td>TCELL41:OUT.29.TMIN</td><td>BITSLICE_CONTROL5.PHY2CLB_FIXDLY_RDY</td></tr>
<tr><td>TCELL41:OUT.30.TMIN</td><td>BITSLICE_CONTROL5.CTRL_DLY_TEST_OUT</td></tr>
<tr><td>TCELL41:OUT.31.TMIN</td><td>BITSLICE37.TX_T_OUT</td></tr>
<tr><td>TCELL41:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B8</td></tr>
<tr><td>TCELL41:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK8</td></tr>
<tr><td>TCELL41:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH2.TRISTATE_ODELAY_RST_B1</td></tr>
<tr><td>TCELL41:IMUX.CTRL.6</td><td>BITSLICE_CONTROL5.REFCLK</td></tr>
<tr><td>TCELL41:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH2.CTRL_RST_B_UPP</td></tr>
<tr><td>TCELL41:IMUX.BYP.0</td><td>MMCM.TESTIN28</td></tr>
<tr><td>TCELL41:IMUX.BYP.1</td><td>MMCM.TESTIN29</td></tr>
<tr><td>TCELL41:IMUX.BYP.2</td><td>MMCM.TESTIN30</td></tr>
<tr><td>TCELL41:IMUX.BYP.3</td><td>MMCM.TESTIN31</td></tr>
<tr><td>TCELL41:IMUX.BYP.6</td><td>BITSLICE34.TX_CE_ODELAY</td></tr>
<tr><td>TCELL41:IMUX.BYP.8</td><td>BITSLICE34.RX_LD</td></tr>
<tr><td>TCELL41:IMUX.BYP.9</td><td>BITSLICE34.RX_INC</td></tr>
<tr><td>TCELL41:IMUX.BYP.10</td><td>BITSLICE34.RX_EN_VTC</td></tr>
<tr><td>TCELL41:IMUX.BYP.11</td><td>BITSLICE34.RX_CE_IDELAY</td></tr>
<tr><td>TCELL41:IMUX.BYP.12</td><td>BITSLICE34.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL41:IMUX.BYP.13</td><td>BITSLICE_T5.CE_OFD</td></tr>
<tr><td>TCELL41:IMUX.BYP.14</td><td>BITSLICE_T5.LD</td></tr>
<tr><td>TCELL41:IMUX.BYP.15</td><td>BITSLICE_T5.INC</td></tr>
<tr><td>TCELL41:IMUX.IMUX.0.DELAY</td><td>MMCM.CLKINSEL</td></tr>
<tr><td>TCELL41:IMUX.IMUX.6.DELAY</td><td>BITSLICE35.RX_DATAIN1</td></tr>
<tr><td>TCELL41:IMUX.IMUX.7.DELAY</td><td>BITSLICE35.TX_D0</td></tr>
<tr><td>TCELL41:IMUX.IMUX.8.DELAY</td><td>BITSLICE35.TX_D4</td></tr>
<tr><td>TCELL41:IMUX.IMUX.9.DELAY</td><td>BITSLICE35.TX_D6</td></tr>
<tr><td>TCELL41:IMUX.IMUX.10.DELAY</td><td>BITSLICE35.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL41:IMUX.IMUX.11.DELAY</td><td>BITSLICE35.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL41:IMUX.IMUX.12.DELAY</td><td>BITSLICE35.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL41:IMUX.IMUX.13.DELAY</td><td>BITSLICE35.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL41:IMUX.IMUX.14.DELAY</td><td>BITSLICE35.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL41:IMUX.IMUX.15.DELAY</td><td>BITSLICE35.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL41:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_RDEN0</td></tr>
<tr><td>TCELL41:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_RDEN1</td></tr>
<tr><td>TCELL41:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_RDEN2</td></tr>
<tr><td>TCELL41:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_RDEN3</td></tr>
<tr><td>TCELL41:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_RDCS1_0</td></tr>
<tr><td>TCELL41:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_RDCS1_1</td></tr>
<tr><td>TCELL41:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_RDCS1_2</td></tr>
<tr><td>TCELL41:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_RDCS1_3</td></tr>
<tr><td>TCELL41:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_RDCS0_0</td></tr>
<tr><td>TCELL41:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_RDCS0_1</td></tr>
<tr><td>TCELL41:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_RDCS0_2</td></tr>
<tr><td>TCELL41:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL5.CLB2PHY_RDCS0_3</td></tr>
<tr><td>TCELL41:IMUX.IMUX.28.DELAY</td><td>BITSLICE35.TX_T</td></tr>
<tr><td>TCELL41:IMUX.IMUX.29.DELAY</td><td>BITSLICE35.TX_CE_OFD</td></tr>
<tr><td>TCELL41:IMUX.IMUX.30.DELAY</td><td>BITSLICE35.RX_CE_IFD</td></tr>
<tr><td>TCELL41:IMUX.IMUX.31.DELAY</td><td>BITSLICE35.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL41:IMUX.IMUX.32.DELAY</td><td>BITSLICE35.TX_D1</td></tr>
<tr><td>TCELL41:IMUX.IMUX.33.DELAY</td><td>BITSLICE35.TX_D2</td></tr>
<tr><td>TCELL41:IMUX.IMUX.34.DELAY</td><td>BITSLICE35.TX_D3</td></tr>
<tr><td>TCELL41:IMUX.IMUX.35.DELAY</td><td>BITSLICE35.TX_D5</td></tr>
<tr><td>TCELL41:IMUX.IMUX.36.DELAY</td><td>BITSLICE35.TX_D7</td></tr>
<tr><td>TCELL41:IMUX.IMUX.37.DELAY</td><td>BITSLICE35.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL41:IMUX.IMUX.38.DELAY</td><td>BITSLICE35.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL41:IMUX.IMUX.39.DELAY</td><td>BITSLICE35.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL41:IMUX.IMUX.40.DELAY</td><td>BITSLICE35.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL41:IMUX.IMUX.41.DELAY</td><td>BITSLICE35.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL41:IMUX.IMUX.43.DELAY</td><td>BITSLICE35.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL41:IMUX.IMUX.44.DELAY</td><td>BITSLICE35.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL41:IMUX.IMUX.45.DELAY</td><td>BITSLICE35.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL41:IMUX.IMUX.46.DELAY</td><td>BITSLICE35.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL41:IMUX.IMUX.47.DELAY</td><td>BITSLICE35.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL42:OUT.0.TMIN</td><td>MMCM.TESTOUT28</td></tr>
<tr><td>TCELL42:OUT.1.TMIN</td><td>MMCM.TESTOUT29</td></tr>
<tr><td>TCELL42:OUT.2.TMIN</td><td>MMCM.TESTOUT30</td></tr>
<tr><td>TCELL42:OUT.3.TMIN</td><td>MMCM.TESTOUT31</td></tr>
<tr><td>TCELL42:OUT.4.TMIN</td><td>BITSLICE35.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL42:OUT.5.TMIN</td><td>BITSLICE35.RX_Q0</td></tr>
<tr><td>TCELL42:OUT.6.TMIN</td><td>BITSLICE35.RX_Q1</td></tr>
<tr><td>TCELL42:OUT.7.TMIN</td><td>BITSLICE35.RX_Q2</td></tr>
<tr><td>TCELL42:OUT.8.TMIN</td><td>BITSLICE35.RX_Q3</td></tr>
<tr><td>TCELL42:OUT.9.TMIN</td><td>BITSLICE35.RX_Q4</td></tr>
<tr><td>TCELL42:OUT.10.TMIN</td><td>BITSLICE35.RX_Q5</td></tr>
<tr><td>TCELL42:OUT.11.TMIN</td><td>BITSLICE35.RX_Q6</td></tr>
<tr><td>TCELL42:OUT.12.TMIN</td><td>BITSLICE35.RX_Q7</td></tr>
<tr><td>TCELL42:OUT.13.TMIN</td><td>BITSLICE35.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL42:OUT.14.TMIN</td><td>BITSLICE35.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL42:OUT.15.TMIN</td><td>BITSLICE35.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL42:OUT.16.TMIN</td><td>BITSLICE35.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL42:OUT.17.TMIN</td><td>BITSLICE35.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL42:OUT.18.TMIN</td><td>BITSLICE35.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL42:OUT.19.TMIN</td><td>BITSLICE35.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL42:OUT.20.TMIN</td><td>BITSLICE35.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL42:OUT.21.TMIN</td><td>BITSLICE35.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL42:OUT.22.TMIN</td><td>BITSLICE38.TX_T_OUT</td></tr>
<tr><td>TCELL42:OUT.23.TMIN</td><td>BITSLICE35.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL42:OUT.24.TMIN</td><td>BITSLICE35.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL42:OUT.25.TMIN</td><td>BITSLICE35.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL42:OUT.26.TMIN</td><td>BITSLICE35.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL42:OUT.27.TMIN</td><td>BITSLICE35.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL42:OUT.28.TMIN</td><td>BITSLICE35.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL42:OUT.29.TMIN</td><td>BITSLICE35.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL42:OUT.30.TMIN</td><td>BITSLICE35.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL42:OUT.31.TMIN</td><td>BITSLICE35.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL42:IMUX.CTRL.2</td><td>BITSLICE_CONTROL5.RIU_CLK, XIPHY_FEEDTHROUGH2.CLB2PHY_CTRL_CLK_UPP</td></tr>
<tr><td>TCELL42:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B9</td></tr>
<tr><td>TCELL42:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B9</td></tr>
<tr><td>TCELL42:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B9</td></tr>
<tr><td>TCELL42:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B9</td></tr>
<tr><td>TCELL42:IMUX.BYP.0</td><td>MMCM.TESTIN24</td></tr>
<tr><td>TCELL42:IMUX.BYP.1</td><td>MMCM.TESTIN25</td></tr>
<tr><td>TCELL42:IMUX.BYP.2</td><td>MMCM.TESTIN26</td></tr>
<tr><td>TCELL42:IMUX.BYP.3</td><td>MMCM.TESTIN27</td></tr>
<tr><td>TCELL42:IMUX.BYP.6</td><td>BITSLICE_T5.CE_ODELAY</td></tr>
<tr><td>TCELL42:IMUX.BYP.7</td><td>BITSLICE_CONTROL5.EN_VTC</td></tr>
<tr><td>TCELL42:IMUX.BYP.8</td><td>BITSLICE_CONTROL5.CTRL_DLY_TEST_IN</td></tr>
<tr><td>TCELL42:IMUX.BYP.9</td><td>BITSLICE35.TX_LD</td></tr>
<tr><td>TCELL42:IMUX.BYP.10</td><td>BITSLICE35.TX_INC</td></tr>
<tr><td>TCELL42:IMUX.BYP.11</td><td>BITSLICE35.TX_EN_VTC</td></tr>
<tr><td>TCELL42:IMUX.BYP.12</td><td>BITSLICE35.TX_CE_ODELAY</td></tr>
<tr><td>TCELL42:IMUX.BYP.13</td><td>BITSLICE35.RX_LD</td></tr>
<tr><td>TCELL42:IMUX.BYP.14</td><td>BITSLICE35.RX_INC</td></tr>
<tr><td>TCELL42:IMUX.BYP.15</td><td>BITSLICE35.RX_EN_VTC</td></tr>
<tr><td>TCELL42:IMUX.IMUX.6.DELAY</td><td>BITSLICE36.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL42:IMUX.IMUX.7.DELAY</td><td>BITSLICE36.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL42:IMUX.IMUX.8.DELAY</td><td>BITSLICE36.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL42:IMUX.IMUX.9.DELAY</td><td>BITSLICE36.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL42:IMUX.IMUX.10.DELAY</td><td>BITSLICE36.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL42:IMUX.IMUX.11.DELAY</td><td>BITSLICE36.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL42:IMUX.IMUX.12.DELAY</td><td>BITSLICE37.TX_T</td></tr>
<tr><td>TCELL42:IMUX.IMUX.13.DELAY</td><td>BITSLICE37.RX_CE_IFD</td></tr>
<tr><td>TCELL42:IMUX.IMUX.14.DELAY</td><td>BITSLICE37.TX_D1</td></tr>
<tr><td>TCELL42:IMUX.IMUX.15.DELAY</td><td>BITSLICE37.TX_D3</td></tr>
<tr><td>TCELL42:IMUX.IMUX.16.DELAY</td><td>BITSLICE35.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL42:IMUX.IMUX.17.DELAY</td><td>BITSLICE35.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL42:IMUX.IMUX.18.DELAY</td><td>BITSLICE36.TX_T</td></tr>
<tr><td>TCELL42:IMUX.IMUX.19.DELAY</td><td>BITSLICE36.TX_CE_OFD</td></tr>
<tr><td>TCELL42:IMUX.IMUX.20.DELAY</td><td>BITSLICE36.RX_CE_IFD</td></tr>
<tr><td>TCELL42:IMUX.IMUX.21.DELAY</td><td>BITSLICE36.RX_DATAIN1</td></tr>
<tr><td>TCELL42:IMUX.IMUX.22.DELAY</td><td>BITSLICE36.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL42:IMUX.IMUX.23.DELAY</td><td>BITSLICE36.TX_D5</td></tr>
<tr><td>TCELL42:IMUX.IMUX.24.DELAY</td><td>BITSLICE36.TX_D4</td></tr>
<tr><td>TCELL42:IMUX.IMUX.25.DELAY</td><td>BITSLICE36.TX_D3</td></tr>
<tr><td>TCELL42:IMUX.IMUX.26.DELAY</td><td>BITSLICE36.TX_D2</td></tr>
<tr><td>TCELL42:IMUX.IMUX.27.DELAY</td><td>BITSLICE36.TX_D1</td></tr>
<tr><td>TCELL42:IMUX.IMUX.28.DELAY</td><td>BITSLICE36.TX_D0</td></tr>
<tr><td>TCELL42:IMUX.IMUX.29.DELAY</td><td>BITSLICE36.TX_D6</td></tr>
<tr><td>TCELL42:IMUX.IMUX.30.DELAY</td><td>BITSLICE36.TX_D7</td></tr>
<tr><td>TCELL42:IMUX.IMUX.31.DELAY</td><td>BITSLICE36.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL42:IMUX.IMUX.32.DELAY</td><td>BITSLICE36.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL42:IMUX.IMUX.33.DELAY</td><td>BITSLICE36.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL42:IMUX.IMUX.34.DELAY</td><td>BITSLICE36.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL42:IMUX.IMUX.35.DELAY</td><td>BITSLICE36.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL42:IMUX.IMUX.36.DELAY</td><td>BITSLICE36.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL42:IMUX.IMUX.37.DELAY</td><td>BITSLICE36.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL42:IMUX.IMUX.38.DELAY</td><td>BITSLICE36.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL42:IMUX.IMUX.39.DELAY</td><td>BITSLICE36.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL42:IMUX.IMUX.40.DELAY</td><td>BITSLICE36.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL42:IMUX.IMUX.41.DELAY</td><td>BITSLICE36.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL42:IMUX.IMUX.42.DELAY</td><td>BITSLICE36.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL42:IMUX.IMUX.43.DELAY</td><td>BITSLICE37.TX_CE_OFD</td></tr>
<tr><td>TCELL42:IMUX.IMUX.44.DELAY</td><td>BITSLICE37.RX_DATAIN1</td></tr>
<tr><td>TCELL42:IMUX.IMUX.45.DELAY</td><td>BITSLICE37.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL42:IMUX.IMUX.46.DELAY</td><td>BITSLICE37.TX_D0</td></tr>
<tr><td>TCELL42:IMUX.IMUX.47.DELAY</td><td>BITSLICE37.TX_D2</td></tr>
<tr><td>TCELL43:OUT.0.TMIN</td><td>MMCM.TESTOUT24</td></tr>
<tr><td>TCELL43:OUT.1.TMIN</td><td>MMCM.TESTOUT25</td></tr>
<tr><td>TCELL43:OUT.2.TMIN</td><td>MMCM.TESTOUT26</td></tr>
<tr><td>TCELL43:OUT.3.TMIN</td><td>MMCM.TESTOUT27</td></tr>
<tr><td>TCELL43:OUT.4.TMIN</td><td>BITSLICE36.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL43:OUT.5.TMIN</td><td>BITSLICE36.RX_Q0</td></tr>
<tr><td>TCELL43:OUT.6.TMIN</td><td>BITSLICE36.RX_Q1</td></tr>
<tr><td>TCELL43:OUT.7.TMIN</td><td>BITSLICE36.RX_Q2</td></tr>
<tr><td>TCELL43:OUT.8.TMIN</td><td>BITSLICE36.RX_Q3</td></tr>
<tr><td>TCELL43:OUT.9.TMIN</td><td>BITSLICE36.RX_Q4</td></tr>
<tr><td>TCELL43:OUT.10.TMIN</td><td>BITSLICE36.RX_Q5</td></tr>
<tr><td>TCELL43:OUT.11.TMIN</td><td>BITSLICE36.RX_Q6</td></tr>
<tr><td>TCELL43:OUT.12.TMIN</td><td>BITSLICE36.RX_Q7</td></tr>
<tr><td>TCELL43:OUT.13.TMIN</td><td>BITSLICE36.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL43:OUT.14.TMIN</td><td>BITSLICE36.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL43:OUT.15.TMIN</td><td>BITSLICE36.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL43:OUT.16.TMIN</td><td>BITSLICE36.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL43:OUT.17.TMIN</td><td>BITSLICE36.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL43:OUT.18.TMIN</td><td>BITSLICE36.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL43:OUT.19.TMIN</td><td>BITSLICE36.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL43:OUT.20.TMIN</td><td>BITSLICE36.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL43:OUT.21.TMIN</td><td>BITSLICE36.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL43:OUT.23.TMIN</td><td>BITSLICE36.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL43:OUT.24.TMIN</td><td>BITSLICE36.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL43:OUT.25.TMIN</td><td>BITSLICE36.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL43:OUT.26.TMIN</td><td>BITSLICE36.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL43:OUT.27.TMIN</td><td>BITSLICE36.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL43:OUT.28.TMIN</td><td>BITSLICE36.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL43:OUT.29.TMIN</td><td>BITSLICE36.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL43:OUT.30.TMIN</td><td>BITSLICE36.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL43:OUT.31.TMIN</td><td>BITSLICE36.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL43:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK9</td></tr>
<tr><td>TCELL43:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B10</td></tr>
<tr><td>TCELL43:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B10</td></tr>
<tr><td>TCELL43:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B10</td></tr>
<tr><td>TCELL43:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B10</td></tr>
<tr><td>TCELL43:IMUX.BYP.0</td><td>MMCM.TESTIN20</td></tr>
<tr><td>TCELL43:IMUX.BYP.1</td><td>MMCM.TESTIN21</td></tr>
<tr><td>TCELL43:IMUX.BYP.2</td><td>MMCM.TESTIN22</td></tr>
<tr><td>TCELL43:IMUX.BYP.3</td><td>MMCM.TESTIN23</td></tr>
<tr><td>TCELL43:IMUX.BYP.6</td><td>BITSLICE35.RX_CE_IDELAY</td></tr>
<tr><td>TCELL43:IMUX.BYP.7</td><td>BITSLICE35.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL43:IMUX.BYP.8</td><td>BITSLICE36.TX_LD</td></tr>
<tr><td>TCELL43:IMUX.BYP.9</td><td>BITSLICE36.TX_INC</td></tr>
<tr><td>TCELL43:IMUX.BYP.10</td><td>BITSLICE36.TX_EN_VTC</td></tr>
<tr><td>TCELL43:IMUX.BYP.11</td><td>BITSLICE36.TX_CE_ODELAY</td></tr>
<tr><td>TCELL43:IMUX.BYP.12</td><td>BITSLICE36.RX_LD</td></tr>
<tr><td>TCELL43:IMUX.BYP.13</td><td>BITSLICE36.RX_INC</td></tr>
<tr><td>TCELL43:IMUX.BYP.14</td><td>BITSLICE36.RX_EN_VTC</td></tr>
<tr><td>TCELL43:IMUX.BYP.15</td><td>BITSLICE36.RX_CE_IDELAY</td></tr>
<tr><td>TCELL43:IMUX.IMUX.6.DELAY</td><td>BITSLICE37.TX_D5</td></tr>
<tr><td>TCELL43:IMUX.IMUX.7.DELAY</td><td>BITSLICE37.TX_D6</td></tr>
<tr><td>TCELL43:IMUX.IMUX.8.DELAY</td><td>BITSLICE37.TX_D7</td></tr>
<tr><td>TCELL43:IMUX.IMUX.9.DELAY</td><td>BITSLICE37.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL43:IMUX.IMUX.10.DELAY</td><td>BITSLICE37.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL43:IMUX.IMUX.11.DELAY</td><td>BITSLICE37.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL43:IMUX.IMUX.12.DELAY</td><td>BITSLICE37.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL43:IMUX.IMUX.13.DELAY</td><td>BITSLICE37.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL43:IMUX.IMUX.14.DELAY</td><td>BITSLICE37.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL43:IMUX.IMUX.15.DELAY</td><td>BITSLICE37.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL43:IMUX.IMUX.16.DELAY</td><td>BITSLICE37.TX_D4</td></tr>
<tr><td>TCELL44:OUT.0.TMIN</td><td>MMCM.TESTOUT20</td></tr>
<tr><td>TCELL44:OUT.1.TMIN</td><td>MMCM.TESTOUT21</td></tr>
<tr><td>TCELL44:OUT.2.TMIN</td><td>MMCM.TESTOUT22</td></tr>
<tr><td>TCELL44:OUT.3.TMIN</td><td>MMCM.TESTOUT23</td></tr>
<tr><td>TCELL44:OUT.4.TMIN</td><td>BITSLICE37.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL44:OUT.5.TMIN</td><td>BITSLICE37.RX_Q0</td></tr>
<tr><td>TCELL44:OUT.6.TMIN</td><td>BITSLICE37.RX_Q1</td></tr>
<tr><td>TCELL44:OUT.7.TMIN</td><td>BITSLICE37.RX_Q2</td></tr>
<tr><td>TCELL44:OUT.8.TMIN</td><td>BITSLICE37.RX_Q3</td></tr>
<tr><td>TCELL44:OUT.9.TMIN</td><td>BITSLICE37.RX_Q4</td></tr>
<tr><td>TCELL44:OUT.10.TMIN</td><td>BITSLICE37.RX_Q5</td></tr>
<tr><td>TCELL44:OUT.11.TMIN</td><td>BITSLICE37.RX_Q6</td></tr>
<tr><td>TCELL44:OUT.12.TMIN</td><td>BITSLICE37.RX_Q7</td></tr>
<tr><td>TCELL44:OUT.13.TMIN</td><td>BITSLICE37.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL44:OUT.14.TMIN</td><td>BITSLICE37.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL44:OUT.15.TMIN</td><td>BITSLICE37.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL44:OUT.16.TMIN</td><td>BITSLICE37.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL44:OUT.17.TMIN</td><td>BITSLICE37.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL44:OUT.18.TMIN</td><td>BITSLICE37.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL44:OUT.19.TMIN</td><td>BITSLICE37.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL44:OUT.20.TMIN</td><td>BITSLICE37.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL44:OUT.21.TMIN</td><td>BITSLICE37.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL44:OUT.23.TMIN</td><td>BITSLICE37.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL44:OUT.24.TMIN</td><td>BITSLICE37.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL44:OUT.25.TMIN</td><td>BITSLICE37.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL44:OUT.26.TMIN</td><td>BITSLICE37.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL44:OUT.27.TMIN</td><td>BITSLICE37.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL44:OUT.28.TMIN</td><td>BITSLICE37.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL44:OUT.29.TMIN</td><td>BITSLICE37.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL44:OUT.30.TMIN</td><td>BITSLICE37.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL44:OUT.31.TMIN</td><td>BITSLICE37.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL44:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK10</td></tr>
<tr><td>TCELL44:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH2.TXBIT_RST_B11</td></tr>
<tr><td>TCELL44:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH2.RXBIT_RST_B11</td></tr>
<tr><td>TCELL44:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH2.ODELAY_RST_B11</td></tr>
<tr><td>TCELL44:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH2.IDELAY_RST_B11</td></tr>
<tr><td>TCELL44:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH2.CLB2PHY_FIFO_CLK11</td></tr>
<tr><td>TCELL44:IMUX.BYP.0</td><td>MMCM.TESTIN16</td></tr>
<tr><td>TCELL44:IMUX.BYP.1</td><td>MMCM.TESTIN17</td></tr>
<tr><td>TCELL44:IMUX.BYP.2</td><td>MMCM.TESTIN18</td></tr>
<tr><td>TCELL44:IMUX.BYP.3</td><td>MMCM.TESTIN19</td></tr>
<tr><td>TCELL44:IMUX.BYP.6</td><td>BITSLICE36.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL44:IMUX.BYP.7</td><td>BITSLICE37.TX_LD</td></tr>
<tr><td>TCELL44:IMUX.BYP.8</td><td>BITSLICE37.TX_INC</td></tr>
<tr><td>TCELL44:IMUX.BYP.9</td><td>BITSLICE37.TX_EN_VTC</td></tr>
<tr><td>TCELL44:IMUX.BYP.10</td><td>BITSLICE37.TX_CE_ODELAY</td></tr>
<tr><td>TCELL44:IMUX.BYP.11</td><td>BITSLICE37.RX_LD</td></tr>
<tr><td>TCELL44:IMUX.BYP.12</td><td>BITSLICE37.RX_INC</td></tr>
<tr><td>TCELL44:IMUX.BYP.13</td><td>BITSLICE37.RX_EN_VTC</td></tr>
<tr><td>TCELL44:IMUX.BYP.14</td><td>BITSLICE37.RX_CE_IDELAY</td></tr>
<tr><td>TCELL44:IMUX.BYP.15</td><td>BITSLICE37.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL44:IMUX.IMUX.6.DELAY</td><td>BITSLICE37.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL44:IMUX.IMUX.7.DELAY</td><td>BITSLICE37.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL44:IMUX.IMUX.8.DELAY</td><td>BITSLICE37.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL44:IMUX.IMUX.9.DELAY</td><td>BITSLICE37.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL44:IMUX.IMUX.10.DELAY</td><td>BITSLICE37.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL44:IMUX.IMUX.11.DELAY</td><td>BITSLICE37.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL44:IMUX.IMUX.12.DELAY</td><td>BITSLICE37.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL44:IMUX.IMUX.13.DELAY</td><td>BITSLICE37.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL44:IMUX.IMUX.14.DELAY</td><td>BITSLICE37.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL44:IMUX.IMUX.15.DELAY</td><td>BITSLICE37.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL44:IMUX.IMUX.16.DELAY</td><td>BITSLICE37.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL45:OUT.0.TMIN</td><td>MMCM.TESTOUT16</td></tr>
<tr><td>TCELL45:OUT.1.TMIN</td><td>MMCM.TESTOUT17</td></tr>
<tr><td>TCELL45:OUT.2.TMIN</td><td>MMCM.TESTOUT18</td></tr>
<tr><td>TCELL45:OUT.3.TMIN</td><td>MMCM.TESTOUT19</td></tr>
<tr><td>TCELL45:OUT.4.TMIN</td><td>BITSLICE39.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL45:OUT.5.TMIN</td><td>BITSLICE39.RX_Q0</td></tr>
<tr><td>TCELL45:OUT.6.TMIN</td><td>BITSLICE39.RX_Q1</td></tr>
<tr><td>TCELL45:OUT.7.TMIN</td><td>BITSLICE39.RX_Q2</td></tr>
<tr><td>TCELL45:OUT.8.TMIN</td><td>BITSLICE39.RX_Q3</td></tr>
<tr><td>TCELL45:OUT.9.TMIN</td><td>BITSLICE39.RX_Q4</td></tr>
<tr><td>TCELL45:OUT.10.TMIN</td><td>BITSLICE39.RX_Q5</td></tr>
<tr><td>TCELL45:OUT.11.TMIN</td><td>BITSLICE39.RX_Q6</td></tr>
<tr><td>TCELL45:OUT.12.TMIN</td><td>BITSLICE39.RX_Q7</td></tr>
<tr><td>TCELL45:OUT.13.TMIN</td><td>BITSLICE39.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL45:OUT.14.TMIN</td><td>BITSLICE39.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL45:OUT.15.TMIN</td><td>BITSLICE39.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL45:OUT.16.TMIN</td><td>BITSLICE39.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL45:OUT.17.TMIN</td><td>BITSLICE39.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL45:OUT.18.TMIN</td><td>BITSLICE39.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL45:OUT.19.TMIN</td><td>BITSLICE39.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL45:OUT.20.TMIN</td><td>BITSLICE39.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL45:OUT.21.TMIN</td><td>BITSLICE39.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL45:OUT.22.TMIN</td><td>BITSLICE39.TX_T_OUT</td></tr>
<tr><td>TCELL45:OUT.23.TMIN</td><td>BITSLICE39.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL45:OUT.24.TMIN</td><td>BITSLICE39.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL45:OUT.25.TMIN</td><td>BITSLICE39.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL45:OUT.26.TMIN</td><td>BITSLICE39.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL45:OUT.27.TMIN</td><td>BITSLICE39.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL45:OUT.28.TMIN</td><td>BITSLICE39.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL45:OUT.29.TMIN</td><td>BITSLICE39.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL45:OUT.30.TMIN</td><td>BITSLICE39.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL45:OUT.31.TMIN</td><td>BITSLICE39.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL45:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH3.TXBIT_TRI_RST_B0</td></tr>
<tr><td>TCELL45:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B0</td></tr>
<tr><td>TCELL45:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B0</td></tr>
<tr><td>TCELL45:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B0</td></tr>
<tr><td>TCELL45:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B0</td></tr>
<tr><td>TCELL45:IMUX.BYP.0</td><td>MMCM.TESTIN12</td></tr>
<tr><td>TCELL45:IMUX.BYP.1</td><td>MMCM.TESTIN13</td></tr>
<tr><td>TCELL45:IMUX.BYP.2</td><td>MMCM.TESTIN14</td></tr>
<tr><td>TCELL45:IMUX.BYP.3</td><td>MMCM.TESTIN15</td></tr>
<tr><td>TCELL45:IMUX.BYP.6</td><td>BITSLICE_T6.EN_VTC</td></tr>
<tr><td>TCELL45:IMUX.BYP.7</td><td>BITSLICE39.TX_LD</td></tr>
<tr><td>TCELL45:IMUX.BYP.8</td><td>BITSLICE39.TX_INC</td></tr>
<tr><td>TCELL45:IMUX.BYP.9</td><td>BITSLICE39.TX_EN_VTC</td></tr>
<tr><td>TCELL45:IMUX.BYP.10</td><td>BITSLICE39.TX_CE_ODELAY</td></tr>
<tr><td>TCELL45:IMUX.BYP.11</td><td>BITSLICE39.RX_LD</td></tr>
<tr><td>TCELL45:IMUX.BYP.12</td><td>BITSLICE39.RX_INC</td></tr>
<tr><td>TCELL45:IMUX.BYP.13</td><td>BITSLICE39.RX_EN_VTC</td></tr>
<tr><td>TCELL45:IMUX.BYP.14</td><td>BITSLICE39.RX_CE_IDELAY</td></tr>
<tr><td>TCELL45:IMUX.BYP.15</td><td>BITSLICE39.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL45:IMUX.IMUX.6.DELAY</td><td>BITSLICE39.TX_CE_OFD</td></tr>
<tr><td>TCELL45:IMUX.IMUX.7.DELAY</td><td>BITSLICE39.RX_CE_IFD</td></tr>
<tr><td>TCELL45:IMUX.IMUX.8.DELAY</td><td>BITSLICE39.RX_DATAIN1</td></tr>
<tr><td>TCELL45:IMUX.IMUX.9.DELAY</td><td>BITSLICE39.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL45:IMUX.IMUX.10.DELAY</td><td>BITSLICE39.TX_D7</td></tr>
<tr><td>TCELL45:IMUX.IMUX.11.DELAY</td><td>BITSLICE39.TX_D6</td></tr>
<tr><td>TCELL45:IMUX.IMUX.12.DELAY</td><td>BITSLICE39.TX_D5</td></tr>
<tr><td>TCELL45:IMUX.IMUX.13.DELAY</td><td>BITSLICE39.TX_D4</td></tr>
<tr><td>TCELL45:IMUX.IMUX.14.DELAY</td><td>BITSLICE39.TX_D3</td></tr>
<tr><td>TCELL45:IMUX.IMUX.15.DELAY</td><td>BITSLICE39.TX_D2</td></tr>
<tr><td>TCELL45:IMUX.IMUX.16.DELAY</td><td>BITSLICE39.TX_T</td></tr>
<tr><td>TCELL46:OUT.0.TMIN</td><td>MMCM.TESTOUT12</td></tr>
<tr><td>TCELL46:OUT.1.TMIN</td><td>MMCM.TESTOUT13</td></tr>
<tr><td>TCELL46:OUT.2.TMIN</td><td>MMCM.TESTOUT14</td></tr>
<tr><td>TCELL46:OUT.3.TMIN</td><td>MMCM.TESTOUT15</td></tr>
<tr><td>TCELL46:OUT.4.TMIN</td><td>BITSLICE40.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL46:OUT.5.TMIN</td><td>BITSLICE40.RX_Q0</td></tr>
<tr><td>TCELL46:OUT.6.TMIN</td><td>BITSLICE40.RX_Q1</td></tr>
<tr><td>TCELL46:OUT.7.TMIN</td><td>BITSLICE40.RX_Q2</td></tr>
<tr><td>TCELL46:OUT.8.TMIN</td><td>BITSLICE40.RX_Q3</td></tr>
<tr><td>TCELL46:OUT.9.TMIN</td><td>BITSLICE40.RX_Q4</td></tr>
<tr><td>TCELL46:OUT.10.TMIN</td><td>BITSLICE40.RX_Q5</td></tr>
<tr><td>TCELL46:OUT.11.TMIN</td><td>BITSLICE40.RX_Q6</td></tr>
<tr><td>TCELL46:OUT.12.TMIN</td><td>BITSLICE40.RX_Q7</td></tr>
<tr><td>TCELL46:OUT.13.TMIN</td><td>BITSLICE40.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL46:OUT.14.TMIN</td><td>BITSLICE40.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL46:OUT.15.TMIN</td><td>BITSLICE40.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL46:OUT.16.TMIN</td><td>BITSLICE40.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL46:OUT.17.TMIN</td><td>BITSLICE40.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL46:OUT.18.TMIN</td><td>BITSLICE40.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL46:OUT.19.TMIN</td><td>BITSLICE40.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL46:OUT.20.TMIN</td><td>BITSLICE40.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL46:OUT.21.TMIN</td><td>BITSLICE40.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL46:OUT.22.TMIN</td><td>BITSLICE40.TX_T_OUT</td></tr>
<tr><td>TCELL46:OUT.23.TMIN</td><td>BITSLICE40.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL46:OUT.24.TMIN</td><td>BITSLICE40.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL46:OUT.25.TMIN</td><td>BITSLICE40.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL46:OUT.26.TMIN</td><td>BITSLICE40.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL46:OUT.27.TMIN</td><td>BITSLICE40.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL46:OUT.28.TMIN</td><td>BITSLICE40.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL46:OUT.29.TMIN</td><td>BITSLICE40.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL46:OUT.30.TMIN</td><td>BITSLICE40.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL46:OUT.31.TMIN</td><td>BITSLICE40.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL46:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK0</td></tr>
<tr><td>TCELL46:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.TXBIT_TRI_RST_B1</td></tr>
<tr><td>TCELL46:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B1</td></tr>
<tr><td>TCELL46:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B1</td></tr>
<tr><td>TCELL46:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B1</td></tr>
<tr><td>TCELL46:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B1</td></tr>
<tr><td>TCELL46:IMUX.BYP.0</td><td>MMCM.TESTIN8</td></tr>
<tr><td>TCELL46:IMUX.BYP.1</td><td>MMCM.TESTIN9</td></tr>
<tr><td>TCELL46:IMUX.BYP.2</td><td>MMCM.TESTIN10</td></tr>
<tr><td>TCELL46:IMUX.BYP.3</td><td>MMCM.TESTIN11</td></tr>
<tr><td>TCELL46:IMUX.BYP.6</td><td>BITSLICE_T7.EN_VTC</td></tr>
<tr><td>TCELL46:IMUX.BYP.7</td><td>BITSLICE40.TX_LD</td></tr>
<tr><td>TCELL46:IMUX.BYP.8</td><td>BITSLICE40.TX_INC</td></tr>
<tr><td>TCELL46:IMUX.BYP.9</td><td>BITSLICE40.TX_EN_VTC</td></tr>
<tr><td>TCELL46:IMUX.BYP.10</td><td>BITSLICE40.TX_CE_ODELAY</td></tr>
<tr><td>TCELL46:IMUX.BYP.11</td><td>BITSLICE40.RX_LD</td></tr>
<tr><td>TCELL46:IMUX.BYP.12</td><td>BITSLICE40.RX_INC</td></tr>
<tr><td>TCELL46:IMUX.BYP.13</td><td>BITSLICE40.RX_EN_VTC</td></tr>
<tr><td>TCELL46:IMUX.BYP.14</td><td>BITSLICE40.RX_CE_IDELAY</td></tr>
<tr><td>TCELL46:IMUX.BYP.15</td><td>BITSLICE40.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL46:IMUX.IMUX.6.DELAY</td><td>BITSLICE39.TX_D1</td></tr>
<tr><td>TCELL46:IMUX.IMUX.7.DELAY</td><td>BITSLICE39.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL46:IMUX.IMUX.8.DELAY</td><td>BITSLICE39.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL46:IMUX.IMUX.9.DELAY</td><td>BITSLICE39.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL46:IMUX.IMUX.10.DELAY</td><td>BITSLICE39.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL46:IMUX.IMUX.11.DELAY</td><td>BITSLICE39.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL46:IMUX.IMUX.12.DELAY</td><td>BITSLICE39.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL46:IMUX.IMUX.13.DELAY</td><td>BITSLICE39.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL46:IMUX.IMUX.14.DELAY</td><td>BITSLICE39.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL46:IMUX.IMUX.15.DELAY</td><td>BITSLICE39.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL46:IMUX.IMUX.16.DELAY</td><td>BITSLICE39.TX_D0</td></tr>
<tr><td>TCELL47:OUT.0.TMIN</td><td>MMCM.TESTOUT8</td></tr>
<tr><td>TCELL47:OUT.1.TMIN</td><td>MMCM.TESTOUT9</td></tr>
<tr><td>TCELL47:OUT.2.TMIN</td><td>MMCM.TESTOUT10</td></tr>
<tr><td>TCELL47:OUT.3.TMIN</td><td>MMCM.TESTOUT11</td></tr>
<tr><td>TCELL47:OUT.4.TMIN</td><td>BITSLICE41.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL47:OUT.5.TMIN</td><td>BITSLICE41.RX_Q0</td></tr>
<tr><td>TCELL47:OUT.6.TMIN</td><td>BITSLICE41.RX_Q1</td></tr>
<tr><td>TCELL47:OUT.7.TMIN</td><td>BITSLICE41.RX_Q2</td></tr>
<tr><td>TCELL47:OUT.8.TMIN</td><td>BITSLICE41.RX_Q3</td></tr>
<tr><td>TCELL47:OUT.9.TMIN</td><td>BITSLICE41.RX_Q4</td></tr>
<tr><td>TCELL47:OUT.10.TMIN</td><td>BITSLICE41.RX_Q5</td></tr>
<tr><td>TCELL47:OUT.11.TMIN</td><td>BITSLICE41.RX_Q6</td></tr>
<tr><td>TCELL47:OUT.12.TMIN</td><td>BITSLICE41.RX_Q7</td></tr>
<tr><td>TCELL47:OUT.13.TMIN</td><td>BITSLICE41.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL47:OUT.14.TMIN</td><td>BITSLICE41.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL47:OUT.15.TMIN</td><td>BITSLICE41.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL47:OUT.16.TMIN</td><td>BITSLICE41.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL47:OUT.17.TMIN</td><td>BITSLICE41.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL47:OUT.18.TMIN</td><td>BITSLICE41.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL47:OUT.19.TMIN</td><td>BITSLICE41.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL47:OUT.20.TMIN</td><td>BITSLICE41.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL47:OUT.21.TMIN</td><td>BITSLICE41.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL47:OUT.22.TMIN</td><td>BITSLICE41.TX_T_OUT</td></tr>
<tr><td>TCELL47:OUT.23.TMIN</td><td>BITSLICE41.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL47:OUT.24.TMIN</td><td>BITSLICE41.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL47:OUT.25.TMIN</td><td>BITSLICE41.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL47:OUT.26.TMIN</td><td>BITSLICE41.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL47:OUT.27.TMIN</td><td>BITSLICE41.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL47:OUT.28.TMIN</td><td>BITSLICE41.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL47:OUT.29.TMIN</td><td>BITSLICE41.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL47:OUT.30.TMIN</td><td>BITSLICE41.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL47:OUT.31.TMIN</td><td>BITSLICE41.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL47:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK1</td></tr>
<tr><td>TCELL47:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B2</td></tr>
<tr><td>TCELL47:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B2</td></tr>
<tr><td>TCELL47:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B2</td></tr>
<tr><td>TCELL47:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B2</td></tr>
<tr><td>TCELL47:IMUX.BYP.0</td><td>MMCM.TESTIN4</td></tr>
<tr><td>TCELL47:IMUX.BYP.1</td><td>MMCM.TESTIN5</td></tr>
<tr><td>TCELL47:IMUX.BYP.2</td><td>MMCM.TESTIN6</td></tr>
<tr><td>TCELL47:IMUX.BYP.3</td><td>MMCM.TESTIN7</td></tr>
<tr><td>TCELL47:IMUX.BYP.6</td><td>BITSLICE41.TX_LD</td></tr>
<tr><td>TCELL47:IMUX.BYP.7</td><td>BITSLICE41.TX_INC</td></tr>
<tr><td>TCELL47:IMUX.BYP.8</td><td>BITSLICE41.TX_EN_VTC</td></tr>
<tr><td>TCELL47:IMUX.BYP.9</td><td>BITSLICE41.TX_CE_ODELAY</td></tr>
<tr><td>TCELL47:IMUX.BYP.10</td><td>BITSLICE41.RX_LD</td></tr>
<tr><td>TCELL47:IMUX.BYP.11</td><td>BITSLICE41.RX_INC</td></tr>
<tr><td>TCELL47:IMUX.BYP.12</td><td>BITSLICE41.RX_EN_VTC</td></tr>
<tr><td>TCELL47:IMUX.BYP.13</td><td>BITSLICE41.RX_CE_IDELAY</td></tr>
<tr><td>TCELL47:IMUX.BYP.14</td><td>BITSLICE41.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL47:IMUX.BYP.15</td><td>BITSLICE_T6.CE_OFD</td></tr>
<tr><td>TCELL47:IMUX.IMUX.0.DELAY</td><td>MMCM.SCANMODEB</td></tr>
<tr><td>TCELL47:IMUX.IMUX.6.DELAY</td><td>BITSLICE40.TX_D1</td></tr>
<tr><td>TCELL47:IMUX.IMUX.7.DELAY</td><td>BITSLICE40.TX_D3</td></tr>
<tr><td>TCELL47:IMUX.IMUX.8.DELAY</td><td>BITSLICE40.TX_D7</td></tr>
<tr><td>TCELL47:IMUX.IMUX.9.DELAY</td><td>BITSLICE40.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL47:IMUX.IMUX.10.DELAY</td><td>BITSLICE40.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL47:IMUX.IMUX.11.DELAY</td><td>BITSLICE40.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL47:IMUX.IMUX.12.DELAY</td><td>BITSLICE40.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL47:IMUX.IMUX.13.DELAY</td><td>BITSLICE40.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL47:IMUX.IMUX.14.DELAY</td><td>BITSLICE40.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL47:IMUX.IMUX.15.DELAY</td><td>BITSLICE41.TX_CE_OFD</td></tr>
<tr><td>TCELL47:IMUX.IMUX.16.DELAY</td><td>BITSLICE39.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL47:IMUX.IMUX.17.DELAY</td><td>BITSLICE39.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL47:IMUX.IMUX.18.DELAY</td><td>BITSLICE39.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL47:IMUX.IMUX.19.DELAY</td><td>BITSLICE39.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL47:IMUX.IMUX.20.DELAY</td><td>BITSLICE39.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL47:IMUX.IMUX.21.DELAY</td><td>BITSLICE39.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL47:IMUX.IMUX.22.DELAY</td><td>BITSLICE39.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL47:IMUX.IMUX.23.DELAY</td><td>BITSLICE39.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL47:IMUX.IMUX.24.DELAY</td><td>BITSLICE39.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL47:IMUX.IMUX.25.DELAY</td><td>BITSLICE40.TX_T</td></tr>
<tr><td>TCELL47:IMUX.IMUX.26.DELAY</td><td>BITSLICE40.TX_CE_OFD</td></tr>
<tr><td>TCELL47:IMUX.IMUX.27.DELAY</td><td>BITSLICE40.RX_CE_IFD</td></tr>
<tr><td>TCELL47:IMUX.IMUX.28.DELAY</td><td>BITSLICE40.RX_DATAIN1</td></tr>
<tr><td>TCELL47:IMUX.IMUX.29.DELAY</td><td>BITSLICE40.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL47:IMUX.IMUX.30.DELAY</td><td>BITSLICE40.TX_D0</td></tr>
<tr><td>TCELL47:IMUX.IMUX.31.DELAY</td><td>BITSLICE40.TX_D2</td></tr>
<tr><td>TCELL47:IMUX.IMUX.32.DELAY</td><td>BITSLICE40.TX_D4</td></tr>
<tr><td>TCELL47:IMUX.IMUX.33.DELAY</td><td>BITSLICE40.TX_D5</td></tr>
<tr><td>TCELL47:IMUX.IMUX.34.DELAY</td><td>BITSLICE40.TX_D6</td></tr>
<tr><td>TCELL47:IMUX.IMUX.35.DELAY</td><td>BITSLICE40.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL47:IMUX.IMUX.36.DELAY</td><td>BITSLICE40.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL47:IMUX.IMUX.37.DELAY</td><td>BITSLICE40.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL47:IMUX.IMUX.38.DELAY</td><td>BITSLICE40.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL47:IMUX.IMUX.39.DELAY</td><td>BITSLICE40.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL47:IMUX.IMUX.40.DELAY</td><td>BITSLICE40.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL47:IMUX.IMUX.41.DELAY</td><td>BITSLICE40.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL47:IMUX.IMUX.42.DELAY</td><td>BITSLICE40.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL47:IMUX.IMUX.43.DELAY</td><td>BITSLICE40.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL47:IMUX.IMUX.44.DELAY</td><td>BITSLICE40.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL47:IMUX.IMUX.45.DELAY</td><td>BITSLICE40.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL47:IMUX.IMUX.46.DELAY</td><td>BITSLICE40.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL47:IMUX.IMUX.47.DELAY</td><td>BITSLICE41.TX_T</td></tr>
<tr><td>TCELL48:OUT.0.TMIN</td><td>MMCM.TESTOUT4</td></tr>
<tr><td>TCELL48:OUT.1.TMIN</td><td>MMCM.TESTOUT5</td></tr>
<tr><td>TCELL48:OUT.2.TMIN</td><td>MMCM.TESTOUT6</td></tr>
<tr><td>TCELL48:OUT.3.TMIN</td><td>MMCM.TESTOUT7</td></tr>
<tr><td>TCELL48:OUT.4.TMIN</td><td>BITSLICE_T6.CNTVALUEOUT0</td></tr>
<tr><td>TCELL48:OUT.5.TMIN</td><td>BITSLICE_T6.CNTVALUEOUT1</td></tr>
<tr><td>TCELL48:OUT.6.TMIN</td><td>BITSLICE_T6.CNTVALUEOUT2</td></tr>
<tr><td>TCELL48:OUT.7.TMIN</td><td>BITSLICE_T6.CNTVALUEOUT3</td></tr>
<tr><td>TCELL48:OUT.8.TMIN</td><td>BITSLICE_T6.CNTVALUEOUT4</td></tr>
<tr><td>TCELL48:OUT.9.TMIN</td><td>BITSLICE_T6.CNTVALUEOUT5</td></tr>
<tr><td>TCELL48:OUT.10.TMIN</td><td>BITSLICE_T6.CNTVALUEOUT6</td></tr>
<tr><td>TCELL48:OUT.11.TMIN</td><td>BITSLICE_T6.CNTVALUEOUT7</td></tr>
<tr><td>TCELL48:OUT.12.TMIN</td><td>BITSLICE_T6.CNTVALUEOUT8</td></tr>
<tr><td>TCELL48:OUT.13.TMIN</td><td>BITSLICE42.TX_T_OUT</td></tr>
<tr><td>TCELL48:OUT.14.TMIN</td><td>BITSLICE_CONTROL6.PHY2CLB_PHY_RDY</td></tr>
<tr><td>TCELL48:OUT.15.TMIN</td><td>BITSLICE_CONTROL6.MASTER_PD_OUT</td></tr>
<tr><td>TCELL48:OUT.16.TMIN</td><td>BITSLICE_CONTROL6.PHY2CLB_FIXDLY_RDY</td></tr>
<tr><td>TCELL48:OUT.17.TMIN</td><td>BITSLICE_CONTROL6.CTRL_DLY_TEST_OUT</td></tr>
<tr><td>TCELL48:OUT.18.TMIN</td><td>BITSLICE42.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL48:OUT.19.TMIN</td><td>BITSLICE42.RX_Q0</td></tr>
<tr><td>TCELL48:OUT.20.TMIN</td><td>BITSLICE42.RX_Q1</td></tr>
<tr><td>TCELL48:OUT.21.TMIN</td><td>BITSLICE42.RX_Q2</td></tr>
<tr><td>TCELL48:OUT.22.TMIN</td><td>BITSLICE42.RX_Q3</td></tr>
<tr><td>TCELL48:OUT.23.TMIN</td><td>BITSLICE42.RX_Q4</td></tr>
<tr><td>TCELL48:OUT.24.TMIN</td><td>BITSLICE42.RX_Q5</td></tr>
<tr><td>TCELL48:OUT.25.TMIN</td><td>BITSLICE42.RX_Q6</td></tr>
<tr><td>TCELL48:OUT.26.TMIN</td><td>BITSLICE42.RX_Q7</td></tr>
<tr><td>TCELL48:OUT.27.TMIN</td><td>BITSLICE42.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL48:OUT.28.TMIN</td><td>BITSLICE42.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL48:OUT.29.TMIN</td><td>BITSLICE42.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL48:OUT.30.TMIN</td><td>BITSLICE42.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL48:OUT.31.TMIN</td><td>BITSLICE42.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL48:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK2</td></tr>
<tr><td>TCELL48:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.TRISTATE_ODELAY_RST_B0</td></tr>
<tr><td>TCELL48:IMUX.CTRL.5</td><td>BITSLICE_CONTROL6.REFCLK</td></tr>
<tr><td>TCELL48:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH3.CTRL_RST_B_LOW</td></tr>
<tr><td>TCELL48:IMUX.CTRL.7</td><td>BITSLICE_CONTROL6.RIU_CLK, XIPHY_FEEDTHROUGH3.CLB2PHY_CTRL_CLK_LOW</td></tr>
<tr><td>TCELL48:IMUX.BYP.0</td><td>MMCM.TESTIN0</td></tr>
<tr><td>TCELL48:IMUX.BYP.1</td><td>MMCM.TESTIN1</td></tr>
<tr><td>TCELL48:IMUX.BYP.2</td><td>MMCM.TESTIN2</td></tr>
<tr><td>TCELL48:IMUX.BYP.3</td><td>MMCM.TESTIN3</td></tr>
<tr><td>TCELL48:IMUX.BYP.6</td><td>BITSLICE_T6.LD</td></tr>
<tr><td>TCELL48:IMUX.BYP.7</td><td>BITSLICE_T6.INC</td></tr>
<tr><td>TCELL48:IMUX.BYP.8</td><td>BITSLICE_T6.CE_ODELAY</td></tr>
<tr><td>TCELL48:IMUX.BYP.9</td><td>BITSLICE_CONTROL6.EN_VTC</td></tr>
<tr><td>TCELL48:IMUX.BYP.10</td><td>BITSLICE_CONTROL6.CTRL_DLY_TEST_IN</td></tr>
<tr><td>TCELL48:IMUX.BYP.12</td><td>BITSLICE42.TX_LD</td></tr>
<tr><td>TCELL48:IMUX.BYP.13</td><td>BITSLICE42.TX_INC</td></tr>
<tr><td>TCELL48:IMUX.BYP.14</td><td>BITSLICE42.TX_EN_VTC</td></tr>
<tr><td>TCELL48:IMUX.BYP.15</td><td>BITSLICE42.TX_CE_ODELAY</td></tr>
<tr><td>TCELL48:IMUX.IMUX.0.DELAY</td><td>MMCM.SCANENB</td></tr>
<tr><td>TCELL48:IMUX.IMUX.6.DELAY</td><td>BITSLICE41.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL48:IMUX.IMUX.7.DELAY</td><td>BITSLICE41.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL48:IMUX.IMUX.8.DELAY</td><td>BITSLICE41.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL48:IMUX.IMUX.9.DELAY</td><td>BITSLICE41.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL48:IMUX.IMUX.10.DELAY</td><td>BITSLICE41.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL48:IMUX.IMUX.11.DELAY</td><td>BITSLICE41.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL48:IMUX.IMUX.12.DELAY</td><td>BITSLICE_T6.CNTVALUEIN3</td></tr>
<tr><td>TCELL48:IMUX.IMUX.13.DELAY</td><td>BITSLICE_T6.CNTVALUEIN5</td></tr>
<tr><td>TCELL48:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_NIBBLE_SEL</td></tr>
<tr><td>TCELL48:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_WRCS1_1</td></tr>
<tr><td>TCELL48:IMUX.IMUX.16.DELAY</td><td>BITSLICE41.RX_CE_IFD</td></tr>
<tr><td>TCELL48:IMUX.IMUX.17.DELAY</td><td>BITSLICE41.RX_DATAIN1</td></tr>
<tr><td>TCELL48:IMUX.IMUX.18.DELAY</td><td>BITSLICE41.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL48:IMUX.IMUX.20.DELAY</td><td>BITSLICE41.TX_D0</td></tr>
<tr><td>TCELL48:IMUX.IMUX.21.DELAY</td><td>BITSLICE41.TX_D1</td></tr>
<tr><td>TCELL48:IMUX.IMUX.22.DELAY</td><td>BITSLICE41.TX_D2</td></tr>
<tr><td>TCELL48:IMUX.IMUX.23.DELAY</td><td>BITSLICE41.TX_D3</td></tr>
<tr><td>TCELL48:IMUX.IMUX.24.DELAY</td><td>BITSLICE41.TX_D4</td></tr>
<tr><td>TCELL48:IMUX.IMUX.25.DELAY</td><td>BITSLICE41.TX_D5</td></tr>
<tr><td>TCELL48:IMUX.IMUX.26.DELAY</td><td>BITSLICE41.TX_D6</td></tr>
<tr><td>TCELL48:IMUX.IMUX.27.DELAY</td><td>BITSLICE41.TX_D7</td></tr>
<tr><td>TCELL48:IMUX.IMUX.28.DELAY</td><td>BITSLICE41.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL48:IMUX.IMUX.29.DELAY</td><td>BITSLICE41.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL48:IMUX.IMUX.30.DELAY</td><td>BITSLICE41.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL48:IMUX.IMUX.31.DELAY</td><td>BITSLICE41.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL48:IMUX.IMUX.32.DELAY</td><td>BITSLICE41.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL48:IMUX.IMUX.33.DELAY</td><td>BITSLICE41.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL48:IMUX.IMUX.34.DELAY</td><td>BITSLICE41.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL48:IMUX.IMUX.35.DELAY</td><td>BITSLICE41.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL48:IMUX.IMUX.36.DELAY</td><td>BITSLICE41.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL48:IMUX.IMUX.37.DELAY</td><td>BITSLICE41.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL48:IMUX.IMUX.38.DELAY</td><td>BITSLICE41.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL48:IMUX.IMUX.39.DELAY</td><td>BITSLICE41.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL48:IMUX.IMUX.40.DELAY</td><td>BITSLICE_T6.CNTVALUEIN0</td></tr>
<tr><td>TCELL48:IMUX.IMUX.41.DELAY</td><td>BITSLICE_T6.CNTVALUEIN1</td></tr>
<tr><td>TCELL48:IMUX.IMUX.42.DELAY</td><td>BITSLICE_T6.CNTVALUEIN2</td></tr>
<tr><td>TCELL48:IMUX.IMUX.43.DELAY</td><td>BITSLICE_T6.CNTVALUEIN4</td></tr>
<tr><td>TCELL48:IMUX.IMUX.44.DELAY</td><td>BITSLICE_T6.CNTVALUEIN6</td></tr>
<tr><td>TCELL48:IMUX.IMUX.45.DELAY</td><td>BITSLICE_T6.CNTVALUEIN7</td></tr>
<tr><td>TCELL48:IMUX.IMUX.46.DELAY</td><td>BITSLICE_T6.CNTVALUEIN8</td></tr>
<tr><td>TCELL48:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_WRCS1_0</td></tr>
<tr><td>TCELL49:OUT.0.TMIN</td><td>MMCM.TESTOUT0</td></tr>
<tr><td>TCELL49:OUT.1.TMIN</td><td>MMCM.TESTOUT1</td></tr>
<tr><td>TCELL49:OUT.2.TMIN</td><td>MMCM.TESTOUT2</td></tr>
<tr><td>TCELL49:OUT.3.TMIN</td><td>MMCM.TESTOUT3</td></tr>
<tr><td>TCELL49:OUT.4.TMIN</td><td>BITSLICE42.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL49:OUT.5.TMIN</td><td>BITSLICE42.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL49:OUT.6.TMIN</td><td>BITSLICE42.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL49:OUT.7.TMIN</td><td>BITSLICE42.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL49:OUT.8.TMIN</td><td>BITSLICE43.TX_T_OUT</td></tr>
<tr><td>TCELL49:OUT.9.TMIN</td><td>BITSLICE42.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL49:OUT.10.TMIN</td><td>BITSLICE42.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL49:OUT.11.TMIN</td><td>BITSLICE42.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL49:OUT.12.TMIN</td><td>BITSLICE42.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL49:OUT.13.TMIN</td><td>BITSLICE42.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL49:OUT.14.TMIN</td><td>BITSLICE42.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL49:OUT.15.TMIN</td><td>BITSLICE42.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL49:OUT.16.TMIN</td><td>BITSLICE42.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL49:OUT.17.TMIN</td><td>BITSLICE42.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL49:OUT.18.TMIN</td><td>BITSLICE43.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL49:OUT.19.TMIN</td><td>BITSLICE43.RX_Q0</td></tr>
<tr><td>TCELL49:OUT.20.TMIN</td><td>BITSLICE43.RX_Q1</td></tr>
<tr><td>TCELL49:OUT.21.TMIN</td><td>BITSLICE43.RX_Q2</td></tr>
<tr><td>TCELL49:OUT.22.TMIN</td><td>BITSLICE43.RX_Q3</td></tr>
<tr><td>TCELL49:OUT.23.TMIN</td><td>BITSLICE43.RX_Q4</td></tr>
<tr><td>TCELL49:OUT.24.TMIN</td><td>BITSLICE43.RX_Q5</td></tr>
<tr><td>TCELL49:OUT.25.TMIN</td><td>BITSLICE43.RX_Q6</td></tr>
<tr><td>TCELL49:OUT.26.TMIN</td><td>BITSLICE43.RX_Q7</td></tr>
<tr><td>TCELL49:OUT.27.TMIN</td><td>BITSLICE43.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL49:OUT.28.TMIN</td><td>BITSLICE43.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL49:OUT.29.TMIN</td><td>BITSLICE43.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL49:OUT.30.TMIN</td><td>BITSLICE43.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL49:OUT.31.TMIN</td><td>BITSLICE43.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL49:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B3</td></tr>
<tr><td>TCELL49:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B3</td></tr>
<tr><td>TCELL49:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B3</td></tr>
<tr><td>TCELL49:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B3</td></tr>
<tr><td>TCELL49:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK3</td></tr>
<tr><td>TCELL49:IMUX.BYP.0</td><td>MMCM.DADDR4</td></tr>
<tr><td>TCELL49:IMUX.BYP.1</td><td>MMCM.DADDR5</td></tr>
<tr><td>TCELL49:IMUX.BYP.2</td><td>MMCM.DADDR6</td></tr>
<tr><td>TCELL49:IMUX.BYP.6</td><td>BITSLICE42.RX_LD</td></tr>
<tr><td>TCELL49:IMUX.BYP.7</td><td>BITSLICE42.RX_INC</td></tr>
<tr><td>TCELL49:IMUX.BYP.8</td><td>BITSLICE42.RX_EN_VTC</td></tr>
<tr><td>TCELL49:IMUX.BYP.9</td><td>BITSLICE42.RX_CE_IDELAY</td></tr>
<tr><td>TCELL49:IMUX.BYP.10</td><td>BITSLICE42.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL49:IMUX.BYP.11</td><td>BITSLICE43.TX_LD</td></tr>
<tr><td>TCELL49:IMUX.BYP.12</td><td>BITSLICE43.TX_INC</td></tr>
<tr><td>TCELL49:IMUX.BYP.13</td><td>BITSLICE43.TX_EN_VTC</td></tr>
<tr><td>TCELL49:IMUX.BYP.14</td><td>BITSLICE43.TX_CE_ODELAY</td></tr>
<tr><td>TCELL49:IMUX.BYP.15</td><td>BITSLICE43.RX_LD</td></tr>
<tr><td>TCELL49:IMUX.IMUX.0.DELAY</td><td>MMCM.SCANIN</td></tr>
<tr><td>TCELL49:IMUX.IMUX.6.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_RDCS1_1</td></tr>
<tr><td>TCELL49:IMUX.IMUX.7.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_RDCS1_3</td></tr>
<tr><td>TCELL49:IMUX.IMUX.8.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_RDCS0_3</td></tr>
<tr><td>TCELL49:IMUX.IMUX.9.DELAY</td><td>BITSLICE42.TX_CE_OFD</td></tr>
<tr><td>TCELL49:IMUX.IMUX.10.DELAY</td><td>BITSLICE42.TX_D0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.11.DELAY</td><td>BITSLICE42.TX_D2</td></tr>
<tr><td>TCELL49:IMUX.IMUX.12.DELAY</td><td>BITSLICE42.TX_D6</td></tr>
<tr><td>TCELL49:IMUX.IMUX.13.DELAY</td><td>BITSLICE42.TX_D7</td></tr>
<tr><td>TCELL49:IMUX.IMUX.14.DELAY</td><td>BITSLICE42.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL49:IMUX.IMUX.15.DELAY</td><td>BITSLICE42.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL49:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_WRCS1_2</td></tr>
<tr><td>TCELL49:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_WRCS1_3</td></tr>
<tr><td>TCELL49:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_WRCS0_0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_WRCS0_1</td></tr>
<tr><td>TCELL49:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_WRCS0_2</td></tr>
<tr><td>TCELL49:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_WRCS0_3</td></tr>
<tr><td>TCELL49:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_T_B0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_T_B1</td></tr>
<tr><td>TCELL49:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_T_B2</td></tr>
<tr><td>TCELL49:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_T_B3</td></tr>
<tr><td>TCELL49:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_RDEN0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_RDEN1</td></tr>
<tr><td>TCELL49:IMUX.IMUX.28.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_RDEN2</td></tr>
<tr><td>TCELL49:IMUX.IMUX.29.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_RDEN3</td></tr>
<tr><td>TCELL49:IMUX.IMUX.30.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_RDCS1_0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.31.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_RDCS1_2</td></tr>
<tr><td>TCELL49:IMUX.IMUX.32.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_RDCS0_0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.33.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_RDCS0_1</td></tr>
<tr><td>TCELL49:IMUX.IMUX.34.DELAY</td><td>BITSLICE_CONTROL6.CLB2PHY_RDCS0_2</td></tr>
<tr><td>TCELL49:IMUX.IMUX.35.DELAY</td><td>BITSLICE42.TX_T</td></tr>
<tr><td>TCELL49:IMUX.IMUX.36.DELAY</td><td>BITSLICE42.RX_CE_IFD</td></tr>
<tr><td>TCELL49:IMUX.IMUX.37.DELAY</td><td>BITSLICE42.RX_DATAIN1</td></tr>
<tr><td>TCELL49:IMUX.IMUX.38.DELAY</td><td>BITSLICE42.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL49:IMUX.IMUX.39.DELAY</td><td>BITSLICE42.TX_D1</td></tr>
<tr><td>TCELL49:IMUX.IMUX.40.DELAY</td><td>BITSLICE42.TX_D3</td></tr>
<tr><td>TCELL49:IMUX.IMUX.41.DELAY</td><td>BITSLICE42.TX_D4</td></tr>
<tr><td>TCELL49:IMUX.IMUX.42.DELAY</td><td>BITSLICE42.TX_D5</td></tr>
<tr><td>TCELL49:IMUX.IMUX.44.DELAY</td><td>BITSLICE42.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.45.DELAY</td><td>BITSLICE42.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL49:IMUX.IMUX.46.DELAY</td><td>BITSLICE42.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL49:IMUX.IMUX.47.DELAY</td><td>BITSLICE42.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL50:OUT.0.TMIN</td><td>MMCM.DOUT12</td></tr>
<tr><td>TCELL50:OUT.1.TMIN</td><td>MMCM.DOUT13</td></tr>
<tr><td>TCELL50:OUT.2.TMIN</td><td>MMCM.DOUT14</td></tr>
<tr><td>TCELL50:OUT.3.TMIN</td><td>MMCM.DOUT15</td></tr>
<tr><td>TCELL50:OUT.4.TMIN</td><td>BITSLICE43.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL50:OUT.5.TMIN</td><td>BITSLICE43.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL50:OUT.6.TMIN</td><td>BITSLICE43.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL50:OUT.7.TMIN</td><td>BITSLICE43.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL50:OUT.8.TMIN</td><td>BITSLICE44.TX_T_OUT</td></tr>
<tr><td>TCELL50:OUT.9.TMIN</td><td>BITSLICE43.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL50:OUT.10.TMIN</td><td>BITSLICE43.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL50:OUT.11.TMIN</td><td>BITSLICE43.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL50:OUT.12.TMIN</td><td>BITSLICE43.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL50:OUT.13.TMIN</td><td>BITSLICE43.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL50:OUT.14.TMIN</td><td>BITSLICE43.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL50:OUT.15.TMIN</td><td>BITSLICE43.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL50:OUT.16.TMIN</td><td>BITSLICE43.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL50:OUT.17.TMIN</td><td>BITSLICE43.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL50:OUT.18.TMIN</td><td>BITSLICE44.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL50:OUT.19.TMIN</td><td>BITSLICE44.RX_Q0</td></tr>
<tr><td>TCELL50:OUT.20.TMIN</td><td>BITSLICE44.RX_Q1</td></tr>
<tr><td>TCELL50:OUT.21.TMIN</td><td>BITSLICE44.RX_Q2</td></tr>
<tr><td>TCELL50:OUT.22.TMIN</td><td>BITSLICE44.RX_Q3</td></tr>
<tr><td>TCELL50:OUT.23.TMIN</td><td>BITSLICE44.RX_Q4</td></tr>
<tr><td>TCELL50:OUT.24.TMIN</td><td>BITSLICE44.RX_Q5</td></tr>
<tr><td>TCELL50:OUT.25.TMIN</td><td>BITSLICE44.RX_Q6</td></tr>
<tr><td>TCELL50:OUT.26.TMIN</td><td>BITSLICE44.RX_Q7</td></tr>
<tr><td>TCELL50:OUT.27.TMIN</td><td>BITSLICE44.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL50:OUT.28.TMIN</td><td>BITSLICE44.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL50:OUT.29.TMIN</td><td>BITSLICE44.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL50:OUT.30.TMIN</td><td>BITSLICE44.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL50:OUT.31.TMIN</td><td>BITSLICE44.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL50:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B4</td></tr>
<tr><td>TCELL50:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B4</td></tr>
<tr><td>TCELL50:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B4</td></tr>
<tr><td>TCELL50:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B4</td></tr>
<tr><td>TCELL50:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK4</td></tr>
<tr><td>TCELL50:IMUX.BYP.0</td><td>MMCM.DADDR0</td></tr>
<tr><td>TCELL50:IMUX.BYP.1</td><td>MMCM.DADDR1</td></tr>
<tr><td>TCELL50:IMUX.BYP.2</td><td>MMCM.DADDR2</td></tr>
<tr><td>TCELL50:IMUX.BYP.3</td><td>MMCM.DADDR3</td></tr>
<tr><td>TCELL50:IMUX.BYP.6</td><td>BITSLICE43.RX_INC</td></tr>
<tr><td>TCELL50:IMUX.BYP.7</td><td>BITSLICE43.RX_EN_VTC</td></tr>
<tr><td>TCELL50:IMUX.BYP.8</td><td>BITSLICE43.RX_CE_IDELAY</td></tr>
<tr><td>TCELL50:IMUX.BYP.9</td><td>BITSLICE43.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL50:IMUX.BYP.10</td><td>BITSLICE44.TX_LD</td></tr>
<tr><td>TCELL50:IMUX.BYP.11</td><td>BITSLICE44.TX_INC</td></tr>
<tr><td>TCELL50:IMUX.BYP.12</td><td>BITSLICE44.TX_EN_VTC</td></tr>
<tr><td>TCELL50:IMUX.BYP.13</td><td>BITSLICE44.TX_CE_ODELAY</td></tr>
<tr><td>TCELL50:IMUX.BYP.14</td><td>BITSLICE44.RX_LD</td></tr>
<tr><td>TCELL50:IMUX.BYP.15</td><td>BITSLICE44.RX_INC</td></tr>
<tr><td>TCELL50:IMUX.IMUX.0.DELAY</td><td>MMCM.CDDCREQ</td></tr>
<tr><td>TCELL50:IMUX.IMUX.6.DELAY</td><td>BITSLICE43.RX_DATAIN1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.7.DELAY</td><td>BITSLICE43.TX_D0</td></tr>
<tr><td>TCELL50:IMUX.IMUX.8.DELAY</td><td>BITSLICE43.TX_D4</td></tr>
<tr><td>TCELL50:IMUX.IMUX.9.DELAY</td><td>BITSLICE43.TX_D6</td></tr>
<tr><td>TCELL50:IMUX.IMUX.10.DELAY</td><td>BITSLICE43.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL50:IMUX.IMUX.11.DELAY</td><td>BITSLICE43.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL50:IMUX.IMUX.12.DELAY</td><td>BITSLICE43.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL50:IMUX.IMUX.13.DELAY</td><td>BITSLICE43.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.14.DELAY</td><td>BITSLICE43.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL50:IMUX.IMUX.15.DELAY</td><td>BITSLICE43.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL50:IMUX.IMUX.16.DELAY</td><td>BITSLICE42.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL50:IMUX.IMUX.17.DELAY</td><td>BITSLICE42.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL50:IMUX.IMUX.18.DELAY</td><td>BITSLICE42.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL50:IMUX.IMUX.19.DELAY</td><td>BITSLICE42.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL50:IMUX.IMUX.20.DELAY</td><td>BITSLICE42.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.21.DELAY</td><td>BITSLICE42.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL50:IMUX.IMUX.22.DELAY</td><td>BITSLICE42.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL50:IMUX.IMUX.23.DELAY</td><td>BITSLICE42.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL50:IMUX.IMUX.24.DELAY</td><td>BITSLICE42.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL50:IMUX.IMUX.25.DELAY</td><td>BITSLICE42.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL50:IMUX.IMUX.26.DELAY</td><td>BITSLICE42.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL50:IMUX.IMUX.27.DELAY</td><td>BITSLICE42.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL50:IMUX.IMUX.28.DELAY</td><td>BITSLICE43.TX_T</td></tr>
<tr><td>TCELL50:IMUX.IMUX.29.DELAY</td><td>BITSLICE43.TX_CE_OFD</td></tr>
<tr><td>TCELL50:IMUX.IMUX.30.DELAY</td><td>BITSLICE43.RX_CE_IFD</td></tr>
<tr><td>TCELL50:IMUX.IMUX.31.DELAY</td><td>BITSLICE43.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL50:IMUX.IMUX.32.DELAY</td><td>BITSLICE43.TX_D1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.33.DELAY</td><td>BITSLICE43.TX_D2</td></tr>
<tr><td>TCELL50:IMUX.IMUX.34.DELAY</td><td>BITSLICE43.TX_D3</td></tr>
<tr><td>TCELL50:IMUX.IMUX.35.DELAY</td><td>BITSLICE43.TX_D5</td></tr>
<tr><td>TCELL50:IMUX.IMUX.36.DELAY</td><td>BITSLICE43.TX_D7</td></tr>
<tr><td>TCELL50:IMUX.IMUX.37.DELAY</td><td>BITSLICE43.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL50:IMUX.IMUX.38.DELAY</td><td>BITSLICE43.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.39.DELAY</td><td>BITSLICE43.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL50:IMUX.IMUX.40.DELAY</td><td>BITSLICE43.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL50:IMUX.IMUX.41.DELAY</td><td>BITSLICE43.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL50:IMUX.IMUX.42.DELAY</td><td>BITSLICE43.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL50:IMUX.IMUX.43.DELAY</td><td>BITSLICE43.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL50:IMUX.IMUX.44.DELAY</td><td>BITSLICE43.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL50:IMUX.IMUX.45.DELAY</td><td>BITSLICE43.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL50:IMUX.IMUX.46.DELAY</td><td>BITSLICE43.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL50:IMUX.IMUX.47.DELAY</td><td>BITSLICE43.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL51:OUT.0.TMIN</td><td>MMCM.DOUT8</td></tr>
<tr><td>TCELL51:OUT.1.TMIN</td><td>MMCM.DOUT9</td></tr>
<tr><td>TCELL51:OUT.2.TMIN</td><td>MMCM.DOUT10</td></tr>
<tr><td>TCELL51:OUT.3.TMIN</td><td>MMCM.DOUT11</td></tr>
<tr><td>TCELL51:OUT.4.TMIN</td><td>BITSLICE44.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL51:OUT.5.TMIN</td><td>BITSLICE44.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL51:OUT.6.TMIN</td><td>BITSLICE44.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL51:OUT.7.TMIN</td><td>BITSLICE44.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL51:OUT.8.TMIN</td><td>BITSLICE45.TX_T_OUT</td></tr>
<tr><td>TCELL51:OUT.9.TMIN</td><td>BITSLICE44.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL51:OUT.10.TMIN</td><td>BITSLICE44.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL51:OUT.11.TMIN</td><td>BITSLICE44.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL51:OUT.12.TMIN</td><td>BITSLICE44.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL51:OUT.13.TMIN</td><td>BITSLICE44.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL51:OUT.14.TMIN</td><td>BITSLICE44.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL51:OUT.15.TMIN</td><td>BITSLICE44.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL51:OUT.16.TMIN</td><td>BITSLICE44.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL51:OUT.17.TMIN</td><td>BITSLICE44.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL51:OUT.18.TMIN</td><td>RIU_OR3.RIU_RD_VALID</td></tr>
<tr><td>TCELL51:OUT.19.TMIN</td><td>RIU_OR3.RIU_RD_DATA0</td></tr>
<tr><td>TCELL51:OUT.20.TMIN</td><td>RIU_OR3.RIU_RD_DATA1</td></tr>
<tr><td>TCELL51:OUT.21.TMIN</td><td>RIU_OR3.RIU_RD_DATA2</td></tr>
<tr><td>TCELL51:OUT.22.TMIN</td><td>RIU_OR3.RIU_RD_DATA3</td></tr>
<tr><td>TCELL51:OUT.23.TMIN</td><td>RIU_OR3.RIU_RD_DATA4</td></tr>
<tr><td>TCELL51:OUT.24.TMIN</td><td>RIU_OR3.RIU_RD_DATA5</td></tr>
<tr><td>TCELL51:OUT.25.TMIN</td><td>RIU_OR3.RIU_RD_DATA6</td></tr>
<tr><td>TCELL51:OUT.26.TMIN</td><td>RIU_OR3.RIU_RD_DATA7</td></tr>
<tr><td>TCELL51:OUT.27.TMIN</td><td>RIU_OR3.RIU_RD_DATA8</td></tr>
<tr><td>TCELL51:OUT.28.TMIN</td><td>RIU_OR3.RIU_RD_DATA9</td></tr>
<tr><td>TCELL51:OUT.29.TMIN</td><td>RIU_OR3.RIU_RD_DATA10</td></tr>
<tr><td>TCELL51:OUT.30.TMIN</td><td>RIU_OR3.RIU_RD_DATA11</td></tr>
<tr><td>TCELL51:OUT.31.TMIN</td><td>RIU_OR3.RIU_RD_DATA12</td></tr>
<tr><td>TCELL51:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B5</td></tr>
<tr><td>TCELL51:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B5</td></tr>
<tr><td>TCELL51:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B5</td></tr>
<tr><td>TCELL51:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B5</td></tr>
<tr><td>TCELL51:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK5</td></tr>
<tr><td>TCELL51:IMUX.BYP.0</td><td>MMCM.DI12</td></tr>
<tr><td>TCELL51:IMUX.BYP.1</td><td>MMCM.DI13</td></tr>
<tr><td>TCELL51:IMUX.BYP.2</td><td>MMCM.DI14</td></tr>
<tr><td>TCELL51:IMUX.BYP.3</td><td>MMCM.DI15</td></tr>
<tr><td>TCELL51:IMUX.BYP.6</td><td>BITSLICE44.RX_EN_VTC</td></tr>
<tr><td>TCELL51:IMUX.BYP.7</td><td>BITSLICE44.RX_CE_IDELAY</td></tr>
<tr><td>TCELL51:IMUX.BYP.8</td><td>BITSLICE44.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL51:IMUX.BYP.9</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_TEST_SPARE_B0</td></tr>
<tr><td>TCELL51:IMUX.BYP.10</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_TEST_SPARE_B1</td></tr>
<tr><td>TCELL51:IMUX.BYP.11</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_TEST_SPARE_B2</td></tr>
<tr><td>TCELL51:IMUX.BYP.12</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_TEST_SPARE_B3</td></tr>
<tr><td>TCELL51:IMUX.BYP.13</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_RST_MASK_B</td></tr>
<tr><td>TCELL51:IMUX.BYP.14</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_MODE_B</td></tr>
<tr><td>TCELL51:IMUX.BYP.15</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_IN0</td></tr>
<tr><td>TCELL51:IMUX.IMUX.0.DELAY</td><td>MMCM.DWE</td></tr>
<tr><td>TCELL51:IMUX.IMUX.6.DELAY</td><td>BITSLICE44.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL51:IMUX.IMUX.7.DELAY</td><td>BITSLICE44.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL51:IMUX.IMUX.8.DELAY</td><td>BITSLICE44.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL51:IMUX.IMUX.10.DELAY</td><td>BITSLICE44.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL51:IMUX.IMUX.11.DELAY</td><td>BITSLICE44.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL51:IMUX.IMUX.12.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_EN, BITSLICE_CONTROL7.CLB2RIU_WR_EN</td></tr>
<tr><td>TCELL51:IMUX.IMUX.13.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA1, BITSLICE_CONTROL7.CLB2RIU_WR_DATA1</td></tr>
<tr><td>TCELL51:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA5, BITSLICE_CONTROL7.CLB2RIU_WR_DATA5</td></tr>
<tr><td>TCELL51:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA7, BITSLICE_CONTROL7.CLB2RIU_WR_DATA7</td></tr>
<tr><td>TCELL51:IMUX.IMUX.16.DELAY</td><td>BITSLICE43.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL51:IMUX.IMUX.17.DELAY</td><td>BITSLICE44.TX_T</td></tr>
<tr><td>TCELL51:IMUX.IMUX.18.DELAY</td><td>BITSLICE44.TX_CE_OFD</td></tr>
<tr><td>TCELL51:IMUX.IMUX.19.DELAY</td><td>BITSLICE44.RX_CE_IFD</td></tr>
<tr><td>TCELL51:IMUX.IMUX.20.DELAY</td><td>BITSLICE44.RX_DATAIN1</td></tr>
<tr><td>TCELL51:IMUX.IMUX.21.DELAY</td><td>BITSLICE44.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL51:IMUX.IMUX.22.DELAY</td><td>BITSLICE44.TX_D0</td></tr>
<tr><td>TCELL51:IMUX.IMUX.23.DELAY</td><td>BITSLICE44.TX_D1</td></tr>
<tr><td>TCELL51:IMUX.IMUX.24.DELAY</td><td>BITSLICE44.TX_D2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.25.DELAY</td><td>BITSLICE44.TX_D3</td></tr>
<tr><td>TCELL51:IMUX.IMUX.26.DELAY</td><td>BITSLICE44.TX_D4</td></tr>
<tr><td>TCELL51:IMUX.IMUX.27.DELAY</td><td>BITSLICE44.TX_D5</td></tr>
<tr><td>TCELL51:IMUX.IMUX.28.DELAY</td><td>BITSLICE44.TX_D6</td></tr>
<tr><td>TCELL51:IMUX.IMUX.29.DELAY</td><td>BITSLICE44.TX_D7</td></tr>
<tr><td>TCELL51:IMUX.IMUX.30.DELAY</td><td>BITSLICE44.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL51:IMUX.IMUX.31.DELAY</td><td>BITSLICE44.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.32.DELAY</td><td>BITSLICE44.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL51:IMUX.IMUX.33.DELAY</td><td>BITSLICE44.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL51:IMUX.IMUX.34.DELAY</td><td>BITSLICE44.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL51:IMUX.IMUX.35.DELAY</td><td>BITSLICE44.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL51:IMUX.IMUX.36.DELAY</td><td>BITSLICE44.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL51:IMUX.IMUX.37.DELAY</td><td>BITSLICE44.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL51:IMUX.IMUX.38.DELAY</td><td>BITSLICE44.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.39.DELAY</td><td>BITSLICE44.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL51:IMUX.IMUX.40.DELAY</td><td>BITSLICE44.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL51:IMUX.IMUX.41.DELAY</td><td>BITSLICE44.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL51:IMUX.IMUX.42.DELAY</td><td>BITSLICE44.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL51:IMUX.IMUX.43.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA0, BITSLICE_CONTROL7.CLB2RIU_WR_DATA0</td></tr>
<tr><td>TCELL51:IMUX.IMUX.44.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA2, BITSLICE_CONTROL7.CLB2RIU_WR_DATA2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.45.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA3, BITSLICE_CONTROL7.CLB2RIU_WR_DATA3</td></tr>
<tr><td>TCELL51:IMUX.IMUX.46.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA4, BITSLICE_CONTROL7.CLB2RIU_WR_DATA4</td></tr>
<tr><td>TCELL51:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA6, BITSLICE_CONTROL7.CLB2RIU_WR_DATA6</td></tr>
<tr><td>TCELL52:OUT.0.TMIN</td><td>MMCM.DOUT4</td></tr>
<tr><td>TCELL52:OUT.1.TMIN</td><td>MMCM.DOUT5</td></tr>
<tr><td>TCELL52:OUT.2.TMIN</td><td>MMCM.DOUT6</td></tr>
<tr><td>TCELL52:OUT.3.TMIN</td><td>MMCM.DOUT7</td></tr>
<tr><td>TCELL52:OUT.4.TMIN</td><td>RIU_OR3.RIU_RD_DATA13</td></tr>
<tr><td>TCELL52:OUT.5.TMIN</td><td>RIU_OR3.RIU_RD_DATA14</td></tr>
<tr><td>TCELL52:OUT.6.TMIN</td><td>RIU_OR3.RIU_RD_DATA15</td></tr>
<tr><td>TCELL52:OUT.7.TMIN</td><td>XIPHY_FEEDTHROUGH3.PHY2CLB_SCAN_OUT0</td></tr>
<tr><td>TCELL52:OUT.8.TMIN</td><td>XIPHY_FEEDTHROUGH3.PHY2CLB_SCAN_OUT1</td></tr>
<tr><td>TCELL52:OUT.9.TMIN</td><td>XIPHY_FEEDTHROUGH3.PHY2CLB_SCAN_OUT2</td></tr>
<tr><td>TCELL52:OUT.10.TMIN</td><td>XIPHY_FEEDTHROUGH3.PHY2CLB_SCAN_OUT3</td></tr>
<tr><td>TCELL52:OUT.11.TMIN</td><td>XIPHY_FEEDTHROUGH3.PHY2CLB_SCAN_OUT4</td></tr>
<tr><td>TCELL52:OUT.12.TMIN</td><td>XIPHY_FEEDTHROUGH3.PHY2CLB_SCAN_OUT5</td></tr>
<tr><td>TCELL52:OUT.13.TMIN</td><td>XIPHY_FEEDTHROUGH3.PHY2CLB_SCAN_OUT6</td></tr>
<tr><td>TCELL52:OUT.14.TMIN</td><td>XIPHY_FEEDTHROUGH3.PHY2CLB_SCAN_OUT7</td></tr>
<tr><td>TCELL52:OUT.15.TMIN</td><td>XIPHY_FEEDTHROUGH3.PHY2CLB_DBG_CLK_STOP_OUT</td></tr>
<tr><td>TCELL52:OUT.16.TMIN</td><td>XIPHY_FEEDTHROUGH3.PHY2CLB_DBG_CLK_STOP_FLG_OUT</td></tr>
<tr><td>TCELL52:OUT.17.TMIN</td><td>XIPHY_FEEDTHROUGH3.PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>
<tr><td>TCELL52:OUT.18.TMIN</td><td>BITSLICE51.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL52:OUT.19.TMIN</td><td>BITSLICE51.RX_Q0</td></tr>
<tr><td>TCELL52:OUT.20.TMIN</td><td>BITSLICE51.RX_Q1</td></tr>
<tr><td>TCELL52:OUT.21.TMIN</td><td>BITSLICE51.RX_Q2</td></tr>
<tr><td>TCELL52:OUT.22.TMIN</td><td>BITSLICE51.RX_Q3</td></tr>
<tr><td>TCELL52:OUT.23.TMIN</td><td>BITSLICE51.RX_Q4</td></tr>
<tr><td>TCELL52:OUT.24.TMIN</td><td>BITSLICE51.RX_Q5</td></tr>
<tr><td>TCELL52:OUT.25.TMIN</td><td>BITSLICE51.RX_Q6</td></tr>
<tr><td>TCELL52:OUT.26.TMIN</td><td>BITSLICE51.RX_Q7</td></tr>
<tr><td>TCELL52:OUT.27.TMIN</td><td>BITSLICE51.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL52:OUT.28.TMIN</td><td>BITSLICE51.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL52:OUT.29.TMIN</td><td>BITSLICE51.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL52:OUT.30.TMIN</td><td>BITSLICE51.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL52:OUT.31.TMIN</td><td>BITSLICE51.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL52:IMUX.CTRL.0</td><td>MMCM.DCLK_B</td></tr>
<tr><td>TCELL52:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_CLK_SDR</td></tr>
<tr><td>TCELL52:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_CLK_DIV4</td></tr>
<tr><td>TCELL52:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_CLK_DIV2</td></tr>
<tr><td>TCELL52:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B12</td></tr>
<tr><td>TCELL52:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B12</td></tr>
<tr><td>TCELL52:IMUX.BYP.0</td><td>MMCM.DI8</td></tr>
<tr><td>TCELL52:IMUX.BYP.1</td><td>MMCM.DI9</td></tr>
<tr><td>TCELL52:IMUX.BYP.2</td><td>MMCM.DI10</td></tr>
<tr><td>TCELL52:IMUX.BYP.3</td><td>MMCM.DI11</td></tr>
<tr><td>TCELL52:IMUX.BYP.6</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_IN1</td></tr>
<tr><td>TCELL52:IMUX.BYP.7</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_IN2</td></tr>
<tr><td>TCELL52:IMUX.BYP.8</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_IN3</td></tr>
<tr><td>TCELL52:IMUX.BYP.10</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_IN4</td></tr>
<tr><td>TCELL52:IMUX.BYP.11</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_IN5</td></tr>
<tr><td>TCELL52:IMUX.BYP.12</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_IN6</td></tr>
<tr><td>TCELL52:IMUX.BYP.13</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_IN7</td></tr>
<tr><td>TCELL52:IMUX.BYP.14</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_SCAN_EN_B</td></tr>
<tr><td>TCELL52:IMUX.BYP.15</td><td>BITSLICE51.TX_LD</td></tr>
<tr><td>TCELL52:IMUX.IMUX.0.DELAY</td><td>MMCM.DEN</td></tr>
<tr><td>TCELL52:IMUX.IMUX.6.DELAY</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_TEST_DIV4_CLK_SEL_B</td></tr>
<tr><td>TCELL52:IMUX.IMUX.7.DELAY</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_DBG_CT_START_EN</td></tr>
<tr><td>TCELL52:IMUX.IMUX.8.DELAY</td><td>BITSLICE51.TX_CE_OFD</td></tr>
<tr><td>TCELL52:IMUX.IMUX.9.DELAY</td><td>BITSLICE51.RX_DATAIN1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.10.DELAY</td><td>BITSLICE51.TX_D2</td></tr>
<tr><td>TCELL52:IMUX.IMUX.11.DELAY</td><td>BITSLICE51.TX_D4</td></tr>
<tr><td>TCELL52:IMUX.IMUX.12.DELAY</td><td>BITSLICE51.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL52:IMUX.IMUX.13.DELAY</td><td>BITSLICE51.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL52:IMUX.IMUX.14.DELAY</td><td>BITSLICE51.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL52:IMUX.IMUX.15.DELAY</td><td>BITSLICE51.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL52:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA8, BITSLICE_CONTROL7.CLB2RIU_WR_DATA8</td></tr>
<tr><td>TCELL52:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA9, BITSLICE_CONTROL7.CLB2RIU_WR_DATA9</td></tr>
<tr><td>TCELL52:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA10, BITSLICE_CONTROL7.CLB2RIU_WR_DATA10</td></tr>
<tr><td>TCELL52:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA11, BITSLICE_CONTROL7.CLB2RIU_WR_DATA11</td></tr>
<tr><td>TCELL52:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA12, BITSLICE_CONTROL7.CLB2RIU_WR_DATA12</td></tr>
<tr><td>TCELL52:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA13, BITSLICE_CONTROL7.CLB2RIU_WR_DATA13</td></tr>
<tr><td>TCELL52:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA14, BITSLICE_CONTROL7.CLB2RIU_WR_DATA14</td></tr>
<tr><td>TCELL52:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_WR_DATA15, BITSLICE_CONTROL7.CLB2RIU_WR_DATA15</td></tr>
<tr><td>TCELL52:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_ADDR0, BITSLICE_CONTROL7.CLB2RIU_ADDR0</td></tr>
<tr><td>TCELL52:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_ADDR1, BITSLICE_CONTROL7.CLB2RIU_ADDR1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_ADDR2, BITSLICE_CONTROL7.CLB2RIU_ADDR2</td></tr>
<tr><td>TCELL52:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_ADDR3, BITSLICE_CONTROL7.CLB2RIU_ADDR3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.28.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_ADDR4, BITSLICE_CONTROL7.CLB2RIU_ADDR4</td></tr>
<tr><td>TCELL52:IMUX.IMUX.29.DELAY</td><td>BITSLICE_CONTROL6.CLB2RIU_ADDR5, BITSLICE_CONTROL7.CLB2RIU_ADDR5</td></tr>
<tr><td>TCELL52:IMUX.IMUX.30.DELAY</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_TEST_SDR_CLK_SEL_B</td></tr>
<tr><td>TCELL52:IMUX.IMUX.31.DELAY</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_TEST_DIV2_CLK_SEL_B</td></tr>
<tr><td>TCELL52:IMUX.IMUX.32.DELAY</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_DBG_CLK_STOP_FLG_OUT</td></tr>
<tr><td>TCELL52:IMUX.IMUX.33.DELAY</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>
<tr><td>TCELL52:IMUX.IMUX.34.DELAY</td><td>BITSLICE51.TX_T</td></tr>
<tr><td>TCELL52:IMUX.IMUX.35.DELAY</td><td>BITSLICE51.RX_CE_IFD</td></tr>
<tr><td>TCELL52:IMUX.IMUX.36.DELAY</td><td>BITSLICE51.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL52:IMUX.IMUX.37.DELAY</td><td>BITSLICE51.TX_D0</td></tr>
<tr><td>TCELL52:IMUX.IMUX.38.DELAY</td><td>BITSLICE51.TX_D1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.39.DELAY</td><td>BITSLICE51.TX_D3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.40.DELAY</td><td>BITSLICE51.TX_D5</td></tr>
<tr><td>TCELL52:IMUX.IMUX.41.DELAY</td><td>BITSLICE51.TX_D6</td></tr>
<tr><td>TCELL52:IMUX.IMUX.42.DELAY</td><td>BITSLICE51.TX_D7</td></tr>
<tr><td>TCELL52:IMUX.IMUX.43.DELAY</td><td>BITSLICE51.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.44.DELAY</td><td>BITSLICE51.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.45.DELAY</td><td>BITSLICE51.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL52:IMUX.IMUX.46.DELAY</td><td>BITSLICE51.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL52:IMUX.IMUX.47.DELAY</td><td>BITSLICE51.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL53:OUT.0.TMIN</td><td>MMCM.DOUT0</td></tr>
<tr><td>TCELL53:OUT.1.TMIN</td><td>MMCM.DOUT1</td></tr>
<tr><td>TCELL53:OUT.2.TMIN</td><td>MMCM.DOUT2</td></tr>
<tr><td>TCELL53:OUT.3.TMIN</td><td>MMCM.DOUT3</td></tr>
<tr><td>TCELL53:OUT.4.TMIN</td><td>BITSLICE51.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL53:OUT.5.TMIN</td><td>BITSLICE51.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL53:OUT.6.TMIN</td><td>BITSLICE51.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL53:OUT.7.TMIN</td><td>BITSLICE51.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL53:OUT.8.TMIN</td><td>BITSLICE46.TX_T_OUT</td></tr>
<tr><td>TCELL53:OUT.9.TMIN</td><td>BITSLICE51.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL53:OUT.10.TMIN</td><td>BITSLICE51.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL53:OUT.11.TMIN</td><td>BITSLICE51.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL53:OUT.12.TMIN</td><td>BITSLICE51.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL53:OUT.13.TMIN</td><td>BITSLICE51.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL53:OUT.14.TMIN</td><td>BITSLICE51.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL53:OUT.15.TMIN</td><td>BITSLICE51.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL53:OUT.16.TMIN</td><td>BITSLICE51.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL53:OUT.17.TMIN</td><td>BITSLICE51.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL53:OUT.18.TMIN</td><td>BITSLICE45.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL53:OUT.19.TMIN</td><td>BITSLICE45.RX_Q0</td></tr>
<tr><td>TCELL53:OUT.20.TMIN</td><td>BITSLICE45.RX_Q1</td></tr>
<tr><td>TCELL53:OUT.21.TMIN</td><td>BITSLICE45.RX_Q2</td></tr>
<tr><td>TCELL53:OUT.22.TMIN</td><td>BITSLICE45.RX_Q3</td></tr>
<tr><td>TCELL53:OUT.23.TMIN</td><td>BITSLICE45.RX_Q4</td></tr>
<tr><td>TCELL53:OUT.24.TMIN</td><td>BITSLICE45.RX_Q5</td></tr>
<tr><td>TCELL53:OUT.25.TMIN</td><td>BITSLICE45.RX_Q6</td></tr>
<tr><td>TCELL53:OUT.26.TMIN</td><td>BITSLICE45.RX_Q7</td></tr>
<tr><td>TCELL53:OUT.27.TMIN</td><td>BITSLICE45.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL53:OUT.28.TMIN</td><td>BITSLICE45.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL53:OUT.29.TMIN</td><td>BITSLICE45.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL53:OUT.30.TMIN</td><td>BITSLICE45.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL53:OUT.31.TMIN</td><td>BITSLICE45.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL53:IMUX.CTRL.0</td><td>MMCM.PSCLK_B</td></tr>
<tr><td>TCELL53:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B12</td></tr>
<tr><td>TCELL53:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B12</td></tr>
<tr><td>TCELL53:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK12</td></tr>
<tr><td>TCELL53:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B6</td></tr>
<tr><td>TCELL53:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B6</td></tr>
<tr><td>TCELL53:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B6</td></tr>
<tr><td>TCELL53:IMUX.BYP.0</td><td>MMCM.DI4</td></tr>
<tr><td>TCELL53:IMUX.BYP.1</td><td>MMCM.DI5</td></tr>
<tr><td>TCELL53:IMUX.BYP.2</td><td>MMCM.DI6</td></tr>
<tr><td>TCELL53:IMUX.BYP.3</td><td>MMCM.DI7</td></tr>
<tr><td>TCELL53:IMUX.BYP.6</td><td>BITSLICE51.TX_INC</td></tr>
<tr><td>TCELL53:IMUX.BYP.7</td><td>BITSLICE51.TX_EN_VTC</td></tr>
<tr><td>TCELL53:IMUX.BYP.8</td><td>BITSLICE51.TX_CE_ODELAY</td></tr>
<tr><td>TCELL53:IMUX.BYP.9</td><td>BITSLICE51.RX_LD</td></tr>
<tr><td>TCELL53:IMUX.BYP.10</td><td>BITSLICE51.RX_INC</td></tr>
<tr><td>TCELL53:IMUX.BYP.11</td><td>BITSLICE51.RX_EN_VTC</td></tr>
<tr><td>TCELL53:IMUX.BYP.12</td><td>BITSLICE51.RX_CE_IDELAY</td></tr>
<tr><td>TCELL53:IMUX.BYP.13</td><td>BITSLICE51.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL53:IMUX.BYP.14</td><td>BITSLICE45.TX_LD</td></tr>
<tr><td>TCELL53:IMUX.BYP.15</td><td>BITSLICE45.TX_INC</td></tr>
<tr><td>TCELL53:IMUX.IMUX.0.DELAY</td><td>MMCM.PWRDWN</td></tr>
<tr><td>TCELL53:IMUX.IMUX.6.DELAY</td><td>BITSLICE45.TX_D0</td></tr>
<tr><td>TCELL53:IMUX.IMUX.7.DELAY</td><td>BITSLICE45.TX_D2</td></tr>
<tr><td>TCELL53:IMUX.IMUX.8.DELAY</td><td>BITSLICE45.TX_D6</td></tr>
<tr><td>TCELL53:IMUX.IMUX.9.DELAY</td><td>BITSLICE45.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL53:IMUX.IMUX.10.DELAY</td><td>BITSLICE45.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.11.DELAY</td><td>BITSLICE45.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL53:IMUX.IMUX.12.DELAY</td><td>BITSLICE45.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL53:IMUX.IMUX.13.DELAY</td><td>BITSLICE45.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL53:IMUX.IMUX.14.DELAY</td><td>BITSLICE45.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL53:IMUX.IMUX.15.DELAY</td><td>BITSLICE46.TX_T</td></tr>
<tr><td>TCELL53:IMUX.IMUX.16.DELAY</td><td>BITSLICE51.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL53:IMUX.IMUX.17.DELAY</td><td>BITSLICE51.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL53:IMUX.IMUX.18.DELAY</td><td>BITSLICE51.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL53:IMUX.IMUX.19.DELAY</td><td>BITSLICE51.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL53:IMUX.IMUX.20.DELAY</td><td>BITSLICE51.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.21.DELAY</td><td>BITSLICE51.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL53:IMUX.IMUX.22.DELAY</td><td>BITSLICE51.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL53:IMUX.IMUX.23.DELAY</td><td>BITSLICE51.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL53:IMUX.IMUX.24.DELAY</td><td>BITSLICE51.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL53:IMUX.IMUX.25.DELAY</td><td>BITSLICE45.TX_T</td></tr>
<tr><td>TCELL53:IMUX.IMUX.26.DELAY</td><td>BITSLICE45.TX_CE_OFD</td></tr>
<tr><td>TCELL53:IMUX.IMUX.27.DELAY</td><td>BITSLICE45.RX_CE_IFD</td></tr>
<tr><td>TCELL53:IMUX.IMUX.29.DELAY</td><td>BITSLICE45.RX_DATAIN1</td></tr>
<tr><td>TCELL53:IMUX.IMUX.30.DELAY</td><td>BITSLICE45.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL53:IMUX.IMUX.31.DELAY</td><td>BITSLICE45.TX_D1</td></tr>
<tr><td>TCELL53:IMUX.IMUX.32.DELAY</td><td>BITSLICE45.TX_D3</td></tr>
<tr><td>TCELL53:IMUX.IMUX.33.DELAY</td><td>BITSLICE45.TX_D4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.34.DELAY</td><td>BITSLICE45.TX_D5</td></tr>
<tr><td>TCELL53:IMUX.IMUX.35.DELAY</td><td>BITSLICE45.TX_D7</td></tr>
<tr><td>TCELL53:IMUX.IMUX.36.DELAY</td><td>BITSLICE45.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL53:IMUX.IMUX.37.DELAY</td><td>BITSLICE45.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL53:IMUX.IMUX.38.DELAY</td><td>BITSLICE45.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL53:IMUX.IMUX.39.DELAY</td><td>BITSLICE45.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL53:IMUX.IMUX.40.DELAY</td><td>BITSLICE45.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL53:IMUX.IMUX.41.DELAY</td><td>BITSLICE45.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL53:IMUX.IMUX.42.DELAY</td><td>BITSLICE45.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL53:IMUX.IMUX.43.DELAY</td><td>BITSLICE45.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL53:IMUX.IMUX.44.DELAY</td><td>BITSLICE45.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.45.DELAY</td><td>BITSLICE45.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL53:IMUX.IMUX.46.DELAY</td><td>BITSLICE45.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL53:IMUX.IMUX.47.DELAY</td><td>BITSLICE45.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL54:OUT.0.TMIN</td><td>MMCM.DRDY</td></tr>
<tr><td>TCELL54:OUT.1.TMIN</td><td>MMCM.LOCKED</td></tr>
<tr><td>TCELL54:OUT.2.TMIN</td><td>MMCM.TESTOUT36</td></tr>
<tr><td>TCELL54:OUT.3.TMIN</td><td>MMCM.SCANOUT</td></tr>
<tr><td>TCELL54:OUT.4.TMIN</td><td>BITSLICE45.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL54:OUT.5.TMIN</td><td>BITSLICE45.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL54:OUT.6.TMIN</td><td>BITSLICE45.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL54:OUT.7.TMIN</td><td>BITSLICE45.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL54:OUT.8.TMIN</td><td>BITSLICE47.TX_T_OUT</td></tr>
<tr><td>TCELL54:OUT.9.TMIN</td><td>BITSLICE45.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL54:OUT.10.TMIN</td><td>BITSLICE45.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL54:OUT.11.TMIN</td><td>BITSLICE45.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL54:OUT.12.TMIN</td><td>BITSLICE45.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL54:OUT.13.TMIN</td><td>BITSLICE45.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL54:OUT.14.TMIN</td><td>BITSLICE45.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL54:OUT.15.TMIN</td><td>BITSLICE45.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL54:OUT.16.TMIN</td><td>BITSLICE45.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL54:OUT.17.TMIN</td><td>BITSLICE45.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL54:OUT.18.TMIN</td><td>BITSLICE46.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL54:OUT.19.TMIN</td><td>BITSLICE46.RX_Q0</td></tr>
<tr><td>TCELL54:OUT.20.TMIN</td><td>BITSLICE46.RX_Q1</td></tr>
<tr><td>TCELL54:OUT.21.TMIN</td><td>BITSLICE46.RX_Q2</td></tr>
<tr><td>TCELL54:OUT.22.TMIN</td><td>BITSLICE46.RX_Q3</td></tr>
<tr><td>TCELL54:OUT.23.TMIN</td><td>BITSLICE46.RX_Q4</td></tr>
<tr><td>TCELL54:OUT.24.TMIN</td><td>BITSLICE46.RX_Q5</td></tr>
<tr><td>TCELL54:OUT.25.TMIN</td><td>BITSLICE46.RX_Q6</td></tr>
<tr><td>TCELL54:OUT.26.TMIN</td><td>BITSLICE46.RX_Q7</td></tr>
<tr><td>TCELL54:OUT.27.TMIN</td><td>BITSLICE46.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL54:OUT.28.TMIN</td><td>BITSLICE46.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL54:OUT.29.TMIN</td><td>BITSLICE46.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL54:OUT.30.TMIN</td><td>BITSLICE46.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL54:OUT.31.TMIN</td><td>BITSLICE46.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL54:IMUX.CTRL.0</td><td>MMCM.SCANCLK_B</td></tr>
<tr><td>TCELL54:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B6</td></tr>
<tr><td>TCELL54:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK6</td></tr>
<tr><td>TCELL54:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B7</td></tr>
<tr><td>TCELL54:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B7</td></tr>
<tr><td>TCELL54:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B7</td></tr>
<tr><td>TCELL54:IMUX.BYP.0</td><td>MMCM.DI0</td></tr>
<tr><td>TCELL54:IMUX.BYP.1</td><td>MMCM.DI1</td></tr>
<tr><td>TCELL54:IMUX.BYP.2</td><td>MMCM.DI2</td></tr>
<tr><td>TCELL54:IMUX.BYP.3</td><td>MMCM.DI3</td></tr>
<tr><td>TCELL54:IMUX.BYP.6</td><td>BITSLICE45.TX_EN_VTC</td></tr>
<tr><td>TCELL54:IMUX.BYP.7</td><td>BITSLICE45.TX_CE_ODELAY</td></tr>
<tr><td>TCELL54:IMUX.BYP.8</td><td>BITSLICE45.RX_LD</td></tr>
<tr><td>TCELL54:IMUX.BYP.9</td><td>BITSLICE45.RX_INC</td></tr>
<tr><td>TCELL54:IMUX.BYP.10</td><td>BITSLICE45.RX_EN_VTC</td></tr>
<tr><td>TCELL54:IMUX.BYP.11</td><td>BITSLICE45.RX_CE_IDELAY</td></tr>
<tr><td>TCELL54:IMUX.BYP.12</td><td>BITSLICE45.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL54:IMUX.BYP.14</td><td>BITSLICE46.TX_LD</td></tr>
<tr><td>TCELL54:IMUX.BYP.15</td><td>BITSLICE46.TX_INC</td></tr>
<tr><td>TCELL54:IMUX.IMUX.0.DELAY</td><td>MMCM.RST</td></tr>
<tr><td>TCELL54:IMUX.IMUX.6.DELAY</td><td>BITSLICE46.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL54:IMUX.IMUX.7.DELAY</td><td>BITSLICE46.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL54:IMUX.IMUX.8.DELAY</td><td>BITSLICE46.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL54:IMUX.IMUX.9.DELAY</td><td>BITSLICE46.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL54:IMUX.IMUX.10.DELAY</td><td>BITSLICE46.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL54:IMUX.IMUX.11.DELAY</td><td>BITSLICE46.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL54:IMUX.IMUX.12.DELAY</td><td>BITSLICE47.RX_DATAIN1</td></tr>
<tr><td>TCELL54:IMUX.IMUX.13.DELAY</td><td>BITSLICE47.TX_D0</td></tr>
<tr><td>TCELL54:IMUX.IMUX.14.DELAY</td><td>BITSLICE47.TX_D4</td></tr>
<tr><td>TCELL54:IMUX.IMUX.15.DELAY</td><td>BITSLICE47.TX_D6</td></tr>
<tr><td>TCELL54:IMUX.IMUX.16.DELAY</td><td>BITSLICE46.TX_CE_OFD</td></tr>
<tr><td>TCELL54:IMUX.IMUX.17.DELAY</td><td>BITSLICE46.RX_CE_IFD</td></tr>
<tr><td>TCELL54:IMUX.IMUX.18.DELAY</td><td>BITSLICE46.RX_DATAIN1</td></tr>
<tr><td>TCELL54:IMUX.IMUX.19.DELAY</td><td>BITSLICE46.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL54:IMUX.IMUX.20.DELAY</td><td>BITSLICE46.TX_D0</td></tr>
<tr><td>TCELL54:IMUX.IMUX.21.DELAY</td><td>BITSLICE46.TX_D1</td></tr>
<tr><td>TCELL54:IMUX.IMUX.22.DELAY</td><td>BITSLICE46.TX_D2</td></tr>
<tr><td>TCELL54:IMUX.IMUX.23.DELAY</td><td>BITSLICE46.TX_D3</td></tr>
<tr><td>TCELL54:IMUX.IMUX.24.DELAY</td><td>BITSLICE46.TX_D4</td></tr>
<tr><td>TCELL54:IMUX.IMUX.25.DELAY</td><td>BITSLICE46.TX_D5</td></tr>
<tr><td>TCELL54:IMUX.IMUX.26.DELAY</td><td>BITSLICE46.TX_D6</td></tr>
<tr><td>TCELL54:IMUX.IMUX.27.DELAY</td><td>BITSLICE46.TX_D7</td></tr>
<tr><td>TCELL54:IMUX.IMUX.28.DELAY</td><td>BITSLICE46.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL54:IMUX.IMUX.29.DELAY</td><td>BITSLICE46.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL54:IMUX.IMUX.30.DELAY</td><td>BITSLICE46.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL54:IMUX.IMUX.31.DELAY</td><td>BITSLICE46.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL54:IMUX.IMUX.32.DELAY</td><td>BITSLICE46.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL54:IMUX.IMUX.33.DELAY</td><td>BITSLICE46.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL54:IMUX.IMUX.34.DELAY</td><td>BITSLICE46.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL54:IMUX.IMUX.35.DELAY</td><td>BITSLICE46.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL54:IMUX.IMUX.36.DELAY</td><td>BITSLICE46.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL54:IMUX.IMUX.37.DELAY</td><td>BITSLICE46.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL54:IMUX.IMUX.38.DELAY</td><td>BITSLICE46.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL54:IMUX.IMUX.39.DELAY</td><td>BITSLICE46.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL54:IMUX.IMUX.40.DELAY</td><td>BITSLICE47.TX_T</td></tr>
<tr><td>TCELL54:IMUX.IMUX.41.DELAY</td><td>BITSLICE47.TX_CE_OFD</td></tr>
<tr><td>TCELL54:IMUX.IMUX.42.DELAY</td><td>BITSLICE47.RX_CE_IFD</td></tr>
<tr><td>TCELL54:IMUX.IMUX.43.DELAY</td><td>BITSLICE47.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL54:IMUX.IMUX.44.DELAY</td><td>BITSLICE47.TX_D1</td></tr>
<tr><td>TCELL54:IMUX.IMUX.45.DELAY</td><td>BITSLICE47.TX_D2</td></tr>
<tr><td>TCELL54:IMUX.IMUX.46.DELAY</td><td>BITSLICE47.TX_D3</td></tr>
<tr><td>TCELL54:IMUX.IMUX.47.DELAY</td><td>BITSLICE47.TX_D5</td></tr>
<tr><td>TCELL55:OUT.0.TMIN</td><td>MMCM.CLKFBSTOPPED</td></tr>
<tr><td>TCELL55:OUT.1.TMIN</td><td>MMCM.CLKINSTOPPED</td></tr>
<tr><td>TCELL55:OUT.2.TMIN</td><td>MMCM.PSDONE</td></tr>
<tr><td>TCELL55:OUT.3.TMIN</td><td>MMCM.CDDCDONE</td></tr>
<tr><td>TCELL55:OUT.4.TMIN</td><td>BITSLICE46.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL55:OUT.5.TMIN</td><td>BITSLICE46.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL55:OUT.6.TMIN</td><td>BITSLICE46.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL55:OUT.7.TMIN</td><td>BITSLICE46.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL55:OUT.8.TMIN</td><td>BITSLICE48.TX_T_OUT</td></tr>
<tr><td>TCELL55:OUT.9.TMIN</td><td>BITSLICE46.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL55:OUT.10.TMIN</td><td>BITSLICE46.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL55:OUT.11.TMIN</td><td>BITSLICE46.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL55:OUT.12.TMIN</td><td>BITSLICE46.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL55:OUT.13.TMIN</td><td>BITSLICE46.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL55:OUT.14.TMIN</td><td>BITSLICE46.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL55:OUT.15.TMIN</td><td>BITSLICE46.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL55:OUT.16.TMIN</td><td>BITSLICE46.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL55:OUT.17.TMIN</td><td>BITSLICE46.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL55:OUT.18.TMIN</td><td>BITSLICE47.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL55:OUT.19.TMIN</td><td>BITSLICE47.RX_Q0</td></tr>
<tr><td>TCELL55:OUT.20.TMIN</td><td>BITSLICE47.RX_Q1</td></tr>
<tr><td>TCELL55:OUT.21.TMIN</td><td>BITSLICE47.RX_Q2</td></tr>
<tr><td>TCELL55:OUT.22.TMIN</td><td>BITSLICE47.RX_Q3</td></tr>
<tr><td>TCELL55:OUT.23.TMIN</td><td>BITSLICE47.RX_Q4</td></tr>
<tr><td>TCELL55:OUT.24.TMIN</td><td>BITSLICE47.RX_Q5</td></tr>
<tr><td>TCELL55:OUT.25.TMIN</td><td>BITSLICE47.RX_Q6</td></tr>
<tr><td>TCELL55:OUT.26.TMIN</td><td>BITSLICE47.RX_Q7</td></tr>
<tr><td>TCELL55:OUT.27.TMIN</td><td>BITSLICE47.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL55:OUT.28.TMIN</td><td>BITSLICE47.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL55:OUT.29.TMIN</td><td>BITSLICE47.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL55:OUT.30.TMIN</td><td>BITSLICE47.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL55:OUT.31.TMIN</td><td>BITSLICE47.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL55:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B7</td></tr>
<tr><td>TCELL55:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK7</td></tr>
<tr><td>TCELL55:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B8</td></tr>
<tr><td>TCELL55:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B8</td></tr>
<tr><td>TCELL55:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B8</td></tr>
<tr><td>TCELL55:IMUX.BYP.6</td><td>BITSLICE46.TX_EN_VTC</td></tr>
<tr><td>TCELL55:IMUX.BYP.7</td><td>BITSLICE46.TX_CE_ODELAY</td></tr>
<tr><td>TCELL55:IMUX.BYP.8</td><td>BITSLICE46.RX_LD</td></tr>
<tr><td>TCELL55:IMUX.BYP.9</td><td>BITSLICE46.RX_INC</td></tr>
<tr><td>TCELL55:IMUX.BYP.10</td><td>BITSLICE46.RX_EN_VTC</td></tr>
<tr><td>TCELL55:IMUX.BYP.11</td><td>BITSLICE46.RX_CE_IDELAY</td></tr>
<tr><td>TCELL55:IMUX.BYP.12</td><td>BITSLICE46.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL55:IMUX.BYP.13</td><td>BITSLICE47.TX_LD</td></tr>
<tr><td>TCELL55:IMUX.BYP.14</td><td>BITSLICE47.TX_INC</td></tr>
<tr><td>TCELL55:IMUX.BYP.15</td><td>BITSLICE47.TX_EN_VTC</td></tr>
<tr><td>TCELL55:IMUX.IMUX.0.DELAY</td><td>MMCM.PSINCDEC</td></tr>
<tr><td>TCELL55:IMUX.IMUX.6.DELAY</td><td>BITSLICE47.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL55:IMUX.IMUX.7.DELAY</td><td>BITSLICE47.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL55:IMUX.IMUX.8.DELAY</td><td>BITSLICE_T7.CNTVALUEIN1</td></tr>
<tr><td>TCELL55:IMUX.IMUX.9.DELAY</td><td>BITSLICE_T7.CNTVALUEIN3</td></tr>
<tr><td>TCELL55:IMUX.IMUX.10.DELAY</td><td>BITSLICE_T7.CNTVALUEIN7</td></tr>
<tr><td>TCELL55:IMUX.IMUX.11.DELAY</td><td>BITSLICE_CONTROL7.CLB2RIU_NIBBLE_SEL</td></tr>
<tr><td>TCELL55:IMUX.IMUX.12.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_WRCS1_3</td></tr>
<tr><td>TCELL55:IMUX.IMUX.13.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_WRCS0_1</td></tr>
<tr><td>TCELL55:IMUX.IMUX.14.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_T_B1</td></tr>
<tr><td>TCELL55:IMUX.IMUX.15.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_T_B3</td></tr>
<tr><td>TCELL55:IMUX.IMUX.16.DELAY</td><td>BITSLICE47.TX_D7</td></tr>
<tr><td>TCELL55:IMUX.IMUX.18.DELAY</td><td>BITSLICE47.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL55:IMUX.IMUX.19.DELAY</td><td>BITSLICE47.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL55:IMUX.IMUX.20.DELAY</td><td>BITSLICE47.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL55:IMUX.IMUX.21.DELAY</td><td>BITSLICE47.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL55:IMUX.IMUX.22.DELAY</td><td>BITSLICE47.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL55:IMUX.IMUX.23.DELAY</td><td>BITSLICE47.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL55:IMUX.IMUX.24.DELAY</td><td>BITSLICE47.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL55:IMUX.IMUX.25.DELAY</td><td>BITSLICE47.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL55:IMUX.IMUX.26.DELAY</td><td>BITSLICE47.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL55:IMUX.IMUX.27.DELAY</td><td>BITSLICE47.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL55:IMUX.IMUX.28.DELAY</td><td>BITSLICE47.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL55:IMUX.IMUX.29.DELAY</td><td>BITSLICE47.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL55:IMUX.IMUX.30.DELAY</td><td>BITSLICE47.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL55:IMUX.IMUX.31.DELAY</td><td>BITSLICE47.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL55:IMUX.IMUX.32.DELAY</td><td>BITSLICE47.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL55:IMUX.IMUX.33.DELAY</td><td>BITSLICE47.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL55:IMUX.IMUX.34.DELAY</td><td>BITSLICE_T7.CNTVALUEIN0</td></tr>
<tr><td>TCELL55:IMUX.IMUX.35.DELAY</td><td>BITSLICE_T7.CNTVALUEIN2</td></tr>
<tr><td>TCELL55:IMUX.IMUX.36.DELAY</td><td>BITSLICE_T7.CNTVALUEIN4</td></tr>
<tr><td>TCELL55:IMUX.IMUX.37.DELAY</td><td>BITSLICE_T7.CNTVALUEIN5</td></tr>
<tr><td>TCELL55:IMUX.IMUX.38.DELAY</td><td>BITSLICE_T7.CNTVALUEIN6</td></tr>
<tr><td>TCELL55:IMUX.IMUX.39.DELAY</td><td>BITSLICE_T7.CNTVALUEIN8</td></tr>
<tr><td>TCELL55:IMUX.IMUX.40.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_WRCS1_0</td></tr>
<tr><td>TCELL55:IMUX.IMUX.41.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_WRCS1_1</td></tr>
<tr><td>TCELL55:IMUX.IMUX.42.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_WRCS1_2</td></tr>
<tr><td>TCELL55:IMUX.IMUX.43.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_WRCS0_0</td></tr>
<tr><td>TCELL55:IMUX.IMUX.44.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_WRCS0_2</td></tr>
<tr><td>TCELL55:IMUX.IMUX.45.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_WRCS0_3</td></tr>
<tr><td>TCELL55:IMUX.IMUX.46.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_T_B0</td></tr>
<tr><td>TCELL55:IMUX.IMUX.47.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_T_B2</td></tr>
<tr><td>TCELL56:OUT.4.TMIN</td><td>BITSLICE47.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL56:OUT.5.TMIN</td><td>BITSLICE47.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL56:OUT.6.TMIN</td><td>BITSLICE47.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL56:OUT.7.TMIN</td><td>BITSLICE47.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL56:OUT.8.TMIN</td><td>BITSLICE49.TX_T_OUT</td></tr>
<tr><td>TCELL56:OUT.9.TMIN</td><td>BITSLICE47.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL56:OUT.10.TMIN</td><td>BITSLICE47.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL56:OUT.11.TMIN</td><td>BITSLICE47.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL56:OUT.12.TMIN</td><td>BITSLICE47.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL56:OUT.13.TMIN</td><td>BITSLICE47.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL56:OUT.14.TMIN</td><td>BITSLICE47.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL56:OUT.15.TMIN</td><td>BITSLICE47.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL56:OUT.16.TMIN</td><td>BITSLICE47.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL56:OUT.17.TMIN</td><td>BITSLICE47.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL56:OUT.18.TMIN</td><td>BITSLICE_T7.CNTVALUEOUT0</td></tr>
<tr><td>TCELL56:OUT.19.TMIN</td><td>BITSLICE_T7.CNTVALUEOUT1</td></tr>
<tr><td>TCELL56:OUT.20.TMIN</td><td>BITSLICE_T7.CNTVALUEOUT2</td></tr>
<tr><td>TCELL56:OUT.21.TMIN</td><td>BITSLICE_T7.CNTVALUEOUT3</td></tr>
<tr><td>TCELL56:OUT.22.TMIN</td><td>BITSLICE_T7.CNTVALUEOUT4</td></tr>
<tr><td>TCELL56:OUT.23.TMIN</td><td>BITSLICE_T7.CNTVALUEOUT5</td></tr>
<tr><td>TCELL56:OUT.24.TMIN</td><td>BITSLICE_T7.CNTVALUEOUT6</td></tr>
<tr><td>TCELL56:OUT.25.TMIN</td><td>BITSLICE_T7.CNTVALUEOUT7</td></tr>
<tr><td>TCELL56:OUT.26.TMIN</td><td>BITSLICE_T7.CNTVALUEOUT8</td></tr>
<tr><td>TCELL56:OUT.27.TMIN</td><td>BITSLICE_CONTROL7.PHY2CLB_PHY_RDY</td></tr>
<tr><td>TCELL56:OUT.28.TMIN</td><td>BITSLICE_CONTROL7.MASTER_PD_OUT</td></tr>
<tr><td>TCELL56:OUT.29.TMIN</td><td>BITSLICE_CONTROL7.PHY2CLB_FIXDLY_RDY</td></tr>
<tr><td>TCELL56:OUT.30.TMIN</td><td>BITSLICE_CONTROL7.CTRL_DLY_TEST_OUT</td></tr>
<tr><td>TCELL56:OUT.31.TMIN</td><td>BITSLICE50.TX_T_OUT</td></tr>
<tr><td>TCELL56:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B8</td></tr>
<tr><td>TCELL56:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK8</td></tr>
<tr><td>TCELL56:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH3.TRISTATE_ODELAY_RST_B1</td></tr>
<tr><td>TCELL56:IMUX.CTRL.6</td><td>BITSLICE_CONTROL7.REFCLK</td></tr>
<tr><td>TCELL56:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH3.CTRL_RST_B_UPP</td></tr>
<tr><td>TCELL56:IMUX.BYP.6</td><td>BITSLICE47.TX_CE_ODELAY</td></tr>
<tr><td>TCELL56:IMUX.BYP.8</td><td>BITSLICE47.RX_LD</td></tr>
<tr><td>TCELL56:IMUX.BYP.9</td><td>BITSLICE47.RX_INC</td></tr>
<tr><td>TCELL56:IMUX.BYP.10</td><td>BITSLICE47.RX_EN_VTC</td></tr>
<tr><td>TCELL56:IMUX.BYP.11</td><td>BITSLICE47.RX_CE_IDELAY</td></tr>
<tr><td>TCELL56:IMUX.BYP.12</td><td>BITSLICE47.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL56:IMUX.BYP.13</td><td>BITSLICE_T7.CE_OFD</td></tr>
<tr><td>TCELL56:IMUX.BYP.14</td><td>BITSLICE_T7.LD</td></tr>
<tr><td>TCELL56:IMUX.BYP.15</td><td>BITSLICE_T7.INC</td></tr>
<tr><td>TCELL56:IMUX.IMUX.0.DELAY</td><td>MMCM.PSEN</td></tr>
<tr><td>TCELL56:IMUX.IMUX.6.DELAY</td><td>BITSLICE48.RX_DATAIN1</td></tr>
<tr><td>TCELL56:IMUX.IMUX.7.DELAY</td><td>BITSLICE48.TX_D0</td></tr>
<tr><td>TCELL56:IMUX.IMUX.8.DELAY</td><td>BITSLICE48.TX_D4</td></tr>
<tr><td>TCELL56:IMUX.IMUX.9.DELAY</td><td>BITSLICE48.TX_D6</td></tr>
<tr><td>TCELL56:IMUX.IMUX.10.DELAY</td><td>BITSLICE48.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL56:IMUX.IMUX.11.DELAY</td><td>BITSLICE48.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL56:IMUX.IMUX.12.DELAY</td><td>BITSLICE48.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL56:IMUX.IMUX.13.DELAY</td><td>BITSLICE48.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL56:IMUX.IMUX.14.DELAY</td><td>BITSLICE48.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL56:IMUX.IMUX.15.DELAY</td><td>BITSLICE48.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL56:IMUX.IMUX.16.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_RDEN0</td></tr>
<tr><td>TCELL56:IMUX.IMUX.17.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_RDEN1</td></tr>
<tr><td>TCELL56:IMUX.IMUX.18.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_RDEN2</td></tr>
<tr><td>TCELL56:IMUX.IMUX.19.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_RDEN3</td></tr>
<tr><td>TCELL56:IMUX.IMUX.20.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_RDCS1_0</td></tr>
<tr><td>TCELL56:IMUX.IMUX.21.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_RDCS1_1</td></tr>
<tr><td>TCELL56:IMUX.IMUX.22.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_RDCS1_2</td></tr>
<tr><td>TCELL56:IMUX.IMUX.23.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_RDCS1_3</td></tr>
<tr><td>TCELL56:IMUX.IMUX.24.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_RDCS0_0</td></tr>
<tr><td>TCELL56:IMUX.IMUX.25.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_RDCS0_1</td></tr>
<tr><td>TCELL56:IMUX.IMUX.26.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_RDCS0_2</td></tr>
<tr><td>TCELL56:IMUX.IMUX.27.DELAY</td><td>BITSLICE_CONTROL7.CLB2PHY_RDCS0_3</td></tr>
<tr><td>TCELL56:IMUX.IMUX.28.DELAY</td><td>BITSLICE48.TX_T</td></tr>
<tr><td>TCELL56:IMUX.IMUX.29.DELAY</td><td>BITSLICE48.TX_CE_OFD</td></tr>
<tr><td>TCELL56:IMUX.IMUX.30.DELAY</td><td>BITSLICE48.RX_CE_IFD</td></tr>
<tr><td>TCELL56:IMUX.IMUX.31.DELAY</td><td>BITSLICE48.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL56:IMUX.IMUX.32.DELAY</td><td>BITSLICE48.TX_D1</td></tr>
<tr><td>TCELL56:IMUX.IMUX.33.DELAY</td><td>BITSLICE48.TX_D2</td></tr>
<tr><td>TCELL56:IMUX.IMUX.34.DELAY</td><td>BITSLICE48.TX_D3</td></tr>
<tr><td>TCELL56:IMUX.IMUX.35.DELAY</td><td>BITSLICE48.TX_D5</td></tr>
<tr><td>TCELL56:IMUX.IMUX.36.DELAY</td><td>BITSLICE48.TX_D7</td></tr>
<tr><td>TCELL56:IMUX.IMUX.37.DELAY</td><td>BITSLICE48.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL56:IMUX.IMUX.38.DELAY</td><td>BITSLICE48.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL56:IMUX.IMUX.39.DELAY</td><td>BITSLICE48.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL56:IMUX.IMUX.40.DELAY</td><td>BITSLICE48.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL56:IMUX.IMUX.41.DELAY</td><td>BITSLICE48.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL56:IMUX.IMUX.43.DELAY</td><td>BITSLICE48.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL56:IMUX.IMUX.44.DELAY</td><td>BITSLICE48.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL56:IMUX.IMUX.45.DELAY</td><td>BITSLICE48.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL56:IMUX.IMUX.46.DELAY</td><td>BITSLICE48.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL56:IMUX.IMUX.47.DELAY</td><td>BITSLICE48.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL57:OUT.4.TMIN</td><td>BITSLICE48.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL57:OUT.5.TMIN</td><td>BITSLICE48.RX_Q0</td></tr>
<tr><td>TCELL57:OUT.6.TMIN</td><td>BITSLICE48.RX_Q1</td></tr>
<tr><td>TCELL57:OUT.7.TMIN</td><td>BITSLICE48.RX_Q2</td></tr>
<tr><td>TCELL57:OUT.8.TMIN</td><td>BITSLICE48.RX_Q3</td></tr>
<tr><td>TCELL57:OUT.9.TMIN</td><td>BITSLICE48.RX_Q4</td></tr>
<tr><td>TCELL57:OUT.10.TMIN</td><td>BITSLICE48.RX_Q5</td></tr>
<tr><td>TCELL57:OUT.11.TMIN</td><td>BITSLICE48.RX_Q6</td></tr>
<tr><td>TCELL57:OUT.12.TMIN</td><td>BITSLICE48.RX_Q7</td></tr>
<tr><td>TCELL57:OUT.13.TMIN</td><td>BITSLICE48.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL57:OUT.14.TMIN</td><td>BITSLICE48.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL57:OUT.15.TMIN</td><td>BITSLICE48.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL57:OUT.16.TMIN</td><td>BITSLICE48.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL57:OUT.17.TMIN</td><td>BITSLICE48.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL57:OUT.18.TMIN</td><td>BITSLICE48.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL57:OUT.19.TMIN</td><td>BITSLICE48.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL57:OUT.20.TMIN</td><td>BITSLICE48.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL57:OUT.21.TMIN</td><td>BITSLICE48.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL57:OUT.22.TMIN</td><td>BITSLICE51.TX_T_OUT</td></tr>
<tr><td>TCELL57:OUT.23.TMIN</td><td>BITSLICE48.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL57:OUT.24.TMIN</td><td>BITSLICE48.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL57:OUT.25.TMIN</td><td>BITSLICE48.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL57:OUT.26.TMIN</td><td>BITSLICE48.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL57:OUT.27.TMIN</td><td>BITSLICE48.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL57:OUT.28.TMIN</td><td>BITSLICE48.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL57:OUT.29.TMIN</td><td>BITSLICE48.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL57:OUT.30.TMIN</td><td>BITSLICE48.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL57:OUT.31.TMIN</td><td>BITSLICE48.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL57:IMUX.CTRL.2</td><td>BITSLICE_CONTROL7.RIU_CLK, XIPHY_FEEDTHROUGH3.CLB2PHY_CTRL_CLK_UPP</td></tr>
<tr><td>TCELL57:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B9</td></tr>
<tr><td>TCELL57:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B9</td></tr>
<tr><td>TCELL57:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B9</td></tr>
<tr><td>TCELL57:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B9</td></tr>
<tr><td>TCELL57:IMUX.BYP.6</td><td>BITSLICE_T7.CE_ODELAY</td></tr>
<tr><td>TCELL57:IMUX.BYP.7</td><td>BITSLICE_CONTROL7.EN_VTC</td></tr>
<tr><td>TCELL57:IMUX.BYP.8</td><td>BITSLICE_CONTROL7.CTRL_DLY_TEST_IN</td></tr>
<tr><td>TCELL57:IMUX.BYP.9</td><td>BITSLICE48.TX_LD</td></tr>
<tr><td>TCELL57:IMUX.BYP.10</td><td>BITSLICE48.TX_INC</td></tr>
<tr><td>TCELL57:IMUX.BYP.11</td><td>BITSLICE48.TX_EN_VTC</td></tr>
<tr><td>TCELL57:IMUX.BYP.12</td><td>BITSLICE48.TX_CE_ODELAY</td></tr>
<tr><td>TCELL57:IMUX.BYP.13</td><td>BITSLICE48.RX_LD</td></tr>
<tr><td>TCELL57:IMUX.BYP.14</td><td>BITSLICE48.RX_INC</td></tr>
<tr><td>TCELL57:IMUX.BYP.15</td><td>BITSLICE48.RX_EN_VTC</td></tr>
<tr><td>TCELL57:IMUX.IMUX.6.DELAY</td><td>BITSLICE49.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL57:IMUX.IMUX.7.DELAY</td><td>BITSLICE49.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL57:IMUX.IMUX.8.DELAY</td><td>BITSLICE49.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL57:IMUX.IMUX.9.DELAY</td><td>BITSLICE49.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL57:IMUX.IMUX.10.DELAY</td><td>BITSLICE49.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL57:IMUX.IMUX.11.DELAY</td><td>BITSLICE49.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL57:IMUX.IMUX.12.DELAY</td><td>BITSLICE50.TX_T</td></tr>
<tr><td>TCELL57:IMUX.IMUX.13.DELAY</td><td>BITSLICE50.RX_CE_IFD</td></tr>
<tr><td>TCELL57:IMUX.IMUX.14.DELAY</td><td>BITSLICE50.TX_D1</td></tr>
<tr><td>TCELL57:IMUX.IMUX.15.DELAY</td><td>BITSLICE50.TX_D3</td></tr>
<tr><td>TCELL57:IMUX.IMUX.16.DELAY</td><td>BITSLICE48.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL57:IMUX.IMUX.17.DELAY</td><td>BITSLICE48.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL57:IMUX.IMUX.18.DELAY</td><td>BITSLICE49.TX_T</td></tr>
<tr><td>TCELL57:IMUX.IMUX.19.DELAY</td><td>BITSLICE49.TX_CE_OFD</td></tr>
<tr><td>TCELL57:IMUX.IMUX.20.DELAY</td><td>BITSLICE49.RX_CE_IFD</td></tr>
<tr><td>TCELL57:IMUX.IMUX.21.DELAY</td><td>BITSLICE49.RX_DATAIN1</td></tr>
<tr><td>TCELL57:IMUX.IMUX.22.DELAY</td><td>BITSLICE49.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL57:IMUX.IMUX.23.DELAY</td><td>BITSLICE49.TX_D5</td></tr>
<tr><td>TCELL57:IMUX.IMUX.24.DELAY</td><td>BITSLICE49.TX_D4</td></tr>
<tr><td>TCELL57:IMUX.IMUX.25.DELAY</td><td>BITSLICE49.TX_D3</td></tr>
<tr><td>TCELL57:IMUX.IMUX.26.DELAY</td><td>BITSLICE49.TX_D2</td></tr>
<tr><td>TCELL57:IMUX.IMUX.27.DELAY</td><td>BITSLICE49.TX_D1</td></tr>
<tr><td>TCELL57:IMUX.IMUX.28.DELAY</td><td>BITSLICE49.TX_D0</td></tr>
<tr><td>TCELL57:IMUX.IMUX.29.DELAY</td><td>BITSLICE49.TX_D6</td></tr>
<tr><td>TCELL57:IMUX.IMUX.30.DELAY</td><td>BITSLICE49.TX_D7</td></tr>
<tr><td>TCELL57:IMUX.IMUX.31.DELAY</td><td>BITSLICE49.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL57:IMUX.IMUX.32.DELAY</td><td>BITSLICE49.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL57:IMUX.IMUX.33.DELAY</td><td>BITSLICE49.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL57:IMUX.IMUX.34.DELAY</td><td>BITSLICE49.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL57:IMUX.IMUX.35.DELAY</td><td>BITSLICE49.TX_CNTVALUEIN7</td></tr>
<tr><td>TCELL57:IMUX.IMUX.36.DELAY</td><td>BITSLICE49.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL57:IMUX.IMUX.37.DELAY</td><td>BITSLICE49.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL57:IMUX.IMUX.38.DELAY</td><td>BITSLICE49.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL57:IMUX.IMUX.39.DELAY</td><td>BITSLICE49.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL57:IMUX.IMUX.40.DELAY</td><td>BITSLICE49.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL57:IMUX.IMUX.41.DELAY</td><td>BITSLICE49.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL57:IMUX.IMUX.42.DELAY</td><td>BITSLICE49.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL57:IMUX.IMUX.43.DELAY</td><td>BITSLICE50.TX_CE_OFD</td></tr>
<tr><td>TCELL57:IMUX.IMUX.44.DELAY</td><td>BITSLICE50.RX_DATAIN1</td></tr>
<tr><td>TCELL57:IMUX.IMUX.45.DELAY</td><td>BITSLICE50.CLB2PHY_FIFO_RDEN</td></tr>
<tr><td>TCELL57:IMUX.IMUX.46.DELAY</td><td>BITSLICE50.TX_D0</td></tr>
<tr><td>TCELL57:IMUX.IMUX.47.DELAY</td><td>BITSLICE50.TX_D2</td></tr>
<tr><td>TCELL58:OUT.4.TMIN</td><td>BITSLICE49.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL58:OUT.5.TMIN</td><td>BITSLICE49.RX_Q0</td></tr>
<tr><td>TCELL58:OUT.6.TMIN</td><td>BITSLICE49.RX_Q1</td></tr>
<tr><td>TCELL58:OUT.7.TMIN</td><td>BITSLICE49.RX_Q2</td></tr>
<tr><td>TCELL58:OUT.8.TMIN</td><td>BITSLICE49.RX_Q3</td></tr>
<tr><td>TCELL58:OUT.9.TMIN</td><td>BITSLICE49.RX_Q4</td></tr>
<tr><td>TCELL58:OUT.10.TMIN</td><td>BITSLICE49.RX_Q5</td></tr>
<tr><td>TCELL58:OUT.11.TMIN</td><td>BITSLICE49.RX_Q6</td></tr>
<tr><td>TCELL58:OUT.12.TMIN</td><td>BITSLICE49.RX_Q7</td></tr>
<tr><td>TCELL58:OUT.13.TMIN</td><td>BITSLICE49.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL58:OUT.14.TMIN</td><td>BITSLICE49.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL58:OUT.15.TMIN</td><td>BITSLICE49.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL58:OUT.16.TMIN</td><td>BITSLICE49.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL58:OUT.17.TMIN</td><td>BITSLICE49.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL58:OUT.18.TMIN</td><td>BITSLICE49.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL58:OUT.19.TMIN</td><td>BITSLICE49.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL58:OUT.20.TMIN</td><td>BITSLICE49.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL58:OUT.21.TMIN</td><td>BITSLICE49.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL58:OUT.23.TMIN</td><td>BITSLICE49.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL58:OUT.24.TMIN</td><td>BITSLICE49.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL58:OUT.25.TMIN</td><td>BITSLICE49.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL58:OUT.26.TMIN</td><td>BITSLICE49.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL58:OUT.27.TMIN</td><td>BITSLICE49.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL58:OUT.28.TMIN</td><td>BITSLICE49.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL58:OUT.29.TMIN</td><td>BITSLICE49.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL58:OUT.30.TMIN</td><td>BITSLICE49.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL58:OUT.31.TMIN</td><td>BITSLICE49.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL58:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK9</td></tr>
<tr><td>TCELL58:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B10</td></tr>
<tr><td>TCELL58:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B10</td></tr>
<tr><td>TCELL58:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B10</td></tr>
<tr><td>TCELL58:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B10</td></tr>
<tr><td>TCELL58:IMUX.BYP.6</td><td>BITSLICE48.RX_CE_IDELAY</td></tr>
<tr><td>TCELL58:IMUX.BYP.7</td><td>BITSLICE48.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL58:IMUX.BYP.8</td><td>BITSLICE49.TX_LD</td></tr>
<tr><td>TCELL58:IMUX.BYP.9</td><td>BITSLICE49.TX_INC</td></tr>
<tr><td>TCELL58:IMUX.BYP.10</td><td>BITSLICE49.TX_EN_VTC</td></tr>
<tr><td>TCELL58:IMUX.BYP.11</td><td>BITSLICE49.TX_CE_ODELAY</td></tr>
<tr><td>TCELL58:IMUX.BYP.12</td><td>BITSLICE49.RX_LD</td></tr>
<tr><td>TCELL58:IMUX.BYP.13</td><td>BITSLICE49.RX_INC</td></tr>
<tr><td>TCELL58:IMUX.BYP.14</td><td>BITSLICE49.RX_EN_VTC</td></tr>
<tr><td>TCELL58:IMUX.BYP.15</td><td>BITSLICE49.RX_CE_IDELAY</td></tr>
<tr><td>TCELL58:IMUX.IMUX.6.DELAY</td><td>BITSLICE50.TX_D5</td></tr>
<tr><td>TCELL58:IMUX.IMUX.7.DELAY</td><td>BITSLICE50.TX_D6</td></tr>
<tr><td>TCELL58:IMUX.IMUX.8.DELAY</td><td>BITSLICE50.TX_D7</td></tr>
<tr><td>TCELL58:IMUX.IMUX.9.DELAY</td><td>BITSLICE50.TX_CNTVALUEIN0</td></tr>
<tr><td>TCELL58:IMUX.IMUX.10.DELAY</td><td>BITSLICE50.TX_CNTVALUEIN1</td></tr>
<tr><td>TCELL58:IMUX.IMUX.11.DELAY</td><td>BITSLICE50.TX_CNTVALUEIN2</td></tr>
<tr><td>TCELL58:IMUX.IMUX.12.DELAY</td><td>BITSLICE50.TX_CNTVALUEIN3</td></tr>
<tr><td>TCELL58:IMUX.IMUX.13.DELAY</td><td>BITSLICE50.TX_CNTVALUEIN4</td></tr>
<tr><td>TCELL58:IMUX.IMUX.14.DELAY</td><td>BITSLICE50.TX_CNTVALUEIN5</td></tr>
<tr><td>TCELL58:IMUX.IMUX.15.DELAY</td><td>BITSLICE50.TX_CNTVALUEIN6</td></tr>
<tr><td>TCELL58:IMUX.IMUX.16.DELAY</td><td>BITSLICE50.TX_D4</td></tr>
<tr><td>TCELL59:OUT.4.TMIN</td><td>BITSLICE50.PHY2CLB_FIFO_EMPTY</td></tr>
<tr><td>TCELL59:OUT.5.TMIN</td><td>BITSLICE50.RX_Q0</td></tr>
<tr><td>TCELL59:OUT.6.TMIN</td><td>BITSLICE50.RX_Q1</td></tr>
<tr><td>TCELL59:OUT.7.TMIN</td><td>BITSLICE50.RX_Q2</td></tr>
<tr><td>TCELL59:OUT.8.TMIN</td><td>BITSLICE50.RX_Q3</td></tr>
<tr><td>TCELL59:OUT.9.TMIN</td><td>BITSLICE50.RX_Q4</td></tr>
<tr><td>TCELL59:OUT.10.TMIN</td><td>BITSLICE50.RX_Q5</td></tr>
<tr><td>TCELL59:OUT.11.TMIN</td><td>BITSLICE50.RX_Q6</td></tr>
<tr><td>TCELL59:OUT.12.TMIN</td><td>BITSLICE50.RX_Q7</td></tr>
<tr><td>TCELL59:OUT.13.TMIN</td><td>BITSLICE50.TX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL59:OUT.14.TMIN</td><td>BITSLICE50.TX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL59:OUT.15.TMIN</td><td>BITSLICE50.TX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL59:OUT.16.TMIN</td><td>BITSLICE50.TX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL59:OUT.17.TMIN</td><td>BITSLICE50.TX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL59:OUT.18.TMIN</td><td>BITSLICE50.TX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL59:OUT.19.TMIN</td><td>BITSLICE50.TX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL59:OUT.20.TMIN</td><td>BITSLICE50.TX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL59:OUT.21.TMIN</td><td>BITSLICE50.TX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL59:OUT.23.TMIN</td><td>BITSLICE50.RX_CNTVALUEOUT0</td></tr>
<tr><td>TCELL59:OUT.24.TMIN</td><td>BITSLICE50.RX_CNTVALUEOUT1</td></tr>
<tr><td>TCELL59:OUT.25.TMIN</td><td>BITSLICE50.RX_CNTVALUEOUT2</td></tr>
<tr><td>TCELL59:OUT.26.TMIN</td><td>BITSLICE50.RX_CNTVALUEOUT3</td></tr>
<tr><td>TCELL59:OUT.27.TMIN</td><td>BITSLICE50.RX_CNTVALUEOUT4</td></tr>
<tr><td>TCELL59:OUT.28.TMIN</td><td>BITSLICE50.RX_CNTVALUEOUT5</td></tr>
<tr><td>TCELL59:OUT.29.TMIN</td><td>BITSLICE50.RX_CNTVALUEOUT6</td></tr>
<tr><td>TCELL59:OUT.30.TMIN</td><td>BITSLICE50.RX_CNTVALUEOUT7</td></tr>
<tr><td>TCELL59:OUT.31.TMIN</td><td>BITSLICE50.RX_CNTVALUEOUT8</td></tr>
<tr><td>TCELL59:IMUX.CTRL.2</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK10</td></tr>
<tr><td>TCELL59:IMUX.CTRL.3</td><td>XIPHY_FEEDTHROUGH3.TXBIT_RST_B11</td></tr>
<tr><td>TCELL59:IMUX.CTRL.4</td><td>XIPHY_FEEDTHROUGH3.RXBIT_RST_B11</td></tr>
<tr><td>TCELL59:IMUX.CTRL.5</td><td>XIPHY_FEEDTHROUGH3.ODELAY_RST_B11</td></tr>
<tr><td>TCELL59:IMUX.CTRL.6</td><td>XIPHY_FEEDTHROUGH3.IDELAY_RST_B11</td></tr>
<tr><td>TCELL59:IMUX.CTRL.7</td><td>XIPHY_FEEDTHROUGH3.CLB2PHY_FIFO_CLK11</td></tr>
<tr><td>TCELL59:IMUX.BYP.6</td><td>BITSLICE49.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL59:IMUX.BYP.7</td><td>BITSLICE50.TX_LD</td></tr>
<tr><td>TCELL59:IMUX.BYP.8</td><td>BITSLICE50.TX_INC</td></tr>
<tr><td>TCELL59:IMUX.BYP.9</td><td>BITSLICE50.TX_EN_VTC</td></tr>
<tr><td>TCELL59:IMUX.BYP.10</td><td>BITSLICE50.TX_CE_ODELAY</td></tr>
<tr><td>TCELL59:IMUX.BYP.11</td><td>BITSLICE50.RX_LD</td></tr>
<tr><td>TCELL59:IMUX.BYP.12</td><td>BITSLICE50.RX_INC</td></tr>
<tr><td>TCELL59:IMUX.BYP.13</td><td>BITSLICE50.RX_EN_VTC</td></tr>
<tr><td>TCELL59:IMUX.BYP.14</td><td>BITSLICE50.RX_CE_IDELAY</td></tr>
<tr><td>TCELL59:IMUX.BYP.15</td><td>BITSLICE50.DYN_DCI_OUT_INT</td></tr>
<tr><td>TCELL59:IMUX.IMUX.6.DELAY</td><td>BITSLICE50.TX_CNTVALUEIN8</td></tr>
<tr><td>TCELL59:IMUX.IMUX.7.DELAY</td><td>BITSLICE50.RX_CNTVALUEIN0</td></tr>
<tr><td>TCELL59:IMUX.IMUX.8.DELAY</td><td>BITSLICE50.RX_CNTVALUEIN1</td></tr>
<tr><td>TCELL59:IMUX.IMUX.9.DELAY</td><td>BITSLICE50.RX_CNTVALUEIN2</td></tr>
<tr><td>TCELL59:IMUX.IMUX.10.DELAY</td><td>BITSLICE50.RX_CNTVALUEIN3</td></tr>
<tr><td>TCELL59:IMUX.IMUX.11.DELAY</td><td>BITSLICE50.RX_CNTVALUEIN4</td></tr>
<tr><td>TCELL59:IMUX.IMUX.12.DELAY</td><td>BITSLICE50.RX_CNTVALUEIN5</td></tr>
<tr><td>TCELL59:IMUX.IMUX.13.DELAY</td><td>BITSLICE50.RX_CNTVALUEIN6</td></tr>
<tr><td>TCELL59:IMUX.IMUX.14.DELAY</td><td>BITSLICE50.RX_CNTVALUEIN7</td></tr>
<tr><td>TCELL59:IMUX.IMUX.15.DELAY</td><td>BITSLICE50.RX_CNTVALUEIN8</td></tr>
<tr><td>TCELL59:IMUX.IMUX.16.DELAY</td><td>BITSLICE50.TX_CNTVALUEIN7</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../ultrascale/io/hrio.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../../ultrascale/center.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../ultrascale/io/hrio.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../../ultrascale/center.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard.min.js"></script>
        <script src="../../highlight.js"></script>
        <script src="../../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
