{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530153506612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530153506619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 04:38:26 2018 " "Processing started: Thu Jun 28 04:38:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530153506619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1530153506619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=on --write_settings_files=off main1 -c main1 " "Command: quartus_pow --read_settings_files=on --write_settings_files=off main1 -c main1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1530153506619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1530153509841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1530153509943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1530153509943 ""}
{ "Info" "IPUTIL_PUTIL_VCD_READER_STARTING_VCD_STATS_COLLECTION" "simulation/modelsim/main1.vcd 0 ns End of File " "Starting scan of VCD file simulation/modelsim/main1.vcd (0 ns to End of File) for signal static probabilities and transition densities" {  } {  } 0 222002 "Starting scan of VCD file %1!s! (%2!s! to %3!s!) for signal static probabilities and transition densities" 0 0 "Power Analyzer" 0 -1 1530153510081 ""}
{ "Info" "IPUTIL_PUTIL_VCD_READER_FINISHED_VCD_STATS_COLLECTION" "simulation/modelsim/main1.vcd 0 ns End of File " "Finished scan of VCD file simulation/modelsim/main1.vcd (0 ns to End of File) for signal static probabilities and transition densities" {  } {  } 0 222003 "Finished scan of VCD file %1!s! (%2!s! to %3!s!) for signal static probabilities and transition densities" 0 0 "Power Analyzer" 0 -1 1530153510981 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "155 " "TimeQuest Timing Analyzer is analyzing 155 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1530153514127 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main1.sdc " "Synopsys Design Constraints File file not found: 'main1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1530153514238 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register caches:caches_int\|GetMax:Max_B\|MaximReg:RegIn1new\|q\[0\] clk " "Register caches:caches_int\|GetMax:Max_B\|MaximReg:RegIn1new\|q\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530153514292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1530153514292 "|integration_final|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit_seq:Controlunit_seq_int\|max_min_enable " "Node: ControlUnit_seq:Controlunit_seq_int\|max_min_enable was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Classes:classes_int\|NormCalculate:Norm_Wkblock\|Wk_calculate:LABEL6\|Cache_j\[20\] ControlUnit_seq:Controlunit_seq_int\|max_min_enable " "Latch Classes:classes_int\|NormCalculate:Norm_Wkblock\|Wk_calculate:LABEL6\|Cache_j\[20\] is being clocked by ControlUnit_seq:Controlunit_seq_int\|max_min_enable" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530153514292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1530153514292 "|integration_final|ControlUnit_seq:Controlunit_seq_int|max_min_enable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit_seq:Controlunit_seq_int\|reset_CV_counters_after_avrg " "Node: ControlUnit_seq:Controlunit_seq_int\|reset_CV_counters_after_avrg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CV:CV_int\|Reg_j\[0\]~1 ControlUnit_seq:Controlunit_seq_int\|reset_CV_counters_after_avrg " "Latch CV:CV_int\|Reg_j\[0\]~1 is being clocked by ControlUnit_seq:Controlunit_seq_int\|reset_CV_counters_after_avrg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530153514292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1530153514292 "|integration_final|ControlUnit_seq:Controlunit_seq_int|reset_CV_counters_after_avrg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Kernel_block:kernel_int\|count_3\[0\] " "Node: Kernel_block:kernel_int\|count_3\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Kernel_block:kernel_int\|Output_final\[5\] Kernel_block:kernel_int\|count_3\[0\] " "Latch Kernel_block:kernel_int\|Output_final\[5\] is being clocked by Kernel_block:kernel_int\|count_3\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530153514292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1530153514292 "|integration_final|Kernel_block:kernel_int|count_3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\|ByteCounter\[0\] " "Node: Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\|ByteCounter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\|data_Memory_fifo2:FifoRam\|dataout\[22\] Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\|ByteCounter\[0\] " "Latch Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\|data_Memory_fifo2:FifoRam\|dataout\[22\] is being clocked by Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\|ByteCounter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530153514293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1530153514293 "|integration_final|Classes:classes_int|NormCalculate:Norm_Wkblock|fifo2:LABEL5|ByteCounter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit_seq:Controlunit_seq_int\|ReadEnable_fifo_Norm_wkblock " "Node: ControlUnit_seq:Controlunit_seq_int\|ReadEnable_fifo_Norm_wkblock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\|Addr_s\[0\] ControlUnit_seq:Controlunit_seq_int\|ReadEnable_fifo_Norm_wkblock " "Latch Classes:classes_int\|NormCalculate:Norm_Wkblock\|fifo2:LABEL5\|Addr_s\[0\] is being clocked by ControlUnit_seq:Controlunit_seq_int\|ReadEnable_fifo_Norm_wkblock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530153514293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1530153514293 "|integration_final|ControlUnit_seq:Controlunit_seq_int|ReadEnable_fifo_Norm_wkblock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit_seq:Controlunit_seq_int\|read_CVi_enable " "Node: ControlUnit_seq:Controlunit_seq_int\|read_CVi_enable was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CV:CV_int\|j_output\[9\] ControlUnit_seq:Controlunit_seq_int\|read_CVi_enable " "Latch CV:CV_int\|j_output\[9\] is being clocked by ControlUnit_seq:Controlunit_seq_int\|read_CVi_enable" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530153514293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1530153514293 "|integration_final|ControlUnit_seq:Controlunit_seq_int|read_CVi_enable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit_seq:Controlunit_seq_int\|ReadEnable_fifo_AvgNorm " "Node: ControlUnit_seq:Controlunit_seq_int\|ReadEnable_fifo_AvgNorm was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch caches:caches_int\|Norm_avg:LABLE_AVGNORM\|fifo2:LABLE_Queue\|Addr_s\[0\] ControlUnit_seq:Controlunit_seq_int\|ReadEnable_fifo_AvgNorm " "Latch caches:caches_int\|Norm_avg:LABLE_AVGNORM\|fifo2:LABLE_Queue\|Addr_s\[0\] is being clocked by ControlUnit_seq:Controlunit_seq_int\|ReadEnable_fifo_AvgNorm" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530153514293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1530153514293 "|integration_final|ControlUnit_seq:Controlunit_seq_int|ReadEnable_fifo_AvgNorm"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "caches:caches_int\|Norm_avg:LABLE_AVGNORM\|reg:LABLE_AddToReg_AvgNorm\|q\[10\] " "Node: caches:caches_int\|Norm_avg:LABLE_AVGNORM\|reg:LABLE_AddToReg_AvgNorm\|q\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch caches:caches_int\|b\[1\] caches:caches_int\|Norm_avg:LABLE_AVGNORM\|reg:LABLE_AddToReg_AvgNorm\|q\[10\] " "Latch caches:caches_int\|b\[1\] is being clocked by caches:caches_int\|Norm_avg:LABLE_AVGNORM\|reg:LABLE_AddToReg_AvgNorm\|q\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530153514293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1530153514293 "|integration_final|caches:caches_int|Norm_avg:LABLE_AVGNORM|reg:LABLE_AddToReg_AvgNorm|q[10]"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1530153514317 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Power Analyzer" 0 -1 1530153514415 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Power Analyzer" 0 -1 1530153514415 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1530153515080 ""}
{ "Info" "IPAN_PAN_LOSS_OF_SIGNAL_ACTIVITY_SOURCE_INFO" "" "Detailed signal activity file source information is not written to output Signal Activity File." {  } {  } 0 215037 "Detailed signal activity file source information is not written to output Signal Activity File." 0 0 "Power Analyzer" 0 -1 1530153515402 ""}
{ "Critical Warning" "WPAN_PAN_HPS_EXISTS_AND_IS_NOT_ENABLED" "" "HPS power is being analyzed for a device with an HPS without HPS power." {  } {  } 1 215050 "HPS power is being analyzed for a device with an HPS without HPS power." 0 0 "Power Analyzer" 0 -1 1530153515403 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1530153515574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1530153516221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1530153535516 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.264 millions of transitions / sec " "Average toggle rate for this design is 0.264 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1530153547656 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "513.68 mW " "Total thermal power estimate for the design is 513.68 mW" {  } { { "e:/quartus/quartus/bin64/Report_Window_01.qrpt" "" { Report "e:/quartus/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1530153548186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 15 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5523 " "Peak virtual memory: 5523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530153549578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 04:39:09 2018 " "Processing ended: Thu Jun 28 04:39:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530153549578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530153549578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530153549578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1530153549578 ""}
