Simulator report for MIC1
Sun Dec 14 20:02:40 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.2 us       ;
; Simulation Netlist Size     ; 908 nodes    ;
; Simulation Coverage         ;      26.04 % ;
; Total Number of Transitions ; 1527         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F484C6 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                     ; Timing        ;
; Start time                                                                                 ; 0 ns                                                       ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                        ;               ;
; Vector input source                                                                        ; C:/Users/João Antônio/Desktop/AOC2-main/MIC1/BANK_REGS.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                         ; On            ;
; Check outputs                                                                              ; Off                                                        ; Off           ;
; Report simulation coverage                                                                 ; On                                                         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                         ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                         ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                         ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                        ; Off           ;
; Detect glitches                                                                            ; Off                                                        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                        ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                        ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                 ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      26.04 % ;
; Total nodes checked                                 ; 908          ;
; Total output ports checked                          ; 887          ;
; Total output ports with complete 1/0-value coverage ; 231          ;
; Total output ports with no 1/0-value coverage       ; 423          ;
; Total output ports with no 1-value coverage         ; 425          ;
; Total output ports with no 0-value coverage         ; 654          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                              ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; Node Name                                                                 ; Output Port Name                                                          ; Output Port Type ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst  ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst  ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8 ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8 ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst  ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst  ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8 ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8 ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst  ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst  ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8 ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8 ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst   ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst   ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8  ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8  ; regout           ;
; |REGISTER_BANK2|CPP:inst6|inst5                                           ; |REGISTER_BANK2|CPP:inst6|inst5                                           ; combout          ;
; |REGISTER_BANK2|TOS:inst7|inst6                                           ; |REGISTER_BANK2|TOS:inst7|inst6                                           ; combout          ;
; |REGISTER_BANK2|OPC:inst8|inst8                                           ; |REGISTER_BANK2|OPC:inst8|inst8                                           ; combout          ;
; |REGISTER_BANK2|LV:inst5|inst6                                            ; |REGISTER_BANK2|LV:inst5|inst6                                            ; combout          ;
; |REGISTER_BANK2|SP:inst4|inst10~0                                         ; |REGISTER_BANK2|SP:inst4|inst10~0                                         ; combout          ;
; |REGISTER_BANK2|PC:inst2|inst10                                           ; |REGISTER_BANK2|PC:inst2|inst10                                           ; combout          ;
; |REGISTER_BANK2|MDR:inst1|inst15                                          ; |REGISTER_BANK2|MDR:inst1|inst15                                          ; combout          ;
; |REGISTER_BANK2|MBR:inst3|inst11~0                                        ; |REGISTER_BANK2|MBR:inst3|inst11~0                                        ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~11               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~11               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~12               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~12               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|inst13                                          ; |REGISTER_BANK2|MBR:inst3|inst13                                          ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~13               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~13               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~14               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~14               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[30]~15               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[30]~15               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[30]~16               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[30]~16               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[30]~17               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[30]~17               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[30]~18               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[30]~18               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[30]~19               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[30]~19               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[30]~20               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[30]~20               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~24               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~24               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~25               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~25               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~26               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~26               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[28]~27               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[28]~27               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[28]~28               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[28]~28               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[28]~29               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[28]~29               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[28]~30               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[28]~30               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[28]~31               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[28]~31               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[28]~32               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[28]~32               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[27]~33               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[27]~33               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[27]~34               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[27]~34               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[27]~35               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[27]~35               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[27]~36               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[27]~36               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[27]~37               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[27]~37               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[27]~38               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[27]~38               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~42               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~42               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~43               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~43               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~44               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~44               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[25]~45               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[25]~45               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[25]~46               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[25]~46               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[25]~47               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[25]~47               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[25]~49               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[25]~49               ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[25]~50               ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[25]~50               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~26                ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~26                ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~28               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~28               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~29               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~29               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[22]~30               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[22]~30               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[22]~31               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[22]~31               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[22]~32               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[22]~32               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[22]~33               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[22]~33               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[22]~34               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[22]~34               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~38               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~38               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~39               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~39               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[20]~40               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[20]~40               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[20]~41               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[20]~41               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[20]~42               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[20]~42               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[20]~43               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[20]~43               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[20]~44               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[20]~44               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[19]~45               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[19]~45               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[19]~46               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[19]~46               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[19]~47               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[19]~47               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[19]~48               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[19]~48               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[19]~49               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[19]~49               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~53               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~53               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~54               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~54               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[17]~55               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[17]~55               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[17]~56               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[17]~56               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[17]~57               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[17]~57               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[17]~58               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[17]~58               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[17]~59               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[17]~59               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~63               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~63               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~64               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~64               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~68               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~68               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~69               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~69               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[14]~70               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[14]~70               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[14]~71               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[14]~71               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[14]~72               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[14]~72               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[14]~73               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[14]~73               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[14]~74               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[14]~74               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~78               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~78               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~79               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~79               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[12]~80               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[12]~80               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[12]~81               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[12]~81               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[12]~82               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[12]~82               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[12]~83               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[12]~83               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[12]~84               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[12]~84               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[11]~85               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[11]~85               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[11]~86               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[11]~86               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[11]~87               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[11]~87               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[11]~88               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[11]~88               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[11]~89               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[11]~89               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~93               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~93               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~94               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~94               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[9]~95                ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[9]~95                ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[9]~96                ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[9]~96                ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[9]~97                ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[9]~97                ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[9]~98                ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[9]~98                ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[9]~99                ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[9]~99                ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~103               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~103               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~104               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~104               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~108               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~108               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~109               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~109               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[6]~110               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[6]~110               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[6]~111               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[6]~111               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[6]~112               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[6]~112               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[6]~113               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[6]~113               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[6]~114               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[6]~114               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~118               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~118               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~119               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~119               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[4]~120               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[4]~120               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[4]~121               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[4]~121               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[4]~122               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[4]~122               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[4]~123               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[4]~123               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[4]~124               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[4]~124               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[3]~125               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[3]~125               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[3]~126               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[3]~126               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[3]~127               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[3]~127               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[3]~128               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[3]~128               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[3]~129               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[3]~129               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~133               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~133               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~134               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~134               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[1]~135               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[1]~135               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[1]~136               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[1]~136               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[1]~137               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[1]~137               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[1]~138               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[1]~138               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[1]~139               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[1]~139               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~143               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~143               ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~144               ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~144               ; combout          ;
; |REGISTER_BANK2|MDR:inst1|inst13                                          ; |REGISTER_BANK2|MDR:inst1|inst13                                          ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[0]~0                 ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[0]~0                 ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[2]~2                 ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[2]~2                 ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[4]~4                 ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[4]~4                 ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[6]~6                 ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[6]~6                 ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[8]~8                 ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[8]~8                 ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[10]~10               ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[10]~10               ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[12]~12               ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[12]~12               ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[14]~14               ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[14]~14               ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[16]~16               ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[16]~16               ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[18]~18               ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[18]~18               ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[20]~20               ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[20]~20               ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[22]~22               ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[22]~22               ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[24]~24               ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[24]~24               ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[26]~26               ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[26]~26               ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[28]~28               ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[28]~28               ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[30]~30               ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[30]~30               ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|inst4                       ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|inst4                       ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|inst4                        ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|inst4                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|inst3                                           ; |REGISTER_BANK2|MBR:inst3|inst3                                           ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|inst4                     ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|inst4                     ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst4                      ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst4                      ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|inst4                       ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|inst4                       ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|inst4                     ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|inst4                     ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst4                      ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst4                      ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|inst4                      ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|inst4                      ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|inst4                     ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|inst4                     ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|inst4                      ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|inst4                      ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst4                      ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst4                      ; combout          ;
; |REGISTER_BANK2|OUT_B[31]                                                 ; |REGISTER_BANK2|OUT_B[31]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[30]                                                 ; |REGISTER_BANK2|OUT_B[30]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[29]                                                 ; |REGISTER_BANK2|OUT_B[29]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[28]                                                 ; |REGISTER_BANK2|OUT_B[28]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[27]                                                 ; |REGISTER_BANK2|OUT_B[27]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[26]                                                 ; |REGISTER_BANK2|OUT_B[26]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[25]                                                 ; |REGISTER_BANK2|OUT_B[25]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[23]                                                 ; |REGISTER_BANK2|OUT_B[23]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[22]                                                 ; |REGISTER_BANK2|OUT_B[22]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[21]                                                 ; |REGISTER_BANK2|OUT_B[21]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[20]                                                 ; |REGISTER_BANK2|OUT_B[20]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[19]                                                 ; |REGISTER_BANK2|OUT_B[19]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[18]                                                 ; |REGISTER_BANK2|OUT_B[18]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[17]                                                 ; |REGISTER_BANK2|OUT_B[17]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[16]                                                 ; |REGISTER_BANK2|OUT_B[16]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[15]                                                 ; |REGISTER_BANK2|OUT_B[15]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[14]                                                 ; |REGISTER_BANK2|OUT_B[14]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[13]                                                 ; |REGISTER_BANK2|OUT_B[13]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[12]                                                 ; |REGISTER_BANK2|OUT_B[12]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[11]                                                 ; |REGISTER_BANK2|OUT_B[11]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[10]                                                 ; |REGISTER_BANK2|OUT_B[10]                                                 ; padio            ;
; |REGISTER_BANK2|OUT_B[9]                                                  ; |REGISTER_BANK2|OUT_B[9]                                                  ; padio            ;
; |REGISTER_BANK2|OUT_B[8]                                                  ; |REGISTER_BANK2|OUT_B[8]                                                  ; padio            ;
; |REGISTER_BANK2|OUT_B[7]                                                  ; |REGISTER_BANK2|OUT_B[7]                                                  ; padio            ;
; |REGISTER_BANK2|OUT_B[6]                                                  ; |REGISTER_BANK2|OUT_B[6]                                                  ; padio            ;
; |REGISTER_BANK2|OUT_B[5]                                                  ; |REGISTER_BANK2|OUT_B[5]                                                  ; padio            ;
; |REGISTER_BANK2|OUT_B[4]                                                  ; |REGISTER_BANK2|OUT_B[4]                                                  ; padio            ;
; |REGISTER_BANK2|OUT_B[3]                                                  ; |REGISTER_BANK2|OUT_B[3]                                                  ; padio            ;
; |REGISTER_BANK2|OUT_B[2]                                                  ; |REGISTER_BANK2|OUT_B[2]                                                  ; padio            ;
; |REGISTER_BANK2|OUT_B[1]                                                  ; |REGISTER_BANK2|OUT_B[1]                                                  ; padio            ;
; |REGISTER_BANK2|OUT_B[0]                                                  ; |REGISTER_BANK2|OUT_B[0]                                                  ; padio            ;
; |REGISTER_BANK2|OUT_MEM[31]                                               ; |REGISTER_BANK2|OUT_MEM[31]                                               ; padio            ;
; |REGISTER_BANK2|OUT_MEM[29]                                               ; |REGISTER_BANK2|OUT_MEM[29]                                               ; padio            ;
; |REGISTER_BANK2|OUT_MEM[23]                                               ; |REGISTER_BANK2|OUT_MEM[23]                                               ; padio            ;
; |REGISTER_BANK2|OUT_MEM[21]                                               ; |REGISTER_BANK2|OUT_MEM[21]                                               ; padio            ;
; |REGISTER_BANK2|OUT_MEM[15]                                               ; |REGISTER_BANK2|OUT_MEM[15]                                               ; padio            ;
; |REGISTER_BANK2|OUT_MEM[13]                                               ; |REGISTER_BANK2|OUT_MEM[13]                                               ; padio            ;
; |REGISTER_BANK2|OUT_MEM[7]                                                ; |REGISTER_BANK2|OUT_MEM[7]                                                ; padio            ;
; |REGISTER_BANK2|OUT_MEM[5]                                                ; |REGISTER_BANK2|OUT_MEM[5]                                                ; padio            ;
; |REGISTER_BANK2|MIR[2]                                                    ; |REGISTER_BANK2|MIR[2]~corein                                             ; combout          ;
; |REGISTER_BANK2|MIR[1]                                                    ; |REGISTER_BANK2|MIR[1]~corein                                             ; combout          ;
; |REGISTER_BANK2|MIR[3]                                                    ; |REGISTER_BANK2|MIR[3]~corein                                             ; combout          ;
; |REGISTER_BANK2|MIR[0]                                                    ; |REGISTER_BANK2|MIR[0]~corein                                             ; combout          ;
; |REGISTER_BANK2|CLOCK                                                     ; |REGISTER_BANK2|CLOCK~corein                                              ; combout          ;
; |REGISTER_BANK2|MIR[7]                                                    ; |REGISTER_BANK2|MIR[7]~corein                                             ; combout          ;
; |REGISTER_BANK2|MIR[15]                                                   ; |REGISTER_BANK2|MIR[15]~corein                                            ; combout          ;
; |REGISTER_BANK2|MIR[5]                                                    ; |REGISTER_BANK2|MIR[5]~corein                                             ; combout          ;
; |REGISTER_BANK2|MIR[8]                                                    ; |REGISTER_BANK2|MIR[8]~corein                                             ; combout          ;
; |REGISTER_BANK2|MIR[9]                                                    ; |REGISTER_BANK2|MIR[9]~corein                                             ; combout          ;
; |REGISTER_BANK2|MIR[13]                                                   ; |REGISTER_BANK2|MIR[13]~corein                                            ; combout          ;
; |REGISTER_BANK2|MIR[12]                                                   ; |REGISTER_BANK2|MIR[12]~corein                                            ; combout          ;
; |REGISTER_BANK2|MIR[11]                                                   ; |REGISTER_BANK2|MIR[11]~corein                                            ; combout          ;
; |REGISTER_BANK2|MIR[14]                                                   ; |REGISTER_BANK2|MIR[14]~corein                                            ; combout          ;
; |REGISTER_BANK2|MIR[10]                                                   ; |REGISTER_BANK2|MIR[10]~corein                                            ; combout          ;
; |REGISTER_BANK2|MIR[4]                                                    ; |REGISTER_BANK2|MIR[4]~corein                                             ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|inst4~clkctrl               ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|inst4~clkctrl               ; outclk           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|inst4~clkctrl                ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|inst4~clkctrl                ; outclk           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst4~clkctrl              ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst4~clkctrl              ; outclk           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|inst4~clkctrl              ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|inst4~clkctrl              ; outclk           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst4~clkctrl              ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst4~clkctrl              ; outclk           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|inst4~clkctrl             ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|inst4~clkctrl             ; outclk           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|inst4~clkctrl               ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|inst4~clkctrl               ; outclk           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst4~clkctrl              ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst4~clkctrl              ; outclk           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|inst4~clkctrl              ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|inst4~clkctrl              ; outclk           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|inst4~clkctrl             ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|inst4~clkctrl             ; outclk           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|inst4~clkctrl             ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|inst4~clkctrl             ; outclk           ;
; |REGISTER_BANK2|MBR:inst3|inst3~feeder                                    ; |REGISTER_BANK2|MBR:inst3|inst3~feeder                                    ; combout          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                   ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; Node Name                                                                          ; Output Port Name                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5            ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5            ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5             ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5             ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24            ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5          ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5          ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5          ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5           ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5           ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5            ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5            ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24           ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~8                         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~8                         ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~9                         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~9                         ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~10                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~10                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5          ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5         ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5          ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~21                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~21                        ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~22                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~22                        ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~23                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~23                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8          ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8         ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8         ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12         ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12        ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16         ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~39                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~39                        ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~40                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~40                        ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~41                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~41                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20         ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20        ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~51                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~51                        ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~52                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~52                        ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~53                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~53                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~24                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~24                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~25                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~25                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~27                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~27                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5          ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5         ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~35                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~35                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~36                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~36                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~37                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~37                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12         ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~50                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~50                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~51                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~51                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~52                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~52                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~60                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~60                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~61                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~61                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~62                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~62                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~65                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~65                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~66                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~66                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~67                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~67                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5          ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5         ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~75                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~75                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~76                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~76                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~77                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~77                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12         ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~90                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~90                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~91                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~91                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~92                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~92                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24        ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~100                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~100                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~101                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~101                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~102                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~102                        ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst            ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst            ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~105                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~105                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~106                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~106                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~107                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~107                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5          ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5          ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5          ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8           ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8           ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~115                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~115                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~116                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~116                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~117                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~117                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12         ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12          ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16          ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16         ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~130                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~130                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~131                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~131                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~132                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~132                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24          ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24         ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~140                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~140                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~141                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~141                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~142                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~142                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[1]~1                          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[1]~1                          ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[3]~3                          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[3]~3                          ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[5]~5                          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[5]~5                          ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[7]~7                          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[7]~7                          ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[9]~9                          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[9]~9                          ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[11]~11                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[11]~11                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[13]~13                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[13]~13                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[15]~15                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[15]~15                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[17]~17                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[17]~17                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[19]~19                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[19]~19                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[21]~21                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[21]~21                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[23]~23                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[23]~23                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[25]~25                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[25]~25                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[27]~27                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[27]~27                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[29]~29                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[29]~29                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[31]~31                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[31]~31                        ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~0       ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~0       ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~0       ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~0       ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~0          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~0          ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~0         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~0         ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5~0         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5~0         ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5~0         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5~0         ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~0         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~0         ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~0        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~0        ; combout          ;
; |REGISTER_BANK2|ADDRESS[30]                                                        ; |REGISTER_BANK2|ADDRESS[30]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[28]                                                        ; |REGISTER_BANK2|ADDRESS[28]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[27]                                                        ; |REGISTER_BANK2|ADDRESS[27]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[25]                                                        ; |REGISTER_BANK2|ADDRESS[25]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[22]                                                        ; |REGISTER_BANK2|ADDRESS[22]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[20]                                                        ; |REGISTER_BANK2|ADDRESS[20]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[19]                                                        ; |REGISTER_BANK2|ADDRESS[19]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[17]                                                        ; |REGISTER_BANK2|ADDRESS[17]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[14]                                                        ; |REGISTER_BANK2|ADDRESS[14]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[12]                                                        ; |REGISTER_BANK2|ADDRESS[12]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[11]                                                        ; |REGISTER_BANK2|ADDRESS[11]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[9]                                                         ; |REGISTER_BANK2|ADDRESS[9]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[6]                                                         ; |REGISTER_BANK2|ADDRESS[6]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[4]                                                         ; |REGISTER_BANK2|ADDRESS[4]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[3]                                                         ; |REGISTER_BANK2|ADDRESS[3]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[1]                                                         ; |REGISTER_BANK2|ADDRESS[1]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_A[30]                                                          ; |REGISTER_BANK2|OUT_A[30]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[28]                                                          ; |REGISTER_BANK2|OUT_A[28]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[27]                                                          ; |REGISTER_BANK2|OUT_A[27]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[25]                                                          ; |REGISTER_BANK2|OUT_A[25]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[22]                                                          ; |REGISTER_BANK2|OUT_A[22]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[20]                                                          ; |REGISTER_BANK2|OUT_A[20]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[19]                                                          ; |REGISTER_BANK2|OUT_A[19]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[17]                                                          ; |REGISTER_BANK2|OUT_A[17]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[14]                                                          ; |REGISTER_BANK2|OUT_A[14]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[12]                                                          ; |REGISTER_BANK2|OUT_A[12]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[11]                                                          ; |REGISTER_BANK2|OUT_A[11]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[9]                                                           ; |REGISTER_BANK2|OUT_A[9]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[6]                                                           ; |REGISTER_BANK2|OUT_A[6]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[4]                                                           ; |REGISTER_BANK2|OUT_A[4]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[3]                                                           ; |REGISTER_BANK2|OUT_A[3]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[1]                                                           ; |REGISTER_BANK2|OUT_A[1]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_MEM[30]                                                        ; |REGISTER_BANK2|OUT_MEM[30]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[28]                                                        ; |REGISTER_BANK2|OUT_MEM[28]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[22]                                                        ; |REGISTER_BANK2|OUT_MEM[22]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[20]                                                        ; |REGISTER_BANK2|OUT_MEM[20]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[14]                                                        ; |REGISTER_BANK2|OUT_MEM[14]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[12]                                                        ; |REGISTER_BANK2|OUT_MEM[12]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[6]                                                         ; |REGISTER_BANK2|OUT_MEM[6]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MEM[4]                                                         ; |REGISTER_BANK2|OUT_MEM[4]                                                         ; padio            ;
; |REGISTER_BANK2|PC[30]                                                             ; |REGISTER_BANK2|PC[30]                                                             ; padio            ;
; |REGISTER_BANK2|PC[28]                                                             ; |REGISTER_BANK2|PC[28]                                                             ; padio            ;
; |REGISTER_BANK2|PC[27]                                                             ; |REGISTER_BANK2|PC[27]                                                             ; padio            ;
; |REGISTER_BANK2|PC[25]                                                             ; |REGISTER_BANK2|PC[25]                                                             ; padio            ;
; |REGISTER_BANK2|PC[22]                                                             ; |REGISTER_BANK2|PC[22]                                                             ; padio            ;
; |REGISTER_BANK2|PC[20]                                                             ; |REGISTER_BANK2|PC[20]                                                             ; padio            ;
; |REGISTER_BANK2|PC[19]                                                             ; |REGISTER_BANK2|PC[19]                                                             ; padio            ;
; |REGISTER_BANK2|PC[17]                                                             ; |REGISTER_BANK2|PC[17]                                                             ; padio            ;
; |REGISTER_BANK2|PC[14]                                                             ; |REGISTER_BANK2|PC[14]                                                             ; padio            ;
; |REGISTER_BANK2|PC[12]                                                             ; |REGISTER_BANK2|PC[12]                                                             ; padio            ;
; |REGISTER_BANK2|PC[11]                                                             ; |REGISTER_BANK2|PC[11]                                                             ; padio            ;
; |REGISTER_BANK2|PC[9]                                                              ; |REGISTER_BANK2|PC[9]                                                              ; padio            ;
; |REGISTER_BANK2|PC[6]                                                              ; |REGISTER_BANK2|PC[6]                                                              ; padio            ;
; |REGISTER_BANK2|PC[4]                                                              ; |REGISTER_BANK2|PC[4]                                                              ; padio            ;
; |REGISTER_BANK2|PC[3]                                                              ; |REGISTER_BANK2|PC[3]                                                              ; padio            ;
; |REGISTER_BANK2|PC[1]                                                              ; |REGISTER_BANK2|PC[1]                                                              ; padio            ;
; |REGISTER_BANK2|IN_C[0]                                                            ; |REGISTER_BANK2|IN_C[0]~corein                                                     ; combout          ;
; |REGISTER_BANK2|LOAD                                                               ; |REGISTER_BANK2|LOAD~corein                                                        ; combout          ;
; |REGISTER_BANK2|IN_C[1]                                                            ; |REGISTER_BANK2|IN_C[1]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[2]                                                            ; |REGISTER_BANK2|IN_C[2]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[3]                                                            ; |REGISTER_BANK2|IN_C[3]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[4]                                                            ; |REGISTER_BANK2|IN_C[4]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[5]                                                            ; |REGISTER_BANK2|IN_C[5]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[6]                                                            ; |REGISTER_BANK2|IN_C[6]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[7]                                                            ; |REGISTER_BANK2|IN_C[7]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[8]                                                            ; |REGISTER_BANK2|IN_C[8]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[9]                                                            ; |REGISTER_BANK2|IN_C[9]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[10]                                                           ; |REGISTER_BANK2|IN_C[10]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[11]                                                           ; |REGISTER_BANK2|IN_C[11]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[12]                                                           ; |REGISTER_BANK2|IN_C[12]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[13]                                                           ; |REGISTER_BANK2|IN_C[13]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[14]                                                           ; |REGISTER_BANK2|IN_C[14]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[15]                                                           ; |REGISTER_BANK2|IN_C[15]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[16]                                                           ; |REGISTER_BANK2|IN_C[16]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[17]                                                           ; |REGISTER_BANK2|IN_C[17]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[18]                                                           ; |REGISTER_BANK2|IN_C[18]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[19]                                                           ; |REGISTER_BANK2|IN_C[19]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[20]                                                           ; |REGISTER_BANK2|IN_C[20]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[21]                                                           ; |REGISTER_BANK2|IN_C[21]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[22]                                                           ; |REGISTER_BANK2|IN_C[22]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[23]                                                           ; |REGISTER_BANK2|IN_C[23]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[24]                                                           ; |REGISTER_BANK2|IN_C[24]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[25]                                                           ; |REGISTER_BANK2|IN_C[25]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[26]                                                           ; |REGISTER_BANK2|IN_C[26]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[27]                                                           ; |REGISTER_BANK2|IN_C[27]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[28]                                                           ; |REGISTER_BANK2|IN_C[28]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[29]                                                           ; |REGISTER_BANK2|IN_C[29]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[30]                                                           ; |REGISTER_BANK2|IN_C[30]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[31]                                                           ; |REGISTER_BANK2|IN_C[31]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_MBR[7]                                                          ; |REGISTER_BANK2|IN_MBR[7]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[0]                                                          ; |REGISTER_BANK2|IN_MEM[0]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[1]                                                          ; |REGISTER_BANK2|IN_MEM[1]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[2]                                                          ; |REGISTER_BANK2|IN_MEM[2]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[3]                                                          ; |REGISTER_BANK2|IN_MEM[3]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[4]                                                          ; |REGISTER_BANK2|IN_MEM[4]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[5]                                                          ; |REGISTER_BANK2|IN_MEM[5]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[6]                                                          ; |REGISTER_BANK2|IN_MEM[6]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[7]                                                          ; |REGISTER_BANK2|IN_MEM[7]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[8]                                                          ; |REGISTER_BANK2|IN_MEM[8]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[9]                                                          ; |REGISTER_BANK2|IN_MEM[9]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[10]                                                         ; |REGISTER_BANK2|IN_MEM[10]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[11]                                                         ; |REGISTER_BANK2|IN_MEM[11]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[12]                                                         ; |REGISTER_BANK2|IN_MEM[12]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[13]                                                         ; |REGISTER_BANK2|IN_MEM[13]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[14]                                                         ; |REGISTER_BANK2|IN_MEM[14]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[15]                                                         ; |REGISTER_BANK2|IN_MEM[15]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[16]                                                         ; |REGISTER_BANK2|IN_MEM[16]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[17]                                                         ; |REGISTER_BANK2|IN_MEM[17]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[18]                                                         ; |REGISTER_BANK2|IN_MEM[18]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[19]                                                         ; |REGISTER_BANK2|IN_MEM[19]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[20]                                                         ; |REGISTER_BANK2|IN_MEM[20]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[21]                                                         ; |REGISTER_BANK2|IN_MEM[21]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[22]                                                         ; |REGISTER_BANK2|IN_MEM[22]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[23]                                                         ; |REGISTER_BANK2|IN_MEM[23]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[24]                                                         ; |REGISTER_BANK2|IN_MEM[24]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[25]                                                         ; |REGISTER_BANK2|IN_MEM[25]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[26]                                                         ; |REGISTER_BANK2|IN_MEM[26]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[27]                                                         ; |REGISTER_BANK2|IN_MEM[27]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[28]                                                         ; |REGISTER_BANK2|IN_MEM[28]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[29]                                                         ; |REGISTER_BANK2|IN_MEM[29]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[30]                                                         ; |REGISTER_BANK2|IN_MEM[30]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[31]                                                         ; |REGISTER_BANK2|IN_MEM[31]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MBR[0]                                                          ; |REGISTER_BANK2|IN_MBR[0]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MBR[1]                                                          ; |REGISTER_BANK2|IN_MBR[1]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MBR[2]                                                          ; |REGISTER_BANK2|IN_MBR[2]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MBR[3]                                                          ; |REGISTER_BANK2|IN_MBR[3]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MBR[4]                                                          ; |REGISTER_BANK2|IN_MBR[4]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MBR[5]                                                          ; |REGISTER_BANK2|IN_MBR[5]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MBR[6]                                                          ; |REGISTER_BANK2|IN_MBR[6]~corein                                                   ; combout          ;
; |REGISTER_BANK2|LOAD~clkctrl                                                       ; |REGISTER_BANK2|LOAD~clkctrl                                                       ; outclk           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst~feeder    ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst~feeder   ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst~feeder   ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5~feeder    ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5~feeder    ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8~feeder   ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12~feeder ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16~feeder ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder  ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder  ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20~feeder ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24~feeder ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder  ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder  ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28~feeder ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder      ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder      ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder    ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder    ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder   ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder   ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8~feeder  ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8~feeder  ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8~feeder    ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8~feeder    ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder   ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder    ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder  ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder  ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20~feeder ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder   ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder   ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder   ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24~feeder ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder    ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder   ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder     ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder     ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder      ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder      ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder     ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder     ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder    ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst~feeder   ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder    ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder    ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder     ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder     ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder    ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder    ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder   ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder   ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5~feeder  ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5~feeder  ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder     ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder     ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder    ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder    ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder   ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder    ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder    ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12~feeder ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16~feeder ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder  ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder  ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder   ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20~feeder ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder    ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder   ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder  ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder  ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder    ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder   ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder   ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28~feeder ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder   ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder      ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder      ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder      ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder      ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder       ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder       ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~feeder      ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~feeder      ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8~feeder   ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~feeder    ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~feeder    ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~feeder    ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~feeder    ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~feeder    ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~feeder    ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~feeder    ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16~feeder  ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16~feeder  ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~feeder    ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~feeder    ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~feeder   ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~feeder   ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20~feeder  ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20~feeder  ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24~feeder     ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24~feeder     ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~feeder   ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~feeder    ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~feeder    ; combout          ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                   ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; Node Name                                                                          ; Output Port Name                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst            ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst            ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst            ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst            ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst            ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst            ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28          ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28          ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst             ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst             ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5            ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5            ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8            ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8            ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24           ; regout           ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28           ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst             ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst             ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst             ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst             ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst             ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst             ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28           ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28           ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst              ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst              ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5             ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5             ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8             ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8             ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24            ; regout           ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28            ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28            ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5          ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5          ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5          ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5          ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5          ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28         ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28         ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5           ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5           ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12          ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16          ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20          ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24          ; regout           ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst            ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst            ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst            ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst            ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst            ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst            ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28          ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28          ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst             ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst             ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5            ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5            ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8            ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8            ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24           ; regout           ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28           ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28           ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst          ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst          ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst           ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst           ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~8                         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~8                         ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst           ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst           ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst          ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst          ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~9                         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~9                         ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst           ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst           ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~10                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[31]~10                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst           ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst           ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst          ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst          ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5          ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5         ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5          ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5         ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5         ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst8         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst8         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8          ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~21                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~21                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst8         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst8         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~22                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~22                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8          ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~23                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[29]~23                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8          ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8         ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8         ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12         ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12        ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16         ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16        ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~39                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~39                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~40                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~40                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~41                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[26]~41                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20         ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20        ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24         ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[25]~48                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[25]~48                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24        ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~51                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~51                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst28         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst28         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~52                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~52                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst28         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst28         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~53                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~53                        ; combout          ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28         ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~54                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~54                        ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~55                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~55                        ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~56                        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|inst5[24]~56                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst          ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst          ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst           ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst           ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~24                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~24                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst           ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst           ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst          ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~25                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~25                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst           ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst           ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~27                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[23]~27                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5          ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5         ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5          ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~35                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~35                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst8          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst8          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~36                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~36                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst8          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst8          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~37                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[21]~37                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12         ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16         ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~50                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~50                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20        ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~51                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~51                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~52                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[18]~52                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24         ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst28        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst28        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~60                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~60                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst28        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst28        ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~61                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~61                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~62                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[16]~62                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst          ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst          ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst           ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst           ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~65                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~65                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst           ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst           ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst          ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~66                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~66                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst           ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst           ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~67                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[15]~67                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5          ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5         ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5          ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst8         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst8         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~75                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~75                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst8          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst8          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst8         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst8         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~76                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~76                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst8          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst8          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~77                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[13]~77                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12         ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16         ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~90                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~90                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst20         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst20         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20        ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~91                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~91                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst20         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst20         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~92                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[10]~92                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24         ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24        ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24         ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28        ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28        ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~100                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~100                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28         ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28        ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28        ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~101                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~101                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~102                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[8]~102                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst           ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst           ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst            ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst            ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~105                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~105                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst            ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst            ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst           ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst           ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~106                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~106                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst            ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst            ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~107                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[7]~107                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5          ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5          ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5           ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5           ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5          ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5          ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5           ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5           ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5           ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5           ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8          ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8          ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8           ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8           ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~115                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~115                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8           ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8           ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8          ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~116                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~116                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8           ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8           ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~117                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[5]~117                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12          ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12         ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12          ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16          ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16         ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16          ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~130                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~130                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst20          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst20          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~131                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~131                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst20          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst20          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~132                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[2]~132                        ; combout          ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24          ; regout           ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24         ; regout           ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24          ; regout           ;
; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst28         ; |REGISTER_BANK2|TOS:inst7|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst28         ; regout           ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~140                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~140                        ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst28          ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst28          ; regout           ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst28         ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst28         ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~141                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~141                        ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst28          ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst28          ; regout           ;
; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~142                        ; |REGISTER_BANK2|MBR:inst3|REGISTER_32BITS:inst|inst5[0]~142                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[1]~1                          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[1]~1                          ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[3]~3                          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[3]~3                          ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[5]~5                          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[5]~5                          ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[7]~7                          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[7]~7                          ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[9]~9                          ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[9]~9                          ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[11]~11                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[11]~11                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[13]~13                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[13]~13                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[15]~15                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[15]~15                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[17]~17                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[17]~17                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[19]~19                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[19]~19                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[21]~21                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[21]~21                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[23]~23                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[23]~23                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[25]~25                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[25]~25                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[27]~27                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[27]~27                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[29]~29                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[29]~29                        ; combout          ;
; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[31]~31                        ; |REGISTER_BANK2|MDR:inst1|REGISTER_32BITS:inst|inst9[31]~31                        ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~0       ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~0       ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~0       ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~0       ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~0          ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~0          ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~0         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~0         ; combout          ;
; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5~0         ; |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5~0         ; combout          ;
; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5~0         ; |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5~0         ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~0         ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~0         ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~0        ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~0        ; combout          ;
; |REGISTER_BANK2|OUT_B[24]                                                          ; |REGISTER_BANK2|OUT_B[24]                                                          ; padio            ;
; |REGISTER_BANK2|ADDRESS[31]                                                        ; |REGISTER_BANK2|ADDRESS[31]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[30]                                                        ; |REGISTER_BANK2|ADDRESS[30]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[29]                                                        ; |REGISTER_BANK2|ADDRESS[29]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[28]                                                        ; |REGISTER_BANK2|ADDRESS[28]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[27]                                                        ; |REGISTER_BANK2|ADDRESS[27]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[26]                                                        ; |REGISTER_BANK2|ADDRESS[26]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[25]                                                        ; |REGISTER_BANK2|ADDRESS[25]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[24]                                                        ; |REGISTER_BANK2|ADDRESS[24]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[23]                                                        ; |REGISTER_BANK2|ADDRESS[23]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[22]                                                        ; |REGISTER_BANK2|ADDRESS[22]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[21]                                                        ; |REGISTER_BANK2|ADDRESS[21]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[20]                                                        ; |REGISTER_BANK2|ADDRESS[20]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[19]                                                        ; |REGISTER_BANK2|ADDRESS[19]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[18]                                                        ; |REGISTER_BANK2|ADDRESS[18]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[17]                                                        ; |REGISTER_BANK2|ADDRESS[17]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[16]                                                        ; |REGISTER_BANK2|ADDRESS[16]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[15]                                                        ; |REGISTER_BANK2|ADDRESS[15]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[14]                                                        ; |REGISTER_BANK2|ADDRESS[14]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[13]                                                        ; |REGISTER_BANK2|ADDRESS[13]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[12]                                                        ; |REGISTER_BANK2|ADDRESS[12]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[11]                                                        ; |REGISTER_BANK2|ADDRESS[11]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[10]                                                        ; |REGISTER_BANK2|ADDRESS[10]                                                        ; padio            ;
; |REGISTER_BANK2|ADDRESS[9]                                                         ; |REGISTER_BANK2|ADDRESS[9]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[8]                                                         ; |REGISTER_BANK2|ADDRESS[8]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[7]                                                         ; |REGISTER_BANK2|ADDRESS[7]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[6]                                                         ; |REGISTER_BANK2|ADDRESS[6]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[5]                                                         ; |REGISTER_BANK2|ADDRESS[5]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[4]                                                         ; |REGISTER_BANK2|ADDRESS[4]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[3]                                                         ; |REGISTER_BANK2|ADDRESS[3]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[2]                                                         ; |REGISTER_BANK2|ADDRESS[2]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[1]                                                         ; |REGISTER_BANK2|ADDRESS[1]                                                         ; padio            ;
; |REGISTER_BANK2|ADDRESS[0]                                                         ; |REGISTER_BANK2|ADDRESS[0]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_A[31]                                                          ; |REGISTER_BANK2|OUT_A[31]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[30]                                                          ; |REGISTER_BANK2|OUT_A[30]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[29]                                                          ; |REGISTER_BANK2|OUT_A[29]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[28]                                                          ; |REGISTER_BANK2|OUT_A[28]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[27]                                                          ; |REGISTER_BANK2|OUT_A[27]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[26]                                                          ; |REGISTER_BANK2|OUT_A[26]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[25]                                                          ; |REGISTER_BANK2|OUT_A[25]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[24]                                                          ; |REGISTER_BANK2|OUT_A[24]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[23]                                                          ; |REGISTER_BANK2|OUT_A[23]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[22]                                                          ; |REGISTER_BANK2|OUT_A[22]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[21]                                                          ; |REGISTER_BANK2|OUT_A[21]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[20]                                                          ; |REGISTER_BANK2|OUT_A[20]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[19]                                                          ; |REGISTER_BANK2|OUT_A[19]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[18]                                                          ; |REGISTER_BANK2|OUT_A[18]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[17]                                                          ; |REGISTER_BANK2|OUT_A[17]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[16]                                                          ; |REGISTER_BANK2|OUT_A[16]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[15]                                                          ; |REGISTER_BANK2|OUT_A[15]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[14]                                                          ; |REGISTER_BANK2|OUT_A[14]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[13]                                                          ; |REGISTER_BANK2|OUT_A[13]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[12]                                                          ; |REGISTER_BANK2|OUT_A[12]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[11]                                                          ; |REGISTER_BANK2|OUT_A[11]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[10]                                                          ; |REGISTER_BANK2|OUT_A[10]                                                          ; padio            ;
; |REGISTER_BANK2|OUT_A[9]                                                           ; |REGISTER_BANK2|OUT_A[9]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[8]                                                           ; |REGISTER_BANK2|OUT_A[8]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[7]                                                           ; |REGISTER_BANK2|OUT_A[7]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[6]                                                           ; |REGISTER_BANK2|OUT_A[6]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[5]                                                           ; |REGISTER_BANK2|OUT_A[5]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[4]                                                           ; |REGISTER_BANK2|OUT_A[4]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[3]                                                           ; |REGISTER_BANK2|OUT_A[3]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[2]                                                           ; |REGISTER_BANK2|OUT_A[2]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[1]                                                           ; |REGISTER_BANK2|OUT_A[1]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_A[0]                                                           ; |REGISTER_BANK2|OUT_A[0]                                                           ; padio            ;
; |REGISTER_BANK2|OUT_MBR[7]                                                         ; |REGISTER_BANK2|OUT_MBR[7]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MBR[6]                                                         ; |REGISTER_BANK2|OUT_MBR[6]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MBR[5]                                                         ; |REGISTER_BANK2|OUT_MBR[5]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MBR[4]                                                         ; |REGISTER_BANK2|OUT_MBR[4]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MBR[3]                                                         ; |REGISTER_BANK2|OUT_MBR[3]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MBR[2]                                                         ; |REGISTER_BANK2|OUT_MBR[2]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MBR[1]                                                         ; |REGISTER_BANK2|OUT_MBR[1]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MBR[0]                                                         ; |REGISTER_BANK2|OUT_MBR[0]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MEM[30]                                                        ; |REGISTER_BANK2|OUT_MEM[30]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[28]                                                        ; |REGISTER_BANK2|OUT_MEM[28]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[27]                                                        ; |REGISTER_BANK2|OUT_MEM[27]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[26]                                                        ; |REGISTER_BANK2|OUT_MEM[26]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[25]                                                        ; |REGISTER_BANK2|OUT_MEM[25]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[24]                                                        ; |REGISTER_BANK2|OUT_MEM[24]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[22]                                                        ; |REGISTER_BANK2|OUT_MEM[22]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[20]                                                        ; |REGISTER_BANK2|OUT_MEM[20]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[19]                                                        ; |REGISTER_BANK2|OUT_MEM[19]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[18]                                                        ; |REGISTER_BANK2|OUT_MEM[18]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[17]                                                        ; |REGISTER_BANK2|OUT_MEM[17]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[16]                                                        ; |REGISTER_BANK2|OUT_MEM[16]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[14]                                                        ; |REGISTER_BANK2|OUT_MEM[14]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[12]                                                        ; |REGISTER_BANK2|OUT_MEM[12]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[11]                                                        ; |REGISTER_BANK2|OUT_MEM[11]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[10]                                                        ; |REGISTER_BANK2|OUT_MEM[10]                                                        ; padio            ;
; |REGISTER_BANK2|OUT_MEM[9]                                                         ; |REGISTER_BANK2|OUT_MEM[9]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MEM[8]                                                         ; |REGISTER_BANK2|OUT_MEM[8]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MEM[6]                                                         ; |REGISTER_BANK2|OUT_MEM[6]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MEM[4]                                                         ; |REGISTER_BANK2|OUT_MEM[4]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MEM[3]                                                         ; |REGISTER_BANK2|OUT_MEM[3]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MEM[2]                                                         ; |REGISTER_BANK2|OUT_MEM[2]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MEM[1]                                                         ; |REGISTER_BANK2|OUT_MEM[1]                                                         ; padio            ;
; |REGISTER_BANK2|OUT_MEM[0]                                                         ; |REGISTER_BANK2|OUT_MEM[0]                                                         ; padio            ;
; |REGISTER_BANK2|PC[31]                                                             ; |REGISTER_BANK2|PC[31]                                                             ; padio            ;
; |REGISTER_BANK2|PC[30]                                                             ; |REGISTER_BANK2|PC[30]                                                             ; padio            ;
; |REGISTER_BANK2|PC[29]                                                             ; |REGISTER_BANK2|PC[29]                                                             ; padio            ;
; |REGISTER_BANK2|PC[28]                                                             ; |REGISTER_BANK2|PC[28]                                                             ; padio            ;
; |REGISTER_BANK2|PC[27]                                                             ; |REGISTER_BANK2|PC[27]                                                             ; padio            ;
; |REGISTER_BANK2|PC[26]                                                             ; |REGISTER_BANK2|PC[26]                                                             ; padio            ;
; |REGISTER_BANK2|PC[25]                                                             ; |REGISTER_BANK2|PC[25]                                                             ; padio            ;
; |REGISTER_BANK2|PC[24]                                                             ; |REGISTER_BANK2|PC[24]                                                             ; padio            ;
; |REGISTER_BANK2|PC[23]                                                             ; |REGISTER_BANK2|PC[23]                                                             ; padio            ;
; |REGISTER_BANK2|PC[22]                                                             ; |REGISTER_BANK2|PC[22]                                                             ; padio            ;
; |REGISTER_BANK2|PC[21]                                                             ; |REGISTER_BANK2|PC[21]                                                             ; padio            ;
; |REGISTER_BANK2|PC[20]                                                             ; |REGISTER_BANK2|PC[20]                                                             ; padio            ;
; |REGISTER_BANK2|PC[19]                                                             ; |REGISTER_BANK2|PC[19]                                                             ; padio            ;
; |REGISTER_BANK2|PC[18]                                                             ; |REGISTER_BANK2|PC[18]                                                             ; padio            ;
; |REGISTER_BANK2|PC[17]                                                             ; |REGISTER_BANK2|PC[17]                                                             ; padio            ;
; |REGISTER_BANK2|PC[16]                                                             ; |REGISTER_BANK2|PC[16]                                                             ; padio            ;
; |REGISTER_BANK2|PC[15]                                                             ; |REGISTER_BANK2|PC[15]                                                             ; padio            ;
; |REGISTER_BANK2|PC[14]                                                             ; |REGISTER_BANK2|PC[14]                                                             ; padio            ;
; |REGISTER_BANK2|PC[13]                                                             ; |REGISTER_BANK2|PC[13]                                                             ; padio            ;
; |REGISTER_BANK2|PC[12]                                                             ; |REGISTER_BANK2|PC[12]                                                             ; padio            ;
; |REGISTER_BANK2|PC[11]                                                             ; |REGISTER_BANK2|PC[11]                                                             ; padio            ;
; |REGISTER_BANK2|PC[10]                                                             ; |REGISTER_BANK2|PC[10]                                                             ; padio            ;
; |REGISTER_BANK2|PC[9]                                                              ; |REGISTER_BANK2|PC[9]                                                              ; padio            ;
; |REGISTER_BANK2|PC[8]                                                              ; |REGISTER_BANK2|PC[8]                                                              ; padio            ;
; |REGISTER_BANK2|PC[7]                                                              ; |REGISTER_BANK2|PC[7]                                                              ; padio            ;
; |REGISTER_BANK2|PC[6]                                                              ; |REGISTER_BANK2|PC[6]                                                              ; padio            ;
; |REGISTER_BANK2|PC[5]                                                              ; |REGISTER_BANK2|PC[5]                                                              ; padio            ;
; |REGISTER_BANK2|PC[4]                                                              ; |REGISTER_BANK2|PC[4]                                                              ; padio            ;
; |REGISTER_BANK2|PC[3]                                                              ; |REGISTER_BANK2|PC[3]                                                              ; padio            ;
; |REGISTER_BANK2|PC[2]                                                              ; |REGISTER_BANK2|PC[2]                                                              ; padio            ;
; |REGISTER_BANK2|PC[1]                                                              ; |REGISTER_BANK2|PC[1]                                                              ; padio            ;
; |REGISTER_BANK2|PC[0]                                                              ; |REGISTER_BANK2|PC[0]                                                              ; padio            ;
; |REGISTER_BANK2|IN_C[0]                                                            ; |REGISTER_BANK2|IN_C[0]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[1]                                                            ; |REGISTER_BANK2|IN_C[1]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[2]                                                            ; |REGISTER_BANK2|IN_C[2]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[3]                                                            ; |REGISTER_BANK2|IN_C[3]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[4]                                                            ; |REGISTER_BANK2|IN_C[4]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[5]                                                            ; |REGISTER_BANK2|IN_C[5]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[6]                                                            ; |REGISTER_BANK2|IN_C[6]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[7]                                                            ; |REGISTER_BANK2|IN_C[7]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[8]                                                            ; |REGISTER_BANK2|IN_C[8]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[9]                                                            ; |REGISTER_BANK2|IN_C[9]~corein                                                     ; combout          ;
; |REGISTER_BANK2|IN_C[10]                                                           ; |REGISTER_BANK2|IN_C[10]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[11]                                                           ; |REGISTER_BANK2|IN_C[11]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[12]                                                           ; |REGISTER_BANK2|IN_C[12]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[13]                                                           ; |REGISTER_BANK2|IN_C[13]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[14]                                                           ; |REGISTER_BANK2|IN_C[14]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[15]                                                           ; |REGISTER_BANK2|IN_C[15]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[16]                                                           ; |REGISTER_BANK2|IN_C[16]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[17]                                                           ; |REGISTER_BANK2|IN_C[17]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[18]                                                           ; |REGISTER_BANK2|IN_C[18]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[19]                                                           ; |REGISTER_BANK2|IN_C[19]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[20]                                                           ; |REGISTER_BANK2|IN_C[20]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[21]                                                           ; |REGISTER_BANK2|IN_C[21]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[22]                                                           ; |REGISTER_BANK2|IN_C[22]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[23]                                                           ; |REGISTER_BANK2|IN_C[23]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[24]                                                           ; |REGISTER_BANK2|IN_C[24]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[25]                                                           ; |REGISTER_BANK2|IN_C[25]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[26]                                                           ; |REGISTER_BANK2|IN_C[26]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[27]                                                           ; |REGISTER_BANK2|IN_C[27]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[28]                                                           ; |REGISTER_BANK2|IN_C[28]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[29]                                                           ; |REGISTER_BANK2|IN_C[29]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[30]                                                           ; |REGISTER_BANK2|IN_C[30]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_C[31]                                                           ; |REGISTER_BANK2|IN_C[31]~corein                                                    ; combout          ;
; |REGISTER_BANK2|IN_MBR[7]                                                          ; |REGISTER_BANK2|IN_MBR[7]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[0]                                                          ; |REGISTER_BANK2|IN_MEM[0]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[1]                                                          ; |REGISTER_BANK2|IN_MEM[1]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[2]                                                          ; |REGISTER_BANK2|IN_MEM[2]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[3]                                                          ; |REGISTER_BANK2|IN_MEM[3]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[4]                                                          ; |REGISTER_BANK2|IN_MEM[4]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[5]                                                          ; |REGISTER_BANK2|IN_MEM[5]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[6]                                                          ; |REGISTER_BANK2|IN_MEM[6]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[7]                                                          ; |REGISTER_BANK2|IN_MEM[7]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[8]                                                          ; |REGISTER_BANK2|IN_MEM[8]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[9]                                                          ; |REGISTER_BANK2|IN_MEM[9]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MEM[10]                                                         ; |REGISTER_BANK2|IN_MEM[10]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[11]                                                         ; |REGISTER_BANK2|IN_MEM[11]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[12]                                                         ; |REGISTER_BANK2|IN_MEM[12]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[13]                                                         ; |REGISTER_BANK2|IN_MEM[13]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[14]                                                         ; |REGISTER_BANK2|IN_MEM[14]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[15]                                                         ; |REGISTER_BANK2|IN_MEM[15]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[16]                                                         ; |REGISTER_BANK2|IN_MEM[16]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[17]                                                         ; |REGISTER_BANK2|IN_MEM[17]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[18]                                                         ; |REGISTER_BANK2|IN_MEM[18]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[19]                                                         ; |REGISTER_BANK2|IN_MEM[19]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[20]                                                         ; |REGISTER_BANK2|IN_MEM[20]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[21]                                                         ; |REGISTER_BANK2|IN_MEM[21]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[22]                                                         ; |REGISTER_BANK2|IN_MEM[22]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[23]                                                         ; |REGISTER_BANK2|IN_MEM[23]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[24]                                                         ; |REGISTER_BANK2|IN_MEM[24]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[25]                                                         ; |REGISTER_BANK2|IN_MEM[25]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[26]                                                         ; |REGISTER_BANK2|IN_MEM[26]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[27]                                                         ; |REGISTER_BANK2|IN_MEM[27]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[28]                                                         ; |REGISTER_BANK2|IN_MEM[28]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[29]                                                         ; |REGISTER_BANK2|IN_MEM[29]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[30]                                                         ; |REGISTER_BANK2|IN_MEM[30]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MEM[31]                                                         ; |REGISTER_BANK2|IN_MEM[31]~corein                                                  ; combout          ;
; |REGISTER_BANK2|IN_MBR[0]                                                          ; |REGISTER_BANK2|IN_MBR[0]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MBR[1]                                                          ; |REGISTER_BANK2|IN_MBR[1]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MBR[2]                                                          ; |REGISTER_BANK2|IN_MBR[2]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MBR[3]                                                          ; |REGISTER_BANK2|IN_MBR[3]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MBR[4]                                                          ; |REGISTER_BANK2|IN_MBR[4]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MBR[5]                                                          ; |REGISTER_BANK2|IN_MBR[5]~corein                                                   ; combout          ;
; |REGISTER_BANK2|IN_MBR[6]                                                          ; |REGISTER_BANK2|IN_MBR[6]~corein                                                   ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst~feeder    ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst~feeder   ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst~feeder   ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5~feeder    ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5~feeder    ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8~feeder   ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12~feeder ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16~feeder ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder  ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder  ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20~feeder ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24~feeder ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder  ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder  ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28~feeder ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder      ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder      ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder    ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder    ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder   ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder   ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8~feeder  ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8~feeder  ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8~feeder    ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8~feeder    ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder   ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder    ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder  ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder  ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20~feeder ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder   ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder   ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder   ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24~feeder ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder    ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder   ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder     ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder     ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder      ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder      ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder     ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder     ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder    ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst~feeder   ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder    ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder    ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder     ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder     ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder    ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder    ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder   ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder   ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5~feeder  ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5~feeder  ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder     ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder     ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder    ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder    ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder   ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder    ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder    ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12~feeder ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16~feeder ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder  ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder  ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder   ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20~feeder ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder    ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder   ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder  ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder  ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder   ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder    ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder    ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder   ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder   ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder   ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28~feeder ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28~feeder ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder   ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder      ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder      ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder      ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder      ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder       ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder       ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~feeder      ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~feeder      ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8~feeder   ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~feeder    ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~feeder    ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~feeder    ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~feeder    ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~feeder    ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~feeder    ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~feeder    ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~feeder    ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16~feeder  ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16~feeder  ; combout          ;
; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~feeder    ; |REGISTER_BANK2|PC:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~feeder    ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~feeder   ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~feeder   ; combout          ;
; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20~feeder  ; |REGISTER_BANK2|OPC:inst8|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20~feeder  ; combout          ;
; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24~feeder     ; |REGISTER_BANK2|H:inst9|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24~feeder     ; combout          ;
; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~feeder   ; |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~feeder   ; combout          ;
; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~feeder    ; |REGISTER_BANK2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~feeder    ; combout          ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 14 20:02:39 2025
Info: Command: quartus_sim --simulation_results_format=VWF MIC1 -c MIC1
Info (324025): Using vector source file "C:/Users/João Antônio/Desktop/AOC2-main/MIC1/BANK_REGS.vwf"
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24
    Info (328055): Register: |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28
    Info (328055): Register: |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst
    Info (328055): Register: |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5
    Info (328055): Register: |REGISTER_BANK2|LV:inst5|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5
    Info (328055): Register: |REGISTER_BANK2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5
    Info (328055): Register: |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8
    Info (328055): Register: |REGISTER_BANK2|CPP:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      26.04 %
Info (328052): Number of transitions in simulation is 1527
Info (324045): Vector file MIC1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4481 megabytes
    Info: Processing ended: Sun Dec 14 20:02:40 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


