#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002279a97da70 .scope module, "tb_memory" "tb_memory" 2 4;
 .timescale -9 -12;
P_000002279a953310 .param/l "AWIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
P_000002279a953348 .param/l "DWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v000002279a9e67b0_0 .var "m_clk", 0 0;
v000002279a9e6850_0 .var "m_i_be_enable", 3 0;
v000002279a9e6d50_0 .var "m_i_cyc", 0 0;
v000002279a9e68f0_0 .var "m_i_data", 31 0;
v000002279a9e6f30_0 .var "m_i_load_addr", 4 0;
v000002279a9e6a30_0 .var "m_i_stb", 0 0;
v000002279a9e63f0_0 .var "m_i_store_addr", 4 0;
v000002279a9e6490_0 .var "m_i_we", 0 0;
v000002279a9e6c10_0 .net "m_o_ack", 0 0, v000002279a9e6b70_0;  1 drivers
v000002279a9e6df0_0 .net "m_o_read_data", 31 0, v000002279a9e6170_0;  1 drivers
v000002279a9e7d60_0 .var "m_rst", 0 0;
E_000002279a97b770 .event posedge, v000002279a9e6990_0;
E_000002279a97b9f0 .event anyedge, v000002279a9e6b70_0;
S_000002279a97dc00 .scope task, "reset" "reset" 2 49, 2 49 0, S_000002279a97da70;
 .timescale -9 -12;
TD_tb_memory.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002279a9e7d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002279a9e6d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002279a9e6a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002279a9e6490_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002279a9e6850_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002279a9e6f30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002279a9e63f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002279a9e68f0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002279a9e7d60_0, 0, 1;
    %end;
S_000002279a9808e0 .scope module, "uut" "memory" 2 28, 3 3 0, S_000002279a97da70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "m_clk";
    .port_info 1 /INPUT 1 "m_rst";
    .port_info 2 /INPUT 1 "m_i_cyc";
    .port_info 3 /INPUT 1 "m_i_stb";
    .port_info 4 /INPUT 1 "m_i_we";
    .port_info 5 /INPUT 5 "m_i_load_addr";
    .port_info 6 /INPUT 5 "m_i_store_addr";
    .port_info 7 /INPUT 32 "m_i_data";
    .port_info 8 /OUTPUT 32 "m_o_read_data";
    .port_info 9 /OUTPUT 1 "m_o_ack";
    .port_info 10 /INPUT 4 "m_i_be_enable";
P_000002279a953440 .param/l "AWIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
P_000002279a953478 .param/l "DEPTH" 0 3 6, +C4<0000000000000000000000000000000100000>;
P_000002279a9534b0 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
v000002279a97dfe0_0 .net *"_ivl_1", 0 0, L_000002279a9e7180;  1 drivers
v000002279a980b30_0 .net *"_ivl_10", 7 0, L_000002279a9e7e00;  1 drivers
v000002279a980bd0_0 .net *"_ivl_13", 0 0, L_000002279a9e7720;  1 drivers
v000002279a980c70_0 .net *"_ivl_14", 7 0, L_000002279a9e8f80;  1 drivers
v000002279a952d40_0 .net *"_ivl_2", 7 0, L_000002279a9e8e40;  1 drivers
v000002279a952de0_0 .net *"_ivl_5", 0 0, L_000002279a9e88a0;  1 drivers
v000002279a952e80_0 .net *"_ivl_6", 7 0, L_000002279a9e75e0;  1 drivers
v000002279a9e6530_0 .net *"_ivl_9", 0 0, L_000002279a9e8ee0;  1 drivers
v000002279a9e60d0 .array "data", 0 31, 31 0;
v000002279a9e6350_0 .var/i "i", 31 0;
v000002279a9e6990_0 .net "m_clk", 0 0, v000002279a9e67b0_0;  1 drivers
v000002279a9e6670_0 .net "m_i_be_enable", 3 0, v000002279a9e6850_0;  1 drivers
v000002279a9e6710_0 .net "m_i_cyc", 0 0, v000002279a9e6d50_0;  1 drivers
v000002279a9e62b0_0 .net "m_i_data", 31 0, v000002279a9e68f0_0;  1 drivers
v000002279a9e6ad0_0 .net "m_i_load_addr", 4 0, v000002279a9e6f30_0;  1 drivers
v000002279a9e65d0_0 .net "m_i_stb", 0 0, v000002279a9e6a30_0;  1 drivers
v000002279a9e6210_0 .net "m_i_store_addr", 4 0, v000002279a9e63f0_0;  1 drivers
v000002279a9e6cb0_0 .net "m_i_we", 0 0, v000002279a9e6490_0;  1 drivers
v000002279a9e6b70_0 .var "m_o_ack", 0 0;
v000002279a9e6170_0 .var "m_o_read_data", 31 0;
v000002279a9e6fd0_0 .net "m_rst", 0 0, v000002279a9e7d60_0;  1 drivers
v000002279a9e6e90_0 .net "mask", 31 0, L_000002279a9e72c0;  1 drivers
E_000002279a97b230/0 .event negedge, v000002279a9e6fd0_0;
E_000002279a97b230/1 .event posedge, v000002279a9e6990_0;
E_000002279a97b230 .event/or E_000002279a97b230/0, E_000002279a97b230/1;
L_000002279a9e7180 .part v000002279a9e6850_0, 3, 1;
LS_000002279a9e8e40_0_0 .concat [ 1 1 1 1], L_000002279a9e7180, L_000002279a9e7180, L_000002279a9e7180, L_000002279a9e7180;
LS_000002279a9e8e40_0_4 .concat [ 1 1 1 1], L_000002279a9e7180, L_000002279a9e7180, L_000002279a9e7180, L_000002279a9e7180;
L_000002279a9e8e40 .concat [ 4 4 0 0], LS_000002279a9e8e40_0_0, LS_000002279a9e8e40_0_4;
L_000002279a9e88a0 .part v000002279a9e6850_0, 2, 1;
LS_000002279a9e75e0_0_0 .concat [ 1 1 1 1], L_000002279a9e88a0, L_000002279a9e88a0, L_000002279a9e88a0, L_000002279a9e88a0;
LS_000002279a9e75e0_0_4 .concat [ 1 1 1 1], L_000002279a9e88a0, L_000002279a9e88a0, L_000002279a9e88a0, L_000002279a9e88a0;
L_000002279a9e75e0 .concat [ 4 4 0 0], LS_000002279a9e75e0_0_0, LS_000002279a9e75e0_0_4;
L_000002279a9e8ee0 .part v000002279a9e6850_0, 1, 1;
LS_000002279a9e7e00_0_0 .concat [ 1 1 1 1], L_000002279a9e8ee0, L_000002279a9e8ee0, L_000002279a9e8ee0, L_000002279a9e8ee0;
LS_000002279a9e7e00_0_4 .concat [ 1 1 1 1], L_000002279a9e8ee0, L_000002279a9e8ee0, L_000002279a9e8ee0, L_000002279a9e8ee0;
L_000002279a9e7e00 .concat [ 4 4 0 0], LS_000002279a9e7e00_0_0, LS_000002279a9e7e00_0_4;
L_000002279a9e7720 .part v000002279a9e6850_0, 0, 1;
LS_000002279a9e8f80_0_0 .concat [ 1 1 1 1], L_000002279a9e7720, L_000002279a9e7720, L_000002279a9e7720, L_000002279a9e7720;
LS_000002279a9e8f80_0_4 .concat [ 1 1 1 1], L_000002279a9e7720, L_000002279a9e7720, L_000002279a9e7720, L_000002279a9e7720;
L_000002279a9e8f80 .concat [ 4 4 0 0], LS_000002279a9e8f80_0_0, LS_000002279a9e8f80_0_4;
L_000002279a9e72c0 .concat [ 8 8 8 8], L_000002279a9e8f80, L_000002279a9e7e00, L_000002279a9e75e0, L_000002279a9e8e40;
    .scope S_000002279a9808e0;
T_1 ;
    %wait E_000002279a97b230;
    %load/vec4 v000002279a9e6fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002279a9e6350_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002279a9e6350_0;
    %pad/s 37;
    %cmpi/s 32, 0, 37;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002279a9e6350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002279a9e60d0, 0, 4;
    %load/vec4 v000002279a9e6350_0;
    %addi 1, 0, 32;
    %store/vec4 v000002279a9e6350_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002279a9e6b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002279a9e6170_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002279a9e6b70_0, 0;
    %load/vec4 v000002279a9e6710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000002279a9e65d0_0;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000002279a9e6cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v000002279a9e6210_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002279a9e60d0, 4;
    %load/vec4 v000002279a9e6e90_0;
    %inv;
    %and;
    %load/vec4 v000002279a9e62b0_0;
    %load/vec4 v000002279a9e6e90_0;
    %and;
    %or;
    %load/vec4 v000002279a9e6210_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002279a9e60d0, 0, 4;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000002279a9e6ad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002279a9e60d0, 4;
    %assign/vec4 v000002279a9e6170_0, 0;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002279a9e6b70_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002279a97da70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002279a9e67b0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v000002279a9e67b0_0;
    %inv;
    %store/vec4 v000002279a9e67b0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000002279a97da70;
T_3 ;
    %fork TD_tb_memory.reset, S_000002279a97dc00;
    %join;
    %wait E_000002279a97b770;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002279a9e6d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002279a9e6a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002279a9e6490_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002279a9e6850_0, 0, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002279a9e63f0_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000002279a9e68f0_0, 0, 32;
    %wait E_000002279a97b770;
T_3.0 ;
    %load/vec4 v000002279a9e6c10_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.1, 6;
    %wait E_000002279a97b9f0;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 79 "$display", "%0t WRITE ACK, addr=%0d data=0x%h", $time, v000002279a9e63f0_0, v000002279a9e68f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002279a9e6d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002279a9e6a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002279a9e6490_0, 0, 1;
    %wait E_000002279a97b770;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002279a9e6d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002279a9e6a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002279a9e6490_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002279a9e6f30_0, 0, 5;
    %wait E_000002279a97b770;
T_3.2 ;
    %load/vec4 v000002279a9e6c10_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.3, 6;
    %wait E_000002279a97b9f0;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 93 "$display", "%0t READ  ACK, addr=%0d data=0x%h", $time, v000002279a9e6f30_0, v000002279a9e6df0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002279a9e6d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002279a9e6a30_0, 0, 1;
    %wait E_000002279a97b770;
    %delay 20000, 0;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_memory.v";
    "././source/memory.v";
