

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Thu Nov  7 00:21:08 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+--------+-----------+-----------+-----+
    |              Modules              | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |        |           |           |     |
    |              & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +-----------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+--------+-----------+-----------+-----+
    |+ dft                              |     -|  0.04|   393232|  3.932e+06|         -|   393233|      -|        no|  2 (~0%)|  5 (2%)|  1202 (1%)|  1341 (2%)|    -|
    | o VITIS_LOOP_9_1_VITIS_LOOP_13_2  |    II|  7.30|   393230|  3.932e+06|        21|        6|  65536|       yes|        -|       -|          -|          -|    -|
    +-----------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_out_address0    | 8        |
| imag_out_d0          | 32       |
| imag_sample_address0 | 8        |
| imag_sample_q0       | 32       |
| real_out_address0    | 8        |
| real_out_d0          | 32       |
| real_sample_address0 | 8        |
| real_sample_q0       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | in        | float*   |
| imag_sample | in        | float*   |
| real_out    | out       | float*   |
| imag_out    | out       | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_q0       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_q0       | port    |          |
| real_out    | real_out_address0    | port    | offset   |
| real_out    | real_out_ce0         | port    |          |
| real_out    | real_out_we0         | port    |          |
| real_out    | real_out_d0          | port    |          |
| imag_out    | imag_out_address0    | port    | offset   |
| imag_out    | imag_out_ce0         | port    |          |
| imag_out    | imag_out_we0         | port    |          |
| imag_out    | imag_out_d0          | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                    | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-----------------------------------------+-----+--------+-------------+------+---------+---------+
| + dft                                   | 5   |        |             |      |         |         |
|   add_ln9_fu_210_p2                     | -   |        | add_ln9     | add  | fabric  | 0       |
|   add_ln9_1_fu_236_p2                   | -   |        | add_ln9_1   | add  | fabric  | 0       |
|   mul_8s_8s_8_1_1_U3                    | -   |        | index       | mul  | auto    | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2      | 3   |        | mul8        | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2      | 3   |        | mul         | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sub         | fsub | fulldsp | 4       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_real_1 | fsub | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2      | 3   |        | mul1        | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2      | 3   |        | mul2        | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | add1        | fsub | fulldsp | 4       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_imag_1 | fsub | fulldsp | 4       |
|   add_ln13_fu_293_p2                    | -   |        | add_ln13    | add  | fabric  | 0       |
+-----------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                       | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+----------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                      | 2    | 0    |        |                        |         |      |         |
|   cos_coefficients_table_U | 1    | -    |        | cos_coefficients_table | rom_1p  | auto | 1       |
|   sin_coefficients_table_U | 1    | -    |        | sin_coefficients_table | rom_1p  | auto | 1       |
+----------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

