###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Fri May 21 05:20:35 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.293
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T1[0] v |                            | 0.015 |       |   0.137 |   -0.166 | 
     | sb_1b/U86        |                    | AOI22D0BWP40               | 0.015 | 0.001 |   0.138 |   -0.165 | 
     | sb_1b/U86        | B1 v -> ZN ^       | AOI22D0BWP40               | 0.031 | 0.030 |   0.167 |   -0.136 | 
     | sb_1b/FE_RC_22_0 |                    | AOI22D1BWP40               | 0.031 | 0.000 |   0.167 |   -0.136 | 
     | sb_1b/FE_RC_22_0 | A2 ^ -> ZN v       | AOI22D1BWP40               | 0.042 | 0.035 |   0.202 |   -0.101 | 
     | sb_1b/U90        |                    | MUX2D1BWP40                | 0.042 | 0.000 |   0.202 |   -0.101 | 
     | sb_1b/U90        | I0 v -> Z v        | MUX2D1BWP40                | 0.089 | 0.089 |   0.291 |   -0.012 | 
     | sb_1b            | out_0_1[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.293 |   -0.010 | 
     |                  |                    | pe_tile_new_unq1           | 0.089 | 0.002 |   0.293 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.298
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T0[0] v |                            | 0.016 |       |   0.137 |   -0.170 | 
     | sb_1b/U151       |                    | AOI22D0BWP40               | 0.016 | 0.001 |   0.138 |   -0.169 | 
     | sb_1b/U151       | A2 v -> ZN ^       | AOI22D0BWP40               | 0.032 | 0.025 |   0.164 |   -0.144 | 
     | sb_1b/FE_RC_28_0 |                    | AOI22D1BWP40               | 0.032 | 0.000 |   0.164 |   -0.144 | 
     | sb_1b/FE_RC_28_0 | B2 ^ -> ZN v       | AOI22D1BWP40               | 0.041 | 0.036 |   0.199 |   -0.108 | 
     | sb_1b/U242       |                    | CKMUX2D2BWP40              | 0.041 | 0.000 |   0.200 |   -0.108 | 
     | sb_1b/U242       | I0 v -> Z v        | CKMUX2D2BWP40              | 0.112 | 0.086 |   0.285 |   -0.022 | 
     | sb_1b            | out_2_0[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.298 |   -0.010 | 
     |                  |                    | pe_tile_new_unq1           | 0.115 | 0.012 |   0.298 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.299
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |            |                    |                            |       |       |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S3_T4[0] v |                            | 0.017 |       |   0.138 |   -0.172 | 
     | sb_1b/U157 |                    | AOI22D0BWP40               | 0.017 | 0.001 |   0.139 |   -0.170 | 
     | sb_1b/U157 | A2 v -> ZN ^       | AOI22D0BWP40               | 0.030 | 0.025 |   0.164 |   -0.146 | 
     | sb_1b/U159 |                    | AOI22D0BWP40               | 0.030 | 0.000 |   0.164 |   -0.146 | 
     | sb_1b/U159 | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.053 | 0.041 |   0.205 |   -0.105 | 
     | sb_1b/U243 |                    | CKMUX2D2BWP40              | 0.053 | 0.000 |   0.205 |   -0.105 | 
     | sb_1b/U243 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.081 | 0.085 |   0.290 |   -0.019 | 
     | sb_1b      | out_1_4[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.299 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.082 | 0.009 |   0.299 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.300
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.136
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T3[0] v |                            | 0.014 |       |   0.136 |   -0.174 | 
     | sb_1b/U133       |                    | AOI22D0BWP40               | 0.014 | 0.001 |   0.137 |   -0.173 | 
     | sb_1b/U133       | A2 v -> ZN ^       | AOI22D0BWP40               | 0.043 | 0.028 |   0.165 |   -0.145 | 
     | sb_1b/FE_RC_39_0 |                    | AOI22D1BWP40               | 0.043 | 0.000 |   0.165 |   -0.145 | 
     | sb_1b/FE_RC_39_0 | B2 ^ -> ZN v       | AOI22D1BWP40               | 0.031 | 0.036 |   0.201 |   -0.109 | 
     | sb_1b/U239       |                    | CKMUX2D2BWP40              | 0.031 | 0.000 |   0.201 |   -0.109 | 
     | sb_1b/U239       | I0 v -> Z v        | CKMUX2D2BWP40              | 0.112 | 0.087 |   0.288 |   -0.022 | 
     | sb_1b            | out_2_3[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.300 |   -0.010 | 
     |                  |                    | pe_tile_new_unq1           | 0.113 | 0.012 |   0.300 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.302
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |            |                    |                            |       |       |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S3_T0[0] v |                            | 0.016 |       |   0.137 |   -0.175 | 
     | sb_1b/U145 |                    | AOI22D0BWP40               | 0.016 | 0.001 |   0.139 |   -0.174 | 
     | sb_1b/U145 | A2 v -> ZN ^       | AOI22D0BWP40               | 0.031 | 0.025 |   0.163 |   -0.149 | 
     | sb_1b/U147 |                    | AOI22D1BWP40               | 0.031 | 0.000 |   0.163 |   -0.149 | 
     | sb_1b/U147 | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.051 | 0.040 |   0.203 |   -0.109 | 
     | sb_1b/U247 |                    | CKMUX2D2BWP40              | 0.051 | 0.000 |   0.203 |   -0.109 | 
     | sb_1b/U247 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.088 | 0.087 |   0.290 |   -0.022 | 
     | sb_1b      | out_1_0[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.302 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.090 | 0.012 |   0.302 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.302
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T3[8] v |                            | 0.026 |        |   0.144 |   -0.168 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.026 |  0.002 |   0.146 |   -0.166 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b      | 0.058 |  0.042 |   0.188 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.058 |  0.000 |   0.188 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.025 |  0.026 |   0.214 |   -0.098 | 
     | sb_wide                           | out_1_3[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.204 |   -0.108 | 
     | FE_OFC258_out_BUS16_S1_T3_8       |                     | BUFFD2BWP40                | 0.028 | -0.010 |   0.204 |   -0.108 | 
     | FE_OFC258_out_BUS16_S1_T3_8       | I v -> Z v          | BUFFD2BWP40                | 0.126 |  0.092 |   0.296 |   -0.016 | 
     |                                   |                     | pe_tile_new_unq1           | 0.126 |  0.006 |   0.302 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.304
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[2] v |                            | 0.031 |       |   0.145 |   -0.168 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.032 | 0.002 |   0.147 |   -0.166 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd1_4i_8b      | 0.069 | 0.045 |   0.193 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.069 | 0.000 |   0.193 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd2_2i_8b      | 0.146 | 0.108 |   0.301 |   -0.013 | 
     | sb_wide                          | out_3_0[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.304 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.146 | 0.003 |   0.304 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.304
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T1[0] v |                            | 0.015 |       |   0.137 |   -0.177 | 
     | sb_1b/U148       |                    | AOI22D0BWP40               | 0.015 | 0.001 |   0.138 |   -0.176 | 
     | sb_1b/U148       | A2 v -> ZN ^       | AOI22D0BWP40               | 0.030 | 0.024 |   0.162 |   -0.152 | 
     | sb_1b/FE_RC_35_0 |                    | AOI22D1BWP40               | 0.030 | 0.000 |   0.162 |   -0.152 | 
     | sb_1b/FE_RC_35_0 | B2 ^ -> ZN v       | AOI22D1BWP40               | 0.045 | 0.039 |   0.201 |   -0.113 | 
     | sb_1b/U241       |                    | CKMUX2D2BWP40              | 0.045 | 0.000 |   0.201 |   -0.113 | 
     | sb_1b/U241       | I0 v -> Z v        | CKMUX2D2BWP40              | 0.113 | 0.090 |   0.292 |   -0.023 | 
     | sb_1b            | out_2_1[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.304 |   -0.010 | 
     |                  |                    | pe_tile_new_unq1           | 0.115 | 0.013 |   0.304 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.305
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T0[0] v |                            | 0.016 |       |   0.137 |   -0.178 | 
     | sb_1b/U58        |                    | AOI22D0BWP40               | 0.016 | 0.001 |   0.139 |   -0.177 | 
     | sb_1b/U58        | B1 v -> ZN ^       | AOI22D0BWP40               | 0.034 | 0.032 |   0.170 |   -0.145 | 
     | sb_1b/FE_RC_37_0 |                    | AOI22D1BWP40               | 0.034 | 0.000 |   0.170 |   -0.145 | 
     | sb_1b/FE_RC_37_0 | A2 ^ -> ZN v       | AOI22D1BWP40               | 0.049 | 0.036 |   0.206 |   -0.109 | 
     | sb_1b/U63        |                    | MUX2D1BWP40                | 0.049 | 0.000 |   0.206 |   -0.109 | 
     | sb_1b/U63        | I0 v -> Z v        | MUX2D1BWP40                | 0.088 | 0.097 |   0.303 |   -0.012 | 
     | sb_1b            | out_0_0[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.305 |   -0.010 | 
     |                  |                    | pe_tile_new_unq1           | 0.088 | 0.002 |   0.305 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.306
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T4[0] v |                            | 0.017 |       |   0.138 |   -0.178 | 
     | sb_1b/U66 |                    | AOI22D0BWP40               | 0.017 | 0.001 |   0.139 |   -0.177 | 
     | sb_1b/U66 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.035 | 0.032 |   0.171 |   -0.144 | 
     | sb_1b/U69 |                    | AOI22D0BWP40               | 0.035 | 0.000 |   0.171 |   -0.144 | 
     | sb_1b/U69 | A2 ^ -> ZN v       | AOI22D0BWP40               | 0.046 | 0.036 |   0.207 |   -0.108 | 
     | sb_1b/U71 |                    | MUX2D1BWP40                | 0.046 | 0.000 |   0.207 |   -0.108 | 
     | sb_1b/U71 | I0 v -> Z v        | MUX2D1BWP40                | 0.094 | 0.096 |   0.303 |   -0.013 | 
     | sb_1b     | out_0_4[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.306 |   -0.010 | 
     |           |                    | pe_tile_new_unq1           | 0.094 | 0.003 |   0.306 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.306
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.136
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |            |                    |                            |       |       |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S3_T2[0] v |                            | 0.014 |       |   0.136 |   -0.181 | 
     | sb_1b/U139 |                    | AOI22D0BWP40               | 0.014 | 0.000 |   0.136 |   -0.181 | 
     | sb_1b/U139 | A2 v -> ZN ^       | AOI22D0BWP40               | 0.032 | 0.024 |   0.160 |   -0.156 | 
     | sb_1b/U141 |                    | AOI22D0BWP40               | 0.032 | 0.000 |   0.160 |   -0.156 | 
     | sb_1b/U141 | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.066 | 0.050 |   0.210 |   -0.106 | 
     | sb_1b/U245 |                    | CKMUX2D2BWP40              | 0.066 | 0.000 |   0.210 |   -0.106 | 
     | sb_1b/U245 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.079 | 0.087 |   0.298 |   -0.019 | 
     | sb_1b      | out_1_2[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.306 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.080 | 0.009 |   0.306 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.307
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T3[15] v |                            | 0.027 |        |   0.144 |   -0.172 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.028 |  0.001 |   0.145 |   -0.172 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_7 v -> ZN_7 ^     | nem_ohmux_invd1_4i_8b      | 0.060 |  0.043 |   0.188 |   -0.128 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.060 |  0.000 |   0.188 |   -0.128 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd2_2i_8b      | 0.034 |  0.026 |   0.215 |   -0.102 | 
     | sb_wide                           | out_1_3[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.204 |   -0.113 | 
     | FE_OFC254_out_BUS16_S1_T3_15      |                      | BUFFD2BWP40                | 0.037 | -0.011 |   0.204 |   -0.113 | 
     | FE_OFC254_out_BUS16_S1_T3_15      | I v -> Z v           | BUFFD2BWP40                | 0.131 |  0.097 |   0.301 |   -0.016 | 
     |                                   |                      | pe_tile_new_unq1           | 0.130 |  0.006 |   0.307 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.308
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.136
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T3[0] v |                            | 0.014 |       |   0.136 |   -0.181 | 
     | sb_1b/U142       |                    | AOI22D0BWP40               | 0.014 | 0.001 |   0.137 |   -0.181 | 
     | sb_1b/U142       | A2 v -> ZN ^       | AOI22D0BWP40               | 0.033 | 0.026 |   0.162 |   -0.155 | 
     | sb_1b/FE_RC_38_0 |                    | AOI22D1BWP40               | 0.033 | 0.000 |   0.162 |   -0.155 | 
     | sb_1b/FE_RC_38_0 | B2 ^ -> ZN v       | AOI22D1BWP40               | 0.055 | 0.047 |   0.209 |   -0.108 | 
     | sb_1b/U244       |                    | CKMUX2D2BWP40              | 0.055 | 0.000 |   0.209 |   -0.108 | 
     | sb_1b/U244       | I0 v -> Z v        | CKMUX2D2BWP40              | 0.085 | 0.087 |   0.296 |   -0.021 | 
     | sb_1b            | out_1_3[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.308 |   -0.010 | 
     |                  |                    | pe_tile_new_unq1           | 0.087 | 0.012 |   0.308 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.308
  Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[0] v |                            | 0.030 |        |   0.146 |   -0.173 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.031 |  0.001 |   0.147 |   -0.171 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b      | 0.071 |  0.052 |   0.199 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.071 |  0.000 |   0.199 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.047 |  0.042 |   0.242 |   -0.076 | 
     | sb_wide                          | out_1_4[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.231 |   -0.087 | 
     | FE_OFC26_out_BUS16_S1_T4_0       |                     | CKBD3BWP40                 | 0.053 | -0.010 |   0.231 |   -0.087 | 
     | FE_OFC26_out_BUS16_S1_T4_0       | I v -> Z v          | CKBD3BWP40                 | 0.070 |  0.074 |   0.306 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1           | 0.070 |  0.003 |   0.308 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.309
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T3[0] v |                            | 0.021 |       |   0.139 |   -0.180 | 
     | sb_1b/U37 |                    | AOI22D0BWP40               | 0.021 | 0.002 |   0.141 |   -0.178 | 
     | sb_1b/U37 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.031 | 0.031 |   0.172 |   -0.147 | 
     | sb_1b/U39 |                    | AOI22D0BWP40               | 0.031 | 0.000 |   0.172 |   -0.147 | 
     | sb_1b/U39 | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.051 | 0.042 |   0.214 |   -0.105 | 
     | sb_1b/U41 |                    | MUX2D1BWP40                | 0.051 | 0.000 |   0.214 |   -0.105 | 
     | sb_1b/U41 | I0 v -> Z v        | MUX2D1BWP40                | 0.081 | 0.093 |   0.308 |   -0.011 | 
     | sb_1b     | out_3_3[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.309 |   -0.010 | 
     |           |                    | pe_tile_new_unq1           | 0.081 | 0.001 |   0.309 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.309
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.136
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T3[0] v |                            | 0.014 |       |   0.136 |   -0.183 | 
     | sb_1b/U73 |                    | AOI22D0BWP40               | 0.014 | 0.001 |   0.137 |   -0.182 | 
     | sb_1b/U73 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.036 | 0.031 |   0.168 |   -0.152 | 
     | sb_1b/U77 |                    | AOI22D1BWP40               | 0.036 | 0.000 |   0.168 |   -0.152 | 
     | sb_1b/U77 | A2 ^ -> ZN v       | AOI22D1BWP40               | 0.047 | 0.036 |   0.204 |   -0.115 | 
     | sb_1b/U78 |                    | MUX2D1BWP40                | 0.047 | 0.000 |   0.204 |   -0.115 | 
     | sb_1b/U78 | I0 v -> Z v        | MUX2D1BWP40                | 0.101 | 0.101 |   0.305 |   -0.014 | 
     | sb_1b     | out_0_3[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.309 |   -0.010 | 
     |           |                    | pe_tile_new_unq1           | 0.101 | 0.004 |   0.309 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.310
  Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.136
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T2[0] v |                            | 0.014 |       |   0.136 |   -0.185 | 
     | sb_1b/U80 |                    | AOI22D0BWP40               | 0.014 | 0.000 |   0.136 |   -0.184 | 
     | sb_1b/U80 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.034 | 0.031 |   0.166 |   -0.154 | 
     | sb_1b/U83 |                    | AOI22D1BWP40               | 0.034 | 0.000 |   0.166 |   -0.154 | 
     | sb_1b/U83 | A2 ^ -> ZN v       | AOI22D1BWP40               | 0.053 | 0.040 |   0.206 |   -0.114 | 
     | sb_1b/U84 |                    | MUX2D1BWP40                | 0.053 | 0.000 |   0.207 |   -0.114 | 
     | sb_1b/U84 | I0 v -> Z v        | MUX2D1BWP40                | 0.097 | 0.101 |   0.307 |   -0.013 | 
     | sb_1b     | out_0_2[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.310 |   -0.010 | 
     |           |                    | pe_tile_new_unq1           | 0.097 | 0.003 |   0.310 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.310
  Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T4[3] v |                            | 0.030 |        |   0.146 |   -0.174 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.031 |  0.003 |   0.149 |   -0.171 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd1_4i_8b      | 0.077 |  0.051 |   0.200 |   -0.120 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.077 |  0.000 |   0.200 |   -0.120 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd2_2i_8b      | 0.048 |  0.043 |   0.243 |   -0.078 | 
     | sb_wide                          | out_1_4[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.232 |   -0.089 | 
     | FE_OFC27_out_BUS16_S1_T4_3       |                     | CKBD3BWP40                 | 0.054 | -0.011 |   0.232 |   -0.089 | 
     | FE_OFC27_out_BUS16_S1_T4_3       | I v -> Z v          | CKBD3BWP40                 | 0.072 |  0.075 |   0.307 |   -0.014 | 
     |                                  |                     | pe_tile_new_unq1           | 0.072 |  0.004 |   0.310 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.311
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T1[13] v |                            | 0.035 |       |   0.150 |   -0.171 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.035 | 0.000 |   0.150 |   -0.171 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd1_4i_8b      | 0.068 | 0.050 |   0.200 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.068 | 0.000 |   0.200 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd2_2i_8b      | 0.145 | 0.107 |   0.307 |   -0.014 | 
     | sb_wide                           | out_3_1[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.311 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.145 | 0.004 |   0.311 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.311
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T1[10] v |                            | 0.034 |       |   0.150 |   -0.171 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.034 | 0.001 |   0.151 |   -0.170 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd1_4i_8b      | 0.068 | 0.049 |   0.199 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.068 | 0.000 |   0.199 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd2_2i_8b      | 0.144 | 0.107 |   0.307 |   -0.014 | 
     | sb_wide                           | out_3_1[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.311 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.145 | 0.004 |   0.311 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.311
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |            |                    |                            |       |       |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S3_T1[0] v |                            | 0.015 |       |   0.137 |   -0.184 | 
     | sb_1b/U160 |                    | AOI22D0BWP40               | 0.015 | 0.001 |   0.138 |   -0.183 | 
     | sb_1b/U160 | A2 v -> ZN ^       | AOI22D0BWP40               | 0.041 | 0.030 |   0.168 |   -0.153 | 
     | sb_1b/U162 |                    | AOI22D0BWP40               | 0.041 | 0.000 |   0.168 |   -0.153 | 
     | sb_1b/U162 | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.057 | 0.050 |   0.218 |   -0.103 | 
     | sb_1b/U246 |                    | CKMUX2D2BWP40              | 0.057 | 0.000 |   0.218 |   -0.103 | 
     | sb_1b/U246 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.080 | 0.083 |   0.301 |   -0.019 | 
     | sb_1b      | out_1_1[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.311 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.082 | 0.009 |   0.311 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.311
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T1[15] v |                            | 0.033 |       |   0.149 |   -0.171 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.033 | 0.001 |   0.151 |   -0.170 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd1_4i_8b      | 0.068 | 0.049 |   0.200 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.068 | 0.000 |   0.200 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd2_2i_8b      | 0.141 | 0.108 |   0.308 |   -0.013 | 
     | sb_wide                           | out_3_1[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.311 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.141 | 0.003 |   0.311 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.312
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[1] v |                            | 0.033 |       |   0.146 |   -0.175 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.034 | 0.001 |   0.147 |   -0.174 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.076 | 0.050 |   0.197 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.076 | 0.000 |   0.197 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.147 | 0.111 |   0.308 |   -0.013 | 
     | sb_wide                          | out_3_0[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.312 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.147 | 0.003 |   0.312 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.312
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T1[12] v |                            | 0.034 |       |   0.149 |   -0.172 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.034 | 0.001 |   0.150 |   -0.171 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 | I2_4 v -> ZN_4 ^     | nem_ohmux_invd1_4i_8b      | 0.066 | 0.050 |   0.201 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.066 | 0.000 |   0.201 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd2_2i_8b      | 0.147 | 0.107 |   0.308 |   -0.014 | 
     | sb_wide                           | out_3_1[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.312 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.147 | 0.004 |   0.312 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.312
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T1[9] v |                            | 0.035 |       |   0.150 |   -0.171 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.035 | 0.001 |   0.152 |   -0.170 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.064 | 0.049 |   0.201 |   -0.120 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.064 | 0.000 |   0.201 |   -0.120 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.146 | 0.106 |   0.308 |   -0.014 | 
     | sb_wide                           | out_3_1[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.312 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.147 | 0.004 |   0.312 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.312
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T3[10] v |                            | 0.027 |       |   0.144 |   -0.178 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.028 | 0.002 |   0.146 |   -0.176 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_2 v -> ZN_2 ^     | nem_ohmux_invd1_4i_8b      | 0.060 | 0.045 |   0.191 |   -0.131 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.060 | 0.000 |   0.191 |   -0.131 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd2_2i_8b      | 0.167 | 0.114 |   0.305 |   -0.017 | 
     | sb_wide                           | out_1_3[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.312 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.168 | 0.007 |   0.312 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.314
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S0_T1[0] v |                            | 0.021 |       |   0.139 |   -0.185 | 
     | sb_1b/U52        |                    | AOI22D0BWP40               | 0.022 | 0.001 |   0.140 |   -0.184 | 
     | sb_1b/U52        | B1 v -> ZN ^       | AOI22D0BWP40               | 0.045 | 0.040 |   0.180 |   -0.144 | 
     | sb_1b/FE_RC_15_0 |                    | AOI22D1BWP40               | 0.045 | 0.000 |   0.180 |   -0.144 | 
     | sb_1b/FE_RC_15_0 | B2 ^ -> ZN v       | AOI22D1BWP40               | 0.047 | 0.043 |   0.223 |   -0.101 | 
     | sb_1b/U56        |                    | CKMUX2D1BWP40              | 0.047 | 0.000 |   0.223 |   -0.101 | 
     | sb_1b/U56        | I0 v -> Z v        | CKMUX2D1BWP40              | 0.079 | 0.090 |   0.313 |   -0.011 | 
     | sb_1b            | out_3_1[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.314 |   -0.010 | 
     |                  |                    | pe_tile_new_unq1           | 0.079 | 0.001 |   0.314 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.314
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T3[13] v |                            | 0.027 |       |   0.144 |   -0.180 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.028 | 0.003 |   0.148 |   -0.177 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_5 v -> ZN_5 ^     | nem_ohmux_invd1_4i_8b      | 0.067 | 0.043 |   0.191 |   -0.133 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.067 | 0.000 |   0.191 |   -0.133 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd2_2i_8b      | 0.167 | 0.115 |   0.306 |   -0.019 | 
     | sb_wide                           | out_1_3[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.314 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.168 | 0.009 |   0.314 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.314
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T0[11] v |                            | 0.030 |       |   0.147 |   -0.178 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.030 | 0.002 |   0.149 |   -0.175 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd1_4i_8b      | 0.068 | 0.050 |   0.199 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.068 | 0.000 |   0.199 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd2_2i_8b      | 0.161 | 0.109 |   0.308 |   -0.016 | 
     | sb_wide                           | out_2_0[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.314 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.161 | 0.006 |   0.314 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.315
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[7] v |                            | 0.032 |       |   0.146 |   -0.179 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.033 | 0.002 |   0.148 |   -0.176 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_7 v -> ZN_7 ^    | nem_ohmux_invd1_4i_8b      | 0.079 | 0.051 |   0.199 |   -0.126 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.079 | 0.000 |   0.199 |   -0.126 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd2_2i_8b      | 0.145 | 0.113 |   0.312 |   -0.013 | 
     | sb_wide                          | out_3_0[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.315 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.145 | 0.003 |   0.315 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.315
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T3[9] v |                            | 0.027 |       |   0.145 |   -0.180 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.028 | 0.001 |   0.146 |   -0.179 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.067 | 0.044 |   0.189 |   -0.136 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.067 | 0.000 |   0.189 |   -0.136 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.169 | 0.116 |   0.305 |   -0.020 | 
     | sb_wide                           | out_1_3[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.315 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.171 | 0.010 |   0.315 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.315
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |            |                    |                            |       |       |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S3_T4[0] v |                            | 0.017 |       |   0.138 |   -0.187 | 
     | sb_1b/U154 |                    | AOI22D0BWP40               | 0.017 | 0.001 |   0.139 |   -0.186 | 
     | sb_1b/U154 | A2 v -> ZN ^       | AOI22D0BWP40               | 0.036 | 0.028 |   0.167 |   -0.158 | 
     | sb_1b/U156 |                    | AOI22D1BWP40               | 0.036 | 0.000 |   0.167 |   -0.158 | 
     | sb_1b/U156 | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.054 | 0.038 |   0.205 |   -0.120 | 
     | sb_1b/U238 |                    | MUX2D2BWP40                | 0.054 | 0.000 |   0.205 |   -0.120 | 
     | sb_1b/U238 | I0 v -> Z v        | MUX2D2BWP40                | 0.108 | 0.099 |   0.304 |   -0.021 | 
     | sb_1b      | out_2_4[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.315 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.109 | 0.011 |   0.315 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.316
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T0[13] v |                            | 0.034 |       |   0.149 |   -0.177 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.035 | 0.002 |   0.151 |   -0.175 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd1_4i_8b      | 0.074 | 0.050 |   0.202 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.074 | 0.000 |   0.202 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd2_2i_8b      | 0.147 | 0.111 |   0.312 |   -0.013 | 
     | sb_wide                           | out_3_0[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.316 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.147 | 0.003 |   0.316 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.316
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[8] v |                            | 0.040 |       |   0.149 |   -0.176 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.042 | 0.004 |   0.153 |   -0.173 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b      | 0.068 | 0.051 |   0.204 |   -0.122 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.068 | 0.000 |   0.204 |   -0.122 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.148 | 0.109 |   0.312 |   -0.013 | 
     | sb_wide                           | out_3_0[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.316 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.149 | 0.003 |   0.316 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.316
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[0] v |                            | 0.035 |       |   0.149 |   -0.177 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.035 | 0.002 |   0.152 |   -0.174 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b      | 0.076 | 0.050 |   0.202 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.076 | 0.000 |   0.202 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.147 | 0.111 |   0.313 |   -0.013 | 
     | sb_wide                          | out_3_0[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.316 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.147 | 0.003 |   0.316 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.316
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T4[0] v |                            | 0.018 |       |   0.137 |   -0.189 | 
     | sb_1b/U29 |                    | AOI22D0BWP40               | 0.018 | 0.001 |   0.138 |   -0.188 | 
     | sb_1b/U29 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.048 | 0.035 |   0.173 |   -0.153 | 
     | sb_1b/U32 |                    | AOI22D0BWP40               | 0.048 | 0.000 |   0.173 |   -0.153 | 
     | sb_1b/U32 | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.058 | 0.046 |   0.220 |   -0.106 | 
     | sb_1b/U33 |                    | CKMUX2D1BWP40              | 0.058 | 0.000 |   0.220 |   -0.106 | 
     | sb_1b/U33 | I0 v -> Z v        | CKMUX2D1BWP40              | 0.082 | 0.095 |   0.315 |   -0.012 | 
     | sb_1b     | out_3_4[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.316 |   -0.010 | 
     |           |                    | pe_tile_new_unq1           | 0.082 | 0.002 |   0.316 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.316
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[3] v |                            | 0.031 |       |   0.146 |   -0.181 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.032 | 0.002 |   0.148 |   -0.179 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd1_4i_8b      | 0.075 | 0.055 |   0.203 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.075 | 0.000 |   0.203 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd2_2i_8b      | 0.143 | 0.111 |   0.313 |   -0.013 | 
     | sb_wide                          | out_3_0[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.316 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.143 | 0.003 |   0.316 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.317
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T3[14] v |                            | 0.028 |       |   0.145 |   -0.182 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.028 | 0.000 |   0.145 |   -0.181 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_6 v -> ZN_6 ^     | nem_ohmux_invd1_4i_8b      | 0.068 | 0.046 |   0.191 |   -0.135 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.068 | 0.000 |   0.191 |   -0.135 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd2_2i_8b      | 0.169 | 0.116 |   0.307 |   -0.019 | 
     | sb_wide                           | out_1_3[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.317 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.170 | 0.009 |   0.317 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.317
  Slack Time                    0.327
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T3[12] v |                            | 0.025 |       |   0.144 |   -0.183 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.026 | 0.002 |   0.146 |   -0.181 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_4 v -> ZN_4 ^     | nem_ohmux_invd1_4i_8b      | 0.070 | 0.046 |   0.192 |   -0.134 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.070 | 0.000 |   0.192 |   -0.134 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd2_2i_8b      | 0.167 | 0.116 |   0.308 |   -0.019 | 
     | sb_wide                           | out_1_3[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.317 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.167 | 0.009 |   0.317 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.318
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T1[14] v |                            | 0.034 |       |   0.150 |   -0.178 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.034 | 0.001 |   0.152 |   -0.176 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd1_4i_8b      | 0.073 | 0.051 |   0.202 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.073 | 0.000 |   0.202 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd2_2i_8b      | 0.148 | 0.111 |   0.313 |   -0.014 | 
     | sb_wide                           | out_3_1[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.318 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.149 | 0.005 |   0.318 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.318
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[5] v |                            | 0.033 |       |   0.146 |   -0.182 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.034 | 0.002 |   0.148 |   -0.179 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_5 v -> ZN_5 ^    | nem_ohmux_invd1_4i_8b      | 0.080 | 0.055 |   0.203 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.080 | 0.000 |   0.203 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd2_2i_8b      | 0.144 | 0.112 |   0.315 |   -0.013 | 
     | sb_wide                          | out_3_0[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.318 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.144 | 0.003 |   0.318 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.318
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T0[10] v |                            | 0.038 |       |   0.151 |   -0.177 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.038 | 0.003 |   0.153 |   -0.174 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd1_4i_8b      | 0.068 | 0.053 |   0.206 |   -0.122 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.068 | 0.000 |   0.206 |   -0.122 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd2_2i_8b      | 0.148 | 0.108 |   0.315 |   -0.013 | 
     | sb_wide                           | out_3_0[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.318 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.148 | 0.003 |   0.318 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.318
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T0[15] v |                            | 0.030 |       |   0.147 |   -0.181 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.031 | 0.002 |   0.149 |   -0.178 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd1_4i_8b      | 0.069 | 0.049 |   0.199 |   -0.129 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.069 | 0.000 |   0.199 |   -0.129 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd2_2i_8b      | 0.159 | 0.112 |   0.311 |   -0.017 | 
     | sb_wide                           | out_2_0[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.318 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.160 | 0.007 |   0.318 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.318
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[2] v |                            | 0.025 |       |   0.143 |   -0.185 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.025 | 0.001 |   0.145 |   -0.183 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_2 v -> ZN_2 ^    | nem_ohmux_invd1_4i_8b      | 0.084 | 0.046 |   0.190 |   -0.138 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.084 | 0.000 |   0.190 |   -0.138 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd2_2i_8b      | 0.177 | 0.117 |   0.307 |   -0.021 | 
     | sb_wide                          | out_0_1[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.318 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.178 | 0.011 |   0.318 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.318
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[6] v |                            | 0.032 |       |   0.146 |   -0.182 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.033 | 0.002 |   0.148 |   -0.180 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_6 v -> ZN_6 ^    | nem_ohmux_invd1_4i_8b      | 0.084 | 0.053 |   0.201 |   -0.127 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.084 | 0.000 |   0.201 |   -0.127 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd2_2i_8b      | 0.142 | 0.114 |   0.316 |   -0.013 | 
     | sb_wide                          | out_3_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.318 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.142 | 0.003 |   0.318 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.319
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T4[11] v |                            | 0.031 |       |   0.146 |   -0.183 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.032 | 0.001 |   0.147 |   -0.181 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 | I0_3 v -> ZN_3 ^     | nem_ohmux_invd1_4i_8b      | 0.074 | 0.051 |   0.199 |   -0.130 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.074 | 0.000 |   0.199 |   -0.129 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd2_2i_8b      | 0.164 | 0.113 |   0.312 |   -0.017 | 
     | sb_wide                           | out_3_4[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.319 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.164 | 0.007 |   0.319 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.319
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[9] v |                            | 0.039 |       |   0.148 |   -0.181 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.041 | 0.005 |   0.153 |   -0.176 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.071 | 0.053 |   0.205 |   -0.123 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.071 | 0.000 |   0.205 |   -0.123 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.147 | 0.109 |   0.315 |   -0.014 | 
     | sb_wide                           | out_3_0[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.319 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.147 | 0.004 |   0.319 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.319
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T1[9] v |                            | 0.025 |       |   0.143 |   -0.186 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.026 | 0.003 |   0.145 |   -0.184 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.072 | 0.043 |   0.188 |   -0.141 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.072 | 0.000 |   0.188 |   -0.141 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.176 | 0.125 |   0.313 |   -0.016 | 
     | sb_wide                           | out_2_1[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.319 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.177 | 0.006 |   0.319 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.319
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T3[11] v |                            | 0.028 |       |   0.145 |   -0.184 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.029 | 0.001 |   0.146 |   -0.183 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_3 v -> ZN_3 ^     | nem_ohmux_invd1_4i_8b      | 0.066 | 0.049 |   0.195 |   -0.134 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.066 | 0.000 |   0.195 |   -0.134 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd2_2i_8b      | 0.168 | 0.114 |   0.309 |   -0.021 | 
     | sb_wide                           | out_1_3[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.319 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.169 | 0.011 |   0.319 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.319
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T1[11] v |                            | 0.025 |       |   0.143 |   -0.186 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.026 | 0.002 |   0.145 |   -0.184 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd1_4i_8b      | 0.073 | 0.044 |   0.189 |   -0.141 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.073 | 0.000 |   0.189 |   -0.141 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd2_2i_8b      | 0.176 | 0.126 |   0.314 |   -0.015 | 
     | sb_wide                           | out_2_1[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.319 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.176 | 0.005 |   0.319 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 

