`define data_lentgh 16

`define clk_trigger_edge posedge

`define rst !rst  /**/
`define rst_trigger_edge negedge
