0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/gte0002/lab8_mod/project_8_4/project_8_4.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/gte0002/lab8_mod/project_8_4/project_8_4.srcs/sim_1/new/Lab8_4_tb.v,1634840210,verilog,,,,Lab7_4_tb,,,,,,,,
C:/Users/gte0002/lab8_mod/project_8_4/project_8_4.srcs/sources_1/new/Lab8_4.v,1634840183,verilog,,C:/Users/gte0002/lab8_mod/project_8_4/project_8_4.srcs/sim_1/new/Lab8_4_tb.v,,Parallel_in_serial_out_load_enable_behavior,,,,,,,,
