$date
	Tue Dec 15 00:49:05 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module t_ex_sm $end
$var wire 1 ! f $end
$var wire 1 " e $end
$var wire 1 # d $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$scope module test $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var wire 1 ! f $end
$var wire 1 " e $end
$var wire 1 # d $end
$scope module ad $end
$var wire 1 $ a $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var wire 1 ) opt_d1 $end
$var wire 1 * opt_d0 $end
$var wire 1 + opt_d $end
$var wire 1 , fuckad $end
$var wire 1 # d $end
$var wire 1 - apd $end
$var wire 1 . F_d $end
$scope module ad_ad $end
$var wire 1 $ A $end
$var wire 1 / Cin $end
$var wire 1 , Cout $end
$var wire 1 - sum $end
$var wire 1 # B $end
$upscope $end
$scope module dff $end
$var wire 1 ' clk $end
$var wire 1 0 not_clk $end
$var wire 1 1 tmp $end
$var wire 1 # Q $end
$var wire 1 . D $end
$scope module first_latch $end
$var wire 1 0 En $end
$var wire 1 1 Q $end
$var wire 1 2 Q_bar $end
$var wire 1 3 down_wire $end
$var wire 1 4 not_D $end
$var wire 1 5 up_wire $end
$var wire 1 . D $end
$upscope $end
$scope module second_latch $end
$var wire 1 1 D $end
$var wire 1 ' En $end
$var wire 1 # Q $end
$var wire 1 6 Q_bar $end
$var wire 1 7 down_wire $end
$var wire 1 8 not_D $end
$var wire 1 9 up_wire $end
$upscope $end
$upscope $end
$scope module mpad $end
$var wire 1 + Q $end
$var wire 1 : not_select $end
$var wire 1 $ select $end
$var wire 1 ; tmp1 $end
$var wire 1 < tmp2 $end
$var wire 1 ) B $end
$var wire 1 * A $end
$upscope $end
$scope module mpad0 $end
$var wire 1 - A $end
$var wire 1 = B $end
$var wire 1 * Q $end
$var wire 1 > not_select $end
$var wire 1 # select $end
$var wire 1 ? tmp1 $end
$var wire 1 @ tmp2 $end
$upscope $end
$scope module mpad1 $end
$var wire 1 - A $end
$var wire 1 A B $end
$var wire 1 ) Q $end
$var wire 1 B not_select $end
$var wire 1 # select $end
$var wire 1 C tmp1 $end
$var wire 1 D tmp2 $end
$upscope $end
$scope module mr $end
$var wire 1 E A $end
$var wire 1 + B $end
$var wire 1 . Q $end
$var wire 1 F not_select $end
$var wire 1 ( select $end
$var wire 1 G tmp1 $end
$var wire 1 H tmp2 $end
$upscope $end
$upscope $end
$scope module be $end
$var wire 1 % a $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var wire 1 I opt_d1 $end
$var wire 1 J opt_d0 $end
$var wire 1 K opt_d $end
$var wire 1 L fuckad $end
$var wire 1 " d $end
$var wire 1 M apd $end
$var wire 1 N F_d $end
$scope module ad_ad $end
$var wire 1 % A $end
$var wire 1 O Cin $end
$var wire 1 L Cout $end
$var wire 1 M sum $end
$var wire 1 " B $end
$upscope $end
$scope module dff $end
$var wire 1 ' clk $end
$var wire 1 P not_clk $end
$var wire 1 Q tmp $end
$var wire 1 " Q $end
$var wire 1 N D $end
$scope module first_latch $end
$var wire 1 P En $end
$var wire 1 Q Q $end
$var wire 1 R Q_bar $end
$var wire 1 S down_wire $end
$var wire 1 T not_D $end
$var wire 1 U up_wire $end
$var wire 1 N D $end
$upscope $end
$scope module second_latch $end
$var wire 1 Q D $end
$var wire 1 ' En $end
$var wire 1 " Q $end
$var wire 1 V Q_bar $end
$var wire 1 W down_wire $end
$var wire 1 X not_D $end
$var wire 1 Y up_wire $end
$upscope $end
$upscope $end
$scope module mpad $end
$var wire 1 K Q $end
$var wire 1 Z not_select $end
$var wire 1 % select $end
$var wire 1 [ tmp1 $end
$var wire 1 \ tmp2 $end
$var wire 1 I B $end
$var wire 1 J A $end
$upscope $end
$scope module mpad0 $end
$var wire 1 M A $end
$var wire 1 ] B $end
$var wire 1 J Q $end
$var wire 1 ^ not_select $end
$var wire 1 " select $end
$var wire 1 _ tmp1 $end
$var wire 1 ` tmp2 $end
$upscope $end
$scope module mpad1 $end
$var wire 1 M A $end
$var wire 1 a B $end
$var wire 1 I Q $end
$var wire 1 b not_select $end
$var wire 1 " select $end
$var wire 1 c tmp1 $end
$var wire 1 d tmp2 $end
$upscope $end
$scope module mr $end
$var wire 1 e A $end
$var wire 1 K B $end
$var wire 1 N Q $end
$var wire 1 f not_select $end
$var wire 1 ( select $end
$var wire 1 g tmp1 $end
$var wire 1 h tmp2 $end
$upscope $end
$upscope $end
$scope module cf $end
$var wire 1 & a $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var wire 1 i opt_d1 $end
$var wire 1 j opt_d0 $end
$var wire 1 k opt_d $end
$var wire 1 l fuckad $end
$var wire 1 ! d $end
$var wire 1 m apd $end
$var wire 1 n F_d $end
$scope module ad_ad $end
$var wire 1 & A $end
$var wire 1 o Cin $end
$var wire 1 l Cout $end
$var wire 1 m sum $end
$var wire 1 ! B $end
$upscope $end
$scope module dff $end
$var wire 1 ' clk $end
$var wire 1 p not_clk $end
$var wire 1 q tmp $end
$var wire 1 ! Q $end
$var wire 1 n D $end
$scope module first_latch $end
$var wire 1 p En $end
$var wire 1 q Q $end
$var wire 1 r Q_bar $end
$var wire 1 s down_wire $end
$var wire 1 t not_D $end
$var wire 1 u up_wire $end
$var wire 1 n D $end
$upscope $end
$scope module second_latch $end
$var wire 1 q D $end
$var wire 1 ' En $end
$var wire 1 ! Q $end
$var wire 1 v Q_bar $end
$var wire 1 w down_wire $end
$var wire 1 x not_D $end
$var wire 1 y up_wire $end
$upscope $end
$upscope $end
$scope module mpad $end
$var wire 1 k Q $end
$var wire 1 z not_select $end
$var wire 1 & select $end
$var wire 1 { tmp1 $end
$var wire 1 | tmp2 $end
$var wire 1 i B $end
$var wire 1 j A $end
$upscope $end
$scope module mpad0 $end
$var wire 1 m A $end
$var wire 1 } B $end
$var wire 1 j Q $end
$var wire 1 ~ not_select $end
$var wire 1 ! select $end
$var wire 1 !" tmp1 $end
$var wire 1 "" tmp2 $end
$upscope $end
$scope module mpad1 $end
$var wire 1 m A $end
$var wire 1 #" B $end
$var wire 1 i Q $end
$var wire 1 $" not_select $end
$var wire 1 ! select $end
$var wire 1 %" tmp1 $end
$var wire 1 &" tmp2 $end
$upscope $end
$scope module mr $end
$var wire 1 '" A $end
$var wire 1 k B $end
$var wire 1 n Q $end
$var wire 1 (" not_select $end
$var wire 1 ( select $end
$var wire 1 )" tmp1 $end
$var wire 1 *" tmp2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*"
0)"
0("
0'"
x&"
x%"
x$"
1#"
0""
x!"
x~
0}
x|
x{
xz
xy
xx
xw
xv
0u
xt
0s
xr
xq
0p
0o
xn
xm
xl
xk
xj
xi
xh
0g
0f
0e
xd
xc
xb
1a
0`
x_
x^
0]
x\
x[
xZ
xY
xX
xW
xV
0U
xT
0S
xR
xQ
0P
0O
xN
xM
xL
xK
xJ
xI
xH
0G
0F
0E
xD
xC
xB
1A
0@
x?
x>
0=
x<
x;
x:
x9
x8
x7
x6
05
x4
03
x2
x1
00
0/
x.
x-
x,
x+
x*
x)
1(
1'
x&
x%
x$
x#
x"
x!
$end
#1000
x5
x3
xU
xS
xu
xs
10
09
07
1P
0Y
0W
1p
0y
0w
0'
#1500
12
18
1R
1X
1r
1x
01
0Q
0q
15
1U
1u
03
14
0S
1T
0s
1t
0l
0L
0,
0.
0N
0n
1z
0|
1Z
0\
1:
0<
1F
0H
1f
0h
1("
0*"
0&
0%
0$
0(
#2000
0+
0K
0k
0;
0[
0{
0*
0)
0J
0I
0j
0i
0?
0C
0-
0_
0c
0M
0!"
0%"
0m
16
1>
1B
0D
1V
1^
1b
0d
1v
1~
1$"
0&"
05
0#
0U
0"
0u
0!
00
19
0P
1Y
0p
1y
1'
#3000
1K
1\
1J
1I
1_
1c
15
1U
1u
1M
10
09
1P
0Y
1p
0y
0Z
0'
1%
#4000
05
0U
0u
00
19
0P
1Y
0p
1y
1'
#4500
1k
1+
1|
1<
1j
1i
0J
0I
1*
1)
1!"
1%"
0_
0c
1?
1C
1m
0M
0[
0K
1-
0z
1Z
0\
0:
1&
0%
1$
#5000
15
1U
1u
10
09
1P
0Y
1p
0y
0'
#6000
0j
0i
0!"
0%"
05
0U
0u
0m
0{
0k
00
19
0P
1Y
0p
1y
1z
0|
1'
0&
#7000
15
1U
1u
10
09
1P
0Y
1p
0y
0'
#7500
