============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 00:10:25 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(120)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(176)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 26 trigger nets, 26 data nets.
KIT-1004 : Chipwatcher code = 0000111100000110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2108/23 useful/useless nets, 1191/12 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1841/20 useful/useless nets, 1538/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 318 better
SYN-1014 : Optimize round 2
SYN-1032 : 1585/45 useful/useless nets, 1282/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.013123s wall, 0.734375s user + 0.078125s system = 0.812500s CPU (80.2%)

RUN-1004 : used memory is 139 MB, reserved memory is 107 MB, peak memory is 141 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1609/157 useful/useless nets, 1329/31 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 209 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 50 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 2001/5 useful/useless nets, 1721/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 190 (3.63), #lev = 6 (1.97)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 218 (3.61), #lev = 4 (1.79)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 454 instances into 218 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.819428s wall, 1.359375s user + 0.093750s system = 1.453125s CPU (79.9%)

RUN-1004 : used memory is 145 MB, reserved memory is 112 MB, peak memory is 148 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (207 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1218 instances
RUN-0007 : 483 luts, 520 seqs, 103 mslices, 61 lslices, 18 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1509 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 847 nets have 2 pins
RUN-1001 : 509 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     258     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     254     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1216 instances, 483 luts, 520 seqs, 164 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 354330
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1216.
PHY-3001 : End clustering;  0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 241249, overlap = 72
PHY-3002 : Step(2): len = 169179, overlap = 72
PHY-3002 : Step(3): len = 124988, overlap = 72
PHY-3002 : Step(4): len = 102394, overlap = 63
PHY-3002 : Step(5): len = 75910, overlap = 72
PHY-3002 : Step(6): len = 67878.6, overlap = 72
PHY-3002 : Step(7): len = 58763.9, overlap = 72
PHY-3002 : Step(8): len = 53753.4, overlap = 72
PHY-3002 : Step(9): len = 49748.3, overlap = 72
PHY-3002 : Step(10): len = 45330.8, overlap = 72
PHY-3002 : Step(11): len = 42188, overlap = 72
PHY-3002 : Step(12): len = 40164.4, overlap = 72.125
PHY-3002 : Step(13): len = 37805.3, overlap = 72.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.14432e-06
PHY-3002 : Step(14): len = 39787.5, overlap = 72.6875
PHY-3002 : Step(15): len = 40665.3, overlap = 72.75
PHY-3002 : Step(16): len = 36475.9, overlap = 61.625
PHY-3002 : Step(17): len = 36653.9, overlap = 61.6875
PHY-3002 : Step(18): len = 35433.1, overlap = 68.4375
PHY-3002 : Step(19): len = 35599.7, overlap = 66.125
PHY-3002 : Step(20): len = 34172.9, overlap = 68.3125
PHY-3002 : Step(21): len = 32386.8, overlap = 63.875
PHY-3002 : Step(22): len = 31651, overlap = 66.0625
PHY-3002 : Step(23): len = 31620.2, overlap = 66.0625
PHY-3002 : Step(24): len = 32535.5, overlap = 66.4375
PHY-3002 : Step(25): len = 33002.1, overlap = 66.1875
PHY-3002 : Step(26): len = 30979.7, overlap = 66.3125
PHY-3002 : Step(27): len = 30527.8, overlap = 64.0625
PHY-3002 : Step(28): len = 30332.8, overlap = 64.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.28864e-06
PHY-3002 : Step(29): len = 32261.4, overlap = 62
PHY-3002 : Step(30): len = 32471, overlap = 62.0625
PHY-3002 : Step(31): len = 33711.3, overlap = 57.7812
PHY-3002 : Step(32): len = 33898.4, overlap = 57.8125
PHY-3002 : Step(33): len = 33947.3, overlap = 56.1875
PHY-3002 : Step(34): len = 33528.7, overlap = 56.4375
PHY-3002 : Step(35): len = 32093.8, overlap = 56.5938
PHY-3002 : Step(36): len = 31828.6, overlap = 61.2812
PHY-3002 : Step(37): len = 31982.1, overlap = 61.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.57728e-06
PHY-3002 : Step(38): len = 34428.8, overlap = 57.2188
PHY-3002 : Step(39): len = 34679.1, overlap = 57.3438
PHY-3002 : Step(40): len = 34821.8, overlap = 57.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.71546e-05
PHY-3002 : Step(41): len = 35674.6, overlap = 55.2188
PHY-3002 : Step(42): len = 35768.1, overlap = 55.2188
PHY-3002 : Step(43): len = 35576.6, overlap = 50.9688
PHY-3002 : Step(44): len = 35521.3, overlap = 50.8438
PHY-3002 : Step(45): len = 35169.6, overlap = 51.0312
PHY-3002 : Step(46): len = 35130.4, overlap = 48.8438
PHY-3002 : Step(47): len = 35400.2, overlap = 48.9062
PHY-3002 : Step(48): len = 35710.7, overlap = 48.9062
PHY-3002 : Step(49): len = 35682.6, overlap = 49.0312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.43091e-05
PHY-3002 : Step(50): len = 35985.6, overlap = 51.3438
PHY-3002 : Step(51): len = 36018.4, overlap = 51.2812
PHY-3002 : Step(52): len = 36058.2, overlap = 51.5312
PHY-3002 : Step(53): len = 36079.3, overlap = 51.6562
PHY-3002 : Step(54): len = 36061.2, overlap = 51.6562
PHY-3002 : Step(55): len = 36088, overlap = 52.0938
PHY-3002 : Step(56): len = 36206, overlap = 52.5312
PHY-3002 : Step(57): len = 36213.1, overlap = 52.5312
PHY-3002 : Step(58): len = 36080.3, overlap = 52.8438
PHY-3002 : Step(59): len = 35996.3, overlap = 48.3438
PHY-3002 : Step(60): len = 36041.7, overlap = 52.4062
PHY-3002 : Step(61): len = 36041.9, overlap = 52.6562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.86183e-05
PHY-3002 : Step(62): len = 36295.1, overlap = 53.8438
PHY-3002 : Step(63): len = 36513.2, overlap = 53.6875
PHY-3002 : Step(64): len = 36738.3, overlap = 53.6875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000111024
PHY-3002 : Step(65): len = 36810.6, overlap = 53.6875
PHY-3002 : Step(66): len = 36945, overlap = 49.1875
PHY-3002 : Step(67): len = 37249.4, overlap = 49.1875
PHY-3002 : Step(68): len = 37413.6, overlap = 49.1875
PHY-3002 : Step(69): len = 37381.8, overlap = 49.125
PHY-3002 : Step(70): len = 37381.8, overlap = 49.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029645s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (52.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000480156
PHY-3002 : Step(71): len = 40072.8, overlap = 18.8125
PHY-3002 : Step(72): len = 40264.5, overlap = 19.6562
PHY-3002 : Step(73): len = 39159.8, overlap = 25
PHY-3002 : Step(74): len = 39406.7, overlap = 25.125
PHY-3002 : Step(75): len = 38480.2, overlap = 27.4062
PHY-3002 : Step(76): len = 37823.3, overlap = 28.125
PHY-3002 : Step(77): len = 38086.1, overlap = 28.6875
PHY-3002 : Step(78): len = 37739.3, overlap = 28.0312
PHY-3002 : Step(79): len = 37051.7, overlap = 28.7188
PHY-3002 : Step(80): len = 37162.3, overlap = 27.9688
PHY-3002 : Step(81): len = 36791.4, overlap = 28.125
PHY-3002 : Step(82): len = 36663.2, overlap = 27.4375
PHY-3002 : Step(83): len = 36339.8, overlap = 28.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.95747e-05
PHY-3002 : Step(84): len = 37808.7, overlap = 46.9688
PHY-3002 : Step(85): len = 38265.8, overlap = 44.5312
PHY-3002 : Step(86): len = 38526.4, overlap = 45.9062
PHY-3002 : Step(87): len = 37588.5, overlap = 41.6875
PHY-3002 : Step(88): len = 37557.1, overlap = 40.1562
PHY-3002 : Step(89): len = 37356.6, overlap = 38.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91494e-05
PHY-3002 : Step(90): len = 37062.7, overlap = 38.1875
PHY-3002 : Step(91): len = 37062.7, overlap = 38.1875
PHY-3002 : Step(92): len = 36636, overlap = 36.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.82988e-05
PHY-3002 : Step(93): len = 37208.1, overlap = 36.4688
PHY-3002 : Step(94): len = 37208.1, overlap = 36.4688
PHY-3002 : Step(95): len = 36905.9, overlap = 34.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000156598
PHY-3002 : Step(96): len = 37456, overlap = 33.8438
PHY-3002 : Step(97): len = 37601.5, overlap = 33.4062
PHY-3002 : Step(98): len = 37862.3, overlap = 29.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000313195
PHY-3002 : Step(99): len = 37658.1, overlap = 26.7812
PHY-3002 : Step(100): len = 37659.6, overlap = 26.9688
PHY-3002 : Step(101): len = 37911.3, overlap = 22.7812
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 67.91 peak overflow 3.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1509.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 45688, over cnt = 167(0%), over = 657, worst = 17
PHY-1001 : End global iterations;  0.135775s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (57.5%)

PHY-1001 : Congestion index: top1 = 35.60, top5 = 19.72, top10 = 12.62, top15 = 9.17.
PHY-1001 : End incremental global routing;  0.204375s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (53.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6458, tnet num: 1507, tinst num: 1216, tnode num: 8547, tedge num: 10824.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.183801s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (85.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.415614s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (67.7%)

OPT-1001 : Current memory(MB): used = 200, reserve = 167, peak = 200.
OPT-1001 : End physical optimization;  0.435026s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (68.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 483 LUT to BLE ...
SYN-4008 : Packed 483 LUT and 207 SEQ to BLE.
SYN-4003 : Packing 313 remaining SEQ's ...
SYN-4005 : Packed 184 SEQ with LUT/SLICE
SYN-4006 : 121 single LUT's are left
SYN-4006 : 129 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 612/961 primitive instances ...
PHY-3001 : End packing;  0.052913s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 558 instances
RUN-1001 : 253 mslices, 254 lslices, 18 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1307 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 620 nets have 2 pins
RUN-1001 : 530 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 556 instances, 507 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 38952.2, Over = 35.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.40774e-05
PHY-3002 : Step(102): len = 37996, overlap = 35.5
PHY-3002 : Step(103): len = 38004.5, overlap = 35
PHY-3002 : Step(104): len = 37826.2, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.81547e-05
PHY-3002 : Step(105): len = 37883, overlap = 34.25
PHY-3002 : Step(106): len = 37883, overlap = 34.25
PHY-3002 : Step(107): len = 37814.1, overlap = 35.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.63095e-05
PHY-3002 : Step(108): len = 38511.7, overlap = 30.5
PHY-3002 : Step(109): len = 38511.7, overlap = 30.5
PHY-3002 : Step(110): len = 38321.2, overlap = 30.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.247968s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (31.5%)

PHY-3001 : Trial Legalized: Len = 51484.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00117742
PHY-3002 : Step(111): len = 46438.4, overlap = 5
PHY-3002 : Step(112): len = 44803.3, overlap = 7.25
PHY-3002 : Step(113): len = 42409, overlap = 12.25
PHY-3002 : Step(114): len = 41995.2, overlap = 14.75
PHY-3002 : Step(115): len = 40954.2, overlap = 14.75
PHY-3002 : Step(116): len = 40930, overlap = 15.25
PHY-3002 : Step(117): len = 40535.8, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00235484
PHY-3002 : Step(118): len = 40559.3, overlap = 15.75
PHY-3002 : Step(119): len = 40544.6, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00470967
PHY-3002 : Step(120): len = 40444.2, overlap = 16
PHY-3002 : Step(121): len = 40444.2, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006964s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46129.9, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006081s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 2, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 46185.9, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 78/1307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56584, over cnt = 178(0%), over = 300, worst = 5
PHY-1002 : len = 57784, over cnt = 80(0%), over = 116, worst = 3
PHY-1002 : len = 58888, over cnt = 19(0%), over = 33, worst = 3
PHY-1002 : len = 59200, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 59216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.264485s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (41.4%)

PHY-1001 : Congestion index: top1 = 29.25, top5 = 21.31, top10 = 15.78, top15 = 11.78.
PHY-1001 : End incremental global routing;  0.342374s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (36.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5599, tnet num: 1305, tinst num: 556, tnode num: 7146, tedge num: 9740.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.218839s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (64.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.586946s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (47.9%)

OPT-1001 : Current memory(MB): used = 203, reserve = 170, peak = 203.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001842s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1113/1307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 59216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009231s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 29.25, top5 = 21.31, top10 = 15.78, top15 = 11.78.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002450s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.679078s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (50.6%)

RUN-1003 : finish command "place" in  7.223251s wall, 1.812500s user + 1.109375s system = 2.921875s CPU (40.5%)

RUN-1004 : used memory is 184 MB, reserved memory is 151 MB, peak memory is 204 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 558 instances
RUN-1001 : 253 mslices, 254 lslices, 18 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1307 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 620 nets have 2 pins
RUN-1001 : 530 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5599, tnet num: 1305, tinst num: 556, tnode num: 7146, tedge num: 9740.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 253 mslices, 254 lslices, 18 pads, 28 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 734 clock pins, and constraint 1547 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56256, over cnt = 176(0%), over = 297, worst = 4
PHY-1002 : len = 57584, over cnt = 95(0%), over = 132, worst = 3
PHY-1002 : len = 59056, over cnt = 9(0%), over = 11, worst = 3
PHY-1002 : len = 59200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.256588s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (36.5%)

PHY-1001 : Congestion index: top1 = 28.99, top5 = 21.17, top10 = 15.76, top15 = 11.79.
PHY-1001 : End global routing;  0.339635s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (41.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 234, reserve = 201, peak = 247.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 499, reserve = 471, peak = 499.
PHY-1001 : End build detailed router design. 4.509110s wall, 3.562500s user + 0.125000s system = 3.687500s CPU (81.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 26464, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.274153s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (89.5%)

PHY-1001 : Current memory(MB): used = 531, reserve = 504, peak = 531.
PHY-1001 : End phase 1; 1.287249s wall, 1.109375s user + 0.046875s system = 1.156250s CPU (89.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 218280, over cnt = 33(0%), over = 33, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 533, reserve = 505, peak = 533.
PHY-1001 : End initial routed; 4.226026s wall, 2.984375s user + 0.140625s system = 3.125000s CPU (73.9%)

PHY-1001 : Current memory(MB): used = 533, reserve = 505, peak = 533.
PHY-1001 : End phase 2; 4.226105s wall, 2.984375s user + 0.140625s system = 3.125000s CPU (73.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 218184, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.054239s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 218296, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.036937s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (42.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 218296, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.031908s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : End commit to database; 0.223941s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (90.7%)

PHY-1001 : Current memory(MB): used = 547, reserve = 519, peak = 547.
PHY-1001 : End phase 3; 0.503566s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (71.4%)

PHY-1003 : Routed, final wirelength = 218296
PHY-1001 : Current memory(MB): used = 548, reserve = 520, peak = 548.
PHY-1001 : End export database. 0.015321s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  10.814481s wall, 8.203125s user + 0.359375s system = 8.562500s CPU (79.2%)

RUN-1003 : finish command "route" in  11.563043s wall, 8.593750s user + 0.375000s system = 8.968750s CPU (77.6%)

RUN-1004 : used memory is 479 MB, reserved memory is 450 MB, peak memory is 548 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      834   out of  19600    4.26%
#reg                      541   out of  19600    2.76%
#le                       963
  #lut only               422   out of    963   43.82%
  #reg only               129   out of    963   13.40%
  #lut&reg                412   out of    963   42.78%
#dsp                        0   out of     29    0.00%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                      Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                243
#2        config_inst_syn_9    GCLK               config             config_inst.jtck            116
#3        adc/clk_adc          GCLK               lslice             adc/clk_adc_reg_syn_5.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |963    |670     |164     |556     |28      |0       |
|  adc                               |adc_ctrl       |11     |11      |0       |11      |0       |0       |
|  anjian_list                       |anjian         |46     |38      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |139    |86      |45      |58      |4       |0       |
|    fifo_list                       |fifo           |101    |57      |36      |45      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx                                |uart_rx        |55     |49      |6       |34      |0       |0       |
|  tx                                |uart_tx        |74     |52      |8       |38      |0       |0       |
|  type                              |type_choice    |123    |115     |8       |65      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |511    |315     |91      |310     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |511    |315     |91      |310     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |201    |118     |0       |195     |0       |0       |
|        reg_inst                    |register       |199    |116     |0       |193     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |310    |197     |91      |115     |0       |0       |
|        bus_inst                    |bus_top        |91     |51      |30      |33      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |29     |18      |10      |13      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |35     |17      |10      |9       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |23     |12      |10      |7       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |4      |4       |0       |4       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |133    |104     |29      |55      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       602   
    #2          2       395   
    #3          3        84   
    #4          4        51   
    #5        5-10       85   
    #6        11-50      54   
    #7       51-100      4    
    #8       101-500     1    
  Average     3.04            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 7158798d3ac9d088d4bb0dda9efa02569fe81c809ac7f47025b818318154f57a -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 556
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1307, pip num: 14155
BIT-1002 : Init feedthrough completely, num: 4
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1521 valid insts, and 37464 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010000010000111100000110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.821860s wall, 18.828125s user + 0.203125s system = 19.031250s CPU (498.0%)

RUN-1004 : used memory is 480 MB, reserved memory is 457 MB, peak memory is 679 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_001025.log"
