
friction_v2.5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003e  00800100  00002444  000024f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002444  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000001bb  0080013e  0080013e  00002536  2**0
                  ALLOC
  3 .eeprom       00000024  00810000  00810000  00002536  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  0000255a  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000258c  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000002a0  00000000  00000000  000025d0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003b94  00000000  00000000  00002870  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000f0c  00000000  00000000  00006404  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000259c  00000000  00000000  00007310  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000668  00000000  00000000  000098ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000012a7  00000000  00000000  00009f14  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000204b  00000000  00000000  0000b1bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001e0  00000000  00000000  0000d206  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 bc 00 	jmp	0x178	; 0x178 <__ctors_end>
       4:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
       8:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
       c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      10:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      14:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      18:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      1c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      20:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      24:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      28:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      2c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      30:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      34:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      38:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      3c:	0c 94 f8 05 	jmp	0xbf0	; 0xbf0 <__vector_15>
      40:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      44:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      48:	0c 94 c3 05 	jmp	0xb86	; 0xb86 <__vector_18>
      4c:	0c 94 fb 0e 	jmp	0x1df6	; 0x1df6 <__vector_19>
      50:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      54:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      58:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      5c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      60:	0c 94 da 07 	jmp	0xfb4	; 0xfb4 <__vector_24>
      64:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      68:	0c 94 7d 0f 	jmp	0x1efa	; 0x1efa <__vector_26>
      6c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      70:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      74:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      78:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      7c:	bb 04       	cpc	r11, r11
      7e:	c2 04       	cpc	r12, r2
      80:	c9 04       	cpc	r12, r9
      82:	03 05       	cpc	r16, r3
      84:	03 05       	cpc	r16, r3
      86:	03 05       	cpc	r16, r3
      88:	03 05       	cpc	r16, r3
      8a:	03 05       	cpc	r16, r3
      8c:	03 05       	cpc	r16, r3
      8e:	d0 04       	cpc	r13, r0
      90:	d0 04       	cpc	r13, r0
      92:	d0 04       	cpc	r13, r0
      94:	d0 04       	cpc	r13, r0
      96:	d0 04       	cpc	r13, r0
      98:	d0 04       	cpc	r13, r0
      9a:	d0 04       	cpc	r13, r0
      9c:	d0 04       	cpc	r13, r0
      9e:	d0 04       	cpc	r13, r0
      a0:	d0 04       	cpc	r13, r0
      a2:	d9 04       	cpc	r13, r9
      a4:	d9 04       	cpc	r13, r9
      a6:	d9 04       	cpc	r13, r9
      a8:	d9 04       	cpc	r13, r9
      aa:	d9 04       	cpc	r13, r9
      ac:	d9 04       	cpc	r13, r9
      ae:	d9 04       	cpc	r13, r9
      b0:	d9 04       	cpc	r13, r9
      b2:	d9 04       	cpc	r13, r9
      b4:	d9 04       	cpc	r13, r9
      b6:	e2 04       	cpc	r14, r2
      b8:	e2 04       	cpc	r14, r2
      ba:	e2 04       	cpc	r14, r2
      bc:	e2 04       	cpc	r14, r2
      be:	e2 04       	cpc	r14, r2
      c0:	e2 04       	cpc	r14, r2
      c2:	eb 04       	cpc	r14, r11
      c4:	eb 04       	cpc	r14, r11
      c6:	eb 04       	cpc	r14, r11
      c8:	eb 04       	cpc	r14, r11
      ca:	f4 04       	cpc	r15, r4
      cc:	fb 04       	cpc	r15, r11
      ce:	fb 04       	cpc	r15, r11
      d0:	fc 0b       	sbc	r31, r28
      d2:	0c 0c       	add	r0, r12
      d4:	1c 0c       	add	r1, r12
      d6:	d2 0c       	add	r13, r2
      d8:	d2 0c       	add	r13, r2
      da:	d2 0c       	add	r13, r2
      dc:	d2 0c       	add	r13, r2
      de:	d2 0c       	add	r13, r2
      e0:	d2 0c       	add	r13, r2
      e2:	2a 0c       	add	r2, r10
      e4:	2a 0c       	add	r2, r10
      e6:	2a 0c       	add	r2, r10
      e8:	2a 0c       	add	r2, r10
      ea:	2a 0c       	add	r2, r10
      ec:	2a 0c       	add	r2, r10
      ee:	2a 0c       	add	r2, r10
      f0:	2a 0c       	add	r2, r10
      f2:	2a 0c       	add	r2, r10
      f4:	2a 0c       	add	r2, r10
      f6:	41 0c       	add	r4, r1
      f8:	41 0c       	add	r4, r1
      fa:	41 0c       	add	r4, r1
      fc:	41 0c       	add	r4, r1
      fe:	41 0c       	add	r4, r1
     100:	41 0c       	add	r4, r1
     102:	41 0c       	add	r4, r1
     104:	41 0c       	add	r4, r1
     106:	41 0c       	add	r4, r1
     108:	41 0c       	add	r4, r1
     10a:	58 0c       	add	r5, r8
     10c:	58 0c       	add	r5, r8
     10e:	58 0c       	add	r5, r8
     110:	58 0c       	add	r5, r8
     112:	58 0c       	add	r5, r8
     114:	58 0c       	add	r5, r8
     116:	7d 0c       	add	r7, r13
     118:	7d 0c       	add	r7, r13
     11a:	7d 0c       	add	r7, r13
     11c:	7d 0c       	add	r7, r13
     11e:	a0 0c       	add	r10, r0
     120:	b1 0c       	add	r11, r1
     122:	b1 0c       	add	r11, r1
     124:	16 0d       	add	r17, r6
     126:	1b 0d       	add	r17, r11
     128:	20 0d       	add	r18, r0
     12a:	25 0d       	add	r18, r5
     12c:	2a 0d       	add	r18, r10
     12e:	36 0d       	add	r19, r6
     130:	3b 0d       	add	r19, r11
     132:	40 0d       	add	r20, r0
     134:	4d 0d       	add	r20, r13
     136:	52 0d       	add	r21, r2
     138:	52 0d       	add	r21, r2
     13a:	52 0d       	add	r21, r2
     13c:	52 0d       	add	r21, r2
     13e:	52 0d       	add	r21, r2
     140:	52 0d       	add	r21, r2
     142:	52 0d       	add	r21, r2
     144:	52 0d       	add	r21, r2
     146:	52 0d       	add	r21, r2
     148:	52 0d       	add	r21, r2
     14a:	5a 0d       	add	r21, r10
     14c:	5a 0d       	add	r21, r10
     14e:	5a 0d       	add	r21, r10
     150:	5a 0d       	add	r21, r10
     152:	5a 0d       	add	r21, r10
     154:	5a 0d       	add	r21, r10
     156:	5a 0d       	add	r21, r10
     158:	5a 0d       	add	r21, r10
     15a:	5a 0d       	add	r21, r10
     15c:	5a 0d       	add	r21, r10
     15e:	62 0d       	add	r22, r2
     160:	62 0d       	add	r22, r2
     162:	62 0d       	add	r22, r2
     164:	62 0d       	add	r22, r2
     166:	62 0d       	add	r22, r2
     168:	62 0d       	add	r22, r2
     16a:	6a 0d       	add	r22, r10
     16c:	6a 0d       	add	r22, r10
     16e:	6a 0d       	add	r22, r10
     170:	6a 0d       	add	r22, r10
     172:	72 0d       	add	r23, r2
     174:	77 0d       	add	r23, r7
     176:	77 0d       	add	r23, r7

00000178 <__ctors_end>:
     178:	11 24       	eor	r1, r1
     17a:	1f be       	out	0x3f, r1	; 63
     17c:	cf ef       	ldi	r28, 0xFF	; 255
     17e:	d8 e0       	ldi	r29, 0x08	; 8
     180:	de bf       	out	0x3e, r29	; 62
     182:	cd bf       	out	0x3d, r28	; 61

00000184 <__do_copy_data>:
     184:	11 e0       	ldi	r17, 0x01	; 1
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b1 e0       	ldi	r27, 0x01	; 1
     18a:	e4 e4       	ldi	r30, 0x44	; 68
     18c:	f4 e2       	ldi	r31, 0x24	; 36
     18e:	02 c0       	rjmp	.+4      	; 0x194 <__do_copy_data+0x10>
     190:	05 90       	lpm	r0, Z+
     192:	0d 92       	st	X+, r0
     194:	ae 33       	cpi	r26, 0x3E	; 62
     196:	b1 07       	cpc	r27, r17
     198:	d9 f7       	brne	.-10     	; 0x190 <__do_copy_data+0xc>

0000019a <__do_clear_bss>:
     19a:	22 e0       	ldi	r18, 0x02	; 2
     19c:	ae e3       	ldi	r26, 0x3E	; 62
     19e:	b1 e0       	ldi	r27, 0x01	; 1
     1a0:	01 c0       	rjmp	.+2      	; 0x1a4 <.do_clear_bss_start>

000001a2 <.do_clear_bss_loop>:
     1a2:	1d 92       	st	X+, r1

000001a4 <.do_clear_bss_start>:
     1a4:	a9 3f       	cpi	r26, 0xF9	; 249
     1a6:	b2 07       	cpc	r27, r18
     1a8:	e1 f7       	brne	.-8      	; 0x1a2 <.do_clear_bss_loop>
     1aa:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <main>
     1ae:	0c 94 20 12 	jmp	0x2440	; 0x2440 <_exit>

000001b2 <__bad_interrupt>:
     1b2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001b6 <_ZN14ChannelControl11InitChannelEv>:
		case ADDR_MOVING_UP_STOP: if ((param > MAX_MOVING_UP_STOP) || (param < MIN_MOVING_UP_STOP)) param = DEF_MOVING_UP_STOP;
		                         break;
	}
	
	return param;
}
     1b6:	fc 01       	movw	r30, r24
     1b8:	12 8e       	std	Z+26, r1	; 0x1a
     1ba:	13 8e       	std	Z+27, r1	; 0x1b
     1bc:	10 8a       	std	Z+16, r1	; 0x10
     1be:	17 86       	std	Z+15, r1	; 0x0f
     1c0:	11 8a       	std	Z+17, r1	; 0x11
     1c2:	12 8a       	std	Z+18, r1	; 0x12
     1c4:	13 8a       	std	Z+19, r1	; 0x13
     1c6:	14 8a       	std	Z+20, r1	; 0x14
     1c8:	16 8a       	std	Z+22, r1	; 0x16
     1ca:	10 82       	st	Z, r1
     1cc:	12 82       	std	Z+2, r1	; 0x02
     1ce:	11 82       	std	Z+1, r1	; 0x01
     1d0:	14 86       	std	Z+12, r1	; 0x0c
     1d2:	13 86       	std	Z+11, r1	; 0x0b
     1d4:	17 8a       	std	Z+23, r1	; 0x17
     1d6:	10 8e       	std	Z+24, r1	; 0x18
     1d8:	15 8a       	std	Z+21, r1	; 0x15
     1da:	14 82       	std	Z+4, r1	; 0x04
     1dc:	16 82       	std	Z+6, r1	; 0x06
     1de:	17 82       	std	Z+7, r1	; 0x07
     1e0:	10 86       	std	Z+8, r1	; 0x08
     1e2:	11 86       	std	Z+9, r1	; 0x09
     1e4:	12 86       	std	Z+10, r1	; 0x0a
     1e6:	13 82       	std	Z+3, r1	; 0x03
     1e8:	16 86       	std	Z+14, r1	; 0x0e
     1ea:	15 86       	std	Z+13, r1	; 0x0d
     1ec:	08 95       	ret

000001ee <_ZN14ChannelControl10VoltageOffEv>:
     1ee:	fc 01       	movw	r30, r24
     1f0:	a4 8d       	ldd	r26, Z+28	; 0x1c
     1f2:	b5 8d       	ldd	r27, Z+29	; 0x1d
     1f4:	9c 91       	ld	r25, X
     1f6:	86 8d       	ldd	r24, Z+30	; 0x1e
     1f8:	80 95       	com	r24
     1fa:	89 23       	and	r24, r25
     1fc:	8c 93       	st	X, r24
     1fe:	a7 8d       	ldd	r26, Z+31	; 0x1f
     200:	b0 a1       	ldd	r27, Z+32	; 0x20
     202:	9c 91       	ld	r25, X
     204:	81 a1       	ldd	r24, Z+33	; 0x21
     206:	80 95       	com	r24
     208:	89 23       	and	r24, r25
     20a:	8c 93       	st	X, r24
     20c:	08 95       	ret

0000020e <_ZN14ChannelControl8BackwardEv>:
     20e:	fc 01       	movw	r30, r24
     210:	83 81       	ldd	r24, Z+3	; 0x03
     212:	81 11       	cpse	r24, r1
     214:	05 c0       	rjmp	.+10     	; 0x220 <_ZN14ChannelControl8BackwardEv+0x12>
     216:	96 81       	ldd	r25, Z+6	; 0x06
     218:	82 85       	ldd	r24, Z+10	; 0x0a
     21a:	89 17       	cp	r24, r25
     21c:	98 f0       	brcs	.+38     	; 0x244 <_ZN14ChannelControl8BackwardEv+0x36>
     21e:	04 c0       	rjmp	.+8      	; 0x228 <_ZN14ChannelControl8BackwardEv+0x1a>
     220:	96 81       	ldd	r25, Z+6	; 0x06
     222:	80 85       	ldd	r24, Z+8	; 0x08
     224:	89 17       	cp	r24, r25
     226:	70 f0       	brcs	.+28     	; 0x244 <_ZN14ChannelControl8BackwardEv+0x36>
     228:	a4 8d       	ldd	r26, Z+28	; 0x1c
     22a:	b5 8d       	ldd	r27, Z+29	; 0x1d
     22c:	9c 91       	ld	r25, X
     22e:	86 8d       	ldd	r24, Z+30	; 0x1e
     230:	89 2b       	or	r24, r25
     232:	8c 93       	st	X, r24
     234:	a7 8d       	ldd	r26, Z+31	; 0x1f
     236:	b0 a1       	ldd	r27, Z+32	; 0x20
     238:	9c 91       	ld	r25, X
     23a:	81 a1       	ldd	r24, Z+33	; 0x21
     23c:	80 95       	com	r24
     23e:	89 23       	and	r24, r25
     240:	8c 93       	st	X, r24
     242:	08 95       	ret
     244:	cf 01       	movw	r24, r30
     246:	0e 94 f7 00 	call	0x1ee	; 0x1ee <_ZN14ChannelControl10VoltageOffEv>
     24a:	08 95       	ret

0000024c <_ZN14ChannelControl7ForwardEv>:
     24c:	fc 01       	movw	r30, r24
     24e:	a4 8d       	ldd	r26, Z+28	; 0x1c
     250:	b5 8d       	ldd	r27, Z+29	; 0x1d
     252:	9c 91       	ld	r25, X
     254:	86 8d       	ldd	r24, Z+30	; 0x1e
     256:	80 95       	com	r24
     258:	89 23       	and	r24, r25
     25a:	8c 93       	st	X, r24
     25c:	a7 8d       	ldd	r26, Z+31	; 0x1f
     25e:	b0 a1       	ldd	r27, Z+32	; 0x20
     260:	9c 91       	ld	r25, X
     262:	81 a1       	ldd	r24, Z+33	; 0x21
     264:	89 2b       	or	r24, r25
     266:	8c 93       	st	X, r24
     268:	81 e0       	ldi	r24, 0x01	; 1
     26a:	87 8b       	std	Z+23, r24	; 0x17
     26c:	10 8e       	std	Z+24, r1	; 0x18
     26e:	08 95       	ret

00000270 <_ZN14ChannelControl4StopEv>:
     270:	cf 93       	push	r28
     272:	df 93       	push	r29
     274:	ec 01       	movw	r28, r24
     276:	0e 94 f7 00 	call	0x1ee	; 0x1ee <_ZN14ChannelControl10VoltageOffEv>
     27a:	1f 8a       	std	Y+23, r1	; 0x17
     27c:	18 8e       	std	Y+24, r1	; 0x18
     27e:	df 91       	pop	r29
     280:	cf 91       	pop	r28
     282:	08 95       	ret

00000284 <_ZN14ChannelControl13ForwardHoldOnEv>:
     284:	fc 01       	movw	r30, r24
     286:	81 85       	ldd	r24, Z+9	; 0x09
     288:	88 23       	and	r24, r24
     28a:	c1 f0       	breq	.+48     	; 0x2bc <_ZN14ChannelControl13ForwardHoldOnEv+0x38>
     28c:	91 e0       	ldi	r25, 0x01	; 1
     28e:	97 8b       	std	Z+23, r25	; 0x17
     290:	10 8e       	std	Z+24, r1	; 0x18
     292:	97 81       	ldd	r25, Z+7	; 0x07
     294:	98 17       	cp	r25, r24
     296:	70 f4       	brcc	.+28     	; 0x2b4 <_ZN14ChannelControl13ForwardHoldOnEv+0x30>
     298:	a4 8d       	ldd	r26, Z+28	; 0x1c
     29a:	b5 8d       	ldd	r27, Z+29	; 0x1d
     29c:	9c 91       	ld	r25, X
     29e:	86 8d       	ldd	r24, Z+30	; 0x1e
     2a0:	80 95       	com	r24
     2a2:	89 23       	and	r24, r25
     2a4:	8c 93       	st	X, r24
     2a6:	a7 8d       	ldd	r26, Z+31	; 0x1f
     2a8:	b0 a1       	ldd	r27, Z+32	; 0x20
     2aa:	9c 91       	ld	r25, X
     2ac:	81 a1       	ldd	r24, Z+33	; 0x21
     2ae:	89 2b       	or	r24, r25
     2b0:	8c 93       	st	X, r24
     2b2:	08 95       	ret
     2b4:	cf 01       	movw	r24, r30
     2b6:	0e 94 f7 00 	call	0x1ee	; 0x1ee <_ZN14ChannelControl10VoltageOffEv>
     2ba:	08 95       	ret
     2bc:	cf 01       	movw	r24, r30
     2be:	0e 94 38 01 	call	0x270	; 0x270 <_ZN14ChannelControl4StopEv>
     2c2:	08 95       	ret

000002c4 <_ZN14ChannelControl7ProcessEv>:
     2c4:	4f 92       	push	r4
     2c6:	5f 92       	push	r5
     2c8:	6f 92       	push	r6
     2ca:	7f 92       	push	r7
     2cc:	8f 92       	push	r8
     2ce:	9f 92       	push	r9
     2d0:	af 92       	push	r10
     2d2:	bf 92       	push	r11
     2d4:	cf 92       	push	r12
     2d6:	df 92       	push	r13
     2d8:	ef 92       	push	r14
     2da:	ff 92       	push	r15
     2dc:	0f 93       	push	r16
     2de:	1f 93       	push	r17
     2e0:	cf 93       	push	r28
     2e2:	df 93       	push	r29
     2e4:	ec 01       	movw	r28, r24
     2e6:	0d 85       	ldd	r16, Y+13	; 0x0d
     2e8:	8e 85       	ldd	r24, Y+14	; 0x0e
     2ea:	80 17       	cp	r24, r16
     2ec:	20 f0       	brcs	.+8      	; 0x2f6 <_ZN14ChannelControl7ProcessEv+0x32>
     2ee:	9f 89       	ldd	r25, Y+23	; 0x17
     2f0:	91 11       	cpse	r25, r1
     2f2:	70 c1       	rjmp	.+736    	; 0x5d4 <__LOCK_REGION_LENGTH__+0x1d4>
     2f4:	bd c0       	rjmp	.+378    	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     2f6:	10 e0       	ldi	r17, 0x00	; 0
     2f8:	08 1b       	sub	r16, r24
     2fa:	11 09       	sbc	r17, r1
     2fc:	8f 89       	ldd	r24, Y+23	; 0x17
     2fe:	88 23       	and	r24, r24
     300:	29 f0       	breq	.+10     	; 0x30c <_ZN14ChannelControl7ProcessEv+0x48>
     302:	01 15       	cp	r16, r1
     304:	11 05       	cpc	r17, r1
     306:	11 f4       	brne	.+4      	; 0x30c <_ZN14ChannelControl7ProcessEv+0x48>
     308:	01 e0       	ldi	r16, 0x01	; 1
     30a:	10 e0       	ldi	r17, 0x00	; 0
     30c:	89 8d       	ldd	r24, Y+25	; 0x19
     30e:	81 11       	cpse	r24, r1
     310:	12 c0       	rjmp	.+36     	; 0x336 <_ZN14ChannelControl7ProcessEv+0x72>
     312:	ce 01       	movw	r24, r28
     314:	0e 94 38 01 	call	0x270	; 0x270 <_ZN14ChannelControl4StopEv>
     318:	8f e3       	ldi	r24, 0x3F	; 63
     31a:	9f e1       	ldi	r25, 0x1F	; 31
     31c:	01 97       	sbiw	r24, 0x01	; 1
     31e:	f1 f7       	brne	.-4      	; 0x31c <_ZN14ChannelControl7ProcessEv+0x58>
     320:	00 c0       	rjmp	.+0      	; 0x322 <_ZN14ChannelControl7ProcessEv+0x5e>
     322:	00 00       	nop
     324:	81 e0       	ldi	r24, 0x01	; 1
     326:	8d 8b       	std	Y+21, r24	; 0x15
     328:	8f 8b       	std	Y+23, r24	; 0x17
     32a:	18 8e       	std	Y+24, r1	; 0x18
     32c:	1c 86       	std	Y+12, r1	; 0x0c
     32e:	1b 86       	std	Y+11, r1	; 0x0b
     330:	8a 81       	ldd	r24, Y+2	; 0x02
     332:	81 11       	cpse	r24, r1
     334:	1e 86       	std	Y+14, r1	; 0x0e
     336:	81 e0       	ldi	r24, 0x01	; 1
     338:	89 8f       	std	Y+25, r24	; 0x19
     33a:	8a 80       	ldd	r8, Y+2	; 0x02
     33c:	88 20       	and	r8, r8
     33e:	19 f0       	breq	.+6      	; 0x346 <_ZN14ChannelControl7ProcessEv+0x82>
     340:	2a e0       	ldi	r18, 0x0A	; 10
     342:	30 e0       	ldi	r19, 0x00	; 0
     344:	02 c0       	rjmp	.+4      	; 0x34a <_ZN14ChannelControl7ProcessEv+0x86>
     346:	2c e0       	ldi	r18, 0x0C	; 12
     348:	30 e0       	ldi	r19, 0x00	; 0
     34a:	8c 81       	ldd	r24, Y+4	; 0x04
     34c:	88 23       	and	r24, r24
     34e:	11 f0       	breq	.+4      	; 0x354 <_ZN14ChannelControl7ProcessEv+0x90>
     350:	2c e0       	ldi	r18, 0x0C	; 12
     352:	30 e0       	ldi	r19, 0x00	; 0
     354:	70 90 4c 01 	lds	r7, 0x014C	; 0x80014c <moving_up_stop>
     358:	72 9e       	mul	r7, r18
     35a:	50 01       	movw	r10, r0
     35c:	73 9e       	mul	r7, r19
     35e:	b0 0c       	add	r11, r0
     360:	11 24       	eor	r1, r1
     362:	90 90 4e 01 	lds	r9, 0x014E	; 0x80014e <wait_sec_up>
     366:	92 9e       	mul	r9, r18
     368:	c0 01       	movw	r24, r0
     36a:	93 9e       	mul	r9, r19
     36c:	90 0d       	add	r25, r0
     36e:	11 24       	eor	r1, r1
     370:	96 95       	lsr	r25
     372:	87 95       	ror	r24
     374:	96 95       	lsr	r25
     376:	87 95       	ror	r24
     378:	80 9f       	mul	r24, r16
     37a:	60 01       	movw	r12, r0
     37c:	81 9f       	mul	r24, r17
     37e:	d0 0c       	add	r13, r0
     380:	90 9f       	mul	r25, r16
     382:	d0 0c       	add	r13, r0
     384:	11 24       	eor	r1, r1
     386:	eb 84       	ldd	r14, Y+11	; 0x0b
     388:	fc 84       	ldd	r15, Y+12	; 0x0c
     38a:	8f 85       	ldd	r24, Y+15	; 0x0f
     38c:	98 89       	ldd	r25, Y+16	; 0x10
     38e:	e8 16       	cp	r14, r24
     390:	f9 06       	cpc	r15, r25
     392:	81 f0       	breq	.+32     	; 0x3b4 <_ZN14ChannelControl7ProcessEv+0xf0>
     394:	20 e0       	ldi	r18, 0x00	; 0
     396:	30 e0       	ldi	r19, 0x00	; 0
     398:	40 e8       	ldi	r20, 0x80	; 128
     39a:	5f e3       	ldi	r21, 0x3F	; 63
     39c:	69 89       	ldd	r22, Y+17	; 0x11
     39e:	7a 89       	ldd	r23, Y+18	; 0x12
     3a0:	8b 89       	ldd	r24, Y+19	; 0x13
     3a2:	9c 89       	ldd	r25, Y+20	; 0x14
     3a4:	0e 94 19 10 	call	0x2032	; 0x2032 <__addsf3>
     3a8:	69 8b       	std	Y+17, r22	; 0x11
     3aa:	7a 8b       	std	Y+18, r23	; 0x12
     3ac:	8b 8b       	std	Y+19, r24	; 0x13
     3ae:	9c 8b       	std	Y+20, r25	; 0x14
     3b0:	f8 8a       	std	Y+16, r15	; 0x10
     3b2:	ef 86       	std	Y+15, r14	; 0x0f
     3b4:	b5 01       	movw	r22, r10
     3b6:	80 e0       	ldi	r24, 0x00	; 0
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	0e 94 fc 10 	call	0x21f8	; 0x21f8 <__floatunsisf>
     3be:	9b 01       	movw	r18, r22
     3c0:	ac 01       	movw	r20, r24
     3c2:	69 89       	ldd	r22, Y+17	; 0x11
     3c4:	7a 89       	ldd	r23, Y+18	; 0x12
     3c6:	8b 89       	ldd	r24, Y+19	; 0x13
     3c8:	9c 89       	ldd	r25, Y+20	; 0x14
     3ca:	0e 94 ae 11 	call	0x235c	; 0x235c <__gesf2>
     3ce:	88 23       	and	r24, r24
     3d0:	2c f0       	brlt	.+10     	; 0x3dc <_ZN14ChannelControl7ProcessEv+0x118>
     3d2:	91 e0       	ldi	r25, 0x01	; 1
     3d4:	79 14       	cp	r7, r9
     3d6:	18 f4       	brcc	.+6      	; 0x3de <_ZN14ChannelControl7ProcessEv+0x11a>
     3d8:	90 e0       	ldi	r25, 0x00	; 0
     3da:	01 c0       	rjmp	.+2      	; 0x3de <_ZN14ChannelControl7ProcessEv+0x11a>
     3dc:	90 e0       	ldi	r25, 0x00	; 0
     3de:	9e 8b       	std	Y+22, r25	; 0x16
     3e0:	ce 14       	cp	r12, r14
     3e2:	df 04       	cpc	r13, r15
     3e4:	88 f0       	brcs	.+34     	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     3e6:	8e 85       	ldd	r24, Y+14	; 0x0e
     3e8:	84 30       	cpi	r24, 0x04	; 4
     3ea:	08 f0       	brcs	.+2      	; 0x3ee <_ZN14ChannelControl7ProcessEv+0x12a>
     3ec:	03 c1       	rjmp	.+518    	; 0x5f4 <__LOCK_REGION_LENGTH__+0x1f4>
     3ee:	28 81       	ld	r18, Y
     3f0:	21 11       	cpse	r18, r1
     3f2:	f4 c0       	rjmp	.+488    	; 0x5dc <__LOCK_REGION_LENGTH__+0x1dc>
     3f4:	91 11       	cpse	r25, r1
     3f6:	f2 c0       	rjmp	.+484    	; 0x5dc <__LOCK_REGION_LENGTH__+0x1dc>
     3f8:	ce 01       	movw	r24, r28
     3fa:	0e 94 26 01 	call	0x24c	; 0x24c <_ZN14ChannelControl7ForwardEv>
     3fe:	81 e0       	ldi	r24, 0x01	; 1
     400:	8d 8b       	std	Y+21, r24	; 0x15
     402:	1f 82       	std	Y+7, r1	; 0x07
     404:	1d 82       	std	Y+5, r1	; 0x05
     406:	34 c0       	rjmp	.+104    	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     408:	8d 89       	ldd	r24, Y+21	; 0x15
     40a:	88 23       	and	r24, r24
     40c:	29 f0       	breq	.+10     	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     40e:	8e 85       	ldd	r24, Y+14	; 0x0e
     410:	84 30       	cpi	r24, 0x04	; 4
     412:	28 f4       	brcc	.+10     	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
     414:	08 0f       	add	r16, r24
     416:	0e 87       	std	Y+14, r16	; 0x0e
     418:	8e 85       	ldd	r24, Y+14	; 0x0e
     41a:	84 30       	cpi	r24, 0x04	; 4
     41c:	10 f0       	brcs	.+4      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     41e:	81 10       	cpse	r8, r1
     420:	03 c0       	rjmp	.+6      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
     422:	1d 8a       	std	Y+21, r1	; 0x15
     424:	1c 86       	std	Y+12, r1	; 0x0c
     426:	1b 86       	std	Y+11, r1	; 0x0b
     428:	9d 81       	ldd	r25, Y+5	; 0x05
     42a:	91 11       	cpse	r25, r1
     42c:	10 c0       	rjmp	.+32     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
     42e:	84 30       	cpi	r24, 0x04	; 4
     430:	e1 f4       	brne	.+56     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     432:	89 85       	ldd	r24, Y+9	; 0x09
     434:	88 23       	and	r24, r24
     436:	c9 f0       	breq	.+50     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     438:	ce 01       	movw	r24, r28
     43a:	0e 94 f7 00 	call	0x1ee	; 0x1ee <_ZN14ChannelControl10VoltageOffEv>
     43e:	8f e3       	ldi	r24, 0x3F	; 63
     440:	9f e1       	ldi	r25, 0x1F	; 31
     442:	01 97       	sbiw	r24, 0x01	; 1
     444:	f1 f7       	brne	.-4      	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
     446:	00 c0       	rjmp	.+0      	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
     448:	00 00       	nop
     44a:	81 e0       	ldi	r24, 0x01	; 1
     44c:	8d 83       	std	Y+5, r24	; 0x05
     44e:	88 81       	ld	r24, Y
     450:	81 11       	cpse	r24, r1
     452:	0b c0       	rjmp	.+22     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     454:	8e 85       	ldd	r24, Y+14	; 0x0e
     456:	84 30       	cpi	r24, 0x04	; 4
     458:	41 f4       	brne	.+16     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     45a:	89 85       	ldd	r24, Y+9	; 0x09
     45c:	88 23       	and	r24, r24
     45e:	29 f0       	breq	.+10     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     460:	1d 8a       	std	Y+21, r1	; 0x15
     462:	ce 01       	movw	r24, r28
     464:	0e 94 42 01 	call	0x284	; 0x284 <_ZN14ChannelControl13ForwardHoldOnEv>
     468:	03 c0       	rjmp	.+6      	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     46a:	ce 01       	movw	r24, r28
     46c:	0e 94 38 01 	call	0x270	; 0x270 <_ZN14ChannelControl4StopEv>
     470:	8d 85       	ldd	r24, Y+13	; 0x0d
     472:	0e 85       	ldd	r16, Y+14	; 0x0e
     474:	80 17       	cp	r24, r16
     476:	20 f0       	brcs	.+8      	; 0x480 <__LOCK_REGION_LENGTH__+0x80>
     478:	98 8d       	ldd	r25, Y+24	; 0x18
     47a:	91 11       	cpse	r25, r1
     47c:	b3 c0       	rjmp	.+358    	; 0x5e4 <__LOCK_REGION_LENGTH__+0x1e4>
     47e:	a1 c0       	rjmp	.+322    	; 0x5c2 <__LOCK_REGION_LENGTH__+0x1c2>
     480:	10 e0       	ldi	r17, 0x00	; 0
     482:	08 1b       	sub	r16, r24
     484:	11 09       	sbc	r17, r1
     486:	88 8d       	ldd	r24, Y+24	; 0x18
     488:	88 23       	and	r24, r24
     48a:	29 f0       	breq	.+10     	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
     48c:	01 15       	cp	r16, r1
     48e:	11 05       	cpc	r17, r1
     490:	11 f4       	brne	.+4      	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
     492:	01 e0       	ldi	r16, 0x01	; 1
     494:	10 e0       	ldi	r17, 0x00	; 0
     496:	89 8d       	ldd	r24, Y+25	; 0x19
     498:	88 23       	and	r24, r24
     49a:	79 f0       	breq	.+30     	; 0x4ba <__LOCK_REGION_LENGTH__+0xba>
     49c:	ce 01       	movw	r24, r28
     49e:	0e 94 38 01 	call	0x270	; 0x270 <_ZN14ChannelControl4StopEv>
     4a2:	8f e3       	ldi	r24, 0x3F	; 63
     4a4:	9f e1       	ldi	r25, 0x1F	; 31
     4a6:	01 97       	sbiw	r24, 0x01	; 1
     4a8:	f1 f7       	brne	.-4      	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
     4aa:	00 c0       	rjmp	.+0      	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
     4ac:	00 00       	nop
     4ae:	81 e0       	ldi	r24, 0x01	; 1
     4b0:	8d 8b       	std	Y+21, r24	; 0x15
     4b2:	88 8f       	std	Y+24, r24	; 0x18
     4b4:	1f 8a       	std	Y+23, r1	; 0x17
     4b6:	1c 86       	std	Y+12, r1	; 0x0c
     4b8:	1b 86       	std	Y+11, r1	; 0x0b
     4ba:	19 8e       	std	Y+25, r1	; 0x19
     4bc:	8b 81       	ldd	r24, Y+3	; 0x03
     4be:	88 23       	and	r24, r24
     4c0:	41 f0       	breq	.+16     	; 0x4d2 <__LOCK_REGION_LENGTH__+0xd2>
     4c2:	68 85       	ldd	r22, Y+8	; 0x08
     4c4:	70 e0       	ldi	r23, 0x00	; 0
     4c6:	84 e6       	ldi	r24, 0x64	; 100
     4c8:	90 e0       	ldi	r25, 0x00	; 0
     4ca:	0e 94 b3 11 	call	0x2366	; 0x2366 <__divmodhi4>
     4ce:	6b 01       	movw	r12, r22
     4d0:	05 c0       	rjmp	.+10     	; 0x4dc <__LOCK_REGION_LENGTH__+0xdc>
     4d2:	0f 2e       	mov	r0, r31
     4d4:	fa e0       	ldi	r31, 0x0A	; 10
     4d6:	cf 2e       	mov	r12, r31
     4d8:	d1 2c       	mov	r13, r1
     4da:	f0 2d       	mov	r31, r0
     4dc:	bd 84       	ldd	r11, Y+13	; 0x0d
     4de:	b1 10       	cpse	r11, r1
     4e0:	08 c0       	rjmp	.+16     	; 0x4f2 <__LOCK_REGION_LENGTH__+0xf2>
     4e2:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <wait_sec_down>
     4e6:	8c 9d       	mul	r24, r12
     4e8:	40 01       	movw	r8, r0
     4ea:	8d 9d       	mul	r24, r13
     4ec:	90 0c       	add	r9, r0
     4ee:	11 24       	eor	r1, r1
     4f0:	12 c0       	rjmp	.+36     	; 0x516 <__LOCK_REGION_LENGTH__+0x116>
     4f2:	20 91 4e 01 	lds	r18, 0x014E	; 0x80014e <wait_sec_up>
     4f6:	2c 9d       	mul	r18, r12
     4f8:	c0 01       	movw	r24, r0
     4fa:	2d 9d       	mul	r18, r13
     4fc:	90 0d       	add	r25, r0
     4fe:	11 24       	eor	r1, r1
     500:	96 95       	lsr	r25
     502:	87 95       	ror	r24
     504:	96 95       	lsr	r25
     506:	87 95       	ror	r24
     508:	80 9f       	mul	r24, r16
     50a:	40 01       	movw	r8, r0
     50c:	81 9f       	mul	r24, r17
     50e:	90 0c       	add	r9, r0
     510:	90 9f       	mul	r25, r16
     512:	90 0c       	add	r9, r0
     514:	11 24       	eor	r1, r1
     516:	eb 84       	ldd	r14, Y+11	; 0x0b
     518:	fc 84       	ldd	r15, Y+12	; 0x0c
     51a:	8f 85       	ldd	r24, Y+15	; 0x0f
     51c:	98 89       	ldd	r25, Y+16	; 0x10
     51e:	e8 16       	cp	r14, r24
     520:	f9 06       	cpc	r15, r25
     522:	a9 f1       	breq	.+106    	; 0x58e <__LOCK_REGION_LENGTH__+0x18e>
     524:	49 88       	ldd	r4, Y+17	; 0x11
     526:	5a 88       	ldd	r5, Y+18	; 0x12
     528:	6b 88       	ldd	r6, Y+19	; 0x13
     52a:	7c 88       	ldd	r7, Y+20	; 0x14
     52c:	20 e0       	ldi	r18, 0x00	; 0
     52e:	30 e0       	ldi	r19, 0x00	; 0
     530:	a9 01       	movw	r20, r18
     532:	c3 01       	movw	r24, r6
     534:	b2 01       	movw	r22, r4
     536:	0e 94 ae 11 	call	0x235c	; 0x235c <__gesf2>
     53a:	18 16       	cp	r1, r24
     53c:	bc f4       	brge	.+46     	; 0x56c <__LOCK_REGION_LENGTH__+0x16c>
     53e:	b6 01       	movw	r22, r12
     540:	80 e0       	ldi	r24, 0x00	; 0
     542:	90 e0       	ldi	r25, 0x00	; 0
     544:	0e 94 fc 10 	call	0x21f8	; 0x21f8 <__floatunsisf>
     548:	9b 01       	movw	r18, r22
     54a:	ac 01       	movw	r20, r24
     54c:	60 e0       	ldi	r22, 0x00	; 0
     54e:	70 e0       	ldi	r23, 0x00	; 0
     550:	80 e2       	ldi	r24, 0x20	; 32
     552:	91 e4       	ldi	r25, 0x41	; 65
     554:	0e 94 8a 10 	call	0x2114	; 0x2114 <__divsf3>
     558:	9b 01       	movw	r18, r22
     55a:	ac 01       	movw	r20, r24
     55c:	c3 01       	movw	r24, r6
     55e:	b2 01       	movw	r22, r4
     560:	0e 94 18 10 	call	0x2030	; 0x2030 <__subsf3>
     564:	69 8b       	std	Y+17, r22	; 0x11
     566:	7a 8b       	std	Y+18, r23	; 0x12
     568:	8b 8b       	std	Y+19, r24	; 0x13
     56a:	9c 8b       	std	Y+20, r25	; 0x14
     56c:	20 e0       	ldi	r18, 0x00	; 0
     56e:	30 e0       	ldi	r19, 0x00	; 0
     570:	a9 01       	movw	r20, r18
     572:	69 89       	ldd	r22, Y+17	; 0x11
     574:	7a 89       	ldd	r23, Y+18	; 0x12
     576:	8b 89       	ldd	r24, Y+19	; 0x13
     578:	9c 89       	ldd	r25, Y+20	; 0x14
     57a:	0e 94 85 10 	call	0x210a	; 0x210a <__cmpsf2>
     57e:	88 23       	and	r24, r24
     580:	24 f4       	brge	.+8      	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
     582:	19 8a       	std	Y+17, r1	; 0x11
     584:	1a 8a       	std	Y+18, r1	; 0x12
     586:	1b 8a       	std	Y+19, r1	; 0x13
     588:	1c 8a       	std	Y+20, r1	; 0x14
     58a:	f8 8a       	std	Y+16, r15	; 0x10
     58c:	ef 86       	std	Y+15, r14	; 0x0f
     58e:	8e 14       	cp	r8, r14
     590:	9f 04       	cpc	r9, r15
     592:	48 f0       	brcs	.+18     	; 0x5a6 <__LOCK_REGION_LENGTH__+0x1a6>
     594:	89 81       	ldd	r24, Y+1	; 0x01
     596:	81 11       	cpse	r24, r1
     598:	06 c0       	rjmp	.+12     	; 0x5a6 <__LOCK_REGION_LENGTH__+0x1a6>
     59a:	ce 01       	movw	r24, r28
     59c:	0e 94 07 01 	call	0x20e	; 0x20e <_ZN14ChannelControl8BackwardEv>
     5a0:	81 e0       	ldi	r24, 0x01	; 1
     5a2:	8d 8b       	std	Y+21, r24	; 0x15
     5a4:	0e c0       	rjmp	.+28     	; 0x5c2 <__LOCK_REGION_LENGTH__+0x1c2>
     5a6:	8d 89       	ldd	r24, Y+21	; 0x15
     5a8:	88 23       	and	r24, r24
     5aa:	29 f0       	breq	.+10     	; 0x5b6 <__LOCK_REGION_LENGTH__+0x1b6>
     5ac:	bb 20       	and	r11, r11
     5ae:	f1 f0       	breq	.+60     	; 0x5ec <__LOCK_REGION_LENGTH__+0x1ec>
     5b0:	8e 85       	ldd	r24, Y+14	; 0x0e
     5b2:	80 1b       	sub	r24, r16
     5b4:	8e 87       	std	Y+14, r24	; 0x0e
     5b6:	1d 8a       	std	Y+21, r1	; 0x15
     5b8:	1c 86       	std	Y+12, r1	; 0x0c
     5ba:	1b 86       	std	Y+11, r1	; 0x0b
     5bc:	ce 01       	movw	r24, r28
     5be:	0e 94 38 01 	call	0x270	; 0x270 <_ZN14ChannelControl4StopEv>
     5c2:	89 81       	ldd	r24, Y+1	; 0x01
     5c4:	88 23       	and	r24, r24
     5c6:	21 f0       	breq	.+8      	; 0x5d0 <__LOCK_REGION_LENGTH__+0x1d0>
     5c8:	19 8a       	std	Y+17, r1	; 0x11
     5ca:	1a 8a       	std	Y+18, r1	; 0x12
     5cc:	1b 8a       	std	Y+19, r1	; 0x13
     5ce:	1c 8a       	std	Y+20, r1	; 0x14
     5d0:	8e 85       	ldd	r24, Y+14	; 0x0e
     5d2:	16 c0       	rjmp	.+44     	; 0x600 <__LOCK_REGION_LENGTH__+0x200>
     5d4:	10 e0       	ldi	r17, 0x00	; 0
     5d6:	08 1b       	sub	r16, r24
     5d8:	11 09       	sbc	r17, r1
     5da:	93 ce       	rjmp	.-730    	; 0x302 <_ZN14ChannelControl7ProcessEv+0x3e>
     5dc:	9d 89       	ldd	r25, Y+21	; 0x15
     5de:	99 23       	and	r25, r25
     5e0:	69 f0       	breq	.+26     	; 0x5fc <__LOCK_REGION_LENGTH__+0x1fc>
     5e2:	18 cf       	rjmp	.-464    	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
     5e4:	10 e0       	ldi	r17, 0x00	; 0
     5e6:	08 1b       	sub	r16, r24
     5e8:	11 09       	sbc	r17, r1
     5ea:	50 cf       	rjmp	.-352    	; 0x48c <__LOCK_REGION_LENGTH__+0x8c>
     5ec:	1e 86       	std	Y+14, r1	; 0x0e
     5ee:	e3 cf       	rjmp	.-58     	; 0x5b6 <__LOCK_REGION_LENGTH__+0x1b6>
     5f0:	8e 85       	ldd	r24, Y+14	; 0x0e
     5f2:	15 cf       	rjmp	.-470    	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
     5f4:	8d 89       	ldd	r24, Y+21	; 0x15
     5f6:	81 11       	cpse	r24, r1
     5f8:	fb cf       	rjmp	.-10     	; 0x5f0 <__LOCK_REGION_LENGTH__+0x1f0>
     5fa:	0e cf       	rjmp	.-484    	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     5fc:	8e 85       	ldd	r24, Y+14	; 0x0e
     5fe:	11 cf       	rjmp	.-478    	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     600:	df 91       	pop	r29
     602:	cf 91       	pop	r28
     604:	1f 91       	pop	r17
     606:	0f 91       	pop	r16
     608:	ff 90       	pop	r15
     60a:	ef 90       	pop	r14
     60c:	df 90       	pop	r13
     60e:	cf 90       	pop	r12
     610:	bf 90       	pop	r11
     612:	af 90       	pop	r10
     614:	9f 90       	pop	r9
     616:	8f 90       	pop	r8
     618:	7f 90       	pop	r7
     61a:	6f 90       	pop	r6
     61c:	5f 90       	pop	r5
     61e:	4f 90       	pop	r4
     620:	08 95       	ret

00000622 <_Z10LoadEepromv>:


void LoadEeprom(){
     622:	0f 93       	push	r16
     624:	1f 93       	push	r17
     626:	cf 93       	push	r28
     628:	df 93       	push	r29
	
   unsigned char tmp = 0;
   int i = 0;

	wait_sec_up = eeprom_read_byte(&eeprom_wait_sec_up);
     62a:	81 e2       	ldi	r24, 0x21	; 33
     62c:	90 e0       	ldi	r25, 0x00	; 0
     62e:	0e 94 00 12 	call	0x2400	; 0x2400 <eeprom_read_byte>
     632:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <wait_sec_up>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     636:	8f ec       	ldi	r24, 0xCF	; 207
     638:	97 e0       	ldi	r25, 0x07	; 7
     63a:	01 97       	sbiw	r24, 0x01	; 1
     63c:	f1 f7       	brne	.-4      	; 0x63a <_Z10LoadEepromv+0x18>
     63e:	00 c0       	rjmp	.+0      	; 0x640 <_Z10LoadEepromv+0x1e>
     640:	00 00       	nop
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_UP, wait_sec_up);
     642:	80 91 4e 01 	lds	r24, 0x014E	; 0x80014e <wait_sec_up>

unsigned char CheckMinMax(unsigned char addr, unsigned char param)
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
     646:	9d ef       	ldi	r25, 0xFD	; 253
     648:	98 0f       	add	r25, r24
     64a:	92 36       	cpi	r25, 0x62	; 98
     64c:	80 f0       	brcs	.+32     	; 0x66e <_Z10LoadEepromv+0x4c>
	wait_sec_up = eeprom_read_byte(&eeprom_wait_sec_up);
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_UP, wait_sec_up);
	if (wait_sec_up != tmp)
     64e:	89 30       	cpi	r24, 0x09	; 9
     650:	71 f0       	breq	.+28     	; 0x66e <_Z10LoadEepromv+0x4c>
	{
		wait_sec_up = tmp;
     652:	89 e0       	ldi	r24, 0x09	; 9
     654:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <wait_sec_up>
		eeprom_write_byte(&eeprom_wait_sec_up, wait_sec_up);
     658:	69 e0       	ldi	r22, 0x09	; 9
     65a:	81 e2       	ldi	r24, 0x21	; 33
     65c:	90 e0       	ldi	r25, 0x00	; 0
     65e:	0e 94 12 12 	call	0x2424	; 0x2424 <eeprom_write_byte>
     662:	cf ec       	ldi	r28, 0xCF	; 207
     664:	d7 e0       	ldi	r29, 0x07	; 7
     666:	21 97       	sbiw	r28, 0x01	; 1
     668:	f1 f7       	brne	.-4      	; 0x666 <_Z10LoadEepromv+0x44>
     66a:	00 c0       	rjmp	.+0      	; 0x66c <_Z10LoadEepromv+0x4a>
     66c:	00 00       	nop
		_delay_ms(5);
	}
	
	
	wait_sec_down = eeprom_read_byte(&eeprom_wait_sec_down);
     66e:	83 e2       	ldi	r24, 0x23	; 35
     670:	90 e0       	ldi	r25, 0x00	; 0
     672:	0e 94 00 12 	call	0x2400	; 0x2400 <eeprom_read_byte>
     676:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <wait_sec_down>
     67a:	8f ec       	ldi	r24, 0xCF	; 207
     67c:	97 e0       	ldi	r25, 0x07	; 7
     67e:	01 97       	sbiw	r24, 0x01	; 1
     680:	f1 f7       	brne	.-4      	; 0x67e <_Z10LoadEepromv+0x5c>
     682:	00 c0       	rjmp	.+0      	; 0x684 <_Z10LoadEepromv+0x62>
     684:	00 00       	nop
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_DOWN, wait_sec_down);
     686:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <wait_sec_down>
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
     68a:	9d ef       	ldi	r25, 0xFD	; 253
     68c:	98 0f       	add	r25, r24
     68e:	92 36       	cpi	r25, 0x62	; 98
     690:	80 f0       	brcs	.+32     	; 0x6b2 <_Z10LoadEepromv+0x90>
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_DOWN, wait_sec_down);
	
	if (wait_sec_down != tmp)
     692:	84 31       	cpi	r24, 0x14	; 20
     694:	71 f0       	breq	.+28     	; 0x6b2 <_Z10LoadEepromv+0x90>
	{
		wait_sec_down = tmp;
     696:	84 e1       	ldi	r24, 0x14	; 20
     698:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <wait_sec_down>
		eeprom_write_byte(&eeprom_wait_sec_down, wait_sec_down);
     69c:	64 e1       	ldi	r22, 0x14	; 20
     69e:	83 e2       	ldi	r24, 0x23	; 35
     6a0:	90 e0       	ldi	r25, 0x00	; 0
     6a2:	0e 94 12 12 	call	0x2424	; 0x2424 <eeprom_write_byte>
     6a6:	cf ec       	ldi	r28, 0xCF	; 207
     6a8:	d7 e0       	ldi	r29, 0x07	; 7
     6aa:	21 97       	sbiw	r28, 0x01	; 1
     6ac:	f1 f7       	brne	.-4      	; 0x6aa <_Z10LoadEepromv+0x88>
     6ae:	00 c0       	rjmp	.+0      	; 0x6b0 <_Z10LoadEepromv+0x8e>
     6b0:	00 00       	nop
		_delay_ms(5);
	}
	
	moving_up_stop = eeprom_read_byte(&eeprom_moving_up_stop);
     6b2:	82 e2       	ldi	r24, 0x22	; 34
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	0e 94 00 12 	call	0x2400	; 0x2400 <eeprom_read_byte>
     6ba:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <moving_up_stop>
     6be:	8f ec       	ldi	r24, 0xCF	; 207
     6c0:	97 e0       	ldi	r25, 0x07	; 7
     6c2:	01 97       	sbiw	r24, 0x01	; 1
     6c4:	f1 f7       	brne	.-4      	; 0x6c2 <_Z10LoadEepromv+0xa0>
     6c6:	00 c0       	rjmp	.+0      	; 0x6c8 <_Z10LoadEepromv+0xa6>
     6c8:	00 00       	nop
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_MOVING_UP_STOP, moving_up_stop);
     6ca:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <moving_up_stop>
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
		                         break;
		case ADDR_MOVING_UP_STOP: if ((param > MAX_MOVING_UP_STOP) || (param < MIN_MOVING_UP_STOP)) param = DEF_MOVING_UP_STOP;
     6ce:	85 36       	cpi	r24, 0x65	; 101
     6d0:	80 f0       	brcs	.+32     	; 0x6f2 <_Z10LoadEepromv+0xd0>
	moving_up_stop = eeprom_read_byte(&eeprom_moving_up_stop);
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_MOVING_UP_STOP, moving_up_stop);
	if  (moving_up_stop != tmp)
     6d2:	8a 30       	cpi	r24, 0x0A	; 10
     6d4:	71 f0       	breq	.+28     	; 0x6f2 <_Z10LoadEepromv+0xd0>
	{
		moving_up_stop =tmp;
     6d6:	8a e0       	ldi	r24, 0x0A	; 10
     6d8:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <moving_up_stop>
		eeprom_write_byte(&eeprom_moving_up_stop, moving_up_stop);
     6dc:	6a e0       	ldi	r22, 0x0A	; 10
     6de:	82 e2       	ldi	r24, 0x22	; 34
     6e0:	90 e0       	ldi	r25, 0x00	; 0
     6e2:	0e 94 12 12 	call	0x2424	; 0x2424 <eeprom_write_byte>
     6e6:	cf ec       	ldi	r28, 0xCF	; 207
     6e8:	d7 e0       	ldi	r29, 0x07	; 7
     6ea:	21 97       	sbiw	r28, 0x01	; 1
     6ec:	f1 f7       	brne	.-4      	; 0x6ea <_Z10LoadEepromv+0xc8>
     6ee:	00 c0       	rjmp	.+0      	; 0x6f0 <_Z10LoadEepromv+0xce>
     6f0:	00 00       	nop
		_delay_ms(5);
	}
	 
	 //reading  10..19 joystick analogs values (LEFT) 
	eeprom_read_block((void*)&an_L.steps, (const void*)an_L_eeprom, 10);	 
     6f2:	4a e0       	ldi	r20, 0x0A	; 10
     6f4:	50 e0       	ldi	r21, 0x00	; 0
     6f6:	67 e1       	ldi	r22, 0x17	; 23
     6f8:	70 e0       	ldi	r23, 0x00	; 0
     6fa:	88 e9       	ldi	r24, 0x98	; 152
     6fc:	91 e0       	ldi	r25, 0x01	; 1
     6fe:	0e 94 f0 11 	call	0x23e0	; 0x23e0 <eeprom_read_block>
     702:	8f ec       	ldi	r24, 0xCF	; 207
     704:	97 e0       	ldi	r25, 0x07	; 7
     706:	01 97       	sbiw	r24, 0x01	; 1
     708:	f1 f7       	brne	.-4      	; 0x706 <_Z10LoadEepromv+0xe4>
     70a:	00 c0       	rjmp	.+0      	; 0x70c <_Z10LoadEepromv+0xea>
     70c:	00 00       	nop
     70e:	e8 e9       	ldi	r30, 0x98	; 152
     710:	f1 e0       	ldi	r31, 0x01	; 1
     712:	c4 e3       	ldi	r28, 0x34	; 52
     714:	d1 e0       	ldi	r29, 0x01	; 1
     716:	22 ea       	ldi	r18, 0xA2	; 162
     718:	31 e0       	ldi	r19, 0x01	; 1
     71a:	de 01       	movw	r26, r28
	 _delay_ms(5);
	
	tmp = 0;
     71c:	90 e0       	ldi	r25, 0x00	; 0
	for (i = 0; i <=9; i++)
	if ((an_L.steps[i] > 99) || (an_L.steps[i]  == 0)) 
	{
		tmp = 1;
     71e:	41 e0       	ldi	r20, 0x01	; 1
	eeprom_read_block((void*)&an_L.steps, (const void*)an_L_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_L.steps[i] > 99) || (an_L.steps[i]  == 0)) 
     720:	80 81       	ld	r24, Z
     722:	81 50       	subi	r24, 0x01	; 1
     724:	83 36       	cpi	r24, 0x63	; 99
     726:	18 f0       	brcs	.+6      	; 0x72e <_Z10LoadEepromv+0x10c>
	{
		tmp = 1;
		an_L.steps[i] = def_analog[i];
     728:	8c 91       	ld	r24, X
     72a:	80 83       	st	Z, r24
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_L.steps[i] > 99) || (an_L.steps[i]  == 0)) 
	{
		tmp = 1;
     72c:	94 2f       	mov	r25, r20
     72e:	31 96       	adiw	r30, 0x01	; 1
     730:	11 96       	adiw	r26, 0x01	; 1
	 //reading  10..19 joystick analogs values (LEFT) 
	eeprom_read_block((void*)&an_L.steps, (const void*)an_L_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
     732:	e2 17       	cp	r30, r18
     734:	f3 07       	cpc	r31, r19
     736:	a1 f7       	brne	.-24     	; 0x720 <_Z10LoadEepromv+0xfe>
	{
		tmp = 1;
		an_L.steps[i] = def_analog[i];
	}
	
	if (tmp){
     738:	99 23       	and	r25, r25
     73a:	71 f0       	breq	.+28     	; 0x758 <_Z10LoadEepromv+0x136>
		eeprom_write_block((void*)&an_L.steps,(void*)&an_L_eeprom, 10);
     73c:	4a e0       	ldi	r20, 0x0A	; 10
     73e:	50 e0       	ldi	r21, 0x00	; 0
     740:	67 e1       	ldi	r22, 0x17	; 23
     742:	70 e0       	ldi	r23, 0x00	; 0
     744:	88 e9       	ldi	r24, 0x98	; 152
     746:	91 e0       	ldi	r25, 0x01	; 1
     748:	0e 94 08 12 	call	0x2410	; 0x2410 <eeprom_write_block>
     74c:	8f ec       	ldi	r24, 0xCF	; 207
     74e:	97 e0       	ldi	r25, 0x07	; 7
     750:	01 97       	sbiw	r24, 0x01	; 1
     752:	f1 f7       	brne	.-4      	; 0x750 <_Z10LoadEepromv+0x12e>
     754:	00 c0       	rjmp	.+0      	; 0x756 <_Z10LoadEepromv+0x134>
     756:	00 00       	nop
		_delay_ms(5);	
	}
	
	
	//reading  20..29 joystick analogs values (RIGHT)
	eeprom_read_block((void*)&an_R.steps, (const void*)an_R_eeprom, 10);	 
     758:	4a e0       	ldi	r20, 0x0A	; 10
     75a:	50 e0       	ldi	r21, 0x00	; 0
     75c:	6d e0       	ldi	r22, 0x0D	; 13
     75e:	70 e0       	ldi	r23, 0x00	; 0
     760:	84 eb       	ldi	r24, 0xB4	; 180
     762:	91 e0       	ldi	r25, 0x01	; 1
     764:	0e 94 f0 11 	call	0x23e0	; 0x23e0 <eeprom_read_block>
     768:	8f ec       	ldi	r24, 0xCF	; 207
     76a:	97 e0       	ldi	r25, 0x07	; 7
     76c:	01 97       	sbiw	r24, 0x01	; 1
     76e:	f1 f7       	brne	.-4      	; 0x76c <_Z10LoadEepromv+0x14a>
     770:	00 c0       	rjmp	.+0      	; 0x772 <_Z10LoadEepromv+0x150>
     772:	00 00       	nop
     774:	e4 eb       	ldi	r30, 0xB4	; 180
     776:	f1 e0       	ldi	r31, 0x01	; 1
     778:	2e eb       	ldi	r18, 0xBE	; 190
     77a:	31 e0       	ldi	r19, 0x01	; 1
	 _delay_ms(5);
	
	tmp = 0;
     77c:	90 e0       	ldi	r25, 0x00	; 0
	for (i = 0; i <=9; i++)
	if ((an_R.steps[i] > 99) || (an_R.steps[i]  == 0)) 
	{
		tmp = 1;
     77e:	41 e0       	ldi	r20, 0x01	; 1
	eeprom_read_block((void*)&an_R.steps, (const void*)an_R_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_R.steps[i] > 99) || (an_R.steps[i]  == 0)) 
     780:	80 81       	ld	r24, Z
     782:	81 50       	subi	r24, 0x01	; 1
     784:	83 36       	cpi	r24, 0x63	; 99
     786:	18 f0       	brcs	.+6      	; 0x78e <_Z10LoadEepromv+0x16c>
	{
		tmp = 1;
		an_R.steps[i] = def_analog[i];
     788:	88 81       	ld	r24, Y
     78a:	80 83       	st	Z, r24
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_R.steps[i] > 99) || (an_R.steps[i]  == 0)) 
	{
		tmp = 1;
     78c:	94 2f       	mov	r25, r20
     78e:	31 96       	adiw	r30, 0x01	; 1
     790:	21 96       	adiw	r28, 0x01	; 1
	//reading  20..29 joystick analogs values (RIGHT)
	eeprom_read_block((void*)&an_R.steps, (const void*)an_R_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
     792:	e2 17       	cp	r30, r18
     794:	f3 07       	cpc	r31, r19
     796:	a1 f7       	brne	.-24     	; 0x780 <_Z10LoadEepromv+0x15e>
	{
		tmp = 1;
		an_R.steps[i] = def_analog[i];
	}
	
	if (tmp){
     798:	99 23       	and	r25, r25
     79a:	41 f0       	breq	.+16     	; 0x7ac <_Z10LoadEepromv+0x18a>
		eeprom_write_block((void*)&an_R.steps,(void*)&an_R_eeprom, 10);	
     79c:	4a e0       	ldi	r20, 0x0A	; 10
     79e:	50 e0       	ldi	r21, 0x00	; 0
     7a0:	6d e0       	ldi	r22, 0x0D	; 13
     7a2:	70 e0       	ldi	r23, 0x00	; 0
     7a4:	84 eb       	ldi	r24, 0xB4	; 180
     7a6:	91 e0       	ldi	r25, 0x01	; 1
     7a8:	0e 94 08 12 	call	0x2410	; 0x2410 <eeprom_write_block>
	}
	
	
	//reading  30..35 protection data
	
	eeprom_read_block((void*)&protection, (const void*)protection_eeprom,PROTECTIONS_COUNT);
     7ac:	46 e0       	ldi	r20, 0x06	; 6
     7ae:	50 e0       	ldi	r21, 0x00	; 0
     7b0:	67 e0       	ldi	r22, 0x07	; 7
     7b2:	70 e0       	ldi	r23, 0x00	; 0
     7b4:	85 e4       	ldi	r24, 0x45	; 69
     7b6:	91 e0       	ldi	r25, 0x01	; 1
     7b8:	0e 94 f0 11 	call	0x23e0	; 0x23e0 <eeprom_read_block>
     7bc:	cf ec       	ldi	r28, 0xCF	; 207
     7be:	d7 e0       	ldi	r29, 0x07	; 7
     7c0:	21 97       	sbiw	r28, 0x01	; 1
     7c2:	f1 f7       	brne	.-4      	; 0x7c0 <_Z10LoadEepromv+0x19e>
     7c4:	00 c0       	rjmp	.+0      	; 0x7c6 <_Z10LoadEepromv+0x1a4>
     7c6:	00 00       	nop
     7c8:	a5 e4       	ldi	r26, 0x45	; 69
     7ca:	b1 e0       	ldi	r27, 0x01	; 1
     7cc:	ec e1       	ldi	r30, 0x1C	; 28
     7ce:	f1 e0       	ldi	r31, 0x01	; 1
     7d0:	44 e3       	ldi	r20, 0x34	; 52
     7d2:	51 e0       	ldi	r21, 0x01	; 1
	_delay_ms(5);
	
	tmp = 0;
     7d4:	60 e0       	ldi	r22, 0x00	; 0
	for (i = 0; i <=PROTECTIONS_COUNT-1; i++)
	if ((protection[i] > def_protection[i][2]) || (protection[i] < def_protection[i][1]))
	{
		tmp = 1;
     7d6:	71 e0       	ldi	r23, 0x01	; 1
     7d8:	8d 01       	movw	r16, r26
	eeprom_read_block((void*)&protection, (const void*)protection_eeprom,PROTECTIONS_COUNT);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=PROTECTIONS_COUNT-1; i++)
	if ((protection[i] > def_protection[i][2]) || (protection[i] < def_protection[i][1]))
     7da:	8c 91       	ld	r24, X
     7dc:	9f 01       	movw	r18, r30
     7de:	92 81       	ldd	r25, Z+2	; 0x02
     7e0:	98 17       	cp	r25, r24
     7e2:	18 f0       	brcs	.+6      	; 0x7ea <_Z10LoadEepromv+0x1c8>
     7e4:	91 81       	ldd	r25, Z+1	; 0x01
     7e6:	89 17       	cp	r24, r25
     7e8:	28 f4       	brcc	.+10     	; 0x7f4 <_Z10LoadEepromv+0x1d2>
	{
		tmp = 1;
		protection[i] = def_protection[i][0];
     7ea:	e9 01       	movw	r28, r18
     7ec:	88 81       	ld	r24, Y
     7ee:	e8 01       	movw	r28, r16
     7f0:	88 83       	st	Y, r24
	
	tmp = 0;
	for (i = 0; i <=PROTECTIONS_COUNT-1; i++)
	if ((protection[i] > def_protection[i][2]) || (protection[i] < def_protection[i][1]))
	{
		tmp = 1;
     7f2:	67 2f       	mov	r22, r23
     7f4:	11 96       	adiw	r26, 0x01	; 1
     7f6:	34 96       	adiw	r30, 0x04	; 4
	
	eeprom_read_block((void*)&protection, (const void*)protection_eeprom,PROTECTIONS_COUNT);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=PROTECTIONS_COUNT-1; i++)
     7f8:	e4 17       	cp	r30, r20
     7fa:	f5 07       	cpc	r31, r21
     7fc:	69 f7       	brne	.-38     	; 0x7d8 <_Z10LoadEepromv+0x1b6>
	{
		tmp = 1;
		protection[i] = def_protection[i][0];
	}
	
	if (tmp){
     7fe:	66 23       	and	r22, r22
     800:	71 f0       	breq	.+28     	; 0x81e <_Z10LoadEepromv+0x1fc>
		eeprom_write_block((void*)&protection,(void*)&protection_eeprom, PROTECTIONS_COUNT);
     802:	46 e0       	ldi	r20, 0x06	; 6
     804:	50 e0       	ldi	r21, 0x00	; 0
     806:	67 e0       	ldi	r22, 0x07	; 7
     808:	70 e0       	ldi	r23, 0x00	; 0
     80a:	85 e4       	ldi	r24, 0x45	; 69
     80c:	91 e0       	ldi	r25, 0x01	; 1
     80e:	0e 94 08 12 	call	0x2410	; 0x2410 <eeprom_write_block>
     812:	8f ec       	ldi	r24, 0xCF	; 207
     814:	97 e0       	ldi	r25, 0x07	; 7
     816:	01 97       	sbiw	r24, 0x01	; 1
     818:	f1 f7       	brne	.-4      	; 0x816 <_Z10LoadEepromv+0x1f4>
     81a:	00 c0       	rjmp	.+0      	; 0x81c <_Z10LoadEepromv+0x1fa>
     81c:	00 00       	nop
		_delay_ms(5);
	}
	
	//reading  36..39 drive speed settings on normal and WATER mode, HOLD ON function
	
	eeprom_read_block((void*)&pulsemoving, (const void*)pulsemoving_eeprom,4);
     81e:	44 e0       	ldi	r20, 0x04	; 4
     820:	50 e0       	ldi	r21, 0x00	; 0
     822:	63 e0       	ldi	r22, 0x03	; 3
     824:	70 e0       	ldi	r23, 0x00	; 0
     826:	81 e4       	ldi	r24, 0x41	; 65
     828:	91 e0       	ldi	r25, 0x01	; 1
     82a:	0e 94 f0 11 	call	0x23e0	; 0x23e0 <eeprom_read_block>
     82e:	cf ec       	ldi	r28, 0xCF	; 207
     830:	d7 e0       	ldi	r29, 0x07	; 7
     832:	21 97       	sbiw	r28, 0x01	; 1
     834:	f1 f7       	brne	.-4      	; 0x832 <_Z10LoadEepromv+0x210>
     836:	00 c0       	rjmp	.+0      	; 0x838 <_Z10LoadEepromv+0x216>
     838:	00 00       	nop
     83a:	a1 e4       	ldi	r26, 0x41	; 65
     83c:	b1 e0       	ldi	r27, 0x01	; 1
     83e:	ec e0       	ldi	r30, 0x0C	; 12
     840:	f1 e0       	ldi	r31, 0x01	; 1
     842:	4c e1       	ldi	r20, 0x1C	; 28
     844:	51 e0       	ldi	r21, 0x01	; 1
	_delay_ms(5);
	
	tmp = 0;
     846:	60 e0       	ldi	r22, 0x00	; 0
	for (i = 0; i <=3; i++)
	if ((pulsemoving[i] > def_pulsemoving[i][2]) || (pulsemoving[i] < def_pulsemoving[i][1]))
	{
		tmp = 1;
     848:	71 e0       	ldi	r23, 0x01	; 1
     84a:	8d 01       	movw	r16, r26
	eeprom_read_block((void*)&pulsemoving, (const void*)pulsemoving_eeprom,4);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=3; i++)
	if ((pulsemoving[i] > def_pulsemoving[i][2]) || (pulsemoving[i] < def_pulsemoving[i][1]))
     84c:	8c 91       	ld	r24, X
     84e:	9f 01       	movw	r18, r30
     850:	92 81       	ldd	r25, Z+2	; 0x02
     852:	98 17       	cp	r25, r24
     854:	18 f0       	brcs	.+6      	; 0x85c <_Z10LoadEepromv+0x23a>
     856:	91 81       	ldd	r25, Z+1	; 0x01
     858:	89 17       	cp	r24, r25
     85a:	28 f4       	brcc	.+10     	; 0x866 <_Z10LoadEepromv+0x244>
	{
		tmp = 1;
		pulsemoving[i] = def_pulsemoving[i][0];
     85c:	e9 01       	movw	r28, r18
     85e:	88 81       	ld	r24, Y
     860:	e8 01       	movw	r28, r16
     862:	88 83       	st	Y, r24
	
	tmp = 0;
	for (i = 0; i <=3; i++)
	if ((pulsemoving[i] > def_pulsemoving[i][2]) || (pulsemoving[i] < def_pulsemoving[i][1]))
	{
		tmp = 1;
     864:	67 2f       	mov	r22, r23
     866:	11 96       	adiw	r26, 0x01	; 1
     868:	34 96       	adiw	r30, 0x04	; 4
	
	eeprom_read_block((void*)&pulsemoving, (const void*)pulsemoving_eeprom,4);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=3; i++)
     86a:	4e 17       	cp	r20, r30
     86c:	5f 07       	cpc	r21, r31
     86e:	69 f7       	brne	.-38     	; 0x84a <_Z10LoadEepromv+0x228>
	{
		tmp = 1;
		pulsemoving[i] = def_pulsemoving[i][0];
	}
	
	if (tmp){
     870:	66 23       	and	r22, r22
     872:	71 f0       	breq	.+28     	; 0x890 <_Z10LoadEepromv+0x26e>
		eeprom_write_block((void*)&pulsemoving,(void*)&pulsemoving_eeprom, 4);
     874:	44 e0       	ldi	r20, 0x04	; 4
     876:	50 e0       	ldi	r21, 0x00	; 0
     878:	63 e0       	ldi	r22, 0x03	; 3
     87a:	70 e0       	ldi	r23, 0x00	; 0
     87c:	81 e4       	ldi	r24, 0x41	; 65
     87e:	91 e0       	ldi	r25, 0x01	; 1
     880:	0e 94 08 12 	call	0x2410	; 0x2410 <eeprom_write_block>
     884:	8f ec       	ldi	r24, 0xCF	; 207
     886:	97 e0       	ldi	r25, 0x07	; 7
     888:	01 97       	sbiw	r24, 0x01	; 1
     88a:	f1 f7       	brne	.-4      	; 0x888 <_Z10LoadEepromv+0x266>
     88c:	00 c0       	rjmp	.+0      	; 0x88e <_Z10LoadEepromv+0x26c>
     88e:	00 00       	nop
		_delay_ms(5);
	}

	//reading  40 HAN specific logic on actuators release 
	
	logic_release = eeprom_read_byte(&logic_release_eeprom);
     890:	82 e0       	ldi	r24, 0x02	; 2
     892:	90 e0       	ldi	r25, 0x00	; 0
     894:	0e 94 00 12 	call	0x2400	; 0x2400 <eeprom_read_byte>
     898:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <logic_release>
     89c:	cf ec       	ldi	r28, 0xCF	; 207
     89e:	d7 e0       	ldi	r29, 0x07	; 7
     8a0:	21 97       	sbiw	r28, 0x01	; 1
     8a2:	f1 f7       	brne	.-4      	; 0x8a0 <_Z10LoadEepromv+0x27e>
     8a4:	00 c0       	rjmp	.+0      	; 0x8a6 <_Z10LoadEepromv+0x284>
     8a6:	00 00       	nop
	_delay_ms(5);
	
	tmp = 0;
	if ((logic_release > def_logic_release[2]) || (logic_release < def_logic_release[1]))
     8a8:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <logic_release>
     8ac:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <def_logic_release+0x2>
     8b0:	98 17       	cp	r25, r24
     8b2:	20 f0       	brcs	.+8      	; 0x8bc <_Z10LoadEepromv+0x29a>
     8b4:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <def_logic_release+0x1>
     8b8:	89 17       	cp	r24, r25
     8ba:	70 f4       	brcc	.+28     	; 0x8d8 <_Z10LoadEepromv+0x2b6>
	{
		tmp = 1;
		logic_release = def_logic_release[0];
     8bc:	60 91 08 01 	lds	r22, 0x0108	; 0x800108 <def_logic_release>
     8c0:	60 93 40 01 	sts	0x0140, r22	; 0x800140 <logic_release>
	}
	
	if (tmp){
		eeprom_write_byte(&logic_release_eeprom, logic_release);
     8c4:	82 e0       	ldi	r24, 0x02	; 2
     8c6:	90 e0       	ldi	r25, 0x00	; 0
     8c8:	0e 94 12 12 	call	0x2424	; 0x2424 <eeprom_write_byte>
     8cc:	8f ec       	ldi	r24, 0xCF	; 207
     8ce:	97 e0       	ldi	r25, 0x07	; 7
     8d0:	01 97       	sbiw	r24, 0x01	; 1
     8d2:	f1 f7       	brne	.-4      	; 0x8d0 <_Z10LoadEepromv+0x2ae>
     8d4:	00 c0       	rjmp	.+0      	; 0x8d6 <_Z10LoadEepromv+0x2b4>
     8d6:	00 00       	nop
		_delay_ms(5);
	}
	
	
	//CAN BUS parameters
	eeprom_read_block((void*)&can_bus, (const void*)can_bus_eeprom,2);
     8d8:	42 e0       	ldi	r20, 0x02	; 2
     8da:	50 e0       	ldi	r21, 0x00	; 0
     8dc:	60 e0       	ldi	r22, 0x00	; 0
     8de:	70 e0       	ldi	r23, 0x00	; 0
     8e0:	8e e3       	ldi	r24, 0x3E	; 62
     8e2:	91 e0       	ldi	r25, 0x01	; 1
     8e4:	0e 94 f0 11 	call	0x23e0	; 0x23e0 <eeprom_read_block>
     8e8:	cf ec       	ldi	r28, 0xCF	; 207
     8ea:	d7 e0       	ldi	r29, 0x07	; 7
     8ec:	21 97       	sbiw	r28, 0x01	; 1
     8ee:	f1 f7       	brne	.-4      	; 0x8ec <_Z10LoadEepromv+0x2ca>
     8f0:	00 c0       	rjmp	.+0      	; 0x8f2 <_Z10LoadEepromv+0x2d0>
     8f2:	00 00       	nop
	_delay_ms(5);
		
	tmp = 0;
	for (i = 0; i <=1; i++)
	if ((can_bus[i] > def_can_bus[i][2]) || (can_bus[i] < def_can_bus[i][1]))
     8f4:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <__data_end>
     8f8:	90 91 02 01 	lds	r25, 0x0102	; 0x800102 <__data_start+0x2>
     8fc:	98 17       	cp	r25, r24
     8fe:	30 f4       	brcc	.+12     	; 0x90c <__stack+0xd>
	{
			tmp = 1;
			can_bus[i] = def_can_bus[i][0];
     900:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
     904:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <__data_end>
		
	tmp = 0;
	for (i = 0; i <=1; i++)
	if ((can_bus[i] > def_can_bus[i][2]) || (can_bus[i] < def_can_bus[i][1]))
	{
			tmp = 1;
     908:	21 e0       	ldi	r18, 0x01	; 1
     90a:	05 c0       	rjmp	.+10     	; 0x916 <__stack+0x17>
	eeprom_read_block((void*)&can_bus, (const void*)can_bus_eeprom,2);
	_delay_ms(5);
		
	tmp = 0;
	for (i = 0; i <=1; i++)
	if ((can_bus[i] > def_can_bus[i][2]) || (can_bus[i] < def_can_bus[i][1]))
     90c:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
     910:	89 17       	cp	r24, r25
     912:	b0 f3       	brcs	.-20     	; 0x900 <__stack+0x1>
	
	//CAN BUS parameters
	eeprom_read_block((void*)&can_bus, (const void*)can_bus_eeprom,2);
	_delay_ms(5);
		
	tmp = 0;
     914:	20 e0       	ldi	r18, 0x00	; 0
	for (i = 0; i <=1; i++)
	if ((can_bus[i] > def_can_bus[i][2]) || (can_bus[i] < def_can_bus[i][1]))
     916:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <__data_end+0x1>
     91a:	90 91 06 01 	lds	r25, 0x0106	; 0x800106 <__data_start+0x6>
     91e:	98 17       	cp	r25, r24
     920:	20 f0       	brcs	.+8      	; 0x92a <__stack+0x2b>
     922:	90 91 05 01 	lds	r25, 0x0105	; 0x800105 <__data_start+0x5>
     926:	89 17       	cp	r24, r25
     928:	28 f4       	brcc	.+10     	; 0x934 <__stack+0x35>
	{
			tmp = 1;
			can_bus[i] = def_can_bus[i][0];
     92a:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <__data_start+0x4>
     92e:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <__data_end+0x1>
     932:	02 c0       	rjmp	.+4      	; 0x938 <__stack+0x39>
	}
		
	if (tmp){
     934:	22 23       	and	r18, r18
     936:	71 f0       	breq	.+28     	; 0x954 <__stack+0x55>
			eeprom_write_block((void*)&can_bus,(void*)&can_bus_eeprom, 2);
     938:	42 e0       	ldi	r20, 0x02	; 2
     93a:	50 e0       	ldi	r21, 0x00	; 0
     93c:	60 e0       	ldi	r22, 0x00	; 0
     93e:	70 e0       	ldi	r23, 0x00	; 0
     940:	8e e3       	ldi	r24, 0x3E	; 62
     942:	91 e0       	ldi	r25, 0x01	; 1
     944:	0e 94 08 12 	call	0x2410	; 0x2410 <eeprom_write_block>
     948:	8f ec       	ldi	r24, 0xCF	; 207
     94a:	97 e0       	ldi	r25, 0x07	; 7
     94c:	01 97       	sbiw	r24, 0x01	; 1
     94e:	f1 f7       	brne	.-4      	; 0x94c <__stack+0x4d>
     950:	00 c0       	rjmp	.+0      	; 0x952 <__stack+0x53>
     952:	00 00       	nop
			_delay_ms(5);
	}

}
     954:	df 91       	pop	r29
     956:	cf 91       	pop	r28
     958:	1f 91       	pop	r17
     95a:	0f 91       	pop	r16
     95c:	08 95       	ret

0000095e <_Z11WriteEepromc>:

void WriteEeprom(char paramfromdisp_addr)
{
	cli();
     95e:	f8 94       	cli
	switch (paramfromdisp_addr)
     960:	90 e0       	ldi	r25, 0x00	; 0
     962:	fc 01       	movw	r30, r24
     964:	31 97       	sbiw	r30, 0x01	; 1
     966:	ea 32       	cpi	r30, 0x2A	; 42
     968:	f1 05       	cpc	r31, r1
     96a:	08 f0       	brcs	.+2      	; 0x96e <_Z11WriteEepromc+0x10>
     96c:	4c c0       	rjmp	.+152    	; 0xa06 <_Z11WriteEepromc+0xa8>
     96e:	e2 5c       	subi	r30, 0xC2	; 194
     970:	ff 4f       	sbci	r31, 0xFF	; 255
     972:	0c 94 c7 11 	jmp	0x238e	; 0x238e <__tablejump2__>
	{
		case ADDR_WAIT_SEC_UP:   eeprom_write_byte(&eeprom_wait_sec_up, wait_sec_up);
     976:	60 91 4e 01 	lds	r22, 0x014E	; 0x80014e <wait_sec_up>
     97a:	81 e2       	ldi	r24, 0x21	; 33
     97c:	90 e0       	ldi	r25, 0x00	; 0
     97e:	0e 94 12 12 	call	0x2424	; 0x2424 <eeprom_write_byte>
		                         break;
     982:	41 c0       	rjmp	.+130    	; 0xa06 <_Z11WriteEepromc+0xa8>
		case ADDR_WAIT_SEC_DOWN: eeprom_write_byte(&eeprom_wait_sec_down, wait_sec_down);
     984:	60 91 4d 01 	lds	r22, 0x014D	; 0x80014d <wait_sec_down>
     988:	83 e2       	ldi	r24, 0x23	; 35
     98a:	90 e0       	ldi	r25, 0x00	; 0
     98c:	0e 94 12 12 	call	0x2424	; 0x2424 <eeprom_write_byte>
	                        	 break;
     990:	3a c0       	rjmp	.+116    	; 0xa06 <_Z11WriteEepromc+0xa8>
		case ADDR_MOVING_UP_STOP: eeprom_write_byte(&eeprom_moving_up_stop, moving_up_stop);
     992:	60 91 4c 01 	lds	r22, 0x014C	; 0x80014c <moving_up_stop>
     996:	82 e2       	ldi	r24, 0x22	; 34
     998:	90 e0       	ldi	r25, 0x00	; 0
     99a:	0e 94 12 12 	call	0x2424	; 0x2424 <eeprom_write_byte>
			                     break;		
     99e:	33 c0       	rjmp	.+102    	; 0xa06 <_Z11WriteEepromc+0xa8>
		case 10 ... 19: 	     eeprom_write_block((void*)&an_L.steps,(void*)&an_L_eeprom, 10);
     9a0:	4a e0       	ldi	r20, 0x0A	; 10
     9a2:	50 e0       	ldi	r21, 0x00	; 0
     9a4:	67 e1       	ldi	r22, 0x17	; 23
     9a6:	70 e0       	ldi	r23, 0x00	; 0
     9a8:	88 e9       	ldi	r24, 0x98	; 152
     9aa:	91 e0       	ldi	r25, 0x01	; 1
     9ac:	0e 94 08 12 	call	0x2410	; 0x2410 <eeprom_write_block>
		                         break;
     9b0:	2a c0       	rjmp	.+84     	; 0xa06 <_Z11WriteEepromc+0xa8>
		case 20 ... 29: 	     eeprom_write_block((void*)&an_R.steps,(void*)&an_R_eeprom, 10);
     9b2:	4a e0       	ldi	r20, 0x0A	; 10
     9b4:	50 e0       	ldi	r21, 0x00	; 0
     9b6:	6d e0       	ldi	r22, 0x0D	; 13
     9b8:	70 e0       	ldi	r23, 0x00	; 0
     9ba:	84 eb       	ldi	r24, 0xB4	; 180
     9bc:	91 e0       	ldi	r25, 0x01	; 1
     9be:	0e 94 08 12 	call	0x2410	; 0x2410 <eeprom_write_block>
		                         break;					
     9c2:	21 c0       	rjmp	.+66     	; 0xa06 <_Z11WriteEepromc+0xa8>
		case 30 ... 35: 	     eeprom_write_block((void*)&protection,(void*)&protection_eeprom, 6);
     9c4:	46 e0       	ldi	r20, 0x06	; 6
     9c6:	50 e0       	ldi	r21, 0x00	; 0
     9c8:	67 e0       	ldi	r22, 0x07	; 7
     9ca:	70 e0       	ldi	r23, 0x00	; 0
     9cc:	85 e4       	ldi	r24, 0x45	; 69
     9ce:	91 e0       	ldi	r25, 0x01	; 1
     9d0:	0e 94 08 12 	call	0x2410	; 0x2410 <eeprom_write_block>
	                         	 break;	
     9d4:	18 c0       	rjmp	.+48     	; 0xa06 <_Z11WriteEepromc+0xa8>
		case 36 ... 39: 	     eeprom_write_block((void*)&pulsemoving,(void*)&pulsemoving_eeprom, 4);
     9d6:	44 e0       	ldi	r20, 0x04	; 4
     9d8:	50 e0       	ldi	r21, 0x00	; 0
     9da:	63 e0       	ldi	r22, 0x03	; 3
     9dc:	70 e0       	ldi	r23, 0x00	; 0
     9de:	81 e4       	ldi	r24, 0x41	; 65
     9e0:	91 e0       	ldi	r25, 0x01	; 1
     9e2:	0e 94 08 12 	call	0x2410	; 0x2410 <eeprom_write_block>
								 break;	
     9e6:	0f c0       	rjmp	.+30     	; 0xa06 <_Z11WriteEepromc+0xa8>
	    case 40:				 eeprom_write_byte(&logic_release_eeprom, logic_release);
     9e8:	60 91 40 01 	lds	r22, 0x0140	; 0x800140 <logic_release>
     9ec:	82 e0       	ldi	r24, 0x02	; 2
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	0e 94 12 12 	call	0x2424	; 0x2424 <eeprom_write_byte>
	                             break;					
     9f4:	08 c0       	rjmp	.+16     	; 0xa06 <_Z11WriteEepromc+0xa8>
	    case 41 ... 42:		     eeprom_write_block((void*)&can_bus,(void*)&can_bus_eeprom, 2);
     9f6:	42 e0       	ldi	r20, 0x02	; 2
     9f8:	50 e0       	ldi	r21, 0x00	; 0
     9fa:	60 e0       	ldi	r22, 0x00	; 0
     9fc:	70 e0       	ldi	r23, 0x00	; 0
     9fe:	8e e3       	ldi	r24, 0x3E	; 62
     a00:	91 e0       	ldi	r25, 0x01	; 1
     a02:	0e 94 08 12 	call	0x2410	; 0x2410 <eeprom_write_block>
								 break; 					 							 
	}
	
    sei();
     a06:	78 94       	sei
     a08:	8f ec       	ldi	r24, 0xCF	; 207
     a0a:	97 e0       	ldi	r25, 0x07	; 7
     a0c:	01 97       	sbiw	r24, 0x01	; 1
     a0e:	f1 f7       	brne	.-4      	; 0xa0c <_Z11WriteEepromc+0xae>
     a10:	00 c0       	rjmp	.+0      	; 0xa12 <_Z11WriteEepromc+0xb4>
     a12:	00 00       	nop
     a14:	08 95       	ret

00000a16 <_Z14_switch_filterP12SwitchFilter>:
	_delay_ms(5);
		
}

bool _switch_filter(SwitchFilter * source)
{
     a16:	fc 01       	movw	r30, r24
	bool result = false;
	
	source->outstate = 0;
     a18:	10 82       	st	Z, r1
		
	if (!((*source->port) & source->pin))
     a1a:	a2 81       	ldd	r26, Z+2	; 0x02
     a1c:	b3 81       	ldd	r27, Z+3	; 0x03
     a1e:	9c 91       	ld	r25, X
     a20:	84 81       	ldd	r24, Z+4	; 0x04
     a22:	89 23       	and	r24, r25
     a24:	a9 f4       	brne	.+42     	; 0xa50 <_Z14_switch_filterP12SwitchFilter+0x3a>
	{
		if (source->curr_scan >= source->scanrate){
     a26:	85 81       	ldd	r24, Z+5	; 0x05
     a28:	91 81       	ldd	r25, Z+1	; 0x01
     a2a:	89 17       	cp	r24, r25
     a2c:	48 f0       	brcs	.+18     	; 0xa40 <_Z14_switch_filterP12SwitchFilter+0x2a>
			
		    if (source->off) 
     a2e:	87 81       	ldd	r24, Z+7	; 0x07
     a30:	88 23       	and	r24, r24
     a32:	19 f0       	breq	.+6      	; 0xa3a <_Z14_switch_filterP12SwitchFilter+0x24>
			{
				source->on_trigger = true;
     a34:	81 e0       	ldi	r24, 0x01	; 1
     a36:	80 87       	std	Z+8, r24	; 0x08
			    source->protection_reset = true;
     a38:	82 87       	std	Z+10, r24	; 0x0a
			}
			
		    
			source->off = false;
     a3a:	17 82       	std	Z+7, r1	; 0x07
			
			result = true;
     a3c:	81 e0       	ldi	r24, 0x01	; 1
     a3e:	03 c0       	rjmp	.+6      	; 0xa46 <_Z14_switch_filterP12SwitchFilter+0x30>
		} else
	
		source->curr_scan++;
     a40:	8f 5f       	subi	r24, 0xFF	; 255
     a42:	85 83       	std	Z+5, r24	; 0x05
		
}

bool _switch_filter(SwitchFilter * source)
{
	bool result = false;
     a44:	80 e0       	ldi	r24, 0x00	; 0
		} else
	
		source->curr_scan++;
		
		
		if  (source->scanrate == 0xFF) source->curr_scan = 0;
     a46:	91 81       	ldd	r25, Z+1	; 0x01
     a48:	9f 3f       	cpi	r25, 0xFF	; 255
     a4a:	59 f4       	brne	.+22     	; 0xa62 <_Z14_switch_filterP12SwitchFilter+0x4c>
     a4c:	15 82       	std	Z+5, r1	; 0x05
     a4e:	09 c0       	rjmp	.+18     	; 0xa62 <_Z14_switch_filterP12SwitchFilter+0x4c>
		
	} else
	{
		if (!source->off) source->off_trigger = true;
     a50:	87 81       	ldd	r24, Z+7	; 0x07
     a52:	81 11       	cpse	r24, r1
     a54:	02 c0       	rjmp	.+4      	; 0xa5a <_Z14_switch_filterP12SwitchFilter+0x44>
     a56:	81 e0       	ldi	r24, 0x01	; 1
     a58:	81 87       	std	Z+9, r24	; 0x09
		
	    source->curr_scan = 0;	
     a5a:	15 82       	std	Z+5, r1	; 0x05
		source->off = true;
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	87 83       	std	Z+7, r24	; 0x07
		
}

bool _switch_filter(SwitchFilter * source)
{
	bool result = false;
     a60:	80 e0       	ldi	r24, 0x00	; 0
	    source->curr_scan = 0;	
		source->off = true;

	}
	
	if (source->reset) result = false;
     a62:	96 81       	ldd	r25, Z+6	; 0x06
     a64:	91 11       	cpse	r25, r1
     a66:	80 e0       	ldi	r24, 0x00	; 0
	
	return result;
}
     a68:	08 95       	ret

00000a6a <_Z16_joystick_filterP14JoystickFilter>:


void _joystick_filter(JoystickFilter * source)
{
     a6a:	0f 93       	push	r16
     a6c:	1f 93       	push	r17
     a6e:	cf 93       	push	r28
     a70:	df 93       	push	r29
     a72:	8c 01       	movw	r16, r24
	int i = 0;
	
	if ((source->in_value < source->steps[0]) || (source->in_value > source->steps[9]))
     a74:	dc 01       	movw	r26, r24
     a76:	4d 91       	ld	r20, X+
     a78:	5c 91       	ld	r21, X
     a7a:	11 97       	sbiw	r26, 0x01	; 1
     a7c:	1d 96       	adiw	r26, 0x0d	; 13
     a7e:	8c 91       	ld	r24, X
     a80:	1d 97       	sbiw	r26, 0x0d	; 13
     a82:	90 e0       	ldi	r25, 0x00	; 0
     a84:	48 17       	cp	r20, r24
     a86:	59 07       	cpc	r21, r25
     a88:	30 f0       	brcs	.+12     	; 0xa96 <_Z16_joystick_filterP14JoystickFilter+0x2c>
     a8a:	56 96       	adiw	r26, 0x16	; 22
     a8c:	8c 91       	ld	r24, X
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	84 17       	cp	r24, r20
     a92:	95 07       	cpc	r25, r21
     a94:	28 f4       	brcc	.+10     	; 0xaa0 <_Z16_joystick_filterP14JoystickFilter+0x36>
	{
		source->joystick_step = 0;
     a96:	e8 01       	movw	r28, r16
     a98:	18 8e       	std	Y+24, r1	; 0x18
     a9a:	1f 8a       	std	Y+23, r1	; 0x17
		source->enabled = false;
     a9c:	1b 8e       	std	Y+27, r1	; 0x1b
     a9e:	58 c0       	rjmp	.+176    	; 0xb50 <_Z16_joystick_filterP14JoystickFilter+0xe6>
	} 
	else
	
	{
	
		source->enabled = true;	
     aa0:	81 e0       	ldi	r24, 0x01	; 1
     aa2:	f8 01       	movw	r30, r16
     aa4:	83 8f       	std	Z+27, r24	; 0x1b
     aa6:	d8 01       	movw	r26, r16
     aa8:	24 e0       	ldi	r18, 0x04	; 4
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	bd 01       	movw	r22, r26
	
		for (i = 0; i <= 4; i++) // scan 0-50 base joystick bandwidth
		if ((source->in_value > source->steps[i]) && (source->in_value <= source->steps[i+1]))
     aae:	1d 96       	adiw	r26, 0x0d	; 13
     ab0:	8c 91       	ld	r24, X
     ab2:	1d 97       	sbiw	r26, 0x0d	; 13
     ab4:	90 e0       	ldi	r25, 0x00	; 0
     ab6:	84 17       	cp	r24, r20
     ab8:	95 07       	cpc	r25, r21
     aba:	c8 f4       	brcc	.+50     	; 0xaee <_Z16_joystick_filterP14JoystickFilter+0x84>
     abc:	1e 96       	adiw	r26, 0x0e	; 14
     abe:	8c 91       	ld	r24, X
     ac0:	1e 97       	sbiw	r26, 0x0e	; 14
     ac2:	90 e0       	ldi	r25, 0x00	; 0
     ac4:	84 17       	cp	r24, r20
     ac6:	95 07       	cpc	r25, r21
     ac8:	90 f0       	brcs	.+36     	; 0xaee <_Z16_joystick_filterP14JoystickFilter+0x84>
		{
		
			if (source->step_scan[i] >= source->scanrate){
     aca:	12 96       	adiw	r26, 0x02	; 2
     acc:	8c 91       	ld	r24, X
     ace:	12 97       	sbiw	r26, 0x02	; 2
     ad0:	e8 01       	movw	r28, r16
     ad2:	9c 85       	ldd	r25, Y+12	; 0x0c
     ad4:	89 17       	cp	r24, r25
     ad6:	18 f0       	brcs	.+6      	; 0xade <_Z16_joystick_filterP14JoystickFilter+0x74>
			
				source->joystick_step = 4-i;
     ad8:	38 8f       	std	Y+24, r19	; 0x18
     ada:	2f 8b       	std	Y+23, r18	; 0x17
     adc:	03 c0       	rjmp	.+6      	; 0xae4 <_Z16_joystick_filterP14JoystickFilter+0x7a>
					
			} else
					
			source->step_scan[i]++;
     ade:	8f 5f       	subi	r24, 0xFF	; 255
     ae0:	ed 01       	movw	r28, r26
     ae2:	8a 83       	std	Y+2, r24	; 0x02
				
			if  (source->scanrate == 0xFF) source->step_scan[i] = 0;
     ae4:	9f 3f       	cpi	r25, 0xFF	; 255
     ae6:	29 f4       	brne	.+10     	; 0xaf2 <_Z16_joystick_filterP14JoystickFilter+0x88>
     ae8:	eb 01       	movw	r28, r22
     aea:	1a 82       	std	Y+2, r1	; 0x02
     aec:	02 c0       	rjmp	.+4      	; 0xaf2 <_Z16_joystick_filterP14JoystickFilter+0x88>
		
		}
		else
		source->step_scan[i] = 0;
     aee:	eb 01       	movw	r28, r22
     af0:	1a 82       	std	Y+2, r1	; 0x02
     af2:	21 50       	subi	r18, 0x01	; 1
     af4:	31 09       	sbc	r19, r1
     af6:	11 96       	adiw	r26, 0x01	; 1
	
	{
	
		source->enabled = true;	
	
		for (i = 0; i <= 4; i++) // scan 0-50 base joystick bandwidth
     af8:	2f 3f       	cpi	r18, 0xFF	; 255
     afa:	df ef       	ldi	r29, 0xFF	; 255
     afc:	3d 07       	cpc	r19, r29
     afe:	b1 f6       	brne	.-84     	; 0xaac <_Z16_joystick_filterP14JoystickFilter+0x42>
		else
		source->step_scan[i] = 0;
		
		
		for (i = 9; i >= 5; i--) // scan 50-100 reserve mirror joystick bandwidth
		if ((source->in_value < source->steps[i]) && (source->in_value >= source->steps[i-1]))
     b00:	d8 01       	movw	r26, r16
     b02:	4d 91       	ld	r20, X+
     b04:	5c 91       	ld	r21, X
     b06:	24 e0       	ldi	r18, 0x04	; 4
     b08:	30 e0       	ldi	r19, 0x00	; 0
     b0a:	df 01       	movw	r26, r30
     b0c:	86 89       	ldd	r24, Z+22	; 0x16
     b0e:	90 e0       	ldi	r25, 0x00	; 0
     b10:	48 17       	cp	r20, r24
     b12:	59 07       	cpc	r21, r25
     b14:	a0 f4       	brcc	.+40     	; 0xb3e <_Z16_joystick_filterP14JoystickFilter+0xd4>
     b16:	85 89       	ldd	r24, Z+21	; 0x15
     b18:	90 e0       	ldi	r25, 0x00	; 0
     b1a:	48 17       	cp	r20, r24
     b1c:	59 07       	cpc	r21, r25
     b1e:	78 f0       	brcs	.+30     	; 0xb3e <_Z16_joystick_filterP14JoystickFilter+0xd4>
		{
		
			if (source->step_scan[i] >= source->scanrate){
     b20:	83 85       	ldd	r24, Z+11	; 0x0b
     b22:	e8 01       	movw	r28, r16
     b24:	9c 85       	ldd	r25, Y+12	; 0x0c
     b26:	89 17       	cp	r24, r25
     b28:	18 f0       	brcs	.+6      	; 0xb30 <_Z16_joystick_filterP14JoystickFilter+0xc6>
			
				source->mirror_joy_step = i-5;
     b2a:	3a 8f       	std	Y+26, r19	; 0x1a
     b2c:	29 8f       	std	Y+25, r18	; 0x19
     b2e:	02 c0       	rjmp	.+4      	; 0xb34 <_Z16_joystick_filterP14JoystickFilter+0xca>
					
			} else
					
			source->step_scan[i]++;
     b30:	8f 5f       	subi	r24, 0xFF	; 255
     b32:	83 87       	std	Z+11, r24	; 0x0b
				
			if  (source->scanrate == 0xFF) source->step_scan[i] = 0;
     b34:	9f 3f       	cpi	r25, 0xFF	; 255
     b36:	29 f4       	brne	.+10     	; 0xb42 <_Z16_joystick_filterP14JoystickFilter+0xd8>
     b38:	1b 96       	adiw	r26, 0x0b	; 11
     b3a:	1c 92       	st	X, r1
     b3c:	02 c0       	rjmp	.+4      	; 0xb42 <_Z16_joystick_filterP14JoystickFilter+0xd8>
		
		}
		else
		source->step_scan[i] = 0;
     b3e:	1b 96       	adiw	r26, 0x0b	; 11
     b40:	1c 92       	st	X, r1
     b42:	21 50       	subi	r18, 0x01	; 1
     b44:	31 09       	sbc	r19, r1
     b46:	31 97       	sbiw	r30, 0x01	; 1
		}
		else
		source->step_scan[i] = 0;
		
		
		for (i = 9; i >= 5; i--) // scan 50-100 reserve mirror joystick bandwidth
     b48:	2f 3f       	cpi	r18, 0xFF	; 255
     b4a:	df ef       	ldi	r29, 0xFF	; 255
     b4c:	3d 07       	cpc	r19, r29
     b4e:	e9 f6       	brne	.-70     	; 0xb0a <_Z16_joystick_filterP14JoystickFilter+0xa0>
		source->step_scan[i] = 0;
	
	}


}
     b50:	df 91       	pop	r29
     b52:	cf 91       	pop	r28
     b54:	1f 91       	pop	r17
     b56:	0f 91       	pop	r16
     b58:	08 95       	ret

00000b5a <_Z17CurrentProtectionP12AnalogFilter>:

bool CurrentProtection(AnalogFilter * ana)
{
     b5a:	fc 01       	movw	r30, r24
    if (ana->analog_limit == 0) return false;
     b5c:	82 81       	ldd	r24, Z+2	; 0x02
     b5e:	88 23       	and	r24, r24
     b60:	81 f0       	breq	.+32     	; 0xb82 <_Z17CurrentProtectionP12AnalogFilter+0x28>
 	
	if (ana->in_value > ana->analog_limit)
     b62:	90 81       	ld	r25, Z
     b64:	89 17       	cp	r24, r25
     b66:	50 f4       	brcc	.+20     	; 0xb7c <_Z17CurrentProtectionP12AnalogFilter+0x22>
	{
		if (ana->time_count >= ana->time_rate)
     b68:	83 81       	ldd	r24, Z+3	; 0x03
     b6a:	91 81       	ldd	r25, Z+1	; 0x01
     b6c:	89 17       	cp	r24, r25
     b6e:	18 f0       	brcs	.+6      	; 0xb76 <_Z17CurrentProtectionP12AnalogFilter+0x1c>
		{
			ana->trip= true;
     b70:	81 e0       	ldi	r24, 0x01	; 1
     b72:	84 83       	std	Z+4, r24	; 0x04
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <_Z17CurrentProtectionP12AnalogFilter+0x24>
		} else
		  ana->time_count++;
     b76:	8f 5f       	subi	r24, 0xFF	; 255
     b78:	83 83       	std	Z+3, r24	; 0x03
     b7a:	01 c0       	rjmp	.+2      	; 0xb7e <_Z17CurrentProtectionP12AnalogFilter+0x24>
	} else 
	  ana->time_count = 0;
     b7c:	13 82       	std	Z+3, r1	; 0x03
	
	return ana->trip;
     b7e:	84 81       	ldd	r24, Z+4	; 0x04
     b80:	08 95       	ret

}

bool CurrentProtection(AnalogFilter * ana)
{
    if (ana->analog_limit == 0) return false;
     b82:	80 e0       	ldi	r24, 0x00	; 0
		  ana->time_count++;
	} else 
	  ana->time_count = 0;
	
	return ana->trip;
}
     b84:	08 95       	ret

00000b86 <__vector_18>:


ISR (TIMER0_OVF_vect) // 1.8 kHz
{
     b86:	1f 92       	push	r1
     b88:	0f 92       	push	r0
     b8a:	0f b6       	in	r0, 0x3f	; 63
     b8c:	0f 92       	push	r0
     b8e:	11 24       	eor	r1, r1
     b90:	8f 93       	push	r24
		
	if (Left.timer_pwm_backward < 10) Left.timer_pwm_backward++; else Left.timer_pwm_backward = 0;
     b92:	80 91 49 02 	lds	r24, 0x0249	; 0x800249 <Left+0x6>
     b96:	8a 30       	cpi	r24, 0x0A	; 10
     b98:	20 f4       	brcc	.+8      	; 0xba2 <__vector_18+0x1c>
     b9a:	8f 5f       	subi	r24, 0xFF	; 255
     b9c:	80 93 49 02 	sts	0x0249, r24	; 0x800249 <Left+0x6>
     ba0:	02 c0       	rjmp	.+4      	; 0xba6 <__vector_18+0x20>
     ba2:	10 92 49 02 	sts	0x0249, r1	; 0x800249 <Left+0x6>
	if (Right.timer_pwm_backward < 10) Right.timer_pwm_backward++; else Right.timer_pwm_backward = 0;
     ba6:	80 91 27 02 	lds	r24, 0x0227	; 0x800227 <Right+0x6>
     baa:	8a 30       	cpi	r24, 0x0A	; 10
     bac:	20 f4       	brcc	.+8      	; 0xbb6 <__vector_18+0x30>
     bae:	8f 5f       	subi	r24, 0xFF	; 255
     bb0:	80 93 27 02 	sts	0x0227, r24	; 0x800227 <Right+0x6>
     bb4:	02 c0       	rjmp	.+4      	; 0xbba <__vector_18+0x34>
     bb6:	10 92 27 02 	sts	0x0227, r1	; 0x800227 <Right+0x6>

	if (Left.timer_pwm_hold_on < 20) Left.timer_pwm_hold_on++; else Left.timer_pwm_hold_on = 0;
     bba:	80 91 4a 02 	lds	r24, 0x024A	; 0x80024a <Left+0x7>
     bbe:	84 31       	cpi	r24, 0x14	; 20
     bc0:	20 f4       	brcc	.+8      	; 0xbca <__vector_18+0x44>
     bc2:	8f 5f       	subi	r24, 0xFF	; 255
     bc4:	80 93 4a 02 	sts	0x024A, r24	; 0x80024a <Left+0x7>
     bc8:	02 c0       	rjmp	.+4      	; 0xbce <__vector_18+0x48>
     bca:	10 92 4a 02 	sts	0x024A, r1	; 0x80024a <Left+0x7>
	if (Right.timer_pwm_hold_on < 20) Right.timer_pwm_hold_on++; else Right.timer_pwm_hold_on = 0;			
     bce:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <Right+0x7>
     bd2:	84 31       	cpi	r24, 0x14	; 20
     bd4:	20 f4       	brcc	.+8      	; 0xbde <__vector_18+0x58>
     bd6:	8f 5f       	subi	r24, 0xFF	; 255
     bd8:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <Right+0x7>
     bdc:	02 c0       	rjmp	.+4      	; 0xbe2 <__vector_18+0x5c>
     bde:	10 92 28 02 	sts	0x0228, r1	; 0x800228 <Right+0x7>
		
    TCNT0 = 0;
     be2:	16 bc       	out	0x26, r1	; 38
}
     be4:	8f 91       	pop	r24
     be6:	0f 90       	pop	r0
     be8:	0f be       	out	0x3f, r0	; 63
     bea:	0f 90       	pop	r0
     bec:	1f 90       	pop	r1
     bee:	18 95       	reti

00000bf0 <__vector_15>:

ISR (TIMER1_OVF_vect) // 100 Hz
{
     bf0:	1f 92       	push	r1
     bf2:	0f 92       	push	r0
     bf4:	0f b6       	in	r0, 0x3f	; 63
     bf6:	0f 92       	push	r0
     bf8:	11 24       	eor	r1, r1
     bfa:	2f 93       	push	r18
     bfc:	3f 93       	push	r19
     bfe:	4f 93       	push	r20
     c00:	5f 93       	push	r21
     c02:	6f 93       	push	r22
     c04:	7f 93       	push	r23
     c06:	8f 93       	push	r24
     c08:	9f 93       	push	r25
     c0a:	af 93       	push	r26
     c0c:	bf 93       	push	r27
     c0e:	cf 93       	push	r28
     c10:	df 93       	push	r29
     c12:	ef 93       	push	r30
     c14:	ff 93       	push	r31
    if (Left.timer_count_en) Left.timer_count++;
     c16:	80 91 58 02 	lds	r24, 0x0258	; 0x800258 <Left+0x15>
     c1a:	88 23       	and	r24, r24
     c1c:	39 f0       	breq	.+14     	; 0xc2c <__vector_15+0x3c>
     c1e:	e3 e4       	ldi	r30, 0x43	; 67
     c20:	f2 e0       	ldi	r31, 0x02	; 2
     c22:	83 85       	ldd	r24, Z+11	; 0x0b
     c24:	94 85       	ldd	r25, Z+12	; 0x0c
     c26:	01 96       	adiw	r24, 0x01	; 1
     c28:	94 87       	std	Z+12, r25	; 0x0c
     c2a:	83 87       	std	Z+11, r24	; 0x0b
    if (Left.timer_count == 0xFFFF) Left.timer_count = 0;
     c2c:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <Left+0xb>
     c30:	90 91 4f 02 	lds	r25, 0x024F	; 0x80024f <Left+0xc>
     c34:	01 96       	adiw	r24, 0x01	; 1
     c36:	21 f4       	brne	.+8      	; 0xc40 <__vector_15+0x50>
     c38:	10 92 4f 02 	sts	0x024F, r1	; 0x80024f <Left+0xc>
     c3c:	10 92 4e 02 	sts	0x024E, r1	; 0x80024e <Left+0xb>

    if (Right.timer_count_en) Right.timer_count++;
     c40:	80 91 36 02 	lds	r24, 0x0236	; 0x800236 <Right+0x15>
     c44:	88 23       	and	r24, r24
     c46:	39 f0       	breq	.+14     	; 0xc56 <__vector_15+0x66>
     c48:	e1 e2       	ldi	r30, 0x21	; 33
     c4a:	f2 e0       	ldi	r31, 0x02	; 2
     c4c:	83 85       	ldd	r24, Z+11	; 0x0b
     c4e:	94 85       	ldd	r25, Z+12	; 0x0c
     c50:	01 96       	adiw	r24, 0x01	; 1
     c52:	94 87       	std	Z+12, r25	; 0x0c
     c54:	83 87       	std	Z+11, r24	; 0x0b
    if (Right.timer_count == 0xFFFF) Right.timer_count = 0;
     c56:	80 91 2c 02 	lds	r24, 0x022C	; 0x80022c <Right+0xb>
     c5a:	90 91 2d 02 	lds	r25, 0x022D	; 0x80022d <Right+0xc>
     c5e:	01 96       	adiw	r24, 0x01	; 1
     c60:	21 f4       	brne	.+8      	; 0xc6a <__vector_15+0x7a>
     c62:	10 92 2d 02 	sts	0x022D, r1	; 0x80022d <Right+0xc>
     c66:	10 92 2c 02 	sts	0x022C, r1	; 0x80022c <Right+0xb>

    w100Hz++;
     c6a:	90 91 62 01 	lds	r25, 0x0162	; 0x800162 <w100Hz>
     c6e:	9f 5f       	subi	r25, 0xFF	; 255
     c70:	90 93 62 01 	sts	0x0162, r25	; 0x800162 <w100Hz>
	
	
   
    if ((w100Hz % WAIT_5Hz) == 0)
     c74:	8d ec       	ldi	r24, 0xCD	; 205
     c76:	98 9f       	mul	r25, r24
     c78:	81 2d       	mov	r24, r1
     c7a:	11 24       	eor	r1, r1
     c7c:	82 95       	swap	r24
     c7e:	8f 70       	andi	r24, 0x0F	; 15
     c80:	88 0f       	add	r24, r24
     c82:	88 0f       	add	r24, r24
     c84:	28 2f       	mov	r18, r24
     c86:	22 0f       	add	r18, r18
     c88:	22 0f       	add	r18, r18
     c8a:	82 0f       	add	r24, r18
     c8c:	98 13       	cpse	r25, r24
     c8e:	05 c0       	rjmp	.+10     	; 0xc9a <__vector_15+0xaa>
	{
		twi_process_read = false;
     c90:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <twi_process_read>
		twi_process_write = true;
     c94:	81 e0       	ldi	r24, 0x01	; 1
     c96:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <twi_process_write>
	}
	
	if (w100Hz >= WAIT_1Hz)
     c9a:	94 36       	cpi	r25, 0x64	; 100
     c9c:	38 f0       	brcs	.+14     	; 0xcac <__vector_15+0xbc>
	{
		        	
		twi_process_read = true;
     c9e:	81 e0       	ldi	r24, 0x01	; 1
     ca0:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <twi_process_read>
		twi_process_write = false;
     ca4:	10 92 1b 02 	sts	0x021B, r1	; 0x80021b <twi_process_write>
		w100Hz = 0;
     ca8:	10 92 62 01 	sts	0x0162, r1	; 0x800162 <w100Hz>
		
	}
	
	
    in_left.outstate = _switch_filter(&in_left);
     cac:	80 e1       	ldi	r24, 0x10	; 16
     cae:	92 e0       	ldi	r25, 0x02	; 2
     cb0:	0e 94 0b 05 	call	0xa16	; 0xa16 <_Z14_switch_filterP12SwitchFilter>
     cb4:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <in_left>
	in_right.outstate = _switch_filter(&in_right);
     cb8:	85 e0       	ldi	r24, 0x05	; 5
     cba:	92 e0       	ldi	r25, 0x02	; 2
     cbc:	0e 94 0b 05 	call	0xa16	; 0xa16 <_Z14_switch_filterP12SwitchFilter>
     cc0:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <in_right>
	

	sw_leftdown.outstate = _switch_filter(&sw_leftdown);
     cc4:	8a ef       	ldi	r24, 0xFA	; 250
     cc6:	91 e0       	ldi	r25, 0x01	; 1
     cc8:	0e 94 0b 05 	call	0xa16	; 0xa16 <_Z14_switch_filterP12SwitchFilter>
     ccc:	80 93 fa 01 	sts	0x01FA, r24	; 0x8001fa <sw_leftdown>
	sw_leftup.outstate = _switch_filter(&sw_leftup);
     cd0:	8f ee       	ldi	r24, 0xEF	; 239
     cd2:	91 e0       	ldi	r25, 0x01	; 1
     cd4:	0e 94 0b 05 	call	0xa16	; 0xa16 <_Z14_switch_filterP12SwitchFilter>
     cd8:	80 93 ef 01 	sts	0x01EF, r24	; 0x8001ef <sw_leftup>
	   
	sw_rightdown.outstate = _switch_filter(&sw_rightdown);
     cdc:	84 ee       	ldi	r24, 0xE4	; 228
     cde:	91 e0       	ldi	r25, 0x01	; 1
     ce0:	0e 94 0b 05 	call	0xa16	; 0xa16 <_Z14_switch_filterP12SwitchFilter>
     ce4:	80 93 e4 01 	sts	0x01E4, r24	; 0x8001e4 <sw_rightdown>
	sw_rightup.outstate = _switch_filter(&sw_rightup);
     ce8:	89 ed       	ldi	r24, 0xD9	; 217
     cea:	91 e0       	ldi	r25, 0x01	; 1
     cec:	0e 94 0b 05 	call	0xa16	; 0xa16 <_Z14_switch_filterP12SwitchFilter>
     cf0:	80 93 d9 01 	sts	0x01D9, r24	; 0x8001d9 <sw_rightup>
	
	sw_water.outstate = _switch_filter(&sw_water);
     cf4:	8e ec       	ldi	r24, 0xCE	; 206
     cf6:	91 e0       	ldi	r25, 0x01	; 1
     cf8:	0e 94 0b 05 	call	0xa16	; 0xa16 <_Z14_switch_filterP12SwitchFilter>
     cfc:	80 93 ce 01 	sts	0x01CE, r24	; 0x8001ce <sw_water>
	sw_squeeze.outstate = _switch_filter(&sw_squeeze);
     d00:	83 ec       	ldi	r24, 0xC3	; 195
     d02:	91 e0       	ldi	r25, 0x01	; 1
     d04:	0e 94 0b 05 	call	0xa16	; 0xa16 <_Z14_switch_filterP12SwitchFilter>
     d08:	80 93 c3 01 	sts	0x01C3, r24	; 0x8001c3 <sw_squeeze>
	
	
	an_R.in_value = val_R;
     d0c:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <val_R>
     d10:	90 91 58 01 	lds	r25, 0x0158	; 0x800158 <val_R+0x1>
     d14:	90 93 a8 01 	sts	0x01A8, r25	; 0x8001a8 <an_R+0x1>
     d18:	80 93 a7 01 	sts	0x01A7, r24	; 0x8001a7 <an_R>
	_joystick_filter(&an_R);
     d1c:	87 ea       	ldi	r24, 0xA7	; 167
     d1e:	91 e0       	ldi	r25, 0x01	; 1
     d20:	0e 94 35 05 	call	0xa6a	; 0xa6a <_Z16_joystick_filterP14JoystickFilter>
	
	an_L.in_value = val_L;
     d24:	80 91 59 01 	lds	r24, 0x0159	; 0x800159 <val_L>
     d28:	90 91 5a 01 	lds	r25, 0x015A	; 0x80015a <val_L+0x1>
     d2c:	90 93 8c 01 	sts	0x018C, r25	; 0x80018c <an_L+0x1>
     d30:	80 93 8b 01 	sts	0x018B, r24	; 0x80018b <an_L>
	_joystick_filter(&an_L);
     d34:	8b e8       	ldi	r24, 0x8B	; 139
     d36:	91 e0       	ldi	r25, 0x01	; 1
     d38:	0e 94 35 05 	call	0xa6a	; 0xa6a <_Z16_joystick_filterP14JoystickFilter>
	
	val11.in_value = val_ANA11;
     d3c:	c6 e8       	ldi	r28, 0x86	; 134
     d3e:	d1 e0       	ldi	r29, 0x01	; 1
     d40:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <val_ANA11>
     d44:	88 83       	st	Y, r24
	CurrentProtection(&val11);
     d46:	ce 01       	movw	r24, r28
     d48:	0e 94 ad 05 	call	0xb5a	; 0xb5a <_Z17CurrentProtectionP12AnalogFilter>
	val12.in_value = val_ANA12;
     d4c:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <val_ANA12>
     d50:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <val12>
	CurrentProtection(&val12);
     d54:	81 e8       	ldi	r24, 0x81	; 129
     d56:	91 e0       	ldi	r25, 0x01	; 1
     d58:	0e 94 ad 05 	call	0xb5a	; 0xb5a <_Z17CurrentProtectionP12AnalogFilter>
	
	
	
	if (val11.trip || val12.trip)
     d5c:	8c 81       	ldd	r24, Y+4	; 0x04
     d5e:	81 11       	cpse	r24, r1
     d60:	04 c0       	rjmp	.+8      	; 0xd6a <__vector_15+0x17a>
     d62:	80 91 85 01 	lds	r24, 0x0185	; 0x800185 <val12+0x4>
     d66:	88 23       	and	r24, r24
     d68:	39 f0       	breq	.+14     	; 0xd78 <__vector_15+0x188>
	{
		// Stop Left Channel
		Left.Stop();
     d6a:	83 e4       	ldi	r24, 0x43	; 67
     d6c:	92 e0       	ldi	r25, 0x02	; 2
     d6e:	0e 94 38 01 	call	0x270	; 0x270 <_ZN14ChannelControl4StopEv>
		in_left.reset = true;
     d72:	81 e0       	ldi	r24, 0x01	; 1
     d74:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <in_left+0x6>
	}
	
	val21.in_value = val_ANA21;
     d78:	cc e7       	ldi	r28, 0x7C	; 124
     d7a:	d1 e0       	ldi	r29, 0x01	; 1
     d7c:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <val_ANA21>
     d80:	88 83       	st	Y, r24
	CurrentProtection(&val21);
     d82:	ce 01       	movw	r24, r28
     d84:	0e 94 ad 05 	call	0xb5a	; 0xb5a <_Z17CurrentProtectionP12AnalogFilter>
	val22.in_value = val_ANA22;	
     d88:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <val_ANA22>
     d8c:	80 93 77 01 	sts	0x0177, r24	; 0x800177 <val22>
	CurrentProtection(&val22);
     d90:	87 e7       	ldi	r24, 0x77	; 119
     d92:	91 e0       	ldi	r25, 0x01	; 1
     d94:	0e 94 ad 05 	call	0xb5a	; 0xb5a <_Z17CurrentProtectionP12AnalogFilter>
	
	if (val21.trip || val22.trip)
     d98:	8c 81       	ldd	r24, Y+4	; 0x04
     d9a:	81 11       	cpse	r24, r1
     d9c:	04 c0       	rjmp	.+8      	; 0xda6 <__vector_15+0x1b6>
     d9e:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <val22+0x4>
     da2:	88 23       	and	r24, r24
     da4:	39 f0       	breq	.+14     	; 0xdb4 <__vector_15+0x1c4>
	{
		// Stop Right Channel
		Right.Stop();
     da6:	81 e2       	ldi	r24, 0x21	; 33
     da8:	92 e0       	ldi	r25, 0x02	; 2
     daa:	0e 94 38 01 	call	0x270	; 0x270 <_ZN14ChannelControl4StopEv>
		in_right.reset = true;
     dae:	81 e0       	ldi	r24, 0x01	; 1
     db0:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <in_right+0x6>
	} 
	
	Left.switch_down = sw_leftdown.outstate;
     db4:	e3 e4       	ldi	r30, 0x43	; 67
     db6:	f2 e0       	ldi	r31, 0x02	; 2
     db8:	80 91 fa 01 	lds	r24, 0x01FA	; 0x8001fa <sw_leftdown>
     dbc:	81 83       	std	Z+1, r24	; 0x01
	Left.switch_up = sw_leftup.outstate;
     dbe:	80 91 ef 01 	lds	r24, 0x01EF	; 0x8001ef <sw_leftup>
     dc2:	80 83       	st	Z, r24
	
	Right.switch_down = sw_rightdown.outstate;
     dc4:	e1 e2       	ldi	r30, 0x21	; 33
     dc6:	f2 e0       	ldi	r31, 0x02	; 2
     dc8:	80 91 e4 01 	lds	r24, 0x01E4	; 0x8001e4 <sw_rightdown>
     dcc:	81 83       	std	Z+1, r24	; 0x01
	Right.switch_up = sw_rightup.outstate;
     dce:	80 91 d9 01 	lds	r24, 0x01D9	; 0x8001d9 <sw_rightup>
     dd2:	80 83       	st	Z, r24
	
	if ((timer1_count > 0) && (timer1_count < TIMER1_MAXCOUNT))
     dd4:	80 91 4b 01 	lds	r24, 0x014B	; 0x80014b <timer1_count>
     dd8:	9f ef       	ldi	r25, 0xFF	; 255
     dda:	98 0f       	add	r25, r24
     ddc:	99 30       	cpi	r25, 0x09	; 9
     dde:	18 f4       	brcc	.+6      	; 0xde6 <__vector_15+0x1f6>
	{
			timer1_count++;
     de0:	8f 5f       	subi	r24, 0xFF	; 255
     de2:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <timer1_count>
	}

    TCNT1 = WAIT_100HZ;
     de6:	8b e3       	ldi	r24, 0x3B	; 59
     de8:	96 ef       	ldi	r25, 0xF6	; 246
     dea:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     dee:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
}
     df2:	ff 91       	pop	r31
     df4:	ef 91       	pop	r30
     df6:	df 91       	pop	r29
     df8:	cf 91       	pop	r28
     dfa:	bf 91       	pop	r27
     dfc:	af 91       	pop	r26
     dfe:	9f 91       	pop	r25
     e00:	8f 91       	pop	r24
     e02:	7f 91       	pop	r23
     e04:	6f 91       	pop	r22
     e06:	5f 91       	pop	r21
     e08:	4f 91       	pop	r20
     e0a:	3f 91       	pop	r19
     e0c:	2f 91       	pop	r18
     e0e:	0f 90       	pop	r0
     e10:	0f be       	out	0x3f, r0	; 63
     e12:	0f 90       	pop	r0
     e14:	1f 90       	pop	r1
     e16:	18 95       	reti

00000e18 <_Z13init_switchesv>:

void init_switches(){
		
		in_left.outstate=false;
     e18:	e0 e1       	ldi	r30, 0x10	; 16
     e1a:	f2 e0       	ldi	r31, 0x02	; 2
     e1c:	10 82       	st	Z, r1
		in_left.reset = false;
     e1e:	16 82       	std	Z+6, r1	; 0x06
		in_left.on_trigger = false;
     e20:	10 86       	std	Z+8, r1	; 0x08
		in_left.off_trigger = false;
     e22:	11 86       	std	Z+9, r1	; 0x09
		in_left.protection_reset = false;
     e24:	12 86       	std	Z+10, r1	; 0x0a
		in_left.curr_scan=0;
     e26:	15 82       	std	Z+5, r1	; 0x05
		in_left.scanrate=5;
     e28:	25 e0       	ldi	r18, 0x05	; 5
     e2a:	21 83       	std	Z+1, r18	; 0x01
		in_left.port = &PIND;
     e2c:	89 e2       	ldi	r24, 0x29	; 41
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	93 83       	std	Z+3, r25	; 0x03
     e32:	82 83       	std	Z+2, r24	; 0x02
		in_left.pin = SW_L;
     e34:	30 e8       	ldi	r19, 0x80	; 128
     e36:	34 83       	std	Z+4, r19	; 0x04
		
		in_right.outstate=false;
     e38:	e5 e0       	ldi	r30, 0x05	; 5
     e3a:	f2 e0       	ldi	r31, 0x02	; 2
     e3c:	10 82       	st	Z, r1
		in_right.on_trigger = false;
     e3e:	10 86       	std	Z+8, r1	; 0x08
		in_right.protection_reset = false;
     e40:	12 86       	std	Z+10, r1	; 0x0a
		in_right.off_trigger = false;
     e42:	11 86       	std	Z+9, r1	; 0x09
		in_right.reset = false;
     e44:	16 82       	std	Z+6, r1	; 0x06
		in_right.curr_scan=0;
     e46:	15 82       	std	Z+5, r1	; 0x05
		in_right.scanrate=5;
     e48:	21 83       	std	Z+1, r18	; 0x01
		in_right.port = &PIND;
     e4a:	93 83       	std	Z+3, r25	; 0x03
     e4c:	82 83       	std	Z+2, r24	; 0x02
		in_right.pin = SW_R;		
     e4e:	21 e0       	ldi	r18, 0x01	; 1
     e50:	24 83       	std	Z+4, r18	; 0x04
		
		sw_leftdown.outstate=false;
     e52:	ea ef       	ldi	r30, 0xFA	; 250
     e54:	f1 e0       	ldi	r31, 0x01	; 1
     e56:	10 82       	st	Z, r1
		sw_leftdown.curr_scan=0;
     e58:	15 82       	std	Z+5, r1	; 0x05
		sw_leftdown.scanrate=2;
     e5a:	22 e0       	ldi	r18, 0x02	; 2
     e5c:	21 83       	std	Z+1, r18	; 0x01
		sw_leftdown.port = &PIND;
     e5e:	93 83       	std	Z+3, r25	; 0x03
     e60:	82 83       	std	Z+2, r24	; 0x02
		sw_leftdown.pin = LEFT_DOWN;
     e62:	30 e2       	ldi	r19, 0x20	; 32
     e64:	34 83       	std	Z+4, r19	; 0x04
		
		sw_leftup.outstate=false;
     e66:	ef ee       	ldi	r30, 0xEF	; 239
     e68:	f1 e0       	ldi	r31, 0x01	; 1
     e6a:	10 82       	st	Z, r1
		sw_leftup.curr_scan=0;
     e6c:	15 82       	std	Z+5, r1	; 0x05
		sw_leftup.scanrate=2;
     e6e:	21 83       	std	Z+1, r18	; 0x01
		sw_leftup.port = &PIND;
     e70:	93 83       	std	Z+3, r25	; 0x03
     e72:	82 83       	std	Z+2, r24	; 0x02
		sw_leftup.pin = LEFT_UP;
     e74:	30 e4       	ldi	r19, 0x40	; 64
     e76:	34 83       	std	Z+4, r19	; 0x04

		sw_rightdown.outstate=false;
     e78:	e4 ee       	ldi	r30, 0xE4	; 228
     e7a:	f1 e0       	ldi	r31, 0x01	; 1
     e7c:	10 82       	st	Z, r1
		sw_rightdown.curr_scan=0;
     e7e:	15 82       	std	Z+5, r1	; 0x05
		sw_rightdown.scanrate=2;
     e80:	21 83       	std	Z+1, r18	; 0x01
		sw_rightdown.port = &PIND;
     e82:	93 83       	std	Z+3, r25	; 0x03
     e84:	82 83       	std	Z+2, r24	; 0x02
		sw_rightdown.pin = RIGHT_DOWN;		
     e86:	24 83       	std	Z+4, r18	; 0x04

		sw_rightup.outstate=false;
     e88:	e9 ed       	ldi	r30, 0xD9	; 217
     e8a:	f1 e0       	ldi	r31, 0x01	; 1
     e8c:	10 82       	st	Z, r1
		sw_rightup.curr_scan=0;
     e8e:	15 82       	std	Z+5, r1	; 0x05
		sw_rightup.scanrate=2;
     e90:	21 83       	std	Z+1, r18	; 0x01
		sw_rightup.port = &PIND;
     e92:	93 83       	std	Z+3, r25	; 0x03
     e94:	82 83       	std	Z+2, r24	; 0x02
		sw_rightup.pin = RIGHT_UP;	
     e96:	34 e0       	ldi	r19, 0x04	; 4
     e98:	34 83       	std	Z+4, r19	; 0x04
		
		sw_water.outstate=false;
     e9a:	ee ec       	ldi	r30, 0xCE	; 206
     e9c:	f1 e0       	ldi	r31, 0x01	; 1
     e9e:	10 82       	st	Z, r1
		sw_water.curr_scan=0;
     ea0:	15 82       	std	Z+5, r1	; 0x05
		sw_water.scanrate=2;
     ea2:	21 83       	std	Z+1, r18	; 0x01
		sw_water.off_trigger = false;
     ea4:	11 86       	std	Z+9, r1	; 0x09
		sw_water.port = &PIND;
     ea6:	93 83       	std	Z+3, r25	; 0x03
     ea8:	82 83       	std	Z+2, r24	; 0x02
		sw_water.pin = WATER_MODE;
     eaa:	30 e1       	ldi	r19, 0x10	; 16
     eac:	34 83       	std	Z+4, r19	; 0x04
		
		sw_squeeze.outstate=false;
     eae:	e3 ec       	ldi	r30, 0xC3	; 195
     eb0:	f1 e0       	ldi	r31, 0x01	; 1
     eb2:	10 82       	st	Z, r1
		sw_squeeze.off_trigger = false;
     eb4:	11 86       	std	Z+9, r1	; 0x09
		sw_squeeze.curr_scan=0;
     eb6:	15 82       	std	Z+5, r1	; 0x05
		sw_squeeze.scanrate=2;
     eb8:	21 83       	std	Z+1, r18	; 0x01
		sw_squeeze.port = &PIND;
     eba:	93 83       	std	Z+3, r25	; 0x03
     ebc:	82 83       	std	Z+2, r24	; 0x02
		sw_squeeze.pin = SQUEEZE;			
     ebe:	88 e0       	ldi	r24, 0x08	; 8
     ec0:	84 83       	std	Z+4, r24	; 0x04
     ec2:	08 95       	ret

00000ec4 <_Z16init_protectionsv>:

void init_protections()
{
	// Jamming protections
	
	val11.trip = false;
     ec4:	a6 e8       	ldi	r26, 0x86	; 134
     ec6:	b1 e0       	ldi	r27, 0x01	; 1
     ec8:	14 96       	adiw	r26, 0x04	; 4
     eca:	1c 92       	st	X, r1
     ecc:	14 97       	sbiw	r26, 0x04	; 4
	val11.in_value = 0;
     ece:	1c 92       	st	X, r1
	val11.time_rate = protection[1];
     ed0:	e5 e4       	ldi	r30, 0x45	; 69
     ed2:	f1 e0       	ldi	r31, 0x01	; 1
     ed4:	91 81       	ldd	r25, Z+1	; 0x01
     ed6:	11 96       	adiw	r26, 0x01	; 1
     ed8:	9c 93       	st	X, r25
     eda:	11 97       	sbiw	r26, 0x01	; 1
	val11.time_count = 0;
     edc:	13 96       	adiw	r26, 0x03	; 3
     ede:	1c 92       	st	X, r1
     ee0:	13 97       	sbiw	r26, 0x03	; 3
	val11.analog_limit = protection[0]*CURRENT_COEFFICIENT; 
     ee2:	80 81       	ld	r24, Z
     ee4:	28 2f       	mov	r18, r24
     ee6:	22 0f       	add	r18, r18
     ee8:	22 0f       	add	r18, r18
     eea:	82 0f       	add	r24, r18
     eec:	12 96       	adiw	r26, 0x02	; 2
     eee:	8c 93       	st	X, r24

	val12.trip = false;
     ef0:	a1 e8       	ldi	r26, 0x81	; 129
     ef2:	b1 e0       	ldi	r27, 0x01	; 1
     ef4:	14 96       	adiw	r26, 0x04	; 4
     ef6:	1c 92       	st	X, r1
     ef8:	14 97       	sbiw	r26, 0x04	; 4
	val12.in_value = 0;
     efa:	1c 92       	st	X, r1
	val12.time_rate = protection[1];
     efc:	11 96       	adiw	r26, 0x01	; 1
     efe:	9c 93       	st	X, r25
     f00:	11 97       	sbiw	r26, 0x01	; 1
	val12.time_count = 0;
     f02:	13 96       	adiw	r26, 0x03	; 3
     f04:	1c 92       	st	X, r1
     f06:	13 97       	sbiw	r26, 0x03	; 3
	val12.analog_limit = protection[0]*CURRENT_COEFFICIENT; 	
     f08:	12 96       	adiw	r26, 0x02	; 2
     f0a:	8c 93       	st	X, r24
	
	val21.trip = false;
     f0c:	ac e7       	ldi	r26, 0x7C	; 124
     f0e:	b1 e0       	ldi	r27, 0x01	; 1
     f10:	14 96       	adiw	r26, 0x04	; 4
     f12:	1c 92       	st	X, r1
     f14:	14 97       	sbiw	r26, 0x04	; 4
	val21.in_value = 0;
     f16:	1c 92       	st	X, r1
	val21.time_rate = protection[3];
     f18:	93 81       	ldd	r25, Z+3	; 0x03
     f1a:	11 96       	adiw	r26, 0x01	; 1
     f1c:	9c 93       	st	X, r25
     f1e:	11 97       	sbiw	r26, 0x01	; 1
	val21.time_count = 0;
     f20:	13 96       	adiw	r26, 0x03	; 3
     f22:	1c 92       	st	X, r1
     f24:	13 97       	sbiw	r26, 0x03	; 3
	val21.analog_limit = protection[2]*CURRENT_COEFFICIENT; 
     f26:	82 81       	ldd	r24, Z+2	; 0x02
     f28:	28 2f       	mov	r18, r24
     f2a:	22 0f       	add	r18, r18
     f2c:	22 0f       	add	r18, r18
     f2e:	82 0f       	add	r24, r18
     f30:	12 96       	adiw	r26, 0x02	; 2
     f32:	8c 93       	st	X, r24
	
	val22.trip = false;
     f34:	a7 e7       	ldi	r26, 0x77	; 119
     f36:	b1 e0       	ldi	r27, 0x01	; 1
     f38:	14 96       	adiw	r26, 0x04	; 4
     f3a:	1c 92       	st	X, r1
     f3c:	14 97       	sbiw	r26, 0x04	; 4
	val22.in_value = 0;
     f3e:	1c 92       	st	X, r1
	val22.time_rate = protection[3];
     f40:	11 96       	adiw	r26, 0x01	; 1
     f42:	9c 93       	st	X, r25
     f44:	11 97       	sbiw	r26, 0x01	; 1
	val22.time_count = 0;
     f46:	13 96       	adiw	r26, 0x03	; 3
     f48:	1c 92       	st	X, r1
     f4a:	13 97       	sbiw	r26, 0x03	; 3
	val22.analog_limit = protection[2]*CURRENT_COEFFICIENT; 
     f4c:	12 96       	adiw	r26, 0x02	; 2
     f4e:	8c 93       	st	X, r24

    // Short circuit overcurrent protection
 
    oc_val11.trip = false;
     f50:	a2 e7       	ldi	r26, 0x72	; 114
     f52:	b1 e0       	ldi	r27, 0x01	; 1
     f54:	14 96       	adiw	r26, 0x04	; 4
     f56:	1c 92       	st	X, r1
     f58:	14 97       	sbiw	r26, 0x04	; 4
	oc_val11.in_value = 0;
     f5a:	1c 92       	st	X, r1
	oc_val11.analog_limit = protection[4]*CURRENT_COEFFICIENT;
     f5c:	84 81       	ldd	r24, Z+4	; 0x04
     f5e:	98 2f       	mov	r25, r24
     f60:	99 0f       	add	r25, r25
     f62:	99 0f       	add	r25, r25
     f64:	89 0f       	add	r24, r25
     f66:	12 96       	adiw	r26, 0x02	; 2
     f68:	8c 93       	st	X, r24
     f6a:	12 97       	sbiw	r26, 0x02	; 2
	oc_val11.time_count=0;
     f6c:	13 96       	adiw	r26, 0x03	; 3
     f6e:	1c 92       	st	X, r1

	oc_val12.trip = false;
     f70:	ad e6       	ldi	r26, 0x6D	; 109
     f72:	b1 e0       	ldi	r27, 0x01	; 1
     f74:	14 96       	adiw	r26, 0x04	; 4
     f76:	1c 92       	st	X, r1
     f78:	14 97       	sbiw	r26, 0x04	; 4
	oc_val12.in_value = 0;
     f7a:	1c 92       	st	X, r1
	oc_val12.analog_limit = protection[4]*CURRENT_COEFFICIENT;
     f7c:	12 96       	adiw	r26, 0x02	; 2
     f7e:	8c 93       	st	X, r24
     f80:	12 97       	sbiw	r26, 0x02	; 2
	oc_val12.time_count=0;
     f82:	13 96       	adiw	r26, 0x03	; 3
     f84:	1c 92       	st	X, r1
	
	oc_val21.trip = false;
     f86:	a8 e6       	ldi	r26, 0x68	; 104
     f88:	b1 e0       	ldi	r27, 0x01	; 1
     f8a:	14 96       	adiw	r26, 0x04	; 4
     f8c:	1c 92       	st	X, r1
     f8e:	14 97       	sbiw	r26, 0x04	; 4
	oc_val21.in_value = 0;
     f90:	1c 92       	st	X, r1
	oc_val21.analog_limit = protection[5]*CURRENT_COEFFICIENT;
     f92:	85 81       	ldd	r24, Z+5	; 0x05
     f94:	98 2f       	mov	r25, r24
     f96:	99 0f       	add	r25, r25
     f98:	99 0f       	add	r25, r25
     f9a:	89 0f       	add	r24, r25
     f9c:	12 96       	adiw	r26, 0x02	; 2
     f9e:	8c 93       	st	X, r24
     fa0:	12 97       	sbiw	r26, 0x02	; 2
	oc_val21.time_count=0;
     fa2:	13 96       	adiw	r26, 0x03	; 3
     fa4:	1c 92       	st	X, r1
		
	oc_val22.trip = false;
     fa6:	e3 e6       	ldi	r30, 0x63	; 99
     fa8:	f1 e0       	ldi	r31, 0x01	; 1
     faa:	14 82       	std	Z+4, r1	; 0x04
	oc_val22.in_value = 0;
     fac:	10 82       	st	Z, r1
	oc_val22.analog_limit = protection[5]*CURRENT_COEFFICIENT;
     fae:	82 83       	std	Z+2, r24	; 0x02
	oc_val22.time_count=0;
     fb0:	13 82       	std	Z+3, r1	; 0x03
     fb2:	08 95       	ret

00000fb4 <__vector_24>:
}



ISR (ADC_vect) 
{
     fb4:	1f 92       	push	r1
     fb6:	0f 92       	push	r0
     fb8:	0f b6       	in	r0, 0x3f	; 63
     fba:	0f 92       	push	r0
     fbc:	11 24       	eor	r1, r1
     fbe:	2f 93       	push	r18
     fc0:	3f 93       	push	r19
     fc2:	4f 93       	push	r20
     fc4:	5f 93       	push	r21
     fc6:	6f 93       	push	r22
     fc8:	7f 93       	push	r23
     fca:	8f 93       	push	r24
     fcc:	9f 93       	push	r25
     fce:	af 93       	push	r26
     fd0:	bf 93       	push	r27
     fd2:	ef 93       	push	r30
     fd4:	ff 93       	push	r31
	
	cli();
     fd6:	f8 94       	cli
	unsigned char _admux = ADMUX & ((1 << MUX3) | (1 << MUX2) | (1 << MUX1) | (1 << MUX0));
     fd8:	ec e7       	ldi	r30, 0x7C	; 124
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	80 81       	ld	r24, Z
	
	ADMUX &= 0b11110000;
     fde:	90 81       	ld	r25, Z
     fe0:	90 7f       	andi	r25, 0xF0	; 240
     fe2:	90 83       	st	Z, r25
	
	switch(_admux)
     fe4:	8f 70       	andi	r24, 0x0F	; 15
     fe6:	82 30       	cpi	r24, 0x02	; 2
     fe8:	09 f4       	brne	.+2      	; 0xfec <__vector_24+0x38>
     fea:	6b c0       	rjmp	.+214    	; 0x10c2 <__vector_24+0x10e>
     fec:	28 f4       	brcc	.+10     	; 0xff8 <__vector_24+0x44>
     fee:	88 23       	and	r24, r24
     ff0:	61 f0       	breq	.+24     	; 0x100a <__vector_24+0x56>
     ff2:	81 30       	cpi	r24, 0x01	; 1
     ff4:	c1 f1       	breq	.+112    	; 0x1066 <__vector_24+0xb2>
     ff6:	ee c0       	rjmp	.+476    	; 0x11d4 <__vector_24+0x220>
     ff8:	84 30       	cpi	r24, 0x04	; 4
     ffa:	09 f4       	brne	.+2      	; 0xffe <__vector_24+0x4a>
     ffc:	bc c0       	rjmp	.+376    	; 0x1176 <__vector_24+0x1c2>
     ffe:	08 f4       	brcc	.+2      	; 0x1002 <__vector_24+0x4e>
    1000:	8d c0       	rjmp	.+282    	; 0x111c <__vector_24+0x168>
    1002:	85 30       	cpi	r24, 0x05	; 5
    1004:	09 f4       	brne	.+2      	; 0x1008 <__vector_24+0x54>
    1006:	cf c0       	rjmp	.+414    	; 0x11a6 <__vector_24+0x1f2>
    1008:	e5 c0       	rjmp	.+458    	; 0x11d4 <__vector_24+0x220>
	{

	    case ANA22: val_ANA22 =   ADCW;
    100a:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    100e:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    1012:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <val_ANA22+0x1>
    1016:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <val_ANA22>
				oc_val22.in_value = val_ANA22;
    101a:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <oc_val22>
				
				if (Right.water_mode || (Right.hold_on_dc > 0))
    101e:	80 91 24 02 	lds	r24, 0x0224	; 0x800224 <Right+0x3>
    1022:	81 11       	cpse	r24, r1
    1024:	04 c0       	rjmp	.+8      	; 0x102e <__vector_24+0x7a>
    1026:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <Right+0x9>
    102a:	88 23       	and	r24, r24
    102c:	21 f0       	breq	.+8      	; 0x1036 <__vector_24+0x82>
				{
					oc_val22.time_rate = SQUELCH; 
    102e:	85 e0       	ldi	r24, 0x05	; 5
    1030:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <oc_val22+0x1>
    1034:	03 c0       	rjmp	.+6      	; 0x103c <__vector_24+0x88>
				}	
				else
					oc_val22.time_rate = SQUELCH_MAIN_MODE;
    1036:	85 e0       	ldi	r24, 0x05	; 5
    1038:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <oc_val22+0x1>
				
				 CurrentProtection(&oc_val22); //Fast short circuit
    103c:	83 e6       	ldi	r24, 0x63	; 99
    103e:	91 e0       	ldi	r25, 0x01	; 1
    1040:	0e 94 ad 05 	call	0xb5a	; 0xb5a <_Z17CurrentProtectionP12AnalogFilter>
				  if (oc_val22.trip)
    1044:	80 91 67 01 	lds	r24, 0x0167	; 0x800167 <oc_val22+0x4>
    1048:	88 23       	and	r24, r24
    104a:	39 f0       	breq	.+14     	; 0x105a <__vector_24+0xa6>
				  {
					 // Stop Right Channel
				    Right.Stop();
    104c:	81 e2       	ldi	r24, 0x21	; 33
    104e:	92 e0       	ldi	r25, 0x02	; 2
    1050:	0e 94 38 01 	call	0x270	; 0x270 <_ZN14ChannelControl4StopEv>
					in_right.reset = true;
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <in_right+0x6>
				  }
				 ADMUX |=ANA21;
    105a:	ec e7       	ldi	r30, 0x7C	; 124
    105c:	f0 e0       	ldi	r31, 0x00	; 0
    105e:	80 81       	ld	r24, Z
    1060:	81 60       	ori	r24, 0x01	; 1
    1062:	80 83       	st	Z, r24
	    break;
    1064:	be c0       	rjmp	.+380    	; 0x11e2 <__vector_24+0x22e>
			
	    case ANA21: val_ANA21 =   ADCW;
    1066:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    106a:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    106e:	90 93 52 01 	sts	0x0152, r25	; 0x800152 <val_ANA21+0x1>
    1072:	80 93 51 01 	sts	0x0151, r24	; 0x800151 <val_ANA21>
					oc_val21.in_value = val_ANA21;
    1076:	80 93 68 01 	sts	0x0168, r24	; 0x800168 <oc_val21>
					
				    if (Right.water_mode || (Right.hold_on_dc > 0))
    107a:	80 91 24 02 	lds	r24, 0x0224	; 0x800224 <Right+0x3>
    107e:	81 11       	cpse	r24, r1
    1080:	04 c0       	rjmp	.+8      	; 0x108a <__vector_24+0xd6>
    1082:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <Right+0x9>
    1086:	88 23       	and	r24, r24
    1088:	21 f0       	breq	.+8      	; 0x1092 <__vector_24+0xde>
					{
						  oc_val21.time_rate = SQUELCH; 
    108a:	85 e0       	ldi	r24, 0x05	; 5
    108c:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <oc_val21+0x1>
    1090:	03 c0       	rjmp	.+6      	; 0x1098 <__vector_24+0xe4>
					} else
						  oc_val21.time_rate = SQUELCH_MAIN_MODE;
    1092:	85 e0       	ldi	r24, 0x05	; 5
    1094:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <oc_val21+0x1>
					
					CurrentProtection(&oc_val21); //Fast short circuit
    1098:	88 e6       	ldi	r24, 0x68	; 104
    109a:	91 e0       	ldi	r25, 0x01	; 1
    109c:	0e 94 ad 05 	call	0xb5a	; 0xb5a <_Z17CurrentProtectionP12AnalogFilter>
					if (oc_val21.trip)
    10a0:	80 91 6c 01 	lds	r24, 0x016C	; 0x80016c <oc_val21+0x4>
    10a4:	88 23       	and	r24, r24
    10a6:	39 f0       	breq	.+14     	; 0x10b6 <__vector_24+0x102>
					{
						// Stop Right Channel
						Right.Stop();
    10a8:	81 e2       	ldi	r24, 0x21	; 33
    10aa:	92 e0       	ldi	r25, 0x02	; 2
    10ac:	0e 94 38 01 	call	0x270	; 0x270 <_ZN14ChannelControl4StopEv>
						in_right.reset = true;
    10b0:	81 e0       	ldi	r24, 0x01	; 1
    10b2:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <in_right+0x6>
					}
	                
					ADMUX |=ANA11;
    10b6:	ec e7       	ldi	r30, 0x7C	; 124
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	80 81       	ld	r24, Z
    10bc:	82 60       	ori	r24, 0x02	; 2
    10be:	80 83       	st	Z, r24
	                break;		
    10c0:	90 c0       	rjmp	.+288    	; 0x11e2 <__vector_24+0x22e>
						
	    case ANA11: val_ANA11 =   ADCW;
    10c2:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    10c6:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    10ca:	90 93 56 01 	sts	0x0156, r25	; 0x800156 <val_ANA11+0x1>
    10ce:	80 93 55 01 	sts	0x0155, r24	; 0x800155 <val_ANA11>
				oc_val11.in_value = val_ANA11;
    10d2:	80 93 72 01 	sts	0x0172, r24	; 0x800172 <oc_val11>
				
				if (Left.water_mode || (Left.hold_on_dc > 0))
    10d6:	80 91 46 02 	lds	r24, 0x0246	; 0x800246 <Left+0x3>
    10da:	81 11       	cpse	r24, r1
    10dc:	04 c0       	rjmp	.+8      	; 0x10e6 <__vector_24+0x132>
    10de:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <Left+0x9>
    10e2:	88 23       	and	r24, r24
    10e4:	21 f0       	breq	.+8      	; 0x10ee <__vector_24+0x13a>
				{
				    oc_val11.time_rate = SQUELCH; 
    10e6:	85 e0       	ldi	r24, 0x05	; 5
    10e8:	80 93 73 01 	sts	0x0173, r24	; 0x800173 <oc_val11+0x1>
    10ec:	02 c0       	rjmp	.+4      	; 0x10f2 <__vector_24+0x13e>
				} else
				    oc_val11.time_rate = 0;
    10ee:	10 92 73 01 	sts	0x0173, r1	; 0x800173 <oc_val11+0x1>
				
				CurrentProtection(&oc_val11); //Fast short circuit
    10f2:	82 e7       	ldi	r24, 0x72	; 114
    10f4:	91 e0       	ldi	r25, 0x01	; 1
    10f6:	0e 94 ad 05 	call	0xb5a	; 0xb5a <_Z17CurrentProtectionP12AnalogFilter>
				if (oc_val11.trip)
    10fa:	80 91 76 01 	lds	r24, 0x0176	; 0x800176 <oc_val11+0x4>
    10fe:	88 23       	and	r24, r24
    1100:	39 f0       	breq	.+14     	; 0x1110 <__vector_24+0x15c>
			    {
				  // Stop Left Channel
				  Left.Stop();
    1102:	83 e4       	ldi	r24, 0x43	; 67
    1104:	92 e0       	ldi	r25, 0x02	; 2
    1106:	0e 94 38 01 	call	0x270	; 0x270 <_ZN14ChannelControl4StopEv>
				  in_left.reset = true;
    110a:	81 e0       	ldi	r24, 0x01	; 1
    110c:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <in_left+0x6>
			    }
			    ADMUX |= ANA12;
    1110:	ec e7       	ldi	r30, 0x7C	; 124
    1112:	f0 e0       	ldi	r31, 0x00	; 0
    1114:	80 81       	ld	r24, Z
    1116:	83 60       	ori	r24, 0x03	; 3
    1118:	80 83       	st	Z, r24
		break;
    111a:	63 c0       	rjmp	.+198    	; 0x11e2 <__vector_24+0x22e>
	    
		case ANA12: val_ANA12 =   ADCW;
    111c:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    1120:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    1124:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <val_ANA12+0x1>
    1128:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <val_ANA12>
	    
					 oc_val12.in_value = val_ANA12;
    112c:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <oc_val12>
					 
			    	 if (Left.water_mode || (Left.hold_on_dc > 0))
    1130:	80 91 46 02 	lds	r24, 0x0246	; 0x800246 <Left+0x3>
    1134:	81 11       	cpse	r24, r1
    1136:	04 c0       	rjmp	.+8      	; 0x1140 <__vector_24+0x18c>
    1138:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <Left+0x9>
    113c:	88 23       	and	r24, r24
    113e:	21 f0       	breq	.+8      	; 0x1148 <__vector_24+0x194>
					 {
						  oc_val12.time_rate = SQUELCH; 
    1140:	85 e0       	ldi	r24, 0x05	; 5
    1142:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <oc_val12+0x1>
    1146:	02 c0       	rjmp	.+4      	; 0x114c <__vector_24+0x198>
					 } else
						  oc_val12.time_rate = 0;
    1148:	10 92 6e 01 	sts	0x016E, r1	; 0x80016e <oc_val12+0x1>
						  
					 CurrentProtection(&oc_val12); //Fast short circuit
    114c:	8d e6       	ldi	r24, 0x6D	; 109
    114e:	91 e0       	ldi	r25, 0x01	; 1
    1150:	0e 94 ad 05 	call	0xb5a	; 0xb5a <_Z17CurrentProtectionP12AnalogFilter>
					 if (oc_val12.trip)
    1154:	80 91 71 01 	lds	r24, 0x0171	; 0x800171 <oc_val12+0x4>
    1158:	88 23       	and	r24, r24
    115a:	39 f0       	breq	.+14     	; 0x116a <__vector_24+0x1b6>
				     {
					    // Stop Left Channel
					    Left.Stop();
    115c:	83 e4       	ldi	r24, 0x43	; 67
    115e:	92 e0       	ldi	r25, 0x02	; 2
    1160:	0e 94 38 01 	call	0x270	; 0x270 <_ZN14ChannelControl4StopEv>
					    in_left.reset = true;
    1164:	81 e0       	ldi	r24, 0x01	; 1
    1166:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <in_left+0x6>
					  }
	    
				    ADMUX |=AN_X_L;
    116a:	ec e7       	ldi	r30, 0x7C	; 124
    116c:	f0 e0       	ldi	r31, 0x00	; 0
    116e:	80 81       	ld	r24, Z
    1170:	84 60       	ori	r24, 0x04	; 4
    1172:	80 83       	st	Z, r24
	    break; 
    1174:	36 c0       	rjmp	.+108    	; 0x11e2 <__vector_24+0x22e>
		
		case AN_X_L:
	    		     val_L = ADCW/10;
    1176:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    117a:	30 91 79 00 	lds	r19, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    117e:	ad ec       	ldi	r26, 0xCD	; 205
    1180:	bc ec       	ldi	r27, 0xCC	; 204
    1182:	0e 94 cd 11 	call	0x239a	; 0x239a <__umulhisi3>
    1186:	96 95       	lsr	r25
    1188:	87 95       	ror	r24
    118a:	96 95       	lsr	r25
    118c:	87 95       	ror	r24
    118e:	96 95       	lsr	r25
    1190:	87 95       	ror	r24
    1192:	90 93 5a 01 	sts	0x015A, r25	; 0x80015a <val_L+0x1>
    1196:	80 93 59 01 	sts	0x0159, r24	; 0x800159 <val_L>
					 ADMUX |=AN_X_R;
    119a:	ec e7       	ldi	r30, 0x7C	; 124
    119c:	f0 e0       	ldi	r31, 0x00	; 0
    119e:	80 81       	ld	r24, Z
    11a0:	85 60       	ori	r24, 0x05	; 5
    11a2:	80 83       	st	Z, r24
		break;
    11a4:	1e c0       	rjmp	.+60     	; 0x11e2 <__vector_24+0x22e>
		
		case AN_X_R: val_R =   ADCW/10;
    11a6:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    11aa:	30 91 79 00 	lds	r19, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    11ae:	ad ec       	ldi	r26, 0xCD	; 205
    11b0:	bc ec       	ldi	r27, 0xCC	; 204
    11b2:	0e 94 cd 11 	call	0x239a	; 0x239a <__umulhisi3>
    11b6:	96 95       	lsr	r25
    11b8:	87 95       	ror	r24
    11ba:	96 95       	lsr	r25
    11bc:	87 95       	ror	r24
    11be:	96 95       	lsr	r25
    11c0:	87 95       	ror	r24
    11c2:	90 93 58 01 	sts	0x0158, r25	; 0x800158 <val_R+0x1>
    11c6:	80 93 57 01 	sts	0x0157, r24	; 0x800157 <val_R>
				
				     ADMUX |=ANA22;
    11ca:	ec e7       	ldi	r30, 0x7C	; 124
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	80 81       	ld	r24, Z
    11d0:	80 83       	st	Z, r24
				     break; 	 
    11d2:	07 c0       	rjmp	.+14     	; 0x11e2 <__vector_24+0x22e>
	   
	    default:     ADMUX &= 0b11110000;
    11d4:	ec e7       	ldi	r30, 0x7C	; 124
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	80 81       	ld	r24, Z
    11da:	80 7f       	andi	r24, 0xF0	; 240
    11dc:	80 83       	st	Z, r24
	                 ADMUX |=ANA22;
    11de:	80 81       	ld	r24, Z
    11e0:	80 83       	st	Z, r24
					 break;
	}
	 
   sei();
    11e2:	78 94       	sei

	ADCSRA |=(1<<ADSC); 
    11e4:	ea e7       	ldi	r30, 0x7A	; 122
    11e6:	f0 e0       	ldi	r31, 0x00	; 0
    11e8:	80 81       	ld	r24, Z
    11ea:	80 64       	ori	r24, 0x40	; 64
    11ec:	80 83       	st	Z, r24
}
    11ee:	ff 91       	pop	r31
    11f0:	ef 91       	pop	r30
    11f2:	bf 91       	pop	r27
    11f4:	af 91       	pop	r26
    11f6:	9f 91       	pop	r25
    11f8:	8f 91       	pop	r24
    11fa:	7f 91       	pop	r23
    11fc:	6f 91       	pop	r22
    11fe:	5f 91       	pop	r21
    1200:	4f 91       	pop	r20
    1202:	3f 91       	pop	r19
    1204:	2f 91       	pop	r18
    1206:	0f 90       	pop	r0
    1208:	0f be       	out	0x3f, r0	; 63
    120a:	0f 90       	pop	r0
    120c:	1f 90       	pop	r1
    120e:	18 95       	reti

00001210 <_Z8ADC_Initv>:

void ADC_Init()
{
	// Joystick L resistor initialization
	
	an_L.scanrate = 2;	
    1210:	eb e8       	ldi	r30, 0x8B	; 139
    1212:	f1 e0       	ldi	r31, 0x01	; 1
    1214:	82 e0       	ldi	r24, 0x02	; 2
    1216:	84 87       	std	Z+12, r24	; 0x0c
	an_L.joystick_step = 0;
    1218:	10 8e       	std	Z+24, r1	; 0x18
    121a:	17 8a       	std	Z+23, r1	; 0x17
	an_L.mirror_joy_step = 0;
    121c:	12 8e       	std	Z+26, r1	; 0x1a
    121e:	11 8e       	std	Z+25, r1	; 0x19
	an_L.enabled = false;	
    1220:	13 8e       	std	Z+27, r1	; 0x1b
	
	// Joystick R resistor initialization

	an_R.scanrate = 2;	
    1222:	e7 ea       	ldi	r30, 0xA7	; 167
    1224:	f1 e0       	ldi	r31, 0x01	; 1
    1226:	84 87       	std	Z+12, r24	; 0x0c
	an_R.joystick_step = 0;
    1228:	10 8e       	std	Z+24, r1	; 0x18
    122a:	17 8a       	std	Z+23, r1	; 0x17
	an_R.mirror_joy_step = 0;
    122c:	12 8e       	std	Z+26, r1	; 0x1a
    122e:	11 8e       	std	Z+25, r1	; 0x19
	an_R.enabled = false;
    1230:	13 8e       	std	Z+27, r1	; 0x1b
	
	ADCSRA |= (1 << ADEN) | (1 << ADPS2)  | (0 << ADPS1)  | (1 << ADPS0) | (1 << ADIE);  //ADC 32 divider
    1232:	ea e7       	ldi	r30, 0x7A	; 122
    1234:	f0 e0       	ldi	r31, 0x00	; 0
    1236:	80 81       	ld	r24, Z
    1238:	8d 68       	ori	r24, 0x8D	; 141
    123a:	80 83       	st	Z, r24
	ADMUX = (0 << REFS1) | (1 << REFS0) | ANA22; 
    123c:	80 e4       	ldi	r24, 0x40	; 64
    123e:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	ADCSRA |=(1<<ADSC);
    1242:	80 81       	ld	r24, Z
    1244:	80 64       	ori	r24, 0x40	; 64
    1246:	80 83       	st	Z, r24
    1248:	08 95       	ret

0000124a <_Z13init_channelsv>:
}

void init_channels()
{
    124a:	1f 93       	push	r17
    124c:	cf 93       	push	r28
    124e:	df 93       	push	r29
	
	Left.port1 = &PORTA;
    1250:	c3 e4       	ldi	r28, 0x43	; 67
    1252:	d2 e0       	ldi	r29, 0x02	; 2
    1254:	82 e2       	ldi	r24, 0x22	; 34
    1256:	90 e0       	ldi	r25, 0x00	; 0
    1258:	9d 8f       	std	Y+29, r25	; 0x1d
    125a:	8c 8f       	std	Y+28, r24	; 0x1c
	Left.pin1 = ON_L1;
    125c:	20 e4       	ldi	r18, 0x40	; 64
    125e:	2e 8f       	std	Y+30, r18	; 0x1e
	Left.port2 = &PORTA;
    1260:	98 a3       	std	Y+32, r25	; 0x20
    1262:	8f 8f       	std	Y+31, r24	; 0x1f
	Left.pin2 = ON_L2;
    1264:	80 e8       	ldi	r24, 0x80	; 128
    1266:	89 a3       	std	Y+33, r24	; 0x21
	Left.InitChannel();
    1268:	ce 01       	movw	r24, r28
    126a:	0e 94 db 00 	call	0x1b6	; 0x1b6 <_ZN14ChannelControl11InitChannelEv>
	Left.timer_pwm_backward = 0;
    126e:	1e 82       	std	Y+6, r1	; 0x06
	Left.timer_pwm_hold_on = 0;
    1270:	1f 82       	std	Y+7, r1	; 0x07

	Right.port1 = &PORTB;
    1272:	c1 e2       	ldi	r28, 0x21	; 33
    1274:	d2 e0       	ldi	r29, 0x02	; 2
    1276:	85 e2       	ldi	r24, 0x25	; 37
    1278:	90 e0       	ldi	r25, 0x00	; 0
    127a:	9d 8f       	std	Y+29, r25	; 0x1d
    127c:	8c 8f       	std	Y+28, r24	; 0x1c
	Right.pin1 = ON_R1;
    127e:	14 e0       	ldi	r17, 0x04	; 4
    1280:	1e 8f       	std	Y+30, r17	; 0x1e
	Right.port2 = &PORTB;
    1282:	98 a3       	std	Y+32, r25	; 0x20
    1284:	8f 8f       	std	Y+31, r24	; 0x1f
	Right.pin2 = ON_R2;
    1286:	88 e0       	ldi	r24, 0x08	; 8
    1288:	89 a3       	std	Y+33, r24	; 0x21
	Right.InitChannel();
    128a:	ce 01       	movw	r24, r28
    128c:	0e 94 db 00 	call	0x1b6	; 0x1b6 <_ZN14ChannelControl11InitChannelEv>
	Right.timer_pwm_backward = 4; // Making time interval between Left and Right Channels
    1290:	1e 83       	std	Y+6, r17	; 0x06
	Right.timer_pwm_hold_on = 10;
    1292:	8a e0       	ldi	r24, 0x0A	; 10
    1294:	8f 83       	std	Y+7, r24	; 0x07
}
    1296:	df 91       	pop	r29
    1298:	cf 91       	pop	r28
    129a:	1f 91       	pop	r17
    129c:	08 95       	ret

0000129e <_Z16CheckLimitsArrayhPh>:

bool CheckLimitsArray(uint8_t source, uint8_t defs[4])
{
	bool result = false;
	
	if ((source <= defs[2]) && (source >= defs[1])) result = true;
    129e:	fb 01       	movw	r30, r22
    12a0:	92 81       	ldd	r25, Z+2	; 0x02
    12a2:	98 17       	cp	r25, r24
    12a4:	30 f0       	brcs	.+12     	; 0x12b2 <_Z16CheckLimitsArrayhPh+0x14>
    12a6:	91 e0       	ldi	r25, 0x01	; 1
    12a8:	21 81       	ldd	r18, Z+1	; 0x01
    12aa:	82 17       	cp	r24, r18
    12ac:	18 f4       	brcc	.+6      	; 0x12b4 <_Z16CheckLimitsArrayhPh+0x16>
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	01 c0       	rjmp	.+2      	; 0x12b4 <_Z16CheckLimitsArrayhPh+0x16>
	Right.timer_pwm_hold_on = 10;
}

bool CheckLimitsArray(uint8_t source, uint8_t defs[4])
{
	bool result = false;
    12b2:	90 e0       	ldi	r25, 0x00	; 0
	
	if ((source <= defs[2]) && (source >= defs[1])) result = true;
						
   return result;
}
    12b4:	89 2f       	mov	r24, r25
    12b6:	08 95       	ret

000012b8 <main>:
	interruptMCP2515();
} */


int main(void)
{	 
    12b8:	cf 93       	push	r28
    12ba:	df 93       	push	r29
    12bc:	cd b7       	in	r28, 0x3d	; 61
    12be:	de b7       	in	r29, 0x3e	; 62
    12c0:	2b 97       	sbiw	r28, 0x0b	; 11
    12c2:	0f b6       	in	r0, 0x3f	; 63
    12c4:	f8 94       	cli
    12c6:	de bf       	out	0x3e, r29	; 62
    12c8:	0f be       	out	0x3f, r0	; 63
    12ca:	cd bf       	out	0x3d, r28	; 61
	uint8_t step = 0;
	bool sq_off_left, sq_off_right = false;
	unsigned char data[8];

    DDRA = ON_L1 | ON_L2;
    12cc:	80 ec       	ldi	r24, 0xC0	; 192
    12ce:	81 b9       	out	0x01, r24	; 1
	
	DDRB = ON_R1 | ON_R2 | RESERVE1; 
    12d0:	8d e0       	ldi	r24, 0x0D	; 13
    12d2:	84 b9       	out	0x04, r24	; 4
	
	DDRC = nCS;
    12d4:	80 e4       	ldi	r24, 0x40	; 64
    12d6:	87 b9       	out	0x07, r24	; 7
		
    WDTCSR |= (1<<WDCE) | (1<<WDE);
    12d8:	e0 e6       	ldi	r30, 0x60	; 96
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	80 81       	ld	r24, Z
    12de:	88 61       	ori	r24, 0x18	; 24
    12e0:	80 83       	st	Z, r24
    WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP1);	
    12e2:	8e e0       	ldi	r24, 0x0E	; 14
    12e4:	80 83       	st	Z, r24
	
	TCCR0A = 0;
    12e6:	14 bc       	out	0x24, r1	; 36
	TCCR0B = (1 << CS01)|(0 << CS00); //32 divider
    12e8:	82 e0       	ldi	r24, 0x02	; 2
    12ea:	85 bd       	out	0x25, r24	; 37
	TCNT0 = 0;
    12ec:	16 bc       	out	0x26, r1	; 38
	
	TCCR1A = 0;
    12ee:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
	TCCR1B = (1 << CS11)|(1 << CS10); //64 divider
    12f2:	83 e0       	ldi	r24, 0x03	; 3
    12f4:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
    TCNT1 = WAIT_100HZ;	
    12f8:	8b e3       	ldi	r24, 0x3B	; 59
    12fa:	96 ef       	ldi	r25, 0xF6	; 246
    12fc:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
    1300:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	
	//PCICR |= (1 << PCIE1); 
	//PCMSK1 |= (1 << PCINT12);

	LoadEeprom();
    1304:	0e 94 11 03 	call	0x622	; 0x622 <_Z10LoadEepromv>
	
	if (can_bus[0] > 0)
    1308:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <__data_end>
    130c:	88 23       	and	r24, r24
    130e:	19 f0       	breq	.+6      	; 0x1316 <main+0x5e>
	  initMCP2515((uint8_t)(can_bus[0] - 1));
    1310:	81 50       	subi	r24, 0x01	; 1
    1312:	0e 94 99 0e 	call	0x1d32	; 0x1d32 <_Z11initMCP2515h>
	 
	sei();
    1316:	78 94       	sei
    init_switches();
    1318:	0e 94 0c 07 	call	0xe18	; 0xe18 <_Z13init_switchesv>
	init_channels();
    131c:	0e 94 25 09 	call	0x124a	; 0x124a <_Z13init_channelsv>
	init_protections();
    1320:	0e 94 62 07 	call	0xec4	; 0xec4 <_Z16init_protectionsv>
	ADC_Init();
    1324:	0e 94 08 09 	call	0x1210	; 0x1210 <_Z8ADC_Initv>
	twi_init();
    1328:	0e 94 5d 0f 	call	0x1eba	; 0x1eba <_Z8twi_initv>
	

	TIFR0 = (1<<TOV0);
    132c:	81 e0       	ldi	r24, 0x01	; 1
    132e:	85 bb       	out	0x15, r24	; 21
	TIMSK0 = (1<<TOIE0);
    1330:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7e006e>
		
	TIFR1 = (1<<TOV1);
    1334:	86 bb       	out	0x16, r24	; 22
	TIMSK1 = (1<<TOIE1);
    1336:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>


int main(void)
{	 
	uint8_t step = 0;
	bool sq_off_left, sq_off_right = false;
    133a:	1b 86       	std	Y+11, r1	; 0x0b
    while (1) 
    {
		asm("wdr"); 
		

        if ((!val11.trip) && (!val12.trip) && (!oc_val11.trip) && (!oc_val12.trip))
    133c:	0f 2e       	mov	r0, r31
    133e:	f6 e8       	ldi	r31, 0x86	; 134
    1340:	8f 2e       	mov	r8, r31
    1342:	f1 e0       	ldi	r31, 0x01	; 1
    1344:	9f 2e       	mov	r9, r31
    1346:	f0 2d       	mov	r31, r0
    1348:	0f 2e       	mov	r0, r31
    134a:	f1 e8       	ldi	r31, 0x81	; 129
    134c:	2f 2e       	mov	r2, r31
    134e:	f1 e0       	ldi	r31, 0x01	; 1
    1350:	3f 2e       	mov	r3, r31
    1352:	f0 2d       	mov	r31, r0
				sq_off_left = true; //return drives to start position on negative edge SQUEEZE input
				sq_off_right = true;
				sw_squeeze.off_trigger = false;
			}
			
			if (in_left.outstate && !(logic_release && in_right.outstate))  // Button L process
    1354:	0f 2e       	mov	r0, r31
    1356:	f0 e1       	ldi	r31, 0x10	; 16
    1358:	cf 2e       	mov	r12, r31
    135a:	f2 e0       	ldi	r31, 0x02	; 2
    135c:	df 2e       	mov	r13, r31
    135e:	f0 2d       	mov	r31, r0
				in_left.on_trigger = false;
			}
			
			if ((!Left.prev_lock_state) && Left.lock && (!in_right.outstate)) Left.lock = false; 
			
			Left.prev_lock_state = Left.lock;
    1360:	0f 2e       	mov	r0, r31
    1362:	f3 e4       	ldi	r31, 0x43	; 67
    1364:	af 2e       	mov	r10, r31
    1366:	f2 e0       	ldi	r31, 0x02	; 2
    1368:	bf 2e       	mov	r11, r31
    136a:	f0 2d       	mov	r31, r0
			{
				Left.lock = false;
				in_left.on_trigger = false;
			}
			
			if ((!Left.prev_lock_state) && Left.lock && (!in_right.outstate)) Left.lock = false; 
    136c:	0f 2e       	mov	r0, r31
    136e:	f5 e0       	ldi	r31, 0x05	; 5
    1370:	ef 2e       	mov	r14, r31
    1372:	f2 e0       	ldi	r31, 0x02	; 2
    1374:	ff 2e       	mov	r15, r31
    1376:	f0 2d       	mov	r31, r0
			Left.Process(); // Process L channel
					
		} 


        if ((!val21.trip) && (!val22.trip) && (!oc_val21.trip) && (!oc_val22.trip))
    1378:	0f 2e       	mov	r0, r31
    137a:	fc e7       	ldi	r31, 0x7C	; 124
    137c:	4f 2e       	mov	r4, r31
    137e:	f1 e0       	ldi	r31, 0x01	; 1
    1380:	5f 2e       	mov	r5, r31
    1382:	f0 2d       	mov	r31, r0
    1384:	0f 2e       	mov	r0, r31
    1386:	f7 e7       	ldi	r31, 0x77	; 119
    1388:	6f 2e       	mov	r6, r31
    138a:	f1 e0       	ldi	r31, 0x01	; 1
    138c:	7f 2e       	mov	r7, r31
    138e:	f0 2d       	mov	r31, r0


  
    while (1) 
    {
		asm("wdr"); 
    1390:	a8 95       	wdr
		

        if ((!val11.trip) && (!val12.trip) && (!oc_val11.trip) && (!oc_val12.trip))
    1392:	d4 01       	movw	r26, r8
    1394:	14 96       	adiw	r26, 0x04	; 4
    1396:	8c 91       	ld	r24, X
    1398:	81 11       	cpse	r24, r1
    139a:	a2 c0       	rjmp	.+324    	; 0x14e0 <main+0x228>
    139c:	f1 01       	movw	r30, r2
    139e:	84 81       	ldd	r24, Z+4	; 0x04
    13a0:	81 11       	cpse	r24, r1
    13a2:	9e c0       	rjmp	.+316    	; 0x14e0 <main+0x228>
    13a4:	80 91 76 01 	lds	r24, 0x0176	; 0x800176 <oc_val11+0x4>
    13a8:	81 11       	cpse	r24, r1
    13aa:	9a c0       	rjmp	.+308    	; 0x14e0 <main+0x228>
    13ac:	80 91 71 01 	lds	r24, 0x0171	; 0x800171 <oc_val12+0x4>
    13b0:	81 11       	cpse	r24, r1
    13b2:	96 c0       	rjmp	.+300    	; 0x14e0 <main+0x228>
		{
			if (sw_squeeze.off_trigger) //SQEEZE switch input
    13b4:	80 91 cc 01 	lds	r24, 0x01CC	; 0x8001cc <sw_squeeze+0x9>
    13b8:	88 23       	and	r24, r24
    13ba:	31 f0       	breq	.+12     	; 0x13c8 <main+0x110>
			{
				sq_off_left = true; //return drives to start position on negative edge SQUEEZE input
				sq_off_right = true;
				sw_squeeze.off_trigger = false;
    13bc:	10 92 cc 01 	sts	0x01CC, r1	; 0x8001cc <sw_squeeze+0x9>
        if ((!val11.trip) && (!val12.trip) && (!oc_val11.trip) && (!oc_val12.trip))
		{
			if (sw_squeeze.off_trigger) //SQEEZE switch input
			{
				sq_off_left = true; //return drives to start position on negative edge SQUEEZE input
				sq_off_right = true;
    13c0:	f1 e0       	ldi	r31, 0x01	; 1
    13c2:	fb 87       	std	Y+11, r31	; 0x0b

        if ((!val11.trip) && (!val12.trip) && (!oc_val11.trip) && (!oc_val12.trip))
		{
			if (sw_squeeze.off_trigger) //SQEEZE switch input
			{
				sq_off_left = true; //return drives to start position on negative edge SQUEEZE input
    13c4:	91 e0       	ldi	r25, 0x01	; 1
    13c6:	01 c0       	rjmp	.+2      	; 0x13ca <main+0x112>
    13c8:	90 e0       	ldi	r25, 0x00	; 0
				sq_off_right = true;
				sw_squeeze.off_trigger = false;
			}
			
			if (in_left.outstate && !(logic_release && in_right.outstate))  // Button L process
    13ca:	d6 01       	movw	r26, r12
    13cc:	8c 91       	ld	r24, X
    13ce:	88 23       	and	r24, r24
    13d0:	89 f0       	breq	.+34     	; 0x13f4 <main+0x13c>
    13d2:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <logic_release>
    13d6:	88 23       	and	r24, r24
    13d8:	21 f0       	breq	.+8      	; 0x13e2 <main+0x12a>
    13da:	f7 01       	movw	r30, r14
    13dc:	80 81       	ld	r24, Z
    13de:	81 11       	cpse	r24, r1
    13e0:	09 c0       	rjmp	.+18     	; 0x13f4 <main+0x13c>
			{
				Left.control_source = true;
    13e2:	81 e0       	ldi	r24, 0x01	; 1
    13e4:	d5 01       	movw	r26, r10
    13e6:	12 96       	adiw	r26, 0x02	; 2
    13e8:	8c 93       	st	X, r24
    13ea:	12 97       	sbiw	r26, 0x02	; 2
				Left.goal_step = 4;				
    13ec:	84 e0       	ldi	r24, 0x04	; 4
    13ee:	1d 96       	adiw	r26, 0x0d	; 13
    13f0:	8c 93       	st	X, r24
    13f2:	2d c0       	rjmp	.+90     	; 0x144e <main+0x196>
			}	
			else   //Joystick Process
			{
				
				if (Left.control_source)
    13f4:	f5 01       	movw	r30, r10
    13f6:	82 81       	ldd	r24, Z+2	; 0x02
    13f8:	88 23       	and	r24, r24
    13fa:	49 f0       	breq	.+18     	; 0x140e <main+0x156>
				{
				    Left.goal_step = 0;
    13fc:	15 86       	std	Z+13, r1	; 0x0d
				    
					if ((Left.curr_step == 0) && (!Left.moving_bwd)) Left.control_source = false;
    13fe:	86 85       	ldd	r24, Z+14	; 0x0e
    1400:	81 11       	cpse	r24, r1
    1402:	25 c0       	rjmp	.+74     	; 0x144e <main+0x196>
    1404:	80 8d       	ldd	r24, Z+24	; 0x18
    1406:	81 11       	cpse	r24, r1
    1408:	22 c0       	rjmp	.+68     	; 0x144e <main+0x196>
    140a:	12 82       	std	Z+2, r1	; 0x02
    140c:	20 c0       	rjmp	.+64     	; 0x144e <main+0x196>
					 
				} else
				{
					if (an_L.enabled)
    140e:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <an_L+0x1b>
    1412:	88 23       	and	r24, r24
    1414:	19 f0       	breq	.+6      	; 0x141c <main+0x164>
					{
						step = an_L.joystick_step;
    1416:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <an_L+0x17>
    141a:	06 c0       	rjmp	.+12     	; 0x1428 <main+0x170>
					} else
						step = an_R.mirror_joy_step;
    141c:	e7 ea       	ldi	r30, 0xA7	; 167
    141e:	f1 e0       	ldi	r31, 0x01	; 1
    1420:	81 8d       	ldd	r24, Z+25	; 0x19
						
						
					if (an_L.enabled || an_R.enabled)
    1422:	23 8d       	ldd	r18, Z+27	; 0x1b
    1424:	22 23       	and	r18, r18
    1426:	99 f0       	breq	.+38     	; 0x144e <main+0x196>
					if ((step > 0) || (Left.curr_step > 0) || Left.moving_bwd || Left.moving_fwd )
    1428:	81 11       	cpse	r24, r1
    142a:	0f c0       	rjmp	.+30     	; 0x144a <main+0x192>
    142c:	d5 01       	movw	r26, r10
    142e:	1e 96       	adiw	r26, 0x0e	; 14
    1430:	2c 91       	ld	r18, X
    1432:	1e 97       	sbiw	r26, 0x0e	; 14
    1434:	21 11       	cpse	r18, r1
    1436:	09 c0       	rjmp	.+18     	; 0x144a <main+0x192>
    1438:	58 96       	adiw	r26, 0x18	; 24
    143a:	2c 91       	ld	r18, X
    143c:	58 97       	sbiw	r26, 0x18	; 24
    143e:	21 11       	cpse	r18, r1
    1440:	04 c0       	rjmp	.+8      	; 0x144a <main+0x192>
    1442:	57 96       	adiw	r26, 0x17	; 23
    1444:	2c 91       	ld	r18, X
    1446:	22 23       	and	r18, r18
    1448:	11 f0       	breq	.+4      	; 0x144e <main+0x196>
					{
							Left.goal_step = step;
    144a:	f5 01       	movw	r30, r10
    144c:	85 87       	std	Z+13, r24	; 0x0d
				}		
				
			}
			

			if (in_left.on_trigger)
    144e:	d6 01       	movw	r26, r12
    1450:	18 96       	adiw	r26, 0x08	; 8
    1452:	8c 91       	ld	r24, X
    1454:	18 97       	sbiw	r26, 0x08	; 8
    1456:	88 23       	and	r24, r24
    1458:	29 f0       	breq	.+10     	; 0x1464 <main+0x1ac>
			{
				Left.lock = false;
    145a:	f5 01       	movw	r30, r10
    145c:	12 8e       	std	Z+26, r1	; 0x1a
				in_left.on_trigger = false;
    145e:	18 96       	adiw	r26, 0x08	; 8
    1460:	1c 92       	st	X, r1
    1462:	11 c0       	rjmp	.+34     	; 0x1486 <main+0x1ce>
			}
			
			if ((!Left.prev_lock_state) && Left.lock && (!in_right.outstate)) Left.lock = false; 
    1464:	d5 01       	movw	r26, r10
    1466:	5b 96       	adiw	r26, 0x1b	; 27
    1468:	8c 91       	ld	r24, X
    146a:	5b 97       	sbiw	r26, 0x1b	; 27
    146c:	81 11       	cpse	r24, r1
    146e:	0b c0       	rjmp	.+22     	; 0x1486 <main+0x1ce>
    1470:	5a 96       	adiw	r26, 0x1a	; 26
    1472:	8c 91       	ld	r24, X
    1474:	5a 97       	sbiw	r26, 0x1a	; 26
    1476:	88 23       	and	r24, r24
    1478:	31 f0       	breq	.+12     	; 0x1486 <main+0x1ce>
    147a:	f7 01       	movw	r30, r14
    147c:	80 81       	ld	r24, Z
    147e:	81 11       	cpse	r24, r1
    1480:	02 c0       	rjmp	.+4      	; 0x1486 <main+0x1ce>
    1482:	5a 96       	adiw	r26, 0x1a	; 26
    1484:	1c 92       	st	X, r1
			
			Left.prev_lock_state = Left.lock;
    1486:	d5 01       	movw	r26, r10
    1488:	5a 96       	adiw	r26, 0x1a	; 26
    148a:	8c 91       	ld	r24, X
    148c:	5a 97       	sbiw	r26, 0x1a	; 26
    148e:	5b 96       	adiw	r26, 0x1b	; 27
    1490:	8c 93       	st	X, r24
    1492:	5b 97       	sbiw	r26, 0x1b	; 27
			
			
			//if (Left.lock && Right.lock) Left.goal_step = 4; // blocking left drive if WAIT_LOCK time exceeded (left and right buttons pressed)
		
			Left.water_mode = sw_water.outstate;
    1494:	ee ec       	ldi	r30, 0xCE	; 206
    1496:	f1 e0       	ldi	r31, 0x01	; 1
    1498:	80 81       	ld	r24, Z
    149a:	13 96       	adiw	r26, 0x03	; 3
    149c:	8c 93       	st	X, r24
			Left.long_release = sw_squeeze.outstate;
    149e:	a3 ec       	ldi	r26, 0xC3	; 195
    14a0:	b1 e0       	ldi	r27, 0x01	; 1
    14a2:	8c 91       	ld	r24, X
    14a4:	f5 01       	movw	r30, r10
    14a6:	84 83       	std	Z+4, r24	; 0x04
			
			
			
			
			if (sw_squeeze.outstate) {
    14a8:	88 23       	and	r24, r24
    14aa:	21 f0       	breq	.+8      	; 0x14b4 <main+0x1fc>
				
				Left.control_source = true;
    14ac:	81 e0       	ldi	r24, 0x01	; 1
    14ae:	82 83       	std	Z+2, r24	; 0x02
				Left.goal_step = 4;
    14b0:	84 e0       	ldi	r24, 0x04	; 4
    14b2:	85 87       	std	Z+13, r24	; 0x0d

			}
			
            if (sq_off_left){
    14b4:	99 23       	and	r25, r25
    14b6:	19 f0       	breq	.+6      	; 0x14be <main+0x206>
				Left.goal_step = 0;
    14b8:	d5 01       	movw	r26, r10
    14ba:	1d 96       	adiw	r26, 0x0d	; 13
    14bc:	1c 92       	st	X, r1
				sq_off_left = false;
			}
			
			Left.hold_on_dc = pulsemoving[0];
    14be:	e1 e4       	ldi	r30, 0x41	; 65
    14c0:	f1 e0       	ldi	r31, 0x01	; 1
    14c2:	80 81       	ld	r24, Z
    14c4:	d5 01       	movw	r26, r10
    14c6:	19 96       	adiw	r26, 0x09	; 9
    14c8:	8c 93       	st	X, r24
    14ca:	19 97       	sbiw	r26, 0x09	; 9
			Left.normal_mode_dc = pulsemoving[2];
    14cc:	82 81       	ldd	r24, Z+2	; 0x02
    14ce:	1a 96       	adiw	r26, 0x0a	; 10
    14d0:	8c 93       	st	X, r24
    14d2:	1a 97       	sbiw	r26, 0x0a	; 10
			Left.water_dc = pulsemoving[3];
    14d4:	83 81       	ldd	r24, Z+3	; 0x03
    14d6:	18 96       	adiw	r26, 0x08	; 8
    14d8:	8c 93       	st	X, r24
			
			Left.Process(); // Process L channel
    14da:	c5 01       	movw	r24, r10
    14dc:	0e 94 62 01 	call	0x2c4	; 0x2c4 <_ZN14ChannelControl7ProcessEv>
					
		} 


        if ((!val21.trip) && (!val22.trip) && (!oc_val21.trip) && (!oc_val22.trip))
    14e0:	f2 01       	movw	r30, r4
    14e2:	84 81       	ldd	r24, Z+4	; 0x04
    14e4:	81 11       	cpse	r24, r1
    14e6:	8c c0       	rjmp	.+280    	; 0x1600 <main+0x348>
    14e8:	d3 01       	movw	r26, r6
    14ea:	14 96       	adiw	r26, 0x04	; 4
    14ec:	8c 91       	ld	r24, X
    14ee:	81 11       	cpse	r24, r1
    14f0:	87 c0       	rjmp	.+270    	; 0x1600 <main+0x348>
    14f2:	80 91 6c 01 	lds	r24, 0x016C	; 0x80016c <oc_val21+0x4>
    14f6:	81 11       	cpse	r24, r1
    14f8:	83 c0       	rjmp	.+262    	; 0x1600 <main+0x348>
    14fa:	80 91 67 01 	lds	r24, 0x0167	; 0x800167 <oc_val22+0x4>
    14fe:	81 11       	cpse	r24, r1
    1500:	7f c0       	rjmp	.+254    	; 0x1600 <main+0x348>
        {
			
			if (in_right.outstate && !(logic_release && in_left.outstate))  // Button R process
    1502:	f7 01       	movw	r30, r14
    1504:	80 81       	ld	r24, Z
    1506:	88 23       	and	r24, r24
    1508:	79 f0       	breq	.+30     	; 0x1528 <main+0x270>
    150a:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <logic_release>
    150e:	88 23       	and	r24, r24
    1510:	21 f0       	breq	.+8      	; 0x151a <main+0x262>
    1512:	d6 01       	movw	r26, r12
    1514:	8c 91       	ld	r24, X
    1516:	81 11       	cpse	r24, r1
    1518:	07 c0       	rjmp	.+14     	; 0x1528 <main+0x270>
			{
				Right.control_source = true;
    151a:	e1 e2       	ldi	r30, 0x21	; 33
    151c:	f2 e0       	ldi	r31, 0x02	; 2
    151e:	81 e0       	ldi	r24, 0x01	; 1
    1520:	82 83       	std	Z+2, r24	; 0x02
				Right.goal_step = 4;				
    1522:	84 e0       	ldi	r24, 0x04	; 4
    1524:	85 87       	std	Z+13, r24	; 0x0d
    1526:	2d c0       	rjmp	.+90     	; 0x1582 <main+0x2ca>
			}	
			else   //Joystick Process
			{
				if (Right.control_source)
    1528:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <Right+0x2>
    152c:	88 23       	and	r24, r24
    152e:	69 f0       	breq	.+26     	; 0x154a <main+0x292>
				{
				    Right.goal_step = 0;
    1530:	e1 e2       	ldi	r30, 0x21	; 33
    1532:	f2 e0       	ldi	r31, 0x02	; 2
    1534:	15 86       	std	Z+13, r1	; 0x0d
				    
					if ((Right.curr_step == 0) && (!Right.moving_bwd)) Right.control_source = false;
    1536:	86 85       	ldd	r24, Z+14	; 0x0e
    1538:	81 11       	cpse	r24, r1
    153a:	23 c0       	rjmp	.+70     	; 0x1582 <main+0x2ca>
    153c:	80 91 39 02 	lds	r24, 0x0239	; 0x800239 <Right+0x18>
    1540:	81 11       	cpse	r24, r1
    1542:	1f c0       	rjmp	.+62     	; 0x1582 <main+0x2ca>
    1544:	10 92 23 02 	sts	0x0223, r1	; 0x800223 <Right+0x2>
    1548:	1c c0       	rjmp	.+56     	; 0x1582 <main+0x2ca>
				} else
				{
					if (an_R.enabled)
    154a:	80 91 c2 01 	lds	r24, 0x01C2	; 0x8001c2 <an_R+0x1b>
    154e:	88 23       	and	r24, r24
    1550:	19 f0       	breq	.+6      	; 0x1558 <main+0x2a0>
					{
						step = an_R.joystick_step;
    1552:	80 91 be 01 	lds	r24, 0x01BE	; 0x8001be <an_R+0x17>
    1556:	06 c0       	rjmp	.+12     	; 0x1564 <main+0x2ac>
					} else
						step = an_L.mirror_joy_step;
    1558:	eb e8       	ldi	r30, 0x8B	; 139
    155a:	f1 e0       	ldi	r31, 0x01	; 1
    155c:	81 8d       	ldd	r24, Z+25	; 0x19
						
						
					if (an_L.enabled || an_R.enabled)
    155e:	93 8d       	ldd	r25, Z+27	; 0x1b
    1560:	99 23       	and	r25, r25
    1562:	79 f0       	breq	.+30     	; 0x1582 <main+0x2ca>
					if ((step > 0) || (Right.curr_step > 0) || Right.moving_bwd || Right.moving_fwd)
    1564:	81 11       	cpse	r24, r1
    1566:	0b c0       	rjmp	.+22     	; 0x157e <main+0x2c6>
    1568:	90 91 2f 02 	lds	r25, 0x022F	; 0x80022f <Right+0xe>
    156c:	91 11       	cpse	r25, r1
    156e:	07 c0       	rjmp	.+14     	; 0x157e <main+0x2c6>
    1570:	90 91 39 02 	lds	r25, 0x0239	; 0x800239 <Right+0x18>
    1574:	91 11       	cpse	r25, r1
    1576:	03 c0       	rjmp	.+6      	; 0x157e <main+0x2c6>
    1578:	90 91 38 02 	lds	r25, 0x0238	; 0x800238 <Right+0x17>
    157c:	91 11       	cpse	r25, r1
					{
							Right.goal_step = step;
    157e:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <Right+0xd>
						
				  
				}			
			}

			if (in_right.on_trigger)
    1582:	f7 01       	movw	r30, r14
    1584:	80 85       	ldd	r24, Z+8	; 0x08
    1586:	88 23       	and	r24, r24
    1588:	21 f0       	breq	.+8      	; 0x1592 <main+0x2da>
			{
				Right.lock = false;
    158a:	10 92 3b 02 	sts	0x023B, r1	; 0x80023b <Right+0x1a>
				in_right.on_trigger = false;
    158e:	10 86       	std	Z+8, r1	; 0x08
    1590:	0e c0       	rjmp	.+28     	; 0x15ae <main+0x2f6>
			}
			
			if ((!Right.prev_lock_state) && Right.lock && (!in_left.outstate)) Right.lock = false;
    1592:	80 91 3c 02 	lds	r24, 0x023C	; 0x80023c <Right+0x1b>
    1596:	81 11       	cpse	r24, r1
    1598:	0a c0       	rjmp	.+20     	; 0x15ae <main+0x2f6>
    159a:	80 91 3b 02 	lds	r24, 0x023B	; 0x80023b <Right+0x1a>
    159e:	88 23       	and	r24, r24
    15a0:	31 f0       	breq	.+12     	; 0x15ae <main+0x2f6>
    15a2:	d6 01       	movw	r26, r12
    15a4:	8c 91       	ld	r24, X
    15a6:	81 11       	cpse	r24, r1
    15a8:	02 c0       	rjmp	.+4      	; 0x15ae <main+0x2f6>
    15aa:	10 92 3b 02 	sts	0x023B, r1	; 0x80023b <Right+0x1a>
			
			Right.prev_lock_state = Right.lock;
    15ae:	e1 e2       	ldi	r30, 0x21	; 33
    15b0:	f2 e0       	ldi	r31, 0x02	; 2
    15b2:	82 8d       	ldd	r24, Z+26	; 0x1a
    15b4:	83 8f       	std	Z+27, r24	; 0x1b
			
			//if (Right.lock && Left.lock) Right.goal_step = 4; // blocking left drive if WAIT_LOCK time exceeded (left and right buttons pressed)

	
			Right.water_mode = sw_water.outstate;
    15b6:	ae ec       	ldi	r26, 0xCE	; 206
    15b8:	b1 e0       	ldi	r27, 0x01	; 1
    15ba:	8c 91       	ld	r24, X
    15bc:	83 83       	std	Z+3, r24	; 0x03
			Right.long_release = sw_squeeze.outstate; 
    15be:	a3 ec       	ldi	r26, 0xC3	; 195
    15c0:	b1 e0       	ldi	r27, 0x01	; 1
    15c2:	8c 91       	ld	r24, X
    15c4:	84 83       	std	Z+4, r24	; 0x04

			if (sw_squeeze.outstate) {
    15c6:	88 23       	and	r24, r24
    15c8:	21 f0       	breq	.+8      	; 0x15d2 <main+0x31a>
				Right.control_source = true;
    15ca:	81 e0       	ldi	r24, 0x01	; 1
    15cc:	82 83       	std	Z+2, r24	; 0x02
				Right.goal_step = 4; 
    15ce:	84 e0       	ldi	r24, 0x04	; 4
    15d0:	85 87       	std	Z+13, r24	; 0x0d
			}
			if (sq_off_right)
    15d2:	bb 85       	ldd	r27, Y+11	; 0x0b
    15d4:	b1 11       	cpse	r27, r1
			{
				Right.goal_step = 0;
    15d6:	10 92 2e 02 	sts	0x022E, r1	; 0x80022e <Right+0xd>
				sq_off_right = false;
			}
			
			
			Right.hold_on_dc = pulsemoving[1];
    15da:	e1 e2       	ldi	r30, 0x21	; 33
    15dc:	f2 e0       	ldi	r31, 0x02	; 2
    15de:	a1 e4       	ldi	r26, 0x41	; 65
    15e0:	b1 e0       	ldi	r27, 0x01	; 1
    15e2:	11 96       	adiw	r26, 0x01	; 1
    15e4:	8c 91       	ld	r24, X
    15e6:	11 97       	sbiw	r26, 0x01	; 1
    15e8:	81 87       	std	Z+9, r24	; 0x09
			Right.normal_mode_dc = pulsemoving[2];
    15ea:	12 96       	adiw	r26, 0x02	; 2
    15ec:	8c 91       	ld	r24, X
    15ee:	12 97       	sbiw	r26, 0x02	; 2
    15f0:	82 87       	std	Z+10, r24	; 0x0a
			Right.water_dc = pulsemoving[3];
    15f2:	13 96       	adiw	r26, 0x03	; 3
    15f4:	8c 91       	ld	r24, X
    15f6:	80 87       	std	Z+8, r24	; 0x08
			
			Right.Process(); // Process R channel		
    15f8:	cf 01       	movw	r24, r30
    15fa:	0e 94 62 01 	call	0x2c4	; 0x2c4 <_ZN14ChannelControl7ProcessEv>
    15fe:	1b 86       	std	Y+11, r1	; 0x0b
			
		}
		
		if (in_left.protection_reset && in_left.reset) {
    1600:	f6 01       	movw	r30, r12
    1602:	82 85       	ldd	r24, Z+10	; 0x0a
    1604:	88 23       	and	r24, r24
    1606:	91 f0       	breq	.+36     	; 0x162c <main+0x374>
    1608:	86 81       	ldd	r24, Z+6	; 0x06
    160a:	88 23       	and	r24, r24
    160c:	79 f0       	breq	.+30     	; 0x162c <main+0x374>
			val11.trip = false;
    160e:	d4 01       	movw	r26, r8
    1610:	14 96       	adiw	r26, 0x04	; 4
    1612:	1c 92       	st	X, r1
			oc_val11.trip = false;
    1614:	10 92 76 01 	sts	0x0176, r1	; 0x800176 <oc_val11+0x4>
			val12.trip = false;
    1618:	f1 01       	movw	r30, r2
    161a:	14 82       	std	Z+4, r1	; 0x04
			oc_val12.trip = false;
    161c:	10 92 71 01 	sts	0x0171, r1	; 0x800171 <oc_val12+0x4>
			in_left.reset = false;
    1620:	d6 01       	movw	r26, r12
    1622:	16 96       	adiw	r26, 0x06	; 6
    1624:	1c 92       	st	X, r1
    1626:	16 97       	sbiw	r26, 0x06	; 6
			in_left.protection_reset = false;
    1628:	1a 96       	adiw	r26, 0x0a	; 10
    162a:	1c 92       	st	X, r1
		}


		if (in_right.protection_reset && in_right.reset) {
    162c:	f7 01       	movw	r30, r14
    162e:	82 85       	ldd	r24, Z+10	; 0x0a
    1630:	88 23       	and	r24, r24
    1632:	91 f0       	breq	.+36     	; 0x1658 <main+0x3a0>
    1634:	86 81       	ldd	r24, Z+6	; 0x06
    1636:	88 23       	and	r24, r24
    1638:	79 f0       	breq	.+30     	; 0x1658 <main+0x3a0>
			val21.trip = false;
    163a:	d2 01       	movw	r26, r4
    163c:	14 96       	adiw	r26, 0x04	; 4
    163e:	1c 92       	st	X, r1
			oc_val21.trip = false;
    1640:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <oc_val21+0x4>
			val22.trip = false;
    1644:	f3 01       	movw	r30, r6
    1646:	14 82       	std	Z+4, r1	; 0x04
			oc_val22.trip = false;
    1648:	10 92 67 01 	sts	0x0167, r1	; 0x800167 <oc_val22+0x4>
			in_right.reset = false;
    164c:	d7 01       	movw	r26, r14
    164e:	16 96       	adiw	r26, 0x06	; 6
    1650:	1c 92       	st	X, r1
    1652:	16 97       	sbiw	r26, 0x06	; 6
			in_right.protection_reset = false;
    1654:	1a 96       	adiw	r26, 0x0a	; 10
    1656:	1c 92       	st	X, r1
		}
		
	    
		ledL_on_down = Left.moving_bwd; 
    1658:	d5 01       	movw	r26, r10
    165a:	58 96       	adiw	r26, 0x18	; 24
    165c:	ec 91       	ld	r30, X
    165e:	58 97       	sbiw	r26, 0x18	; 24
    1660:	e0 93 1e 02 	sts	0x021E, r30	; 0x80021e <ledL_on_down>
     	ledL_on_up = Left.moving_fwd;
    1664:	57 96       	adiw	r26, 0x17	; 23
    1666:	8c 91       	ld	r24, X
    1668:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <ledL_on_up>
		ledR_on_down = Right.moving_bwd;
    166c:	a1 e2       	ldi	r26, 0x21	; 33
    166e:	b2 e0       	ldi	r27, 0x02	; 2
    1670:	58 96       	adiw	r26, 0x18	; 24
    1672:	9c 91       	ld	r25, X
    1674:	58 97       	sbiw	r26, 0x18	; 24
    1676:	90 93 1d 02 	sts	0x021D, r25	; 0x80021d <ledR_on_down>
		ledR_on_up = Right.moving_fwd;
    167a:	57 96       	adiw	r26, 0x17	; 23
    167c:	2c 91       	ld	r18, X
    167e:	20 93 1f 02 	sts	0x021F, r18	; 0x80021f <ledR_on_up>
		
		statebyte0 = ((ledL_on_down | ledL_on_up) << STATUS_BIT0_L_ON) | ((ledR_on_down | ledR_on_up)  << STATUS_BIT0_R_ON) | 
		            (sw_leftdown.outstate << STATUS_BIT0_L_D) | (sw_leftup.outstate << STATUS_BIT0_L_U) | 
		            (sw_rightdown.outstate << STATUS_BIT0_R_D) | (sw_rightup.outstate << STATUS_BIT0_R_U) | (in_left.outstate << STATUS_BIT0_L_BUT) | (in_right.outstate << STATUS_BIT0_R_BUT);
    1682:	60 91 fa 01 	lds	r22, 0x01FA	; 0x8001fa <sw_leftdown>
    1686:	36 2f       	mov	r19, r22
    1688:	33 0f       	add	r19, r19
    168a:	33 0f       	add	r19, r19
    168c:	60 91 ef 01 	lds	r22, 0x01EF	; 0x8001ef <sw_leftup>
    1690:	66 0f       	add	r22, r22
    1692:	66 0f       	add	r22, r22
    1694:	66 0f       	add	r22, r22
    1696:	63 2b       	or	r22, r19
    1698:	4e 2f       	mov	r20, r30
    169a:	48 2b       	or	r20, r24
    169c:	46 2b       	or	r20, r22
    169e:	30 91 e4 01 	lds	r19, 0x01E4	; 0x8001e4 <sw_rightdown>
    16a2:	b0 e1       	ldi	r27, 0x10	; 16
    16a4:	3b 9f       	mul	r19, r27
    16a6:	b0 01       	movw	r22, r0
    16a8:	11 24       	eor	r1, r1
    16aa:	64 2b       	or	r22, r20
    16ac:	30 91 d9 01 	lds	r19, 0x01D9	; 0x8001d9 <sw_rightup>
    16b0:	f0 e2       	ldi	r31, 0x20	; 32
    16b2:	3f 9f       	mul	r19, r31
    16b4:	a0 01       	movw	r20, r0
    16b6:	11 24       	eor	r1, r1
    16b8:	46 2b       	or	r20, r22
    16ba:	d6 01       	movw	r26, r12
    16bc:	3c 91       	ld	r19, X
    16be:	b0 e4       	ldi	r27, 0x40	; 64
    16c0:	3b 9f       	mul	r19, r27
    16c2:	b0 01       	movw	r22, r0
    16c4:	11 24       	eor	r1, r1
    16c6:	64 2b       	or	r22, r20
    16c8:	d7 01       	movw	r26, r14
    16ca:	3c 91       	ld	r19, X
    16cc:	b0 e8       	ldi	r27, 0x80	; 128
    16ce:	3b 9f       	mul	r19, r27
    16d0:	a0 01       	movw	r20, r0
    16d2:	11 24       	eor	r1, r1
    16d4:	46 2b       	or	r20, r22
    16d6:	39 2f       	mov	r19, r25
    16d8:	32 2b       	or	r19, r18
    16da:	33 0f       	add	r19, r19
    16dc:	43 2b       	or	r20, r19
    16de:	40 93 61 01 	sts	0x0161, r20	; 0x800161 <statebyte0>
        
		statebyte1 = (1 << STATUS_BIT1_L_EN) | (1 << STATUS_BIT1_R_EN) | (ledL_on_up << STATUS_BIT1_L_ON_U) | (ledL_on_down << STATUS_BIT1_L_ON_D) | 
																		 (ledR_on_up << STATUS_BIT1_R_ON_U) | (ledR_on_down << STATUS_BIT1_R_ON_D) |
																		 ((val11.trip | val12.trip) << STATUS_BIT1_L_TRIP_STAGE1) |
    16e2:	d4 01       	movw	r26, r8
    16e4:	14 96       	adiw	r26, 0x04	; 4
    16e6:	4c 91       	ld	r20, X
    16e8:	d1 01       	movw	r26, r2
    16ea:	14 96       	adiw	r26, 0x04	; 4
    16ec:	5c 91       	ld	r21, X
																		 ((val21.trip | val22.trip) << STATUS_BIT1_R_TRIP_STAGE1)  ;
    16ee:	d2 01       	movw	r26, r4
    16f0:	14 96       	adiw	r26, 0x04	; 4
    16f2:	7c 91       	ld	r23, X
    16f4:	d3 01       	movw	r26, r6
    16f6:	14 96       	adiw	r26, 0x04	; 4
    16f8:	6c 91       	ld	r22, X
    16fa:	88 0f       	add	r24, r24
    16fc:	88 0f       	add	r24, r24
    16fe:	ee 0f       	add	r30, r30
    1700:	ee 0f       	add	r30, r30
    1702:	ee 0f       	add	r30, r30
    1704:	8e 2b       	or	r24, r30
    1706:	83 60       	ori	r24, 0x03	; 3
    1708:	b0 e1       	ldi	r27, 0x10	; 16
    170a:	2b 9f       	mul	r18, r27
    170c:	90 01       	movw	r18, r0
    170e:	11 24       	eor	r1, r1
    1710:	82 2b       	or	r24, r18
    1712:	e0 e2       	ldi	r30, 0x20	; 32
    1714:	9e 9f       	mul	r25, r30
    1716:	90 01       	movw	r18, r0
    1718:	11 24       	eor	r1, r1
    171a:	28 2b       	or	r18, r24
    171c:	e4 2f       	mov	r30, r20
    171e:	e5 2b       	or	r30, r21
    1720:	30 e4       	ldi	r19, 0x40	; 64
    1722:	e3 9f       	mul	r30, r19
    1724:	f0 01       	movw	r30, r0
    1726:	11 24       	eor	r1, r1
    1728:	2e 2b       	or	r18, r30
    172a:	97 2f       	mov	r25, r23
    172c:	96 2b       	or	r25, r22
    172e:	80 e8       	ldi	r24, 0x80	; 128
    1730:	98 9f       	mul	r25, r24
    1732:	f0 01       	movw	r30, r0
    1734:	11 24       	eor	r1, r1
    1736:	e2 2b       	or	r30, r18
    1738:	e0 93 60 01 	sts	0x0160, r30	; 0x800160 <statebyte1>
		
		statebyte2 = ((oc_val11.trip | oc_val12.trip) << STATUS_BIT2_L_TRIP_STAGE2) | ((oc_val21.trip | oc_val22.trip) << STATUS_BIT2_R_TRIP_STAGE2) | 
    173c:	30 91 76 01 	lds	r19, 0x0176	; 0x800176 <oc_val11+0x4>
    1740:	e0 91 71 01 	lds	r30, 0x0171	; 0x800171 <oc_val12+0x4>
    1744:	f0 91 6c 01 	lds	r31, 0x016C	; 0x80016c <oc_val21+0x4>
    1748:	10 91 67 01 	lds	r17, 0x0167	; 0x800167 <oc_val22+0x4>
		              (sw_squeeze.outstate << STATUS_BIT2_SQUEEZE) | (sw_water.outstate << STATUS_BIT2_WATERMODE);		
    174c:	a3 ec       	ldi	r26, 0xC3	; 195
    174e:	b1 e0       	ldi	r27, 0x01	; 1
    1750:	8c 91       	ld	r24, X
    1752:	28 2f       	mov	r18, r24
    1754:	22 0f       	add	r18, r18
    1756:	22 0f       	add	r18, r18
    1758:	22 0f       	add	r18, r18
    175a:	ae ec       	ldi	r26, 0xCE	; 206
    175c:	b1 e0       	ldi	r27, 0x01	; 1
    175e:	8c 91       	ld	r24, X
    1760:	88 0f       	add	r24, r24
    1762:	88 0f       	add	r24, r24
    1764:	82 2b       	or	r24, r18
    1766:	23 2f       	mov	r18, r19
    1768:	2e 2b       	or	r18, r30
    176a:	98 2f       	mov	r25, r24
    176c:	92 2b       	or	r25, r18
    176e:	8f 2f       	mov	r24, r31
    1770:	81 2b       	or	r24, r17
    1772:	88 0f       	add	r24, r24
    1774:	89 2b       	or	r24, r25
    1776:	80 93 5f 01 	sts	0x015F, r24	; 0x80015f <statebyte2>
		
		if (oc_val11.trip || oc_val12.trip || oc_val21.trip || oc_val22.trip || val11.trip || val12.trip || val21.trip || val22.trip)	
    177a:	31 11       	cpse	r19, r1
    177c:	0e c0       	rjmp	.+28     	; 0x179a <main+0x4e2>
    177e:	e1 11       	cpse	r30, r1
    1780:	0c c0       	rjmp	.+24     	; 0x179a <main+0x4e2>
    1782:	f1 11       	cpse	r31, r1
    1784:	0a c0       	rjmp	.+20     	; 0x179a <main+0x4e2>
    1786:	11 11       	cpse	r17, r1
    1788:	08 c0       	rjmp	.+16     	; 0x179a <main+0x4e2>
    178a:	41 11       	cpse	r20, r1
    178c:	06 c0       	rjmp	.+12     	; 0x179a <main+0x4e2>
    178e:	51 11       	cpse	r21, r1
    1790:	04 c0       	rjmp	.+8      	; 0x179a <main+0x4e2>
    1792:	71 11       	cpse	r23, r1
    1794:	02 c0       	rjmp	.+4      	; 0x179a <main+0x4e2>
    1796:	66 23       	and	r22, r22
    1798:	11 f0       	breq	.+4      	; 0x179e <main+0x4e6>
		{
			PORTB |= RESERVE1; // IN_RES1 used as FAULT OUTPUT on external led (1 ma)
    179a:	28 9a       	sbi	0x05, 0	; 5
    179c:	01 c0       	rjmp	.+2      	; 0x17a0 <main+0x4e8>
		} else
			PORTB &= ~RESERVE1;
    179e:	28 98       	cbi	0x05, 0	; 5

		if  (twi_process_read)
    17a0:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <twi_process_read>
    17a4:	88 23       	and	r24, r24
    17a6:	09 f4       	brne	.+2      	; 0x17aa <main+0x4f2>
    17a8:	ff c0       	rjmp	.+510    	; 0x19a8 <main+0x6f0>
		{
			
			TWI_DataAddr = 0x05;
    17aa:	85 e0       	ldi	r24, 0x05	; 5
    17ac:	80 93 f6 02 	sts	0x02F6, r24	; 0x8002f6 <TWI_DataAddr>
			TWI_DataSize  = 4;
    17b0:	84 e0       	ldi	r24, 0x04	; 4
    17b2:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <TWI_DataSize>
			
			
			twi_read();  // Read Data from Display board
    17b6:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <_Z8twi_readv>
			
			twi_process_read = false;
    17ba:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <twi_process_read>
					
			timer1_count = 1; // startup timer
			
			while ((TWI_Status != TWI_FREE) && (timer1_count < TIMER1_MAXCOUNT)) //fuse condition
    17be:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <TWI_Status>
    17c2:	81 30       	cpi	r24, 0x01	; 1
    17c4:	e1 f7       	brne	.-8      	; 0x17be <main+0x506>
			{
				// wait TWI reading
			}
			
			timer1_count = 0;
    17c6:	10 92 4b 01 	sts	0x014B, r1	; 0x80014b <timer1_count>
			
			paramtodisp_addr =   TWI_DataBuff[1];
    17ca:	eb ee       	ldi	r30, 0xEB	; 235
    17cc:	f2 e0       	ldi	r31, 0x02	; 2
    17ce:	81 81       	ldd	r24, Z+1	; 0x01
    17d0:	80 93 5d 01 	sts	0x015D, r24	; 0x80015d <paramtodisp_addr>
			paramfromdisp =      TWI_DataBuff[2];
    17d4:	02 81       	ldd	r16, Z+2	; 0x02
    17d6:	00 93 5c 01 	sts	0x015C, r16	; 0x80015c <paramfromdisp>
			paramfromdisp_addr = TWI_DataBuff[3];
    17da:	13 81       	ldd	r17, Z+3	; 0x03
    17dc:	10 93 5b 01 	sts	0x015B, r17	; 0x80015b <paramfromdisp_addr>
					
			switch (paramfromdisp_addr)
    17e0:	81 2f       	mov	r24, r17
    17e2:	90 e0       	ldi	r25, 0x00	; 0
    17e4:	fc 01       	movw	r30, r24
    17e6:	31 97       	sbiw	r30, 0x01	; 1
    17e8:	ea 32       	cpi	r30, 0x2A	; 42
    17ea:	f1 05       	cpc	r31, r1
    17ec:	08 f0       	brcs	.+2      	; 0x17f0 <main+0x538>
    17ee:	da c0       	rjmp	.+436    	; 0x19a4 <main+0x6ec>
    17f0:	e8 59       	subi	r30, 0x98	; 152
    17f2:	ff 4f       	sbci	r31, 0xFF	; 255
    17f4:	0c 94 c7 11 	jmp	0x238e	; 0x238e <__tablejump2__>
			{
				case ADDR_WAIT_SEC_UP: if (paramfromdisp != wait_sec_up)
    17f8:	80 91 4e 01 	lds	r24, 0x014E	; 0x80014e <wait_sec_up>
    17fc:	08 17       	cp	r16, r24
    17fe:	09 f4       	brne	.+2      	; 0x1802 <main+0x54a>
    1800:	d3 c0       	rjmp	.+422    	; 0x19a8 <main+0x6f0>

unsigned char CheckMinMax(unsigned char addr, unsigned char param)
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
    1802:	8d ef       	ldi	r24, 0xFD	; 253
    1804:	80 0f       	add	r24, r16
    1806:	82 36       	cpi	r24, 0x62	; 98
    1808:	08 f0       	brcs	.+2      	; 0x180c <main+0x554>
    180a:	09 e0       	ldi	r16, 0x09	; 9
					
			switch (paramfromdisp_addr)
			{
				case ADDR_WAIT_SEC_UP: if (paramfromdisp != wait_sec_up)
				{
				    wait_sec_up = CheckMinMax(ADDR_WAIT_SEC_UP, paramfromdisp); 
    180c:	00 93 4e 01 	sts	0x014E, r16	; 0x80014e <wait_sec_up>
					WriteEeprom(paramfromdisp_addr);	                  
    1810:	81 e0       	ldi	r24, 0x01	; 1
    1812:	0e 94 af 04 	call	0x95e	; 0x95e <_Z11WriteEepromc>
    1816:	c8 c0       	rjmp	.+400    	; 0x19a8 <main+0x6f0>
				}
				break;
				case ADDR_WAIT_SEC_DOWN: 
				if (paramfromdisp != wait_sec_down)
    1818:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <wait_sec_down>
    181c:	08 17       	cp	r16, r24
    181e:	09 f4       	brne	.+2      	; 0x1822 <main+0x56a>
    1820:	c3 c0       	rjmp	.+390    	; 0x19a8 <main+0x6f0>
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
    1822:	8d ef       	ldi	r24, 0xFD	; 253
    1824:	80 0f       	add	r24, r16
    1826:	82 36       	cpi	r24, 0x62	; 98
    1828:	08 f0       	brcs	.+2      	; 0x182c <main+0x574>
    182a:	04 e1       	ldi	r16, 0x14	; 20
				}
				break;
				case ADDR_WAIT_SEC_DOWN: 
				if (paramfromdisp != wait_sec_down)
				{
					wait_sec_down = CheckMinMax(ADDR_WAIT_SEC_DOWN,paramfromdisp); 
    182c:	00 93 4d 01 	sts	0x014D, r16	; 0x80014d <wait_sec_down>
					WriteEeprom(paramfromdisp_addr);
    1830:	82 e0       	ldi	r24, 0x02	; 2
    1832:	0e 94 af 04 	call	0x95e	; 0x95e <_Z11WriteEepromc>
    1836:	b8 c0       	rjmp	.+368    	; 0x19a8 <main+0x6f0>
				}
				break;	
				
				case ADDR_MOVING_UP_STOP: 
				if (paramfromdisp != moving_up_stop)
    1838:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <moving_up_stop>
    183c:	08 17       	cp	r16, r24
    183e:	09 f4       	brne	.+2      	; 0x1842 <main+0x58a>
    1840:	b3 c0       	rjmp	.+358    	; 0x19a8 <main+0x6f0>
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
		                         break;
		case ADDR_MOVING_UP_STOP: if ((param > MAX_MOVING_UP_STOP) || (param < MIN_MOVING_UP_STOP)) param = DEF_MOVING_UP_STOP;
    1842:	05 36       	cpi	r16, 0x65	; 101
    1844:	08 f0       	brcs	.+2      	; 0x1848 <main+0x590>
    1846:	0a e0       	ldi	r16, 0x0A	; 10
				break;	
				
				case ADDR_MOVING_UP_STOP: 
				if (paramfromdisp != moving_up_stop)
				{
					moving_up_stop = CheckMinMax(ADDR_MOVING_UP_STOP,paramfromdisp); 
    1848:	00 93 4c 01 	sts	0x014C, r16	; 0x80014c <moving_up_stop>
					WriteEeprom(paramfromdisp_addr);
    184c:	83 e0       	ldi	r24, 0x03	; 3
    184e:	0e 94 af 04 	call	0x95e	; 0x95e <_Z11WriteEepromc>
    1852:	aa c0       	rjmp	.+340    	; 0x19a8 <main+0x6f0>
				}
				
				break;	
				case 10 ... 19:
				if (paramfromdisp != an_L.steps[paramfromdisp_addr-10])		
    1854:	81 2f       	mov	r24, r17
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	0a 97       	sbiw	r24, 0x0a	; 10
    185a:	fc 01       	movw	r30, r24
    185c:	e5 57       	subi	r30, 0x75	; 117
    185e:	fe 4f       	sbci	r31, 0xFE	; 254
    1860:	25 85       	ldd	r18, Z+13	; 0x0d
    1862:	02 17       	cp	r16, r18
    1864:	09 f4       	brne	.+2      	; 0x1868 <main+0x5b0>
    1866:	a0 c0       	rjmp	.+320    	; 0x19a8 <main+0x6f0>
				{
					if ((paramfromdisp < 100) && (paramfromdisp > 0))
    1868:	2f ef       	ldi	r18, 0xFF	; 255
    186a:	20 0f       	add	r18, r16
    186c:	23 36       	cpi	r18, 0x63	; 99
    186e:	08 f0       	brcs	.+2      	; 0x1872 <main+0x5ba>
    1870:	9b c0       	rjmp	.+310    	; 0x19a8 <main+0x6f0>
					{
						an_L.steps[paramfromdisp_addr-10] = paramfromdisp;
    1872:	fc 01       	movw	r30, r24
    1874:	e5 57       	subi	r30, 0x75	; 117
    1876:	fe 4f       	sbci	r31, 0xFE	; 254
    1878:	05 87       	std	Z+13, r16	; 0x0d
						WriteEeprom(paramfromdisp_addr);
    187a:	81 2f       	mov	r24, r17
    187c:	0e 94 af 04 	call	0x95e	; 0x95e <_Z11WriteEepromc>
    1880:	93 c0       	rjmp	.+294    	; 0x19a8 <main+0x6f0>
					}
				}			
				break;		
				
				case 20 ... 29:
				if (paramfromdisp != an_R.steps[paramfromdisp_addr-20])		
    1882:	81 2f       	mov	r24, r17
    1884:	90 e0       	ldi	r25, 0x00	; 0
    1886:	44 97       	sbiw	r24, 0x14	; 20
    1888:	fc 01       	movw	r30, r24
    188a:	e9 55       	subi	r30, 0x59	; 89
    188c:	fe 4f       	sbci	r31, 0xFE	; 254
    188e:	25 85       	ldd	r18, Z+13	; 0x0d
    1890:	02 17       	cp	r16, r18
    1892:	09 f4       	brne	.+2      	; 0x1896 <main+0x5de>
    1894:	89 c0       	rjmp	.+274    	; 0x19a8 <main+0x6f0>
				{
					if ((paramfromdisp < 100) && (paramfromdisp > 0))
    1896:	2f ef       	ldi	r18, 0xFF	; 255
    1898:	20 0f       	add	r18, r16
    189a:	23 36       	cpi	r18, 0x63	; 99
    189c:	08 f0       	brcs	.+2      	; 0x18a0 <main+0x5e8>
    189e:	84 c0       	rjmp	.+264    	; 0x19a8 <main+0x6f0>
					{
						an_R.steps[paramfromdisp_addr-20] = paramfromdisp;
    18a0:	fc 01       	movw	r30, r24
    18a2:	e9 55       	subi	r30, 0x59	; 89
    18a4:	fe 4f       	sbci	r31, 0xFE	; 254
    18a6:	05 87       	std	Z+13, r16	; 0x0d
						WriteEeprom(paramfromdisp_addr);
    18a8:	81 2f       	mov	r24, r17
    18aa:	0e 94 af 04 	call	0x95e	; 0x95e <_Z11WriteEepromc>
    18ae:	7c c0       	rjmp	.+248    	; 0x19a8 <main+0x6f0>
					}
				}	
				break;	
				
				case 30 ... 35:
				if (paramfromdisp != protection[paramfromdisp_addr-30])
    18b0:	81 2f       	mov	r24, r17
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	fc 01       	movw	r30, r24
    18b6:	7e 97       	sbiw	r30, 0x1e	; 30
    18b8:	fa 87       	std	Y+10, r31	; 0x0a
    18ba:	e9 87       	std	Y+9, r30	; 0x09
    18bc:	eb 5b       	subi	r30, 0xBB	; 187
    18be:	fe 4f       	sbci	r31, 0xFE	; 254
    18c0:	80 81       	ld	r24, Z
    18c2:	08 17       	cp	r16, r24
    18c4:	09 f4       	brne	.+2      	; 0x18c8 <main+0x610>
    18c6:	70 c0       	rjmp	.+224    	; 0x19a8 <main+0x6f0>
				{
				  	if (CheckLimitsArray(paramfromdisp, def_protection[paramfromdisp_addr-30]))
    18c8:	69 85       	ldd	r22, Y+9	; 0x09
    18ca:	7a 85       	ldd	r23, Y+10	; 0x0a
    18cc:	66 0f       	add	r22, r22
    18ce:	77 1f       	adc	r23, r23
    18d0:	66 0f       	add	r22, r22
    18d2:	77 1f       	adc	r23, r23
    18d4:	64 5e       	subi	r22, 0xE4	; 228
    18d6:	7e 4f       	sbci	r23, 0xFE	; 254
    18d8:	80 2f       	mov	r24, r16
    18da:	0e 94 4f 09 	call	0x129e	; 0x129e <_Z16CheckLimitsArrayhPh>
    18de:	88 23       	and	r24, r24
    18e0:	09 f4       	brne	.+2      	; 0x18e4 <main+0x62c>
    18e2:	62 c0       	rjmp	.+196    	; 0x19a8 <main+0x6f0>
				  	{
				        protection[paramfromdisp_addr-30] = paramfromdisp;
    18e4:	e9 85       	ldd	r30, Y+9	; 0x09
    18e6:	fa 85       	ldd	r31, Y+10	; 0x0a
    18e8:	eb 5b       	subi	r30, 0xBB	; 187
    18ea:	fe 4f       	sbci	r31, 0xFE	; 254
    18ec:	00 83       	st	Z, r16
						WriteEeprom(paramfromdisp_addr);
    18ee:	81 2f       	mov	r24, r17
    18f0:	0e 94 af 04 	call	0x95e	; 0x95e <_Z11WriteEepromc>
						init_protections();
    18f4:	0e 94 62 07 	call	0xec4	; 0xec4 <_Z16init_protectionsv>
    18f8:	57 c0       	rjmp	.+174    	; 0x19a8 <main+0x6f0>
				
				}
				break;
				
				case 36 ... 39:
				if (paramfromdisp != pulsemoving[paramfromdisp_addr-36])
    18fa:	81 2f       	mov	r24, r17
    18fc:	90 e0       	ldi	r25, 0x00	; 0
    18fe:	9c 01       	movw	r18, r24
    1900:	24 52       	subi	r18, 0x24	; 36
    1902:	31 09       	sbc	r19, r1
    1904:	3a 87       	std	Y+10, r19	; 0x0a
    1906:	29 87       	std	Y+9, r18	; 0x09
    1908:	f9 01       	movw	r30, r18
    190a:	ef 5b       	subi	r30, 0xBF	; 191
    190c:	fe 4f       	sbci	r31, 0xFE	; 254
    190e:	80 81       	ld	r24, Z
    1910:	08 17       	cp	r16, r24
    1912:	09 f4       	brne	.+2      	; 0x1916 <main+0x65e>
    1914:	49 c0       	rjmp	.+146    	; 0x19a8 <main+0x6f0>
				{
				  	if (CheckLimitsArray(paramfromdisp, def_pulsemoving[paramfromdisp_addr-36]))
    1916:	b9 01       	movw	r22, r18
    1918:	66 0f       	add	r22, r22
    191a:	77 1f       	adc	r23, r23
    191c:	66 0f       	add	r22, r22
    191e:	77 1f       	adc	r23, r23
    1920:	64 5f       	subi	r22, 0xF4	; 244
    1922:	7e 4f       	sbci	r23, 0xFE	; 254
    1924:	80 2f       	mov	r24, r16
    1926:	0e 94 4f 09 	call	0x129e	; 0x129e <_Z16CheckLimitsArrayhPh>
    192a:	88 23       	and	r24, r24
    192c:	e9 f1       	breq	.+122    	; 0x19a8 <main+0x6f0>
				  	{
				        pulsemoving[paramfromdisp_addr-36] = paramfromdisp;
    192e:	e9 85       	ldd	r30, Y+9	; 0x09
    1930:	fa 85       	ldd	r31, Y+10	; 0x0a
    1932:	ef 5b       	subi	r30, 0xBF	; 191
    1934:	fe 4f       	sbci	r31, 0xFE	; 254
    1936:	00 83       	st	Z, r16
						WriteEeprom(paramfromdisp_addr);
    1938:	81 2f       	mov	r24, r17
    193a:	0e 94 af 04 	call	0x95e	; 0x95e <_Z11WriteEepromc>
    193e:	34 c0       	rjmp	.+104    	; 0x19a8 <main+0x6f0>
				
				}
				break;
				
			   case 40: 
			   if (paramfromdisp != logic_release)
    1940:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <logic_release>
    1944:	08 17       	cp	r16, r24
    1946:	81 f1       	breq	.+96     	; 0x19a8 <main+0x6f0>
			   {
				  	if (CheckLimitsArray(paramfromdisp, def_logic_release))
    1948:	68 e0       	ldi	r22, 0x08	; 8
    194a:	71 e0       	ldi	r23, 0x01	; 1
    194c:	80 2f       	mov	r24, r16
    194e:	0e 94 4f 09 	call	0x129e	; 0x129e <_Z16CheckLimitsArrayhPh>
    1952:	88 23       	and	r24, r24
    1954:	49 f1       	breq	.+82     	; 0x19a8 <main+0x6f0>
				  	{
					  	logic_release = paramfromdisp;
    1956:	00 93 40 01 	sts	0x0140, r16	; 0x800140 <logic_release>
					  	WriteEeprom(paramfromdisp_addr);
    195a:	88 e2       	ldi	r24, 0x28	; 40
    195c:	0e 94 af 04 	call	0x95e	; 0x95e <_Z11WriteEepromc>
    1960:	23 c0       	rjmp	.+70     	; 0x19a8 <main+0x6f0>
				  	}
			   }
			   break;
			   
			   case  41 ... 42:
			   if (paramfromdisp != can_bus[paramfromdisp_addr-41])
    1962:	81 2f       	mov	r24, r17
    1964:	90 e0       	ldi	r25, 0x00	; 0
    1966:	dc 01       	movw	r26, r24
    1968:	99 97       	sbiw	r26, 0x29	; 41
    196a:	ba 87       	std	Y+10, r27	; 0x0a
    196c:	a9 87       	std	Y+9, r26	; 0x09
    196e:	fd 01       	movw	r30, r26
    1970:	e2 5c       	subi	r30, 0xC2	; 194
    1972:	fe 4f       	sbci	r31, 0xFE	; 254
    1974:	80 81       	ld	r24, Z
    1976:	08 17       	cp	r16, r24
    1978:	b9 f0       	breq	.+46     	; 0x19a8 <main+0x6f0>
			   {
                    if (CheckLimitsArray(paramfromdisp, def_can_bus[paramfromdisp_addr-41]))
    197a:	bd 01       	movw	r22, r26
    197c:	66 0f       	add	r22, r22
    197e:	77 1f       	adc	r23, r23
    1980:	66 0f       	add	r22, r22
    1982:	77 1f       	adc	r23, r23
    1984:	60 50       	subi	r22, 0x00	; 0
    1986:	7f 4f       	sbci	r23, 0xFF	; 255
    1988:	80 2f       	mov	r24, r16
    198a:	0e 94 4f 09 	call	0x129e	; 0x129e <_Z16CheckLimitsArrayhPh>
    198e:	88 23       	and	r24, r24
    1990:	59 f0       	breq	.+22     	; 0x19a8 <main+0x6f0>
				   	{
					     can_bus[paramfromdisp_addr-41] = paramfromdisp;
    1992:	e9 85       	ldd	r30, Y+9	; 0x09
    1994:	fa 85       	ldd	r31, Y+10	; 0x0a
    1996:	e2 5c       	subi	r30, 0xC2	; 194
    1998:	fe 4f       	sbci	r31, 0xFE	; 254
    199a:	00 83       	st	Z, r16
					   	 WriteEeprom(paramfromdisp_addr);
    199c:	81 2f       	mov	r24, r17
    199e:	0e 94 af 04 	call	0x95e	; 0x95e <_Z11WriteEepromc>
    19a2:	02 c0       	rjmp	.+4      	; 0x19a8 <main+0x6f0>
				   	}
			   }
			   
			   break;
				
			   default: paramfromdisp = 0;
    19a4:	10 92 5c 01 	sts	0x015C, r1	; 0x80015c <paramfromdisp>
			}
			
		}
		
		if (twi_process_write)
    19a8:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <twi_process_write>
    19ac:	88 23       	and	r24, r24
    19ae:	09 f4       	brne	.+2      	; 0x19b2 <main+0x6fa>
    19b0:	ef cc       	rjmp	.-1570   	; 0x1390 <main+0xd8>
		{
			data[0] = statebyte0;
    19b2:	80 91 61 01 	lds	r24, 0x0161	; 0x800161 <statebyte0>
    19b6:	89 83       	std	Y+1, r24	; 0x01
			data[1] = statebyte1;
    19b8:	80 91 60 01 	lds	r24, 0x0160	; 0x800160 <statebyte1>
    19bc:	8a 83       	std	Y+2, r24	; 0x02
			data[2] = statebyte2;
    19be:	80 91 5f 01 	lds	r24, 0x015F	; 0x80015f <statebyte2>
    19c2:	8b 83       	std	Y+3, r24	; 0x03
			data[3] = 0x00;
    19c4:	1c 82       	std	Y+4, r1	; 0x04
			data[4] = 0x00;
    19c6:	1d 82       	std	Y+5, r1	; 0x05
			data[5] = 0x00;
    19c8:	1e 82       	std	Y+6, r1	; 0x06
			data[6] = 0x00;
    19ca:	1f 82       	std	Y+7, r1	; 0x07
			data[7] = 0x00;	
    19cc:	18 86       	std	Y+8, r1	; 0x08
			
			if (can_bus[0] > 0)					
    19ce:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <__data_end>
    19d2:	88 23       	and	r24, r24
    19d4:	61 f0       	breq	.+24     	; 0x19ee <main+0x736>
			   sendCANmsg(0, can_bus[1], data, 8);
    19d6:	40 91 3f 01 	lds	r20, 0x013F	; 0x80013f <__data_end+0x1>
    19da:	50 e0       	ldi	r21, 0x00	; 0
    19dc:	60 e0       	ldi	r22, 0x00	; 0
    19de:	70 e0       	ldi	r23, 0x00	; 0
    19e0:	08 e0       	ldi	r16, 0x08	; 8
    19e2:	9e 01       	movw	r18, r28
    19e4:	2f 5f       	subi	r18, 0xFF	; 255
    19e6:	3f 4f       	sbci	r19, 0xFF	; 255
    19e8:	80 e0       	ldi	r24, 0x00	; 0
    19ea:	0e 94 c8 0d 	call	0x1b90	; 0x1b90 <_Z10sendCANmsghmPhh>

			TWI_DataAddr = 0x01;
    19ee:	81 e0       	ldi	r24, 0x01	; 1
    19f0:	80 93 f6 02 	sts	0x02F6, r24	; 0x8002f6 <TWI_DataAddr>
			TWI_DataSize  = 4;
    19f4:	84 e0       	ldi	r24, 0x04	; 4
    19f6:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <TWI_DataSize>
			TWI_DataBuff[0] = statebyte0;
    19fa:	80 91 61 01 	lds	r24, 0x0161	; 0x800161 <statebyte0>
    19fe:	eb ee       	ldi	r30, 0xEB	; 235
    1a00:	f2 e0       	ldi	r31, 0x02	; 2
    1a02:	80 83       	st	Z, r24
			TWI_DataBuff[1] = statebyte1;
    1a04:	80 91 60 01 	lds	r24, 0x0160	; 0x800160 <statebyte1>
    1a08:	81 83       	std	Z+1, r24	; 0x01
			TWI_DataBuff[2] = statebyte2;
    1a0a:	80 91 5f 01 	lds	r24, 0x015F	; 0x80015f <statebyte2>
    1a0e:	82 83       	std	Z+2, r24	; 0x02
			
			switch (paramtodisp_addr)
    1a10:	20 91 5d 01 	lds	r18, 0x015D	; 0x80015d <paramtodisp_addr>
    1a14:	82 2f       	mov	r24, r18
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	fc 01       	movw	r30, r24
    1a1a:	31 97       	sbiw	r30, 0x01	; 1
    1a1c:	ea 32       	cpi	r30, 0x2A	; 42
    1a1e:	f1 05       	cpc	r31, r1
    1a20:	08 f0       	brcs	.+2      	; 0x1a24 <main+0x76c>
    1a22:	6d c0       	rjmp	.+218    	; 0x1afe <main+0x846>
    1a24:	ee 56       	subi	r30, 0x6E	; 110
    1a26:	ff 4f       	sbci	r31, 0xFF	; 255
    1a28:	0c 94 c7 11 	jmp	0x238e	; 0x238e <__tablejump2__>
			{
				case 1: paramtodisp = wait_sec_up;
    1a2c:	80 91 4e 01 	lds	r24, 0x014E	; 0x80014e <wait_sec_up>
    1a30:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
				           break;
    1a34:	66 c0       	rjmp	.+204    	; 0x1b02 <main+0x84a>
			    case 2: paramtodisp = wait_sec_down;
    1a36:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <wait_sec_down>
    1a3a:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
			               break;
    1a3e:	61 c0       	rjmp	.+194    	; 0x1b02 <main+0x84a>
			    case 3: paramtodisp = moving_up_stop;
    1a40:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <moving_up_stop>
    1a44:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
			               break;
    1a48:	5c c0       	rjmp	.+184    	; 0x1b02 <main+0x84a>
				case 4: paramtodisp = val_L;
    1a4a:	80 91 59 01 	lds	r24, 0x0159	; 0x800159 <val_L>
    1a4e:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
						  break;
    1a52:	57 c0       	rjmp	.+174    	; 0x1b02 <main+0x84a>
			    case 5: paramtodisp = Left.goal_step*10+Left.curr_step;
    1a54:	f5 01       	movw	r30, r10
    1a56:	85 85       	ldd	r24, Z+13	; 0x0d
    1a58:	88 0f       	add	r24, r24
    1a5a:	98 2f       	mov	r25, r24
    1a5c:	99 0f       	add	r25, r25
    1a5e:	99 0f       	add	r25, r25
    1a60:	89 0f       	add	r24, r25
    1a62:	96 85       	ldd	r25, Z+14	; 0x0e
    1a64:	89 0f       	add	r24, r25
    1a66:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
				          break;
    1a6a:	4b c0       	rjmp	.+150    	; 0x1b02 <main+0x84a>
				case 6: paramtodisp = an_L.enabled;		 
    1a6c:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <an_L+0x1b>
    1a70:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
					      break;
    1a74:	46 c0       	rjmp	.+140    	; 0x1b02 <main+0x84a>
				case 7: paramtodisp =val_R;
    1a76:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <val_R>
    1a7a:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
						  break;
    1a7e:	41 c0       	rjmp	.+130    	; 0x1b02 <main+0x84a>
				case 8: paramtodisp = Right.goal_step*10+Right.curr_step;
    1a80:	e1 e2       	ldi	r30, 0x21	; 33
    1a82:	f2 e0       	ldi	r31, 0x02	; 2
    1a84:	85 85       	ldd	r24, Z+13	; 0x0d
    1a86:	88 0f       	add	r24, r24
    1a88:	98 2f       	mov	r25, r24
    1a8a:	99 0f       	add	r25, r25
    1a8c:	99 0f       	add	r25, r25
    1a8e:	89 0f       	add	r24, r25
    1a90:	96 85       	ldd	r25, Z+14	; 0x0e
    1a92:	89 0f       	add	r24, r25
    1a94:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
				          break;
    1a98:	34 c0       	rjmp	.+104    	; 0x1b02 <main+0x84a>
				case 9: paramtodisp = an_R.enabled;  
    1a9a:	80 91 c2 01 	lds	r24, 0x01C2	; 0x8001c2 <an_R+0x1b>
    1a9e:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
				          break;	
    1aa2:	2f c0       	rjmp	.+94     	; 0x1b02 <main+0x84a>
				case 10 ... 19: paramtodisp = an_L.steps[paramtodisp_addr-10];	
    1aa4:	e2 2f       	mov	r30, r18
    1aa6:	f0 e0       	ldi	r31, 0x00	; 0
    1aa8:	e5 57       	subi	r30, 0x75	; 117
    1aaa:	fe 4f       	sbci	r31, 0xFE	; 254
    1aac:	83 81       	ldd	r24, Z+3	; 0x03
    1aae:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
				          break;
    1ab2:	27 c0       	rjmp	.+78     	; 0x1b02 <main+0x84a>
				case 20 ... 29: paramtodisp = an_R.steps[paramtodisp_addr-20];
    1ab4:	e2 2f       	mov	r30, r18
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	e0 56       	subi	r30, 0x60	; 96
    1aba:	fe 4f       	sbci	r31, 0xFE	; 254
    1abc:	80 81       	ld	r24, Z
    1abe:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
						  break;		  	
    1ac2:	1f c0       	rjmp	.+62     	; 0x1b02 <main+0x84a>
				case 30 ... 35: paramtodisp = protection[paramtodisp_addr-30];	
    1ac4:	e2 2f       	mov	r30, r18
    1ac6:	f0 e0       	ldi	r31, 0x00	; 0
    1ac8:	e9 5d       	subi	r30, 0xD9	; 217
    1aca:	fe 4f       	sbci	r31, 0xFE	; 254
    1acc:	80 81       	ld	r24, Z
    1ace:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
				          break;
    1ad2:	17 c0       	rjmp	.+46     	; 0x1b02 <main+0x84a>
			    case 36 ... 39: paramtodisp = pulsemoving[paramtodisp_addr-36];
    1ad4:	e2 2f       	mov	r30, r18
    1ad6:	f0 e0       	ldi	r31, 0x00	; 0
    1ad8:	e3 5e       	subi	r30, 0xE3	; 227
    1ada:	fe 4f       	sbci	r31, 0xFE	; 254
    1adc:	80 81       	ld	r24, Z
    1ade:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
					      break;	
    1ae2:	0f c0       	rjmp	.+30     	; 0x1b02 <main+0x84a>
				case 40: 	    paramtodisp = logic_release;
    1ae4:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <logic_release>
    1ae8:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
				          break;	
    1aec:	0a c0       	rjmp	.+20     	; 0x1b02 <main+0x84a>
				case 41 ... 42: 			
								paramtodisp = can_bus[paramtodisp_addr - 41];
    1aee:	e2 2f       	mov	r30, r18
    1af0:	f0 e0       	ldi	r31, 0x00	; 0
    1af2:	eb 5e       	subi	r30, 0xEB	; 235
    1af4:	fe 4f       	sbci	r31, 0xFE	; 254
    1af6:	80 81       	ld	r24, Z
    1af8:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <paramtodisp>
						  break;  				
    1afc:	02 c0       	rjmp	.+4      	; 0x1b02 <main+0x84a>
				
			    default:   paramtodisp = 0;
    1afe:	10 92 5e 01 	sts	0x015E, r1	; 0x80015e <paramtodisp>
			}
			
			TWI_DataBuff[3] = paramtodisp; 
    1b02:	80 91 5e 01 	lds	r24, 0x015E	; 0x80015e <paramtodisp>
    1b06:	80 93 ee 02 	sts	0x02EE, r24	; 0x8002ee <TWI_DataBuff+0x3>
			
			twi_write(); // Send Data to Display board
    1b0a:	0e 94 75 0f 	call	0x1eea	; 0x1eea <_Z9twi_writev>
			
			twi_process_write = false;
    1b0e:	10 92 1b 02 	sts	0x021B, r1	; 0x80021b <twi_process_write>
    1b12:	3e cc       	rjmp	.-1924   	; 0x1390 <main+0xd8>

00001b14 <_Z14MCP2515_SELECTv>:
	MCP2515_SELECT();
	spi_master_transmit(WRITE_INSTRUCTION);
	spi_master_transmit(address);
	for (i=0; i<n; i++) spi_master_transmit(* values);
	MCP2515_UNSELECT();
}
    1b14:	46 98       	cbi	0x08, 6	; 8
    1b16:	08 95       	ret

00001b18 <_Z16MCP2515_UNSELECTv>:
    1b18:	46 9a       	sbi	0x08, 6	; 8
    1b1a:	08 95       	ret

00001b1c <_Z13mcp2515_resetv>:
    1b1c:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <_Z14MCP2515_SELECTv>
    1b20:	80 ec       	ldi	r24, 0xC0	; 192
    1b22:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
    1b26:	8f e8       	ldi	r24, 0x8F	; 143
    1b28:	91 e0       	ldi	r25, 0x01	; 1
    1b2a:	01 97       	sbiw	r24, 0x01	; 1
    1b2c:	f1 f7       	brne	.-4      	; 0x1b2a <_Z13mcp2515_resetv+0xe>
    1b2e:	00 c0       	rjmp	.+0      	; 0x1b30 <_Z13mcp2515_resetv+0x14>
    1b30:	00 00       	nop
    1b32:	0e 94 8c 0d 	call	0x1b18	; 0x1b18 <_Z16MCP2515_UNSELECTv>
    1b36:	8f e3       	ldi	r24, 0x3F	; 63
    1b38:	9c e9       	ldi	r25, 0x9C	; 156
    1b3a:	01 97       	sbiw	r24, 0x01	; 1
    1b3c:	f1 f7       	brne	.-4      	; 0x1b3a <_Z13mcp2515_resetv+0x1e>
    1b3e:	00 c0       	rjmp	.+0      	; 0x1b40 <_Z13mcp2515_resetv+0x24>
    1b40:	00 00       	nop
    1b42:	08 95       	ret

00001b44 <_Z12readRegisterh>:
    1b44:	cf 93       	push	r28
    1b46:	c8 2f       	mov	r28, r24
    1b48:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <_Z14MCP2515_SELECTv>
    1b4c:	83 e0       	ldi	r24, 0x03	; 3
    1b4e:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
    1b52:	8c 2f       	mov	r24, r28
    1b54:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
    1b58:	0e 94 57 0f 	call	0x1eae	; 0x1eae <_Z8spi_readv>
    1b5c:	c8 2f       	mov	r28, r24
    1b5e:	0e 94 8c 0d 	call	0x1b18	; 0x1b18 <_Z16MCP2515_UNSELECTv>
    1b62:	8c 2f       	mov	r24, r28
    1b64:	cf 91       	pop	r28
    1b66:	08 95       	ret

00001b68 <_Z13writeRegisterhh>:
    1b68:	cf 93       	push	r28
    1b6a:	df 93       	push	r29
    1b6c:	d8 2f       	mov	r29, r24
    1b6e:	c6 2f       	mov	r28, r22
    1b70:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <_Z14MCP2515_SELECTv>
    1b74:	82 e0       	ldi	r24, 0x02	; 2
    1b76:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
    1b7a:	8d 2f       	mov	r24, r29
    1b7c:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
    1b80:	8c 2f       	mov	r24, r28
    1b82:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
    1b86:	0e 94 8c 0d 	call	0x1b18	; 0x1b18 <_Z16MCP2515_UNSELECTv>
    1b8a:	df 91       	pop	r29
    1b8c:	cf 91       	pop	r28
    1b8e:	08 95       	ret

00001b90 <_Z10sendCANmsghmPhh>:
* - bits 7:6 - message priority (higher the better)
* - bit 5 - if set, message is remote request (RTR)
* - bit 4 - if set, message is considered to have ext. id.
* - bits 3:0 - message length (0 to 8 bytes) */
void sendCANmsg(unsigned char bi,unsigned long id,unsigned char * data, unsigned char prop)
{
    1b90:	8f 92       	push	r8
    1b92:	9f 92       	push	r9
    1b94:	af 92       	push	r10
    1b96:	bf 92       	push	r11
    1b98:	ef 92       	push	r14
    1b9a:	ff 92       	push	r15
    1b9c:	0f 93       	push	r16
    1b9e:	1f 93       	push	r17
    1ba0:	cf 93       	push	r28
    1ba2:	c8 2f       	mov	r28, r24
    1ba4:	4a 01       	movw	r8, r20
    1ba6:	5b 01       	movw	r10, r22
    1ba8:	79 01       	movw	r14, r18

	/* Initialize reading of the receive buffer */
	MCP2515_SELECT();
    1baa:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <_Z14MCP2515_SELECTv>
	/* Send header and address */
	spi_master_transmit(WRITE_INSTRUCTION);
    1bae:	82 e0       	ldi	r24, 0x02	; 2
    1bb0:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
	spi_master_transmit(TXBnCTRL(bi));
    1bb4:	8c 2f       	mov	r24, r28
    1bb6:	82 95       	swap	r24
    1bb8:	80 7f       	andi	r24, 0xF0	; 240
    1bba:	80 5d       	subi	r24, 0xD0	; 208
    1bbc:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
	/* Setup message priority */
	spi_master_transmit(prop >> 6);
    1bc0:	80 2f       	mov	r24, r16
    1bc2:	82 95       	swap	r24
    1bc4:	86 95       	lsr	r24
    1bc6:	86 95       	lsr	r24
    1bc8:	83 70       	andi	r24, 0x03	; 3
    1bca:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
	/* Setup standard or extended identifier */
	if(prop & 0x10)
    1bce:	04 ff       	sbrs	r16, 4
    1bd0:	3a c0       	rjmp	.+116    	; 0x1c46 <_Z10sendCANmsghmPhh+0xb6>
	{
		spi_master_transmit((unsigned char)(id>>3));
    1bd2:	d5 01       	movw	r26, r10
    1bd4:	c4 01       	movw	r24, r8
    1bd6:	68 94       	set
    1bd8:	12 f8       	bld	r1, 2
    1bda:	b6 95       	lsr	r27
    1bdc:	a7 95       	ror	r26
    1bde:	97 95       	ror	r25
    1be0:	87 95       	ror	r24
    1be2:	16 94       	lsr	r1
    1be4:	d1 f7       	brne	.-12     	; 0x1bda <_Z10sendCANmsghmPhh+0x4a>
    1be6:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
		spi_master_transmit((unsigned char)(id<<5)|(1<<EXIDE)|((unsigned char)(id>>27)));
    1bea:	28 2d       	mov	r18, r8
    1bec:	22 95       	swap	r18
    1bee:	22 0f       	add	r18, r18
    1bf0:	20 7e       	andi	r18, 0xE0	; 224
    1bf2:	d5 01       	movw	r26, r10
    1bf4:	c4 01       	movw	r24, r8
    1bf6:	07 2e       	mov	r0, r23
    1bf8:	7b e1       	ldi	r23, 0x1B	; 27
    1bfa:	b6 95       	lsr	r27
    1bfc:	a7 95       	ror	r26
    1bfe:	97 95       	ror	r25
    1c00:	87 95       	ror	r24
    1c02:	7a 95       	dec	r23
    1c04:	d1 f7       	brne	.-12     	; 0x1bfa <_Z10sendCANmsghmPhh+0x6a>
    1c06:	70 2d       	mov	r23, r0
    1c08:	82 2b       	or	r24, r18
    1c0a:	88 60       	ori	r24, 0x08	; 8
    1c0c:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
		spi_master_transmit((unsigned char)(id>>19));
    1c10:	d5 01       	movw	r26, r10
    1c12:	c4 01       	movw	r24, r8
    1c14:	07 2e       	mov	r0, r23
    1c16:	73 e1       	ldi	r23, 0x13	; 19
    1c18:	b6 95       	lsr	r27
    1c1a:	a7 95       	ror	r26
    1c1c:	97 95       	ror	r25
    1c1e:	87 95       	ror	r24
    1c20:	7a 95       	dec	r23
    1c22:	d1 f7       	brne	.-12     	; 0x1c18 <_Z10sendCANmsghmPhh+0x88>
    1c24:	70 2d       	mov	r23, r0
    1c26:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
		spi_master_transmit((unsigned char)(id>>11));
    1c2a:	d5 01       	movw	r26, r10
    1c2c:	c4 01       	movw	r24, r8
    1c2e:	07 2e       	mov	r0, r23
    1c30:	7b e0       	ldi	r23, 0x0B	; 11
    1c32:	b6 95       	lsr	r27
    1c34:	a7 95       	ror	r26
    1c36:	97 95       	ror	r25
    1c38:	87 95       	ror	r24
    1c3a:	7a 95       	dec	r23
    1c3c:	d1 f7       	brne	.-12     	; 0x1c32 <_Z10sendCANmsghmPhh+0xa2>
    1c3e:	70 2d       	mov	r23, r0
    1c40:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
    1c44:	18 c0       	rjmp	.+48     	; 0x1c76 <_Z10sendCANmsghmPhh+0xe6>
	}
	else
	{
		spi_master_transmit((unsigned char)(id>>3));
    1c46:	d5 01       	movw	r26, r10
    1c48:	c4 01       	movw	r24, r8
    1c4a:	68 94       	set
    1c4c:	12 f8       	bld	r1, 2
    1c4e:	b6 95       	lsr	r27
    1c50:	a7 95       	ror	r26
    1c52:	97 95       	ror	r25
    1c54:	87 95       	ror	r24
    1c56:	16 94       	lsr	r1
    1c58:	d1 f7       	brne	.-12     	; 0x1c4e <_Z10sendCANmsghmPhh+0xbe>
    1c5a:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
		spi_master_transmit((unsigned char)(id<<5));
    1c5e:	88 2d       	mov	r24, r8
    1c60:	82 95       	swap	r24
    1c62:	88 0f       	add	r24, r24
    1c64:	80 7e       	andi	r24, 0xE0	; 224
    1c66:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
		
		spi_master_transmit(0x00);
    1c6a:	80 e0       	ldi	r24, 0x00	; 0
    1c6c:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
		spi_master_transmit(0x00);
    1c70:	80 e0       	ldi	r24, 0x00	; 0
    1c72:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
	}
	/* Setup message length and RTR bit */
	spi_master_transmit((prop & 0x0F) | ((prop & 0x20) ? (1 << RTR) : 0));
    1c76:	80 2f       	mov	r24, r16
    1c78:	8f 70       	andi	r24, 0x0F	; 15
    1c7a:	05 fd       	sbrc	r16, 5
    1c7c:	02 c0       	rjmp	.+4      	; 0x1c82 <_Z10sendCANmsghmPhh+0xf2>
    1c7e:	90 e0       	ldi	r25, 0x00	; 0
    1c80:	01 c0       	rjmp	.+2      	; 0x1c84 <_Z10sendCANmsghmPhh+0xf4>
    1c82:	90 e4       	ldi	r25, 0x40	; 64
    1c84:	89 2b       	or	r24, r25
    1c86:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
	/* Store the message into the buffer */
	for(unsigned char i = 0; i < (prop & 0x0F); i++)
    1c8a:	0f 70       	andi	r16, 0x0F	; 15
    1c8c:	10 e0       	ldi	r17, 0x00	; 0
    1c8e:	10 16       	cp	r1, r16
    1c90:	11 06       	cpc	r1, r17
    1c92:	6c f4       	brge	.+26     	; 0x1cae <_Z10sendCANmsghmPhh+0x11e>
    1c94:	c0 e0       	ldi	r28, 0x00	; 0
	{
		spi_master_transmit(data[i]);
    1c96:	f7 01       	movw	r30, r14
    1c98:	ec 0f       	add	r30, r28
    1c9a:	f1 1d       	adc	r31, r1
    1c9c:	80 81       	ld	r24, Z
    1c9e:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
		spi_master_transmit(0x00);
	}
	/* Setup message length and RTR bit */
	spi_master_transmit((prop & 0x0F) | ((prop & 0x20) ? (1 << RTR) : 0));
	/* Store the message into the buffer */
	for(unsigned char i = 0; i < (prop & 0x0F); i++)
    1ca2:	cf 5f       	subi	r28, 0xFF	; 255
    1ca4:	8c 2f       	mov	r24, r28
    1ca6:	90 e0       	ldi	r25, 0x00	; 0
    1ca8:	80 17       	cp	r24, r16
    1caa:	91 07       	cpc	r25, r17
    1cac:	a4 f3       	brlt	.-24     	; 0x1c96 <_Z10sendCANmsghmPhh+0x106>
	{
		spi_master_transmit(data[i]);
	}
	/* Release the bus */
	MCP2515_UNSELECT();
    1cae:	0e 94 8c 0d 	call	0x1b18	; 0x1b18 <_Z16MCP2515_UNSELECTv>
	/* Send request to send */
	//sendRTS(bi);
	// CAN message sending by Buffer 0 RST action
	MCP2515_SELECT();
    1cb2:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <_Z14MCP2515_SELECTv>
	spi_master_transmit(RTS_INSTRUCTION | 0x01);
    1cb6:	81 e8       	ldi	r24, 0x81	; 129
    1cb8:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
	MCP2515_UNSELECT();
    1cbc:	0e 94 8c 0d 	call	0x1b18	; 0x1b18 <_Z16MCP2515_UNSELECTv>
}
    1cc0:	cf 91       	pop	r28
    1cc2:	1f 91       	pop	r17
    1cc4:	0f 91       	pop	r16
    1cc6:	ff 90       	pop	r15
    1cc8:	ef 90       	pop	r14
    1cca:	bf 90       	pop	r11
    1ccc:	af 90       	pop	r10
    1cce:	9f 90       	pop	r9
    1cd0:	8f 90       	pop	r8
    1cd2:	08 95       	ret

00001cd4 <_Z10changeBitshhh>:
	changeBits(CNF3, 0x07, rCNF3);
	return 1;
}

void changeBits(unsigned char address, unsigned char mask ,unsigned char value)
{
    1cd4:	1f 93       	push	r17
    1cd6:	cf 93       	push	r28
    1cd8:	df 93       	push	r29
    1cda:	18 2f       	mov	r17, r24
    1cdc:	d6 2f       	mov	r29, r22
    1cde:	c4 2f       	mov	r28, r20
	// Send bit modify instruction, address, mask and data
	MCP2515_SELECT();
    1ce0:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <_Z14MCP2515_SELECTv>
	spi_master_transmit(BITMODIFY_INSTRUCTION);
    1ce4:	85 e0       	ldi	r24, 0x05	; 5
    1ce6:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
	spi_master_transmit(address);
    1cea:	81 2f       	mov	r24, r17
    1cec:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
	spi_master_transmit(mask);
    1cf0:	8d 2f       	mov	r24, r29
    1cf2:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
	spi_master_transmit(value);
    1cf6:	8c 2f       	mov	r24, r28
    1cf8:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <_Z19spi_master_transmitc>
	MCP2515_UNSELECT();
    1cfc:	0e 94 8c 0d 	call	0x1b18	; 0x1b18 <_Z16MCP2515_UNSELECTv>
}
    1d00:	df 91       	pop	r29
    1d02:	cf 91       	pop	r28
    1d04:	1f 91       	pop	r17
    1d06:	08 95       	ret

00001d08 <_Z12setBitTiminghhh>:
}



unsigned char setBitTiming(unsigned char rCNF1, unsigned char rCNF2, unsigned char rCNF3)
{
    1d08:	cf 93       	push	r28
    1d0a:	df 93       	push	r29
    1d0c:	d6 2f       	mov	r29, r22
    1d0e:	c4 2f       	mov	r28, r20
	writeRegister(CNF1, rCNF1);
    1d10:	68 2f       	mov	r22, r24
    1d12:	8a e2       	ldi	r24, 0x2A	; 42
    1d14:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <_Z13writeRegisterhh>
	writeRegister(CNF2, rCNF2);
    1d18:	6d 2f       	mov	r22, r29
    1d1a:	89 e2       	ldi	r24, 0x29	; 41
    1d1c:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <_Z13writeRegisterhh>
	changeBits(CNF3, 0x07, rCNF3);
    1d20:	4c 2f       	mov	r20, r28
    1d22:	67 e0       	ldi	r22, 0x07	; 7
    1d24:	88 e2       	ldi	r24, 0x28	; 40
    1d26:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <_Z10changeBitshhh>
	return 1;
}
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	df 91       	pop	r29
    1d2e:	cf 91       	pop	r28
    1d30:	08 95       	ret

00001d32 <_Z11initMCP2515h>:
	MCP2515_UNSELECT();
}

/* Configuration routine */
uint8_t initMCP2515(uint8_t baudrate)
{
    1d32:	cf 93       	push	r28
    1d34:	df 93       	push	r29
    1d36:	d8 2f       	mov	r29, r24
	unsigned char c_sended;
	
	/* Initialize SPI as a master device, on frequency 16M/16 = 1M */
	spi_master_init(0, SPI_CLOCK_DIV16);
    1d38:	61 e0       	ldi	r22, 0x01	; 1
    1d3a:	80 e0       	ldi	r24, 0x00	; 0
    1d3c:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <_Z15spi_master_inithh>

	/* Send reset instruction */
	mcp2515_reset();
    1d40:	0e 94 8e 0d 	call	0x1b1c	; 0x1b1c <_Z13mcp2515_resetv>
	setMode(CONFIGURATION_MODE);
    1d44:	40 e8       	ldi	r20, 0x80	; 128
    1d46:	60 ee       	ldi	r22, 0xE0	; 224
    1d48:	8f e0       	ldi	r24, 0x0F	; 15
    1d4a:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <_Z10changeBitshhh>
    1d4e:	8e e0       	ldi	r24, 0x0E	; 14
    1d50:	0e 94 a2 0d 	call	0x1b44	; 0x1b44 <_Z12readRegisterh>
    1d54:	90 e0       	ldi	r25, 0x00	; 0
    1d56:	95 95       	asr	r25
    1d58:	87 95       	ror	r24
    1d5a:	95 95       	asr	r25
    1d5c:	87 95       	ror	r24
    1d5e:	95 95       	asr	r25
    1d60:	87 95       	ror	r24
    1d62:	95 95       	asr	r25
    1d64:	87 95       	ror	r24
    1d66:	95 95       	asr	r25
    1d68:	87 95       	ror	r24
    1d6a:	04 97       	sbiw	r24, 0x04	; 4
    1d6c:	81 f7       	brne	.-32     	; 0x1d4e <_Z11initMCP2515h+0x1c>
	
	c_sended = readRegister(CANSTAT);
    1d6e:	8e e0       	ldi	r24, 0x0E	; 14
    1d70:	0e 94 a2 0d 	call	0x1b44	; 0x1b44 <_Z12readRegisterh>
    1d74:	c8 2f       	mov	r28, r24

	
	if (getMode == CONFIGURATION_MODE) {
    1d76:	8e e0       	ldi	r24, 0x0E	; 14
    1d78:	0e 94 a2 0d 	call	0x1b44	; 0x1b44 <_Z12readRegisterh>
    1d7c:	28 2f       	mov	r18, r24
    1d7e:	30 e0       	ldi	r19, 0x00	; 0
    1d80:	35 95       	asr	r19
    1d82:	27 95       	ror	r18
    1d84:	35 95       	asr	r19
    1d86:	27 95       	ror	r18
    1d88:	35 95       	asr	r19
    1d8a:	27 95       	ror	r18
    1d8c:	35 95       	asr	r19
    1d8e:	27 95       	ror	r18
    1d90:	35 95       	asr	r19
    1d92:	27 95       	ror	r18
    1d94:	24 30       	cpi	r18, 0x04	; 4
    1d96:	31 05       	cpc	r19, r1
    1d98:	51 f5       	brne	.+84     	; 0x1dee <_Z11initMCP2515h+0xbc>

		c_sended = readRegister(CANSTAT);
    1d9a:	8e e0       	ldi	r24, 0x0E	; 14
    1d9c:	0e 94 a2 0d 	call	0x1b44	; 0x1b44 <_Z12readRegisterh>
	
		changeBits(CANCTRL, (7 << REQOP0), (CONFIGURATION_MODE << REQOP0));
    1da0:	40 e8       	ldi	r20, 0x80	; 128
    1da2:	60 ee       	ldi	r22, 0xE0	; 224
    1da4:	8f e0       	ldi	r24, 0x0F	; 15
    1da6:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <_Z10changeBitshhh>
    1daa:	8f e3       	ldi	r24, 0x3F	; 63
    1dac:	9c e9       	ldi	r25, 0x9C	; 156
    1dae:	01 97       	sbiw	r24, 0x01	; 1
    1db0:	f1 f7       	brne	.-4      	; 0x1dae <_Z11initMCP2515h+0x7c>
    1db2:	00 c0       	rjmp	.+0      	; 0x1db4 <_Z11initMCP2515h+0x82>
    1db4:	00 00       	nop
		//BRP=0x03, CAN baudrate = 125kbps
		//BRP=0x01, CAN baudrate = 250kbps
		//BRP=0x00, CAN baudrate = 500kbps
	
		//setBitTiming(0x03,0xEA,0x45);
		setBitTiming(baudrate,(1 << BTLMODE) | (1 << SAM) | (1 << PHSEG12) | (1 << PHSEG10) | (1 << PRSEG1), (1 << WAKFIL) | (1 << PHSEG22) | (1 << PHSEG20));
    1db6:	45 e4       	ldi	r20, 0x45	; 69
    1db8:	6a ee       	ldi	r22, 0xEA	; 234
    1dba:	8d 2f       	mov	r24, r29
    1dbc:	0e 94 84 0e 	call	0x1d08	; 0x1d08 <_Z12setBitTiminghhh>
		// enable interrupt
		//writeRegister(CANINTE , 0x1F);
		//c_sended = readRegister(CANINTE);
		
		/* Get into normal mode and setup communication */
		setMode(NORMAL_OPERATION_MODE);
    1dc0:	40 e0       	ldi	r20, 0x00	; 0
    1dc2:	60 ee       	ldi	r22, 0xE0	; 224
    1dc4:	8f e0       	ldi	r24, 0x0F	; 15
    1dc6:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <_Z10changeBitshhh>
    1dca:	8e e0       	ldi	r24, 0x0E	; 14
    1dcc:	0e 94 a2 0d 	call	0x1b44	; 0x1b44 <_Z12readRegisterh>
    1dd0:	90 e0       	ldi	r25, 0x00	; 0
    1dd2:	95 95       	asr	r25
    1dd4:	87 95       	ror	r24
    1dd6:	95 95       	asr	r25
    1dd8:	87 95       	ror	r24
    1dda:	95 95       	asr	r25
    1ddc:	87 95       	ror	r24
    1dde:	95 95       	asr	r25
    1de0:	87 95       	ror	r24
    1de2:	95 95       	asr	r25
    1de4:	87 95       	ror	r24
    1de6:	89 2b       	or	r24, r25
    1de8:	81 f7       	brne	.-32     	; 0x1dca <_Z11initMCP2515h+0x98>
		//writeRegister( CANCTRL, 0x05 );

		//c_sended = readRegister(CANCTRL);

			
		return 0;
    1dea:	80 e0       	ldi	r24, 0x00	; 0
    1dec:	01 c0       	rjmp	.+2      	; 0x1df0 <_Z11initMCP2515h+0xbe>
	}

	
	return c_sended;
    1dee:	8c 2f       	mov	r24, r28
}
    1df0:	df 91       	pop	r29
    1df2:	cf 91       	pop	r28
    1df4:	08 95       	ret

00001df6 <__vector_19>:
ISR(SPI_STC_vect)
/*************************************************************************
Function: SPI interrupt
Purpose: called when the SS pin has been put low
**************************************************************************/
{
    1df6:	1f 92       	push	r1
    1df8:	0f 92       	push	r0
    1dfa:	0f b6       	in	r0, 0x3f	; 63
    1dfc:	0f 92       	push	r0
    1dfe:	11 24       	eor	r1, r1
    1e00:	2f 93       	push	r18
    1e02:	3f 93       	push	r19
    1e04:	8f 93       	push	r24
    1e06:	9f 93       	push	r25
    1e08:	ef 93       	push	r30
    1e0a:	ff 93       	push	r31
	/* SPI MASTER */
	#if defined (SPI_MASTER_ENABLED)

	//RECEIVE
	// calculate buffer index
	tmphead = ( SPI_RxHead + 1) & SPI_RX_BUFFER_MASK;
    1e0c:	80 91 68 02 	lds	r24, 0x0268	; 0x800268 <_ZL10SPI_RxHead>
    1e10:	90 e0       	ldi	r25, 0x00	; 0
    1e12:	01 96       	adiw	r24, 0x01	; 1
    1e14:	8f 73       	andi	r24, 0x3F	; 63
    1e16:	99 27       	eor	r25, r25
	if ( tmphead == SPI_RxTail ) {
    1e18:	20 91 67 02 	lds	r18, 0x0267	; 0x800267 <_ZL10SPI_RxTail>
    1e1c:	30 e0       	ldi	r19, 0x00	; 0
    1e1e:	82 17       	cp	r24, r18
    1e20:	93 07       	cpc	r25, r19
    1e22:	39 f0       	breq	.+14     	; 0x1e32 <__vector_19+0x3c>
		// error: receive buffer overflow

		} else {
		// store new index
		SPI_RxHead = tmphead;
    1e24:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <_ZL10SPI_RxHead>
		// store received data in buffer
		SPI_RxBuf[tmphead] = SPDR0;
    1e28:	2e b5       	in	r18, 0x2e	; 46
    1e2a:	fc 01       	movw	r30, r24
    1e2c:	e5 59       	subi	r30, 0x95	; 149
    1e2e:	fd 4f       	sbci	r31, 0xFD	; 253
    1e30:	20 83       	st	Z, r18
	}
	// SEND
	if ( SPI_TxHead != SPI_TxTail) {
    1e32:	90 91 6a 02 	lds	r25, 0x026A	; 0x80026a <_ZL10SPI_TxHead>
    1e36:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <_ZL10SPI_TxTail>
    1e3a:	98 17       	cp	r25, r24
    1e3c:	71 f0       	breq	.+28     	; 0x1e5a <__vector_19+0x64>
		// calculate and store new buffer index
		tmptail = (SPI_TxTail + 1) & SPI_TX_BUFFER_MASK;
    1e3e:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <_ZL10SPI_TxTail>
    1e42:	90 e0       	ldi	r25, 0x00	; 0
    1e44:	01 96       	adiw	r24, 0x01	; 1
    1e46:	8f 73       	andi	r24, 0x3F	; 63
    1e48:	99 27       	eor	r25, r25
		SPI_TxTail = tmptail;
    1e4a:	80 93 69 02 	sts	0x0269, r24	; 0x800269 <_ZL10SPI_TxTail>
		// get one byte from buffer and write it to UART
		SPDR0 = SPI_TxBuf[tmptail]; // start transmission
    1e4e:	fc 01       	movw	r30, r24
    1e50:	e5 55       	subi	r30, 0x55	; 85
    1e52:	fd 4f       	sbci	r31, 0xFD	; 253
    1e54:	80 81       	ld	r24, Z
    1e56:	8e bd       	out	0x2e, r24	; 46
    1e58:	0f c0       	rjmp	.+30     	; 0x1e78 <__vector_19+0x82>
	}
	else if(SPI_bytesRequest>0){
    1e5a:	80 91 65 02 	lds	r24, 0x0265	; 0x800265 <_ZL16SPI_bytesRequest>
    1e5e:	88 23       	and	r24, r24
    1e60:	39 f0       	breq	.+14     	; 0x1e70 <__vector_19+0x7a>
		SPI_bytesRequest--;
    1e62:	80 91 65 02 	lds	r24, 0x0265	; 0x800265 <_ZL16SPI_bytesRequest>
    1e66:	81 50       	subi	r24, 0x01	; 1
    1e68:	80 93 65 02 	sts	0x0265, r24	; 0x800265 <_ZL16SPI_bytesRequest>
		SPDR0 = 0x00;
    1e6c:	1e bc       	out	0x2e, r1	; 46
    1e6e:	04 c0       	rjmp	.+8      	; 0x1e78 <__vector_19+0x82>
	}
	else {
		// tx buffer empty, STOP the transmission
		SPI_PORT|= (1<<SPI_PIN_SS);
    1e70:	2c 9a       	sbi	0x05, 4	; 5
		SPI_CTS = SPI_INACTIVE;
    1e72:	81 e0       	ldi	r24, 0x01	; 1
    1e74:	80 93 66 02 	sts	0x0266, r24	; 0x800266 <_ZL7SPI_CTS>
	else{
		SPDR=0x00;
	}

	#endif
}
    1e78:	ff 91       	pop	r31
    1e7a:	ef 91       	pop	r30
    1e7c:	9f 91       	pop	r25
    1e7e:	8f 91       	pop	r24
    1e80:	3f 91       	pop	r19
    1e82:	2f 91       	pop	r18
    1e84:	0f 90       	pop	r0
    1e86:	0f be       	out	0x3f, r0	; 63
    1e88:	0f 90       	pop	r0
    1e8a:	1f 90       	pop	r1
    1e8c:	18 95       	reti

00001e8e <_Z15spi_master_inithh>:
Returns: none
**************************************************************************/
void spi_master_init(uint8_t mode, uint8_t clock){

	// Pin Configuration
	SPI_DDR = (1<<SPI_PIN_SS) | (1<<SPI_PIN_MOSI) | (1<<SPI_PIN_SCK); // ss, mosi, sck as output, miso as input
    1e8e:	90 eb       	ldi	r25, 0xB0	; 176
    1e90:	94 b9       	out	0x04, r25	; 4
	SPI_PORT|= (1<<SPI_PIN_SS);
    1e92:	2c 9a       	sbi	0x05, 4	; 5
	//PORTB = 0xff & ~((1<<SPI_PIN_MISO)); // close miso pull up
	// Enable SPI, Master, set clock rate
	SPCR0 = (1<<SPE0)|(1<<MSTR0)|(mode<<CPHA0)|(clock<<SPR00);
    1e94:	24 e0       	ldi	r18, 0x04	; 4
    1e96:	82 9f       	mul	r24, r18
    1e98:	c0 01       	movw	r24, r0
    1e9a:	11 24       	eor	r1, r1
    1e9c:	60 65       	ori	r22, 0x50	; 80
    1e9e:	86 2b       	or	r24, r22
    1ea0:	8c bd       	out	0x2c, r24	; 44
    1ea2:	08 95       	ret

00001ea4 <_Z19spi_master_transmitc>:
Returns: none
**************************************************************************/
void spi_master_transmit(const char cData){

	/* Start transmission */
	SPDR0 = cData;
    1ea4:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	// if SPIF == 0
	while(!(SPSR0 & (1<<SPIF0)))
    1ea6:	0d b4       	in	r0, 0x2d	; 45
    1ea8:	07 fe       	sbrs	r0, 7
    1eaa:	fd cf       	rjmp	.-6      	; 0x1ea6 <_Z19spi_master_transmitc+0x2>
	;

}
    1eac:	08 95       	ret

00001eae <_Z8spi_readv>:
Input: numberOfBytes that want to be read
Returns: none
**************************************************************************/
char spi_read(void)
{
	SPDR0 = 0x00;
    1eae:	1e bc       	out	0x2e, r1	; 46
	/* Wait for reception complete */
	while(!(SPSR0 & (1<<SPIF0)))
    1eb0:	0d b4       	in	r0, 0x2d	; 45
    1eb2:	07 fe       	sbrs	r0, 7
    1eb4:	fd cf       	rjmp	.-6      	; 0x1eb0 <_Z8spi_readv+0x2>
	;
	/* Return Data Register */
	return SPDR0;
    1eb6:	8e b5       	in	r24, 0x2e	; 46
}
    1eb8:	08 95       	ret

00001eba <_Z8twi_initv>:
//////////////////////////////////////////////////////////////////////////////////////////////////////
//				
//
void twi_init(void)
{
	TWI_Status = TWI_FREE; // 
    1eba:	81 e0       	ldi	r24, 0x01	; 1
    1ebc:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <TWI_Status>

	TWBR = TWI_TWBR;
    1ec0:	88 e0       	ldi	r24, 0x08	; 8
    1ec2:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
	TWSR = 0;
    1ec6:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	TWDR = 0xFF;
    1eca:	8f ef       	ldi	r24, 0xFF	; 255
    1ecc:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	TWCR = (1<<TWEN)|(0<<TWIE)|(0<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  TWI
    1ed0:	84 e0       	ldi	r24, 0x04	; 4
    1ed2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1ed6:	08 95       	ret

00001ed8 <_Z8twi_readv>:
//		TWI_DataSize -   
//	 
//		TWI_DataBuff -  
void twi_read(void)
{
	TWI_Status = TWI_BUSY; // 
    1ed8:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <TWI_Status>
	TWI_Mode = TWI_READ; // 
    1edc:	81 e0       	ldi	r24, 0x01	; 1
    1ede:	80 93 f4 02 	sts	0x02F4, r24	; 0x8002f4 <TWI_Mode>
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  START
    1ee2:	85 ea       	ldi	r24, 0xA5	; 165
    1ee4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1ee8:	08 95       	ret

00001eea <_Z9twi_writev>:
//		TWI_DataAddr -   Slave-  
//		TWI_DataSize -   
//		TWI_DataBuff -   
void twi_write(void)
{
	TWI_Status = TWI_BUSY; // 
    1eea:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <TWI_Status>
	TWI_Mode = TWI_WRITE; // 
    1eee:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <TWI_Mode>
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  START
    1ef2:	85 ea       	ldi	r24, 0xA5	; 165
    1ef4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1ef8:	08 95       	ret

00001efa <__vector_26>:

//////////////////////////////////////////////////////////////////////////////////////////////////////
//				  TWI -    
//
ISR(TWI_vect)
{
    1efa:	1f 92       	push	r1
    1efc:	0f 92       	push	r0
    1efe:	0f b6       	in	r0, 0x3f	; 63
    1f00:	0f 92       	push	r0
    1f02:	11 24       	eor	r1, r1
    1f04:	2f 93       	push	r18
    1f06:	3f 93       	push	r19
    1f08:	8f 93       	push	r24
    1f0a:	9f 93       	push	r25
    1f0c:	ef 93       	push	r30
    1f0e:	ff 93       	push	r31
	switch( TWSR )
    1f10:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    1f14:	88 32       	cpi	r24, 0x28	; 40
    1f16:	29 f1       	breq	.+74     	; 0x1f62 <__vector_26+0x68>
    1f18:	48 f4       	brcc	.+18     	; 0x1f2c <__vector_26+0x32>
    1f1a:	80 31       	cpi	r24, 0x10	; 16
    1f1c:	09 f4       	brne	.+2      	; 0x1f20 <__vector_26+0x26>
    1f1e:	46 c0       	rjmp	.+140    	; 0x1fac <__vector_26+0xb2>
    1f20:	88 31       	cpi	r24, 0x18	; 24
    1f22:	b9 f0       	breq	.+46     	; 0x1f52 <__vector_26+0x58>
    1f24:	88 30       	cpi	r24, 0x08	; 8
    1f26:	09 f0       	breq	.+2      	; 0x1f2a <__vector_26+0x30>
    1f28:	72 c0       	rjmp	.+228    	; 0x200e <__vector_26+0x114>
    1f2a:	0a c0       	rjmp	.+20     	; 0x1f40 <__vector_26+0x46>
    1f2c:	80 35       	cpi	r24, 0x50	; 80
    1f2e:	09 f4       	brne	.+2      	; 0x1f32 <__vector_26+0x38>
    1f30:	44 c0       	rjmp	.+136    	; 0x1fba <__vector_26+0xc0>
    1f32:	88 35       	cpi	r24, 0x58	; 88
    1f34:	09 f4       	brne	.+2      	; 0x1f38 <__vector_26+0x3e>
    1f36:	5f c0       	rjmp	.+190    	; 0x1ff6 <__vector_26+0xfc>
    1f38:	80 34       	cpi	r24, 0x40	; 64
    1f3a:	09 f0       	breq	.+2      	; 0x1f3e <__vector_26+0x44>
    1f3c:	68 c0       	rjmp	.+208    	; 0x200e <__vector_26+0x114>
    1f3e:	49 c0       	rjmp	.+146    	; 0x1fd2 <__vector_26+0xd8>
	{
	case TWI_START: // START 
		TWI_DataCnt = 0; //   
    1f40:	10 92 f8 02 	sts	0x02F8, r1	; 0x8002f8 <TWI_DataCnt>
		TWDR = TWI_SLAVEADDR; //   Slave-
    1f44:	8e ec       	ldi	r24, 0xCE	; 206
    1f46:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
		TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  SLA+W
    1f4a:	85 e8       	ldi	r24, 0x85	; 133
    1f4c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
		break;
    1f50:	64 c0       	rjmp	.+200    	; 0x201a <__vector_26+0x120>

	case TWI_SLAWACK: // SLA+W    ACK
		TWDR = TWI_DataAddr; //   
    1f52:	80 91 f6 02 	lds	r24, 0x02F6	; 0x8002f6 <TWI_DataAddr>
    1f56:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
		TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  
    1f5a:	85 e8       	ldi	r24, 0x85	; 133
    1f5c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
		break;
    1f60:	5c c0       	rjmp	.+184    	; 0x201a <__vector_26+0x120>

	case TWI_DATWACK: // DATA    ACK
		if( TWI_Mode == TWI_READ ) // ?
    1f62:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <TWI_Mode>
    1f66:	81 30       	cpi	r24, 0x01	; 1
    1f68:	21 f4       	brne	.+8      	; 0x1f72 <__vector_26+0x78>
		{
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //   START
    1f6a:	85 ea       	ldi	r24, 0xA5	; 165
    1f6c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1f70:	54 c0       	rjmp	.+168    	; 0x201a <__vector_26+0x120>
		}
		else // , 
		{
			if( TWI_DataCnt < TWI_DataSize ) //     ?
    1f72:	90 91 f8 02 	lds	r25, 0x02F8	; 0x8002f8 <TWI_DataCnt>
    1f76:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <TWI_DataSize>
    1f7a:	98 17       	cp	r25, r24
    1f7c:	80 f4       	brcc	.+32     	; 0x1f9e <__vector_26+0xa4>
			{
				TWDR = TWI_DataBuff[TWI_DataCnt++]; //  
    1f7e:	e0 91 f8 02 	lds	r30, 0x02F8	; 0x8002f8 <TWI_DataCnt>
    1f82:	81 e0       	ldi	r24, 0x01	; 1
    1f84:	8e 0f       	add	r24, r30
    1f86:	80 93 f8 02 	sts	0x02F8, r24	; 0x8002f8 <TWI_DataCnt>
    1f8a:	f0 e0       	ldi	r31, 0x00	; 0
    1f8c:	e5 51       	subi	r30, 0x15	; 21
    1f8e:	fd 4f       	sbci	r31, 0xFD	; 253
    1f90:	80 81       	ld	r24, Z
    1f92:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
				TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  
    1f96:	85 e8       	ldi	r24, 0x85	; 133
    1f98:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1f9c:	3e c0       	rjmp	.+124    	; 0x201a <__vector_26+0x120>
			}
			else //   
			{
				TWCR = (1<<TWEN)|(0<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|(0<<TWWC); //  STOP
    1f9e:	84 e9       	ldi	r24, 0x94	; 148
    1fa0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
				TWI_Status = TWI_FREE; //  
    1fa4:	81 e0       	ldi	r24, 0x01	; 1
    1fa6:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <TWI_Status>
    1faa:	37 c0       	rjmp	.+110    	; 0x201a <__vector_26+0x120>
			}
		}
		break;

	case TWI_REPSTART: //  START 
		TWDR = (TWI_SLAVEADDR|0x01); //   Slave-
    1fac:	8f ec       	ldi	r24, 0xCF	; 207
    1fae:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
		TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  SLA+R
    1fb2:	85 e8       	ldi	r24, 0x85	; 133
    1fb4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
		break;
    1fb8:	30 c0       	rjmp	.+96     	; 0x201a <__vector_26+0x120>

	case TWI_DATRACK: // DATA    ACK
		TWI_DataBuff[TWI_DataCnt++] = TWDR; //  
    1fba:	e0 91 f8 02 	lds	r30, 0x02F8	; 0x8002f8 <TWI_DataCnt>
    1fbe:	81 e0       	ldi	r24, 0x01	; 1
    1fc0:	8e 0f       	add	r24, r30
    1fc2:	80 93 f8 02 	sts	0x02F8, r24	; 0x8002f8 <TWI_DataCnt>
    1fc6:	f0 e0       	ldi	r31, 0x00	; 0
    1fc8:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    1fcc:	e5 51       	subi	r30, 0x15	; 21
    1fce:	fd 4f       	sbci	r31, 0xFD	; 253
    1fd0:	80 83       	st	Z, r24
	case TWI_SLARACK: // SLA+R    ACK
		if( TWI_DataCnt < (TWI_DataSize-1) ) //    ?
    1fd2:	20 91 f8 02 	lds	r18, 0x02F8	; 0x8002f8 <TWI_DataCnt>
    1fd6:	30 e0       	ldi	r19, 0x00	; 0
    1fd8:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <TWI_DataSize>
    1fdc:	90 e0       	ldi	r25, 0x00	; 0
    1fde:	01 97       	sbiw	r24, 0x01	; 1
    1fe0:	28 17       	cp	r18, r24
    1fe2:	39 07       	cpc	r19, r25
    1fe4:	24 f4       	brge	.+8      	; 0x1fee <__vector_26+0xf4>
		{
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //    ACK
    1fe6:	85 ec       	ldi	r24, 0xC5	; 197
    1fe8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1fec:	16 c0       	rjmp	.+44     	; 0x201a <__vector_26+0x120>
		}
		else // ,  
		{
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //    NACK
    1fee:	85 e8       	ldi	r24, 0x85	; 133
    1ff0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1ff4:	12 c0       	rjmp	.+36     	; 0x201a <__vector_26+0x120>
		}
		break;

	case TWI_DATRNACK: // DATA    NACK
		TWI_DataBuff[TWI_DataCnt++] = TWDR; //  
    1ff6:	e0 91 f8 02 	lds	r30, 0x02F8	; 0x8002f8 <TWI_DataCnt>
    1ffa:	81 e0       	ldi	r24, 0x01	; 1
    1ffc:	8e 0f       	add	r24, r30
    1ffe:	80 93 f8 02 	sts	0x02F8, r24	; 0x8002f8 <TWI_DataCnt>
    2002:	f0 e0       	ldi	r31, 0x00	; 0
    2004:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    2008:	e5 51       	subi	r30, 0x15	; 21
    200a:	fd 4f       	sbci	r31, 0xFD	; 253
    200c:	80 83       	st	Z, r24
	case TWI_DATWNACK: // DATA    NACK
	default: //     STOP
		TWCR = (1<<TWEN)|(0<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|(0<<TWWC); //  STOP
    200e:	84 e9       	ldi	r24, 0x94	; 148
    2010:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
		TWI_Status = TWI_FREE; // 
    2014:	81 e0       	ldi	r24, 0x01	; 1
    2016:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <TWI_Status>
		break;
	}
}
    201a:	ff 91       	pop	r31
    201c:	ef 91       	pop	r30
    201e:	9f 91       	pop	r25
    2020:	8f 91       	pop	r24
    2022:	3f 91       	pop	r19
    2024:	2f 91       	pop	r18
    2026:	0f 90       	pop	r0
    2028:	0f be       	out	0x3f, r0	; 63
    202a:	0f 90       	pop	r0
    202c:	1f 90       	pop	r1
    202e:	18 95       	reti

00002030 <__subsf3>:
    2030:	50 58       	subi	r21, 0x80	; 128

00002032 <__addsf3>:
    2032:	bb 27       	eor	r27, r27
    2034:	aa 27       	eor	r26, r26
    2036:	0e 94 30 10 	call	0x2060	; 0x2060 <__addsf3x>
    203a:	0c 94 74 11 	jmp	0x22e8	; 0x22e8 <__fp_round>
    203e:	0e 94 66 11 	call	0x22cc	; 0x22cc <__fp_pscA>
    2042:	38 f0       	brcs	.+14     	; 0x2052 <__addsf3+0x20>
    2044:	0e 94 6d 11 	call	0x22da	; 0x22da <__fp_pscB>
    2048:	20 f0       	brcs	.+8      	; 0x2052 <__addsf3+0x20>
    204a:	39 f4       	brne	.+14     	; 0x205a <__addsf3+0x28>
    204c:	9f 3f       	cpi	r25, 0xFF	; 255
    204e:	19 f4       	brne	.+6      	; 0x2056 <__addsf3+0x24>
    2050:	26 f4       	brtc	.+8      	; 0x205a <__addsf3+0x28>
    2052:	0c 94 63 11 	jmp	0x22c6	; 0x22c6 <__fp_nan>
    2056:	0e f4       	brtc	.+2      	; 0x205a <__addsf3+0x28>
    2058:	e0 95       	com	r30
    205a:	e7 fb       	bst	r30, 7
    205c:	0c 94 5d 11 	jmp	0x22ba	; 0x22ba <__fp_inf>

00002060 <__addsf3x>:
    2060:	e9 2f       	mov	r30, r25
    2062:	0e 94 85 11 	call	0x230a	; 0x230a <__fp_split3>
    2066:	58 f3       	brcs	.-42     	; 0x203e <__addsf3+0xc>
    2068:	ba 17       	cp	r27, r26
    206a:	62 07       	cpc	r22, r18
    206c:	73 07       	cpc	r23, r19
    206e:	84 07       	cpc	r24, r20
    2070:	95 07       	cpc	r25, r21
    2072:	20 f0       	brcs	.+8      	; 0x207c <__addsf3x+0x1c>
    2074:	79 f4       	brne	.+30     	; 0x2094 <__addsf3x+0x34>
    2076:	a6 f5       	brtc	.+104    	; 0x20e0 <__addsf3x+0x80>
    2078:	0c 94 a7 11 	jmp	0x234e	; 0x234e <__fp_zero>
    207c:	0e f4       	brtc	.+2      	; 0x2080 <__addsf3x+0x20>
    207e:	e0 95       	com	r30
    2080:	0b 2e       	mov	r0, r27
    2082:	ba 2f       	mov	r27, r26
    2084:	a0 2d       	mov	r26, r0
    2086:	0b 01       	movw	r0, r22
    2088:	b9 01       	movw	r22, r18
    208a:	90 01       	movw	r18, r0
    208c:	0c 01       	movw	r0, r24
    208e:	ca 01       	movw	r24, r20
    2090:	a0 01       	movw	r20, r0
    2092:	11 24       	eor	r1, r1
    2094:	ff 27       	eor	r31, r31
    2096:	59 1b       	sub	r21, r25
    2098:	99 f0       	breq	.+38     	; 0x20c0 <__addsf3x+0x60>
    209a:	59 3f       	cpi	r21, 0xF9	; 249
    209c:	50 f4       	brcc	.+20     	; 0x20b2 <__addsf3x+0x52>
    209e:	50 3e       	cpi	r21, 0xE0	; 224
    20a0:	68 f1       	brcs	.+90     	; 0x20fc <__addsf3x+0x9c>
    20a2:	1a 16       	cp	r1, r26
    20a4:	f0 40       	sbci	r31, 0x00	; 0
    20a6:	a2 2f       	mov	r26, r18
    20a8:	23 2f       	mov	r18, r19
    20aa:	34 2f       	mov	r19, r20
    20ac:	44 27       	eor	r20, r20
    20ae:	58 5f       	subi	r21, 0xF8	; 248
    20b0:	f3 cf       	rjmp	.-26     	; 0x2098 <__addsf3x+0x38>
    20b2:	46 95       	lsr	r20
    20b4:	37 95       	ror	r19
    20b6:	27 95       	ror	r18
    20b8:	a7 95       	ror	r26
    20ba:	f0 40       	sbci	r31, 0x00	; 0
    20bc:	53 95       	inc	r21
    20be:	c9 f7       	brne	.-14     	; 0x20b2 <__addsf3x+0x52>
    20c0:	7e f4       	brtc	.+30     	; 0x20e0 <__addsf3x+0x80>
    20c2:	1f 16       	cp	r1, r31
    20c4:	ba 0b       	sbc	r27, r26
    20c6:	62 0b       	sbc	r22, r18
    20c8:	73 0b       	sbc	r23, r19
    20ca:	84 0b       	sbc	r24, r20
    20cc:	ba f0       	brmi	.+46     	; 0x20fc <__addsf3x+0x9c>
    20ce:	91 50       	subi	r25, 0x01	; 1
    20d0:	a1 f0       	breq	.+40     	; 0x20fa <__addsf3x+0x9a>
    20d2:	ff 0f       	add	r31, r31
    20d4:	bb 1f       	adc	r27, r27
    20d6:	66 1f       	adc	r22, r22
    20d8:	77 1f       	adc	r23, r23
    20da:	88 1f       	adc	r24, r24
    20dc:	c2 f7       	brpl	.-16     	; 0x20ce <__addsf3x+0x6e>
    20de:	0e c0       	rjmp	.+28     	; 0x20fc <__addsf3x+0x9c>
    20e0:	ba 0f       	add	r27, r26
    20e2:	62 1f       	adc	r22, r18
    20e4:	73 1f       	adc	r23, r19
    20e6:	84 1f       	adc	r24, r20
    20e8:	48 f4       	brcc	.+18     	; 0x20fc <__addsf3x+0x9c>
    20ea:	87 95       	ror	r24
    20ec:	77 95       	ror	r23
    20ee:	67 95       	ror	r22
    20f0:	b7 95       	ror	r27
    20f2:	f7 95       	ror	r31
    20f4:	9e 3f       	cpi	r25, 0xFE	; 254
    20f6:	08 f0       	brcs	.+2      	; 0x20fa <__addsf3x+0x9a>
    20f8:	b0 cf       	rjmp	.-160    	; 0x205a <__addsf3+0x28>
    20fa:	93 95       	inc	r25
    20fc:	88 0f       	add	r24, r24
    20fe:	08 f0       	brcs	.+2      	; 0x2102 <__addsf3x+0xa2>
    2100:	99 27       	eor	r25, r25
    2102:	ee 0f       	add	r30, r30
    2104:	97 95       	ror	r25
    2106:	87 95       	ror	r24
    2108:	08 95       	ret

0000210a <__cmpsf2>:
    210a:	0e 94 39 11 	call	0x2272	; 0x2272 <__fp_cmp>
    210e:	08 f4       	brcc	.+2      	; 0x2112 <__cmpsf2+0x8>
    2110:	81 e0       	ldi	r24, 0x01	; 1
    2112:	08 95       	ret

00002114 <__divsf3>:
    2114:	0e 94 9e 10 	call	0x213c	; 0x213c <__divsf3x>
    2118:	0c 94 74 11 	jmp	0x22e8	; 0x22e8 <__fp_round>
    211c:	0e 94 6d 11 	call	0x22da	; 0x22da <__fp_pscB>
    2120:	58 f0       	brcs	.+22     	; 0x2138 <__divsf3+0x24>
    2122:	0e 94 66 11 	call	0x22cc	; 0x22cc <__fp_pscA>
    2126:	40 f0       	brcs	.+16     	; 0x2138 <__divsf3+0x24>
    2128:	29 f4       	brne	.+10     	; 0x2134 <__divsf3+0x20>
    212a:	5f 3f       	cpi	r21, 0xFF	; 255
    212c:	29 f0       	breq	.+10     	; 0x2138 <__divsf3+0x24>
    212e:	0c 94 5d 11 	jmp	0x22ba	; 0x22ba <__fp_inf>
    2132:	51 11       	cpse	r21, r1
    2134:	0c 94 a8 11 	jmp	0x2350	; 0x2350 <__fp_szero>
    2138:	0c 94 63 11 	jmp	0x22c6	; 0x22c6 <__fp_nan>

0000213c <__divsf3x>:
    213c:	0e 94 85 11 	call	0x230a	; 0x230a <__fp_split3>
    2140:	68 f3       	brcs	.-38     	; 0x211c <__divsf3+0x8>

00002142 <__divsf3_pse>:
    2142:	99 23       	and	r25, r25
    2144:	b1 f3       	breq	.-20     	; 0x2132 <__divsf3+0x1e>
    2146:	55 23       	and	r21, r21
    2148:	91 f3       	breq	.-28     	; 0x212e <__divsf3+0x1a>
    214a:	95 1b       	sub	r25, r21
    214c:	55 0b       	sbc	r21, r21
    214e:	bb 27       	eor	r27, r27
    2150:	aa 27       	eor	r26, r26
    2152:	62 17       	cp	r22, r18
    2154:	73 07       	cpc	r23, r19
    2156:	84 07       	cpc	r24, r20
    2158:	38 f0       	brcs	.+14     	; 0x2168 <__divsf3_pse+0x26>
    215a:	9f 5f       	subi	r25, 0xFF	; 255
    215c:	5f 4f       	sbci	r21, 0xFF	; 255
    215e:	22 0f       	add	r18, r18
    2160:	33 1f       	adc	r19, r19
    2162:	44 1f       	adc	r20, r20
    2164:	aa 1f       	adc	r26, r26
    2166:	a9 f3       	breq	.-22     	; 0x2152 <__divsf3_pse+0x10>
    2168:	35 d0       	rcall	.+106    	; 0x21d4 <__divsf3_pse+0x92>
    216a:	0e 2e       	mov	r0, r30
    216c:	3a f0       	brmi	.+14     	; 0x217c <__divsf3_pse+0x3a>
    216e:	e0 e8       	ldi	r30, 0x80	; 128
    2170:	32 d0       	rcall	.+100    	; 0x21d6 <__divsf3_pse+0x94>
    2172:	91 50       	subi	r25, 0x01	; 1
    2174:	50 40       	sbci	r21, 0x00	; 0
    2176:	e6 95       	lsr	r30
    2178:	00 1c       	adc	r0, r0
    217a:	ca f7       	brpl	.-14     	; 0x216e <__divsf3_pse+0x2c>
    217c:	2b d0       	rcall	.+86     	; 0x21d4 <__divsf3_pse+0x92>
    217e:	fe 2f       	mov	r31, r30
    2180:	29 d0       	rcall	.+82     	; 0x21d4 <__divsf3_pse+0x92>
    2182:	66 0f       	add	r22, r22
    2184:	77 1f       	adc	r23, r23
    2186:	88 1f       	adc	r24, r24
    2188:	bb 1f       	adc	r27, r27
    218a:	26 17       	cp	r18, r22
    218c:	37 07       	cpc	r19, r23
    218e:	48 07       	cpc	r20, r24
    2190:	ab 07       	cpc	r26, r27
    2192:	b0 e8       	ldi	r27, 0x80	; 128
    2194:	09 f0       	breq	.+2      	; 0x2198 <__divsf3_pse+0x56>
    2196:	bb 0b       	sbc	r27, r27
    2198:	80 2d       	mov	r24, r0
    219a:	bf 01       	movw	r22, r30
    219c:	ff 27       	eor	r31, r31
    219e:	93 58       	subi	r25, 0x83	; 131
    21a0:	5f 4f       	sbci	r21, 0xFF	; 255
    21a2:	3a f0       	brmi	.+14     	; 0x21b2 <__divsf3_pse+0x70>
    21a4:	9e 3f       	cpi	r25, 0xFE	; 254
    21a6:	51 05       	cpc	r21, r1
    21a8:	78 f0       	brcs	.+30     	; 0x21c8 <__divsf3_pse+0x86>
    21aa:	0c 94 5d 11 	jmp	0x22ba	; 0x22ba <__fp_inf>
    21ae:	0c 94 a8 11 	jmp	0x2350	; 0x2350 <__fp_szero>
    21b2:	5f 3f       	cpi	r21, 0xFF	; 255
    21b4:	e4 f3       	brlt	.-8      	; 0x21ae <__divsf3_pse+0x6c>
    21b6:	98 3e       	cpi	r25, 0xE8	; 232
    21b8:	d4 f3       	brlt	.-12     	; 0x21ae <__divsf3_pse+0x6c>
    21ba:	86 95       	lsr	r24
    21bc:	77 95       	ror	r23
    21be:	67 95       	ror	r22
    21c0:	b7 95       	ror	r27
    21c2:	f7 95       	ror	r31
    21c4:	9f 5f       	subi	r25, 0xFF	; 255
    21c6:	c9 f7       	brne	.-14     	; 0x21ba <__divsf3_pse+0x78>
    21c8:	88 0f       	add	r24, r24
    21ca:	91 1d       	adc	r25, r1
    21cc:	96 95       	lsr	r25
    21ce:	87 95       	ror	r24
    21d0:	97 f9       	bld	r25, 7
    21d2:	08 95       	ret
    21d4:	e1 e0       	ldi	r30, 0x01	; 1
    21d6:	66 0f       	add	r22, r22
    21d8:	77 1f       	adc	r23, r23
    21da:	88 1f       	adc	r24, r24
    21dc:	bb 1f       	adc	r27, r27
    21de:	62 17       	cp	r22, r18
    21e0:	73 07       	cpc	r23, r19
    21e2:	84 07       	cpc	r24, r20
    21e4:	ba 07       	cpc	r27, r26
    21e6:	20 f0       	brcs	.+8      	; 0x21f0 <__divsf3_pse+0xae>
    21e8:	62 1b       	sub	r22, r18
    21ea:	73 0b       	sbc	r23, r19
    21ec:	84 0b       	sbc	r24, r20
    21ee:	ba 0b       	sbc	r27, r26
    21f0:	ee 1f       	adc	r30, r30
    21f2:	88 f7       	brcc	.-30     	; 0x21d6 <__divsf3_pse+0x94>
    21f4:	e0 95       	com	r30
    21f6:	08 95       	ret

000021f8 <__floatunsisf>:
    21f8:	e8 94       	clt
    21fa:	09 c0       	rjmp	.+18     	; 0x220e <__floatsisf+0x12>

000021fc <__floatsisf>:
    21fc:	97 fb       	bst	r25, 7
    21fe:	3e f4       	brtc	.+14     	; 0x220e <__floatsisf+0x12>
    2200:	90 95       	com	r25
    2202:	80 95       	com	r24
    2204:	70 95       	com	r23
    2206:	61 95       	neg	r22
    2208:	7f 4f       	sbci	r23, 0xFF	; 255
    220a:	8f 4f       	sbci	r24, 0xFF	; 255
    220c:	9f 4f       	sbci	r25, 0xFF	; 255
    220e:	99 23       	and	r25, r25
    2210:	a9 f0       	breq	.+42     	; 0x223c <__floatsisf+0x40>
    2212:	f9 2f       	mov	r31, r25
    2214:	96 e9       	ldi	r25, 0x96	; 150
    2216:	bb 27       	eor	r27, r27
    2218:	93 95       	inc	r25
    221a:	f6 95       	lsr	r31
    221c:	87 95       	ror	r24
    221e:	77 95       	ror	r23
    2220:	67 95       	ror	r22
    2222:	b7 95       	ror	r27
    2224:	f1 11       	cpse	r31, r1
    2226:	f8 cf       	rjmp	.-16     	; 0x2218 <__floatsisf+0x1c>
    2228:	fa f4       	brpl	.+62     	; 0x2268 <__floatsisf+0x6c>
    222a:	bb 0f       	add	r27, r27
    222c:	11 f4       	brne	.+4      	; 0x2232 <__floatsisf+0x36>
    222e:	60 ff       	sbrs	r22, 0
    2230:	1b c0       	rjmp	.+54     	; 0x2268 <__floatsisf+0x6c>
    2232:	6f 5f       	subi	r22, 0xFF	; 255
    2234:	7f 4f       	sbci	r23, 0xFF	; 255
    2236:	8f 4f       	sbci	r24, 0xFF	; 255
    2238:	9f 4f       	sbci	r25, 0xFF	; 255
    223a:	16 c0       	rjmp	.+44     	; 0x2268 <__floatsisf+0x6c>
    223c:	88 23       	and	r24, r24
    223e:	11 f0       	breq	.+4      	; 0x2244 <__floatsisf+0x48>
    2240:	96 e9       	ldi	r25, 0x96	; 150
    2242:	11 c0       	rjmp	.+34     	; 0x2266 <__floatsisf+0x6a>
    2244:	77 23       	and	r23, r23
    2246:	21 f0       	breq	.+8      	; 0x2250 <__floatsisf+0x54>
    2248:	9e e8       	ldi	r25, 0x8E	; 142
    224a:	87 2f       	mov	r24, r23
    224c:	76 2f       	mov	r23, r22
    224e:	05 c0       	rjmp	.+10     	; 0x225a <__floatsisf+0x5e>
    2250:	66 23       	and	r22, r22
    2252:	71 f0       	breq	.+28     	; 0x2270 <__floatsisf+0x74>
    2254:	96 e8       	ldi	r25, 0x86	; 134
    2256:	86 2f       	mov	r24, r22
    2258:	70 e0       	ldi	r23, 0x00	; 0
    225a:	60 e0       	ldi	r22, 0x00	; 0
    225c:	2a f0       	brmi	.+10     	; 0x2268 <__floatsisf+0x6c>
    225e:	9a 95       	dec	r25
    2260:	66 0f       	add	r22, r22
    2262:	77 1f       	adc	r23, r23
    2264:	88 1f       	adc	r24, r24
    2266:	da f7       	brpl	.-10     	; 0x225e <__floatsisf+0x62>
    2268:	88 0f       	add	r24, r24
    226a:	96 95       	lsr	r25
    226c:	87 95       	ror	r24
    226e:	97 f9       	bld	r25, 7
    2270:	08 95       	ret

00002272 <__fp_cmp>:
    2272:	99 0f       	add	r25, r25
    2274:	00 08       	sbc	r0, r0
    2276:	55 0f       	add	r21, r21
    2278:	aa 0b       	sbc	r26, r26
    227a:	e0 e8       	ldi	r30, 0x80	; 128
    227c:	fe ef       	ldi	r31, 0xFE	; 254
    227e:	16 16       	cp	r1, r22
    2280:	17 06       	cpc	r1, r23
    2282:	e8 07       	cpc	r30, r24
    2284:	f9 07       	cpc	r31, r25
    2286:	c0 f0       	brcs	.+48     	; 0x22b8 <__fp_cmp+0x46>
    2288:	12 16       	cp	r1, r18
    228a:	13 06       	cpc	r1, r19
    228c:	e4 07       	cpc	r30, r20
    228e:	f5 07       	cpc	r31, r21
    2290:	98 f0       	brcs	.+38     	; 0x22b8 <__fp_cmp+0x46>
    2292:	62 1b       	sub	r22, r18
    2294:	73 0b       	sbc	r23, r19
    2296:	84 0b       	sbc	r24, r20
    2298:	95 0b       	sbc	r25, r21
    229a:	39 f4       	brne	.+14     	; 0x22aa <__fp_cmp+0x38>
    229c:	0a 26       	eor	r0, r26
    229e:	61 f0       	breq	.+24     	; 0x22b8 <__fp_cmp+0x46>
    22a0:	23 2b       	or	r18, r19
    22a2:	24 2b       	or	r18, r20
    22a4:	25 2b       	or	r18, r21
    22a6:	21 f4       	brne	.+8      	; 0x22b0 <__fp_cmp+0x3e>
    22a8:	08 95       	ret
    22aa:	0a 26       	eor	r0, r26
    22ac:	09 f4       	brne	.+2      	; 0x22b0 <__fp_cmp+0x3e>
    22ae:	a1 40       	sbci	r26, 0x01	; 1
    22b0:	a6 95       	lsr	r26
    22b2:	8f ef       	ldi	r24, 0xFF	; 255
    22b4:	81 1d       	adc	r24, r1
    22b6:	81 1d       	adc	r24, r1
    22b8:	08 95       	ret

000022ba <__fp_inf>:
    22ba:	97 f9       	bld	r25, 7
    22bc:	9f 67       	ori	r25, 0x7F	; 127
    22be:	80 e8       	ldi	r24, 0x80	; 128
    22c0:	70 e0       	ldi	r23, 0x00	; 0
    22c2:	60 e0       	ldi	r22, 0x00	; 0
    22c4:	08 95       	ret

000022c6 <__fp_nan>:
    22c6:	9f ef       	ldi	r25, 0xFF	; 255
    22c8:	80 ec       	ldi	r24, 0xC0	; 192
    22ca:	08 95       	ret

000022cc <__fp_pscA>:
    22cc:	00 24       	eor	r0, r0
    22ce:	0a 94       	dec	r0
    22d0:	16 16       	cp	r1, r22
    22d2:	17 06       	cpc	r1, r23
    22d4:	18 06       	cpc	r1, r24
    22d6:	09 06       	cpc	r0, r25
    22d8:	08 95       	ret

000022da <__fp_pscB>:
    22da:	00 24       	eor	r0, r0
    22dc:	0a 94       	dec	r0
    22de:	12 16       	cp	r1, r18
    22e0:	13 06       	cpc	r1, r19
    22e2:	14 06       	cpc	r1, r20
    22e4:	05 06       	cpc	r0, r21
    22e6:	08 95       	ret

000022e8 <__fp_round>:
    22e8:	09 2e       	mov	r0, r25
    22ea:	03 94       	inc	r0
    22ec:	00 0c       	add	r0, r0
    22ee:	11 f4       	brne	.+4      	; 0x22f4 <__fp_round+0xc>
    22f0:	88 23       	and	r24, r24
    22f2:	52 f0       	brmi	.+20     	; 0x2308 <__fp_round+0x20>
    22f4:	bb 0f       	add	r27, r27
    22f6:	40 f4       	brcc	.+16     	; 0x2308 <__fp_round+0x20>
    22f8:	bf 2b       	or	r27, r31
    22fa:	11 f4       	brne	.+4      	; 0x2300 <__fp_round+0x18>
    22fc:	60 ff       	sbrs	r22, 0
    22fe:	04 c0       	rjmp	.+8      	; 0x2308 <__fp_round+0x20>
    2300:	6f 5f       	subi	r22, 0xFF	; 255
    2302:	7f 4f       	sbci	r23, 0xFF	; 255
    2304:	8f 4f       	sbci	r24, 0xFF	; 255
    2306:	9f 4f       	sbci	r25, 0xFF	; 255
    2308:	08 95       	ret

0000230a <__fp_split3>:
    230a:	57 fd       	sbrc	r21, 7
    230c:	90 58       	subi	r25, 0x80	; 128
    230e:	44 0f       	add	r20, r20
    2310:	55 1f       	adc	r21, r21
    2312:	59 f0       	breq	.+22     	; 0x232a <__fp_splitA+0x10>
    2314:	5f 3f       	cpi	r21, 0xFF	; 255
    2316:	71 f0       	breq	.+28     	; 0x2334 <__fp_splitA+0x1a>
    2318:	47 95       	ror	r20

0000231a <__fp_splitA>:
    231a:	88 0f       	add	r24, r24
    231c:	97 fb       	bst	r25, 7
    231e:	99 1f       	adc	r25, r25
    2320:	61 f0       	breq	.+24     	; 0x233a <__fp_splitA+0x20>
    2322:	9f 3f       	cpi	r25, 0xFF	; 255
    2324:	79 f0       	breq	.+30     	; 0x2344 <__fp_splitA+0x2a>
    2326:	87 95       	ror	r24
    2328:	08 95       	ret
    232a:	12 16       	cp	r1, r18
    232c:	13 06       	cpc	r1, r19
    232e:	14 06       	cpc	r1, r20
    2330:	55 1f       	adc	r21, r21
    2332:	f2 cf       	rjmp	.-28     	; 0x2318 <__fp_split3+0xe>
    2334:	46 95       	lsr	r20
    2336:	f1 df       	rcall	.-30     	; 0x231a <__fp_splitA>
    2338:	08 c0       	rjmp	.+16     	; 0x234a <__fp_splitA+0x30>
    233a:	16 16       	cp	r1, r22
    233c:	17 06       	cpc	r1, r23
    233e:	18 06       	cpc	r1, r24
    2340:	99 1f       	adc	r25, r25
    2342:	f1 cf       	rjmp	.-30     	; 0x2326 <__fp_splitA+0xc>
    2344:	86 95       	lsr	r24
    2346:	71 05       	cpc	r23, r1
    2348:	61 05       	cpc	r22, r1
    234a:	08 94       	sec
    234c:	08 95       	ret

0000234e <__fp_zero>:
    234e:	e8 94       	clt

00002350 <__fp_szero>:
    2350:	bb 27       	eor	r27, r27
    2352:	66 27       	eor	r22, r22
    2354:	77 27       	eor	r23, r23
    2356:	cb 01       	movw	r24, r22
    2358:	97 f9       	bld	r25, 7
    235a:	08 95       	ret

0000235c <__gesf2>:
    235c:	0e 94 39 11 	call	0x2272	; 0x2272 <__fp_cmp>
    2360:	08 f4       	brcc	.+2      	; 0x2364 <__gesf2+0x8>
    2362:	8f ef       	ldi	r24, 0xFF	; 255
    2364:	08 95       	ret

00002366 <__divmodhi4>:
    2366:	97 fb       	bst	r25, 7
    2368:	07 2e       	mov	r0, r23
    236a:	16 f4       	brtc	.+4      	; 0x2370 <__divmodhi4+0xa>
    236c:	00 94       	com	r0
    236e:	07 d0       	rcall	.+14     	; 0x237e <__divmodhi4_neg1>
    2370:	77 fd       	sbrc	r23, 7
    2372:	09 d0       	rcall	.+18     	; 0x2386 <__divmodhi4_neg2>
    2374:	0e 94 dc 11 	call	0x23b8	; 0x23b8 <__udivmodhi4>
    2378:	07 fc       	sbrc	r0, 7
    237a:	05 d0       	rcall	.+10     	; 0x2386 <__divmodhi4_neg2>
    237c:	3e f4       	brtc	.+14     	; 0x238c <__divmodhi4_exit>

0000237e <__divmodhi4_neg1>:
    237e:	90 95       	com	r25
    2380:	81 95       	neg	r24
    2382:	9f 4f       	sbci	r25, 0xFF	; 255
    2384:	08 95       	ret

00002386 <__divmodhi4_neg2>:
    2386:	70 95       	com	r23
    2388:	61 95       	neg	r22
    238a:	7f 4f       	sbci	r23, 0xFF	; 255

0000238c <__divmodhi4_exit>:
    238c:	08 95       	ret

0000238e <__tablejump2__>:
    238e:	ee 0f       	add	r30, r30
    2390:	ff 1f       	adc	r31, r31
    2392:	05 90       	lpm	r0, Z+
    2394:	f4 91       	lpm	r31, Z
    2396:	e0 2d       	mov	r30, r0
    2398:	09 94       	ijmp

0000239a <__umulhisi3>:
    239a:	a2 9f       	mul	r26, r18
    239c:	b0 01       	movw	r22, r0
    239e:	b3 9f       	mul	r27, r19
    23a0:	c0 01       	movw	r24, r0
    23a2:	a3 9f       	mul	r26, r19
    23a4:	70 0d       	add	r23, r0
    23a6:	81 1d       	adc	r24, r1
    23a8:	11 24       	eor	r1, r1
    23aa:	91 1d       	adc	r25, r1
    23ac:	b2 9f       	mul	r27, r18
    23ae:	70 0d       	add	r23, r0
    23b0:	81 1d       	adc	r24, r1
    23b2:	11 24       	eor	r1, r1
    23b4:	91 1d       	adc	r25, r1
    23b6:	08 95       	ret

000023b8 <__udivmodhi4>:
    23b8:	aa 1b       	sub	r26, r26
    23ba:	bb 1b       	sub	r27, r27
    23bc:	51 e1       	ldi	r21, 0x11	; 17
    23be:	07 c0       	rjmp	.+14     	; 0x23ce <__udivmodhi4_ep>

000023c0 <__udivmodhi4_loop>:
    23c0:	aa 1f       	adc	r26, r26
    23c2:	bb 1f       	adc	r27, r27
    23c4:	a6 17       	cp	r26, r22
    23c6:	b7 07       	cpc	r27, r23
    23c8:	10 f0       	brcs	.+4      	; 0x23ce <__udivmodhi4_ep>
    23ca:	a6 1b       	sub	r26, r22
    23cc:	b7 0b       	sbc	r27, r23

000023ce <__udivmodhi4_ep>:
    23ce:	88 1f       	adc	r24, r24
    23d0:	99 1f       	adc	r25, r25
    23d2:	5a 95       	dec	r21
    23d4:	a9 f7       	brne	.-22     	; 0x23c0 <__udivmodhi4_loop>
    23d6:	80 95       	com	r24
    23d8:	90 95       	com	r25
    23da:	bc 01       	movw	r22, r24
    23dc:	cd 01       	movw	r24, r26
    23de:	08 95       	ret

000023e0 <eeprom_read_block>:
    23e0:	dc 01       	movw	r26, r24
    23e2:	cb 01       	movw	r24, r22

000023e4 <eeprom_read_blraw>:
    23e4:	fc 01       	movw	r30, r24
    23e6:	f9 99       	sbic	0x1f, 1	; 31
    23e8:	fe cf       	rjmp	.-4      	; 0x23e6 <eeprom_read_blraw+0x2>
    23ea:	06 c0       	rjmp	.+12     	; 0x23f8 <eeprom_read_blraw+0x14>
    23ec:	f2 bd       	out	0x22, r31	; 34
    23ee:	e1 bd       	out	0x21, r30	; 33
    23f0:	f8 9a       	sbi	0x1f, 0	; 31
    23f2:	31 96       	adiw	r30, 0x01	; 1
    23f4:	00 b4       	in	r0, 0x20	; 32
    23f6:	0d 92       	st	X+, r0
    23f8:	41 50       	subi	r20, 0x01	; 1
    23fa:	50 40       	sbci	r21, 0x00	; 0
    23fc:	b8 f7       	brcc	.-18     	; 0x23ec <eeprom_read_blraw+0x8>
    23fe:	08 95       	ret

00002400 <eeprom_read_byte>:
    2400:	f9 99       	sbic	0x1f, 1	; 31
    2402:	fe cf       	rjmp	.-4      	; 0x2400 <eeprom_read_byte>
    2404:	92 bd       	out	0x22, r25	; 34
    2406:	81 bd       	out	0x21, r24	; 33
    2408:	f8 9a       	sbi	0x1f, 0	; 31
    240a:	99 27       	eor	r25, r25
    240c:	80 b5       	in	r24, 0x20	; 32
    240e:	08 95       	ret

00002410 <eeprom_write_block>:
    2410:	dc 01       	movw	r26, r24
    2412:	cb 01       	movw	r24, r22
    2414:	03 c0       	rjmp	.+6      	; 0x241c <eeprom_write_block+0xc>
    2416:	2d 91       	ld	r18, X+
    2418:	0e 94 13 12 	call	0x2426	; 0x2426 <eeprom_write_r18>
    241c:	41 50       	subi	r20, 0x01	; 1
    241e:	50 40       	sbci	r21, 0x00	; 0
    2420:	d0 f7       	brcc	.-12     	; 0x2416 <eeprom_write_block+0x6>
    2422:	08 95       	ret

00002424 <eeprom_write_byte>:
    2424:	26 2f       	mov	r18, r22

00002426 <eeprom_write_r18>:
    2426:	f9 99       	sbic	0x1f, 1	; 31
    2428:	fe cf       	rjmp	.-4      	; 0x2426 <eeprom_write_r18>
    242a:	1f ba       	out	0x1f, r1	; 31
    242c:	92 bd       	out	0x22, r25	; 34
    242e:	81 bd       	out	0x21, r24	; 33
    2430:	20 bd       	out	0x20, r18	; 32
    2432:	0f b6       	in	r0, 0x3f	; 63
    2434:	f8 94       	cli
    2436:	fa 9a       	sbi	0x1f, 2	; 31
    2438:	f9 9a       	sbi	0x1f, 1	; 31
    243a:	0f be       	out	0x3f, r0	; 63
    243c:	01 96       	adiw	r24, 0x01	; 1
    243e:	08 95       	ret

00002440 <_exit>:
    2440:	f8 94       	cli

00002442 <__stop_program>:
    2442:	ff cf       	rjmp	.-2      	; 0x2442 <__stop_program>
