# basic_verilog_yxy
Some basic verilog porjects for practice.

****    Table of contents   ****
01_Digital_Design(RTL)
    01_Bus&Interface
        01_UART
        02_IIC
        03_SPI

  
