 2 
The second proposed circuit employing three 
plus-type differential voltage current conveyors, 
two grounded capacitors and two resistors. It 
maintains the following advantages: (i) the 
employment of only three plus-type DVCCs, (ii) 
the employment of only grounded capacitors, (iii) 
the employment of only grounded resistors, (iv) 
simultaneous realization of LP, BP and BR filtering 
responses with single input and three outputs, (v) 
realization of both inverting and non-inverting type 
LP, BP, HP, BR and AP filtering responses with 
four inputs and two outputs by selecting different 
four input current signals, (vi) high output 
impedance good for cascadeability for the CM 
circuits, (vii) no capacitor is connected at the port 
X of the DVCCs, (viii) no need to employ 
inverting-type input current signals, (ix) no need to 
impose component choice to realize the AP 
filtering response, (x) orthogonal controllability of 
the ωo and Q, and (xi) low active and passive 
sensitivity performances. 
關鍵詞：電壓式濾波器、電流傳輸器、CCII、DVCC 
 
三、計畫的緣由與目的 
綜觀近十年來，針對電流式二階濾波電路所
發表的文獻已不少[1-18]，2000 年學者 Toker 等
[1]，提出以三個 DO-CCII，配合兩個電容器及三
個電阻器，設計出電流式單輸入、三輸出多用途
二階濾波電路，所發表之電路可同時實現高通、
帶通與低通三種濾波信號，並具正交可調整諧振
角頻率與品質因素等優點，但由於所設計電路的
電容器接於 DO-CCII 的 X 端點，故電路操作於高
頻時會受到限制。2001 年學者 Cicekoglu[2]，提
出以四個 DO-CCII，配合兩個電容器及三個電阻
器，設計出電流式單輸入、四輸出多用途二階濾
波電路，所發表之電路可同時實現帶拒、高通、
帶通與低通四種濾波信號，並具正交可調整諧振
角頻率與品質因素等優點，但所設計的電路仍是
將電容器接於 DO-CCII 的 X 端點，故電路操作於
高頻時會受到限制。同年，學者 Toker[3]提出以四
個 DO-CCII，配合二個電容器及六個電阻器，設
計出電流式單輸入、三輸出多用途二階濾波電
路，所發表之電路可同時實現高通、帶通與低通
三種濾波信號，但使用過多的被動元件。2001 年
學者 Wang[4]，提出以三個 DO-CCII，配合兩個
電容器及二個電阻器，設計出電流式三輸入、單
輸出萬用二階濾波電路，所發表之電路無須任何
的反相輸入電流信號與元件匹配條件即可實現五
種濾波信號，但所設計的電路依舊是將電容器接
於 DO-CCII 的 X 端點，故電路於高頻操作時同樣
會受到限制。同年，學者 Minaei[5]提出以五個
CCCII，配合三個電容器，設計出電流式單輸入、
三輸出多功能二階濾波電路，此電路具電子可調
整與高輸出阻抗端的優點，但使用過多的電容
器。 2002 年，學者 Cicekoglu[6]提出以四個
DO-CCII，配合三個電容器及四個電阻器，設計
出電流式單輸入、三輸出多用途二階濾波電路，
所發表之電路可同時實現高通、帶通與低通三種
濾波信號，並具正交可調整諧振角頻率與品質因
素等優點，但所設計的電路同樣使用過多的被動
元件，且由於將電容器接於 DO-CCII 的 X 端點，
故電路操作於高頻的時同樣會受到限制。同年，
學者 Altuntas[7]提出以五個 CCCII，配合二個電容
器，設計出電流式三輸入、單輸出萬用二階濾波
電路，所發表之電路具電子可調整諧振角頻率與
品質因素之優點，但無法實現帶拒與全通濾波信
號。2004 年，學者 Sagbas[8]提出以二個 CCCII，
配合二個電容器，設計出電流式單輸入、三輸出
多用途二階濾波電路，所發表之電路具電子可調
整諧振角頻率與品質因素之優點，但所設計的輸
出電流信號，無法直接串接，且兩電容器無法全
部接地，不利於電路積體化的製作。同年，學者
Chang[9]提出以三個 CCCII，配合二個電容器，設
計出電流式兩輸入、三輸出多用途二階濾波電
路，所發表之電路同樣具電子可調整諧振角頻率
與品質因素之優點，且因輸出電流信號接於高輸
出阻抗端，故可於輸出端直接串接，有利於輸出
 4 
於國際期刊(IEICE Electronic Express)，我們可從
此發表電路再加以研究與改良。茲再以筆者所發
表的電路結構[18]，輔以說明如下： 
首先須將想要實現的濾波器功能，利用轉移
函數矩陣表示出來，故必須先從如何設計輸出與
輸入轉移函數矩陣著手，並從所設計的輸出與輸
入轉移函數矩陣，驗證是否能實現電路所應具備
所有的功能。故筆者首先將設計電路的輸出與輸
入轉移函數矩陣安排如下所示。 
⎥⎥
⎥⎥
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎢⎢
⎢⎢
⎣
⎡
=
⎥⎥
⎥⎥
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎢⎢
⎢⎢
⎣
⎡
⎥⎥
⎥⎥
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎢⎢
⎢⎢
⎣
⎡
−
−
−−
0
0
0
10000
01000
00100
0000
0000
000
2
3
2
03
2
1
3
2
1
1
3
2
12
22
131
i
i
i
o
o
X
X
X
XX
X
XX
I
I
I
I
I
I
V
V
V
G
G
G
GG
sCG
GGsC
 
其中 V1、V2、V3 為電路內部的節點電壓，Ii1、Ii2
及 Ii3 為三個輸入電流信號，C1 與 C2 為所須設計
二階濾波電路最少的電容器數目，GX1、GX2 與 GX3
為所須設計二階濾波電路的電導數目。由所設計
的輸出與輸入轉移函數矩陣中，我們可以發現若
要精簡元件的使用數量，我們可使用主動元件
MO-CCCII 為設計電路的核心，以達確實能精簡
電路設計時元件使用的個數，同時又能使所設計
的電路具有電子可調整性，同時再仔細推敲輸出
與輸入轉移函數矩陣，因利用三個內部節點電壓
V1、V2 與 V3，且再須滿足僅使用兩個電容器的條
件下，我們可推得最少須使用的電導數目為三
個，方能滿足節點分析法基本原理的要求。同時
若要取代這三個電導數目，則所設計的電路必須
使用三個電子可調整性主動元件方能取代這三個
電導值。最後我們再展開所設計的輸出與輸入轉
移函數矩陣，可得到此輸出與輸入轉移函數矩陣
的三個輸出電流方程式，分別如下所示。 
221212121 )()([)(
1
ixxixxo IGGsCIGGsCsD
I −−=  
3321 ixxx IGGG−  
232113212 [)(
1
ixxxixxxo IGGGIGGGsD
I −−=  
])( 3321311 ixxxxx IGGGGGsC ++  
22121321121
2
3 )[()(
1
ixxixxxxo IGGsCIGGGGCCssD
I −+=
            3321 ixxx IGGG−  
其中 
321212121
2)( xxxxxx GGGGGsCGCCssD ++=  
1
1
1
x
x R
G = ，
2
2
1
x
x R
G = 且
3
3
1
x
x R
G =  
功能一：單輸入、三輸出電流式多功能濾波電路
之 實 現 ， 當 我 們 將 輸 入 電 流
032 == ii II ，且令 ini II =1 為輸入電流信
號時，可得三個輸出與輸入電流關係式
如下所示。 
321212121
2
2121
xxxxxx
xx
in
o
GGGGGsCGCCs
GGsC
I
I
++
−=
321212121
2
3212
xxxxxx
xxx
in
o
GGGGGsCGCCs
GGG
I
I
++
−=
321212121
2
321121
2
3
xxxxxx
xxxx
in
o
GGGGGsCGCCs
GGGGCCs
I
I
++
+=
觀察上述方程式我們可得知， 1oI 為一反相帶
通濾波訊號(inverting bandpass)， 2oI 為一反相低通
濾波訊號((inverting lowpass)， 3oI 為一非反相帶拒
濾波訊號(non-inverting bandstop)。此外，若輸出
電流信號，如果接於高輸出阻抗端，則有利於輸
出電流信號的串接。故若輸出電流信號，如果能
接於高輸出阻抗端，則我們可將輸出電流 3oI 與 1oI
兩信號串接，以實現非反相全通濾波信號
(non-inverting allpass)。同樣的方法，若我們將輸
出電流 3oI 與 2oI 兩信號串接，則可實現非反相高
通濾波信號(non-inverting highpass)，如下所示。 
321212121
2
321212121
2
21
xxxxxx
xxxxxx
in
AP
in
oo
GGGGGsCGCCs
GGGGGsCGCCs
I
I
I
II
++
+−==+  
321212121
2
121
2
32
xxxxxx
x
in
HP
in
oo
GGGGGsCGCCs
GCCs
I
I
I
II
++==
+
由上述討論可得知，筆者所設計的輸出與輸入轉
移函數矩陣，已能實現電流式單輸入、三輸出萬
用濾波電路的功能。 
功能二：三輸入、單輸出電流式萬用濾波電路之
實現，我們在觀察輸出方程式 Io3，則可
利用下列不同的輸入條件，來實現五種
不同的濾波信號。 
(1) 低通濾波信號：當輸入電流 021 == ii II 且
ini II =3 為輸入信號時。 
(2) 帶通濾波信號：當輸入電流 031 == ii II 且
ini II =2 為輸入信號時。 
(3) 高 通 濾 波 信 號 ： 當 輸 入 電 流 02 =iI 且
inii III == 31 為輸入信號時。 
(4) 帶拒濾波信號：當輸入電流 032 == ii II 且
 6 
(iv) bandreject: Ii2=Ii3=0 and Ii1=Iin 
(v) allpass: Ii3=0 and Ii1=Ii2=Iin 
由上述可知，所設計出的電路一在相同的電路
結構下可同時實現電流式單輸入、三輸出多功能
濾波電路與電流式三輸入、單輸出萬用濾波電路
等兩種濾波電路之功能。圖三為本電路功能一的
理論與模擬結果比較圖。 
10
4
10
5
10
6
10
7
10
8
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
10
frequency(Hz)
m
ag
ni
tu
de
(d
B
)
BR (Io1) Simu.
BR (Io1) Theo.
BP (Io2)  Simu.
BP (Io2) Theo.
LP (Io3) Simu.
LP (Io3) Theo.
 
圖三 電路 1 功能一的理論與模擬結果 
本計畫執行所研提的電路二，如圖四所示。 
DVCC X2
DVCC
DVCC
X1
(1)
Y11
Y12
R1
(2)
R2
i1I
Y21
Y22
C1
Z21+
22
Z23+
+Z
C2
V2 i3I
Io1
Y32
Y31 Z31+
Z32+X3
(3)
i2I
R3
Io2
V3
V1
Z +
Z11+
Io3
i4I
12
 
圖四 以 DVCC 為主動元件設計電子可調整性
電流式萬用多用途二階濾波電路 
本電路使用電壓差動電流傳輸器為主動元
件，配合二個接地電容及二個接地電阻，設計出
電子可調整萬用多途二階濾波電路，所設計出的
電路具有如下優點：1.在同一電路結構下可同時
實現電流式單輸入、三輸出多功能濾波電路與電
流式三輸入、單輸出萬用濾波電路等兩種濾波電
路之功能，2.使用兩個接地電容器，有利於電路
積體化製作的實現，3.使用兩個接地電阻器，可
利用兩個 MOS 電晶體取代，利於電路參數的電子
化的調整，4.不須要任何的元件匹配與反相輸入
電流即可實現五種二階濾波信號，5.具正交可調
整諧振角頻率與品質因素，6.具有低主動與被動
靈敏度。 
分析圖四所設計的新電路，我們可以得到三
個輸出方程式，如下所示 
][
)(
1
432323212121
2
1 iiiio IRsCIIRsCIRRCCssD
I −−+−=
323212121
2
2 [)(
1
iiio IIRsCIRRCCssD
I +−=  
])1( 42121
2
iIRRCCs +−  
23221
2
1213221
2
3 )([)(
1
iio IRRCCsIRsCRRCCssD
I −+−=
          ]43221
2
321 ii IRRCCsIRsC ++  
其中 1)( 3221212 ++= RsCRRCCssD  
功能一：單輸入、三輸出多用途濾波電路 
當輸入電壓信號為 Ii4=Iin 且 Ii1=Ii2=Ii3=0
時，此電路可實現低通、帶通、高通、
帶拒與全通五種濾波信號，分別如下方
程式所示。 
1322121
2
321
++
−=
RsCRRCCs
RsC
I
I
in
o  
1
)1(
322121
2
2121
2
2
++
+−=
RsCRRCCs
RRCCs
I
I
in
o  
1322121
2
3221
2
3
++= RsCRRCCs
RRCCs
I
I
in
o  
功能二：三輸入、單輸出萬用濾波電路 
利用輸出電流 1oI ，此電路可依下列不同
的輸入信號實現五種電壓式萬用濾波信
號。 
(i) lowpass: Ii1=Ii2=Ii4=0 and Ii3=Iin 
(ii) bandpass: Ii1=Ii3=Ii4=0 and Ii2=Iin 
(iii) highpass: Ii2=Ii3=Ii4=0 and Ii1= Iin 
(iv) bandreject: Ii2= Ii4=0 and Ii1=Ii3=Iin 
(v) allpass: Ii4=0 and Ii1=Ii2=Ii3=Iin 
由上述可知，所設計出的電路二在相同的電路結
構下可同時實現電流式單輸入、三輸出多功能濾
 8 
Grounded Capacitor,’’ Journal of Computer and 
Communication Engineering (IJCCE), accepted 
for publication, 2011. 
國際研討會論文： 
1. Hua-Pin Chen, Shih-Hsuan Yuan, Wei-Yen 
Huang and Yu-Hsin Lin, ‘‘High-Input Impedance 
Tunable Voltage-Mode Multifunction 
Biquadratic Filter Using All-Grounded Passive 
Elements,’’ Progress In Electromagnetics 
Research Symposium (PIERS), Suzhou, China, 
2011. 
2. Hua-Pin Chen, Kai Chen, Chun-Yeh Chen, and 
Ming-Shan Chen, ‘‘Versatile CCII-Based 
Universal Current-Mode Biquadratic Filter,’’ 
Progress In Electromagnetics Research 
Symposium (PIERS), Suzhou, China, 2011. 
3. Hua-Pin Chen, Yen-Hung Lin, Wen-Hsuan Wu 
and Chun-Lin Li, ‘‘Versatile DVCC-based 
universal voltage-mode biquadratic filter,’’ 
Progress In Electromagnetics Research 
Symposium (PIERS), Suzhou, China, 2011. 
4. Hua-Pin Chen, San-Fu Wang and Guo-Wei 
Huang, ‘‘Grounded-Capacitor First-Order Filter 
Employing Single DVCC,’’ International Journal 
of Electronics and Communications, 
International Conference on Computer and 
Communication Devices, Bali Island, Indonesia. 
April 1-3, 2011. 
5. Hua-Pin Chen, Liang-Te Chang and Guo-Wei 
Huang, ‘‘Realization of Plus-Type DDCCs 
Voltage-Mode Multifunction Filter,’’ 
International Journal of Electronics and 
Communications, International Conference on 
Computer and Communication Devices, Bali 
Island, Indonesia. April 1-3, 2011. 
6. San-Fu Wang, Hua-Pin Chen, Yu-Hsin Lin and 
Yu-Feng Tsai, ‘‘Tunable Voltage-Mode 
Multifunction Biqaudratic Filter With Grounded 
Capacitors and Resistors Using Two DDCCs,’’ 
International Journal of Electronics and 
Communications, International Conference on 
Computer and Communication Devices, Bali 
Island, Indonesia. April 1-3, 2011. 
專利電路： 
1. 陳華彬、黃國瑋, 二階高輸入阻抗被動元件接
地之多功能電壓模式濾波器, 新型第 M395309
號，99 年 12 月。 
2. 陳華彬、黃國瑋, 使用差分差動電流傳輸單元
及接地被動元件之多功能電壓模式濾波器, 新
型第 M395308 號，99 年 12 月。 
3. 陳華彬、錢威、李揚漢, ‘‘高輸入阻抗電子可調
整電壓模式多功能濾波器 ,’’ 新型 M395307
號，99 年 12 月。 
4. 陳華彬、尤迪揚、王三輔, 具單輸入四輸出獨
立可調整之電壓模式多功能二階濾波器, 新型
第 M405683 號，99 年 6 月。 
5. 陳華彬、林汶亮、王三輔, 使用雙負型完全差
分差動電流傳單元之電壓模式萬用二階濾波器, 
新型第 M405684 號，99 年 6 月。 
 
六、結論與討論 
本計畫執行所發表的電路一為使用第二代電
流傳輸器為主動元件，配合二個接地電容及二個
接地電阻，設計出電子可調整萬用多途二階濾波
電路，所設計出的電路具有如下優點：1.在同一
電路結構下可同時實現電流式單輸入、三輸出多
功能濾波電路與電流式三輸入、單輸出萬用濾波
電路等兩種濾波電路之功能，2.使用兩個接地電
容器，有利於電路積體化製作的實現，3.使用兩
個接地電阻器，可利用兩個 MOS 電晶體取代，利
於電路參數的電子化的調整，4.不須要任何的元
件匹配與反相輸入電流即可實現五種二階濾波信
號，在實現電流式單輸入、三輸出多功能濾波電
路時，同時具有低輸入阻抗與高輸出阻抗電路有
利於電路應用時的串接。本計畫執行所發表的電
路二為使用電壓差動電流傳輸器為主動元件，配
合二個接地電容及二個接地電阻，設計出電子可
調整萬用多途二階濾波電路，所設計出的電路具
有如下優點：1.在同一電路結構下可同時實現電
 10 
14. W. Tangsrirat, W. Surakampontorn, ‘‘High 
output impedance current-mode universal filter 
employing dual-output current-controlled 
conveyors and grounded capacitors,’’ 
International Journal of Electronics and 
Communications (AEÜ), vol. 61, pp. 127-131, 
2007. 
15. W. Tangsrirat, ‘‘Current-tunable current-mode 
multifunction filter based on dual-output 
currnet-controlled conveyors,’’ International 
Journal of Electronics and Communications 
(AEÜ), vol. 61, pp. 528-533, 2007. 
16. C. Wang, H. Liu and Y. Zhao, ‘‘A new 
current-mode current-controlled universal filter 
based on CCCII(±),’’ Circuits System, and 
Signal Processing, vol. 27, pp. 673-682, 2008. 
17. N. Pandey, S. K. Pual, and S. B. Jain, ‘‘A new 
electronically tunable current mode universal 
filter using MO-CCCII,’’ Analog Integrated 
Circuits and Signal Processing, vol. 58, pp. 
171-178, 2009. 
18. H. P. Chen and P. L. Chu, ‘‘Versatile universal 
electronically tunable current-mode filter using 
CCCIIs,’’ IEICE Electronics Express, vol. 6, pp. 
122-128, 2009. 
 
 2 
為期 3 天。在本次研討會中，本人發表的論文共計三篇，第一篇論文題目為「使用正
型差分差動電流傳輸器設計電壓式多功能濾波器」，第二篇論文題目為「使用單一差
動電壓電流傳輸器設計接地電容一階濾波器」，參與會議期間中得到專家學者許多寶
貴之建議，諸如如何降低電路雜訊干擾，降低電路功率損耗，提升電路操作頻率與如
何將所設計之濾波電路實際應用於基頻通訊系統等，將有助於論文主題的延伸。同時
在 Session 2 中，亦有同領域的國外學者發表電壓式一階全通濾波器，與本人所發表
的第二篇論文主題相近。除此之外，在其他場次，也聽取其他學者相關論文發表並和
多位國內或國際研究學者，針對相關主題進行討論，受益良多，對自身的研究視野有
諸多的提升，有助於研究領域的提昇。 
二、與會心得 
本研討會以電腦、通訊元件與應用等相關領域為主要議題，與會人士對該會議之各
項議題發言踴躍並詢問報告人，有助於提升在學術研究方面的國際形象。此次研討會
本人以 oral 的方式參與，與會期間能瞭解國際上目前在電腦、通訊元件與應用等領域
的研究成果，藉此瞭解世界先進國家在此相關領域的研究趨勢及發展，對本計畫帶來
更新的研究想法，以使本計畫能夠更臻完善。參與會議期間能體會與國際人士的交流
互動，以確能夠使自己的眼界更為寬廣，對於相關領域的研究亦可藉由分享彼此最新
的研究成果，並更激發出新的想法及瞭解目前研究趨勢。此外，本次會議的主辦為中
國學者，並藉印尼巴里為國際研討會地點，故本人體會到中國不僅著重於學術研究，
並極力於國際接軌，以提升國際形象。參與此次的國際性會議後，我深深覺得出席國
際會議對於研究人員以及國內研究風氣的提升，有非常大的幫助。本次發表的論文共
 4 
國科會補助專題研究計畫項下出席國際學術會議心得報告(二) 
                                     日期： 100 年 09 月 30 日 
一、參加會議經過 
此次參加的國際會議名稱為 The 30th Progress In Electromagnetics Research 
Symposium，本次會議在中國大陸蘇州舉行，從 09 月 12 日至 03 月 16 日為期 5 天。。
在本次研討會中，本人發表的論文共計三篇，第一篇論文題目為「使使用全接地被動
計畫編號 NSC 99 － 2221 － E － 131 － 040  
計畫名稱 一種具電子可調整萬用多用途電流式濾波器的研究 
出國人員
姓名 陳華彬 
服務機構
及職稱 明志科技大學電子工程系 
會議時間 100 年 09 月 12 日 至 100 年 09 月 16 日 會議地點 大陸蘇州 
會議名稱 
(中文)第三十屆 PIERS 國際會議研討會 
(英文) The 30th Progress In Electromagnetics Research Symposium 
發表論文
題目 
(中文 1)使用差動電壓電流傳輸器設計多用途電壓式萬用濾波器 
(英文 1)Versatile DVCC-based Universal Voltage-mode Biquadratic Filter 
(中文 2)使用全接地被動元件設計可調整高輸入阻抗電壓式多功能二階
濾波器 
(英文 2)High-input Impedance Tunable Voltage-mode Multifunction 
Biquadratic Filter Using All-grounded Passive Elements 
(中文 3)使用第二代電流傳輸器設計多用途電流式萬用二階濾波器 
(英文 3)Versatile CCII-based Universal Current-mode Biquadratic Filter 
 6 
表的論文共計三篇，第一篇論文題目為「使用全接地被動元件設計可調整高輸入阻
抗電壓式多功能二階濾波器」，在同一結構下可同時實現低通、帶通與高通三種濾波
信號，所設計出之濾波電路，由於使用兩接地電容，非常有助於電路寄生效應時的
內部補償，且所設計的電阻器均接地，非常有利於電路積體化的製作，同時由於輸
入信號接於高輸入阻抗端，有利於輸入信號的串接。第二篇論文題目為「使用差動
電壓電流傳輸器設計多用途電壓式萬用濾波器」，在同一結構下可兩輸入、四輸出多
功能濾波器信號，並可同時實現低通、帶通、高通與帶拒等四種濾波信號，所設計
出之濾波電路，由於使用兩接地電容，非常有助於電路寄生效應時的內部補償，同
時此電路結構亦可實現三輸入、單輸出萬用濾波器信號，並可實現低通、帶通、高
通、帶拒與全通等五種濾波信號。第三篇論文題目為「使用第二代電流傳輸器設計
多用途電流式萬用二階濾波器」，此電路在同一結構下可單輸入、三輸出多功能濾波
器信號，並可同時實現低通、帶通與帶拒等三種濾波信號，所設計出之濾波電路，
由於使用兩接地電容，非常有助於電路寄生效應時的內部補償，且所設計電路的電
阻器均接地，非常有利於電路積體化的製作。同時此電路結構亦可實現三輸入、單
輸出萬用濾波器信號，並可實現低通、帶通、高通、帶拒與全通等五種濾波信號。 
三、考察參觀活動(無是項活動者略) 
四、建議 
首先感謝國科會的補助與學校的協助，使本人能夠有機會參加此次國際研討會
議，藉由出席國際研討會議，有助於提昇學術的研究能力，由於類比濾波器的應用
相當廣泛，尤其在技術開發與應用方面之研究，更是有顯著的成果，於國際學術期
Grounded-Capacitor First-Order Filter Employing Single DVCC  
Hua-Pin Chen1 
1 Department of Electronics Engineering  
 Ming Chi University of Technonlogy 
Taishan, Taiwan 
e-mail: hpchen@mail.mcut.edu.tw 
San-Fu Wang2 
2 Department of Electronics Engineering  
 Ming Chi University of Technonlogy 
Taishan, Taiwan 
e-mail: sf_wang@mail.mcut.edu.tw 
Kuo-Wei Huang 3 
3 Department of Electronics Engineering  
 Ming Chi University of Technonlogy 
Taishan, Taiwan 
e-mail: willy60605@yahoo.com.tw 
Abstract—A new first-order voltage-mode filter employing 
minimum active and passive components is proposed. The 
proposed configuration employs one differential voltage 
current conveyor, one grounded capacitor and one resistor. It 
maintains the following advantageous: (i) employment of only 
one current conveyor, (ii) employment of only one grounded 
capacitor, (iii) employment of only one resistor, (iv) 
simultaneous realization of voltage-mode first-order lowpass, 
highpass and allpass filter responses from the same 
configuration, (v) no need to impose component choice 
conditions and (vi) low active and passive sensitivity 
performances. HSPICE simulation results using TSMC 0.18 
µm 1P6M CMOS process and ±0.9V supply voltages validate 
the theoretical predictions. 
Keywords-component; active filters; voltage-mode; current 
conveyors; analog electronics  
I.  INTRODUCTION  
As a current-mode active device, the differential voltage 
current conveyor (DVCC) has the advantages of both of the 
second generation current conveyor (CCII) (such as large 
signal bandwidth, great linearity, wide dynamic range) and 
the differential difference input amplifier (DDA) (such as 
high input impedance and arithmetic operation capability) 
[1]. This element is a versatile building block whose 
applications exist in the literature [1-7]. Allpass filters can 
offer a reliable and telling method to change the phase of an 
electronic signal without affecting the amplitude over the 
frequency in controlling and communicating applications. 
Obviously, allpass filters just has the above the important 
performance which can not be replaced by any others filters. 
Therefore, many first and high order allpass filters have been 
researched and reported since 1966 [8-17]. Recently, first-
order allpass filters using only single current conveyor with 
less passive elements have been published in [13-16]. 
However, these configurations required at least two resistors 
and one capacitor, which were not minimum components to 
realize the first-order filters, and these configurations also 
needed one matching condition to realize the allpass filters. 
Although, the first-order allpass filters using only a single 
current conveyor with minimum passive components (one 
resistor and one capacitor) had been published in [17], it still 
needs a component choice condition to realize allpass filter 
response. Moreover, the capacitor was floating in the above 
proposed configuration. Obviously, no allpass filter circuits 
[13-17] have been reported to date which simultaneously 
achieve all of the advantageous features as follows: (i) 
employment of only one current conveyor, (ii) employment 
of only one grounded capacitor, (iii) employment of only one 
resistor, (iv) no need to impose component choice conditions, 
and (v) low active and passive sensitivities. In this paper, the 
authors proposed a simple first-order filter employ minimum 
active and passive components. The proposed circuit can 
realize first-order lowpass, highpass and allpass filter 
responses in the same configuration and still enjoys all of the 
above features. Moreover, the use of only a grounded 
capacitor is suitable for integrated circuit implementation 
[18]. 
II. CIRCUIT DESCRIPTION   
The DVCC is a five-terminal analog building block and 
its terminal relations are given by IY1=IY2=0, VX=VY1-VY2 
and XZ II ±=±  [1]. The proposed first-order voltage-mode 
filter configuration comprises one DVCC, one grounded 
capacitor and one resistor, as shown in Figure 1. The use of 
grounded capacitors makes the circuit suitable for integration 
because grounded capacitor circuit can compensate for the 
stay capacitances at their nodes [18]. Derived by each nodal 
equation of the proposed, the input-output relationship 
matrix form of Figure 1 can be expressed as 
V1-12
2011 International Conference on Computer and Communication Devices (ICCCD 2011)
978-1-4244-9831-4/11/$26.00 ©2011 IEEE
Figure 2.  The CMOS implementation of the DVCC.  
104 105 106 107 108
-50
-40
-30
-20
-10
0
10
frequency(Hz)
m
ag
ni
tu
de
(d
B
)
-:theoretical
*:simulation
 
Figure 3. Amplitude-frequency response of lowpass filter at fc=1.59MHZ.  
104 105 106 107 108
-50
-40
-30
-20
-10
0
10
frequency(Hz)
m
ag
ni
tu
de
(d
B
)
-:theoretical
*:simulation
 
Figure 4. Amplitude-frequency response of highpass filter at fc=1.59MHZ. 
104 105 106 107 108
-30
-20
-10
0
10
20
30
frequency(Hz)
m
ag
ni
tu
de
(d
B
)
-:theoretical
*:simulation
 
Figure 5. Amplitude-frequency response of allpass filter at fc=1.59MHZ.  
104 105 106 107 108
-180
-160
-140
-120
-100
-80
-60
-40
-20
0
frequency(Hz)
ph
as
e(
de
gr
ee
)
-:theoretical
*:simulation
 
Figure 6. Phase response of allpass filter at fc=1.59MHZ. 
IV. CONCLUSIONS 
In this paper, a new first-order grounded-capacitor 
voltage-mode filter employing minimum active and passive 
components is proposed. The proposed configuration 
employs one DVCC, one grounded capacitor and one resistor 
and still has the following advantages: employment of only 
one current conveyor, employment of only one grounded 
capacitor, employment of only one resistor, simultaneous 
realization of voltage-mode first-order lowpass, highpass and 
allpass filter responses from the same configuration, no need 
to impose component choice conditions, and low active and 
passive sensitivity performances. HSPICE simulation results 
using TSMC 0.18 µm 1P6M CMOS process and ±0.9V 
supply voltages validate the theoretical predictions. 
ACKNOWLEDGMENT 
The authors would like to thank the National Science 
Council and Chip Implementation Center of Taiwan, ROC. 
The National Science Council, Republic of China supported 
this work under grant number NSC 99-2221-E-131-040. 
REFERENCES 
V1-14
2011 International Conference on Computer and Communication Devices (ICCCD 2011)
PIERS Draft Proceedings, Suzhou, China, September 12–16, 2011 485
Versatile DVCC-based Universal Voltage-mode Biquadratic Filter
Hua-Pin Chen, Yen-Hung Lin, Wen-Hsuan Wu, and Chun-Lin Li
Department of Electronic Engineering, Ming Chi University of Technology, Taiwan, R.O.C.
Abstract— This paper introduces a versatile DVCC-based universal voltage-mode ﬁlter with
three inputs and three outputs. The proposed circuit employs two diﬀerential voltage current
conveyors as active elements together with two grounded capacitors and two resistors. Either
applications two-input three-output or three-input single-output can be realized in the same
conﬁguration. It is more versatile than the universal one with single input and three outputs
or the universal one with three inputs and single output. In the operation of two-input three-
output, the lowpass, bandpass highpass and bandreject can be realized simultaneously. In the
operation of three-input single-output, the lowpass, bandpass, highpass, bandreject and allpass
can be realized from the same conﬁguration without any inverting-type voltage input signals or
double input voltage signals. The proposed circuit maintains the following advantages: (i) the
employment two grounded capacitors ideal for integrated circuit implementation, (ii) no need to
impose component choice, (iii) no need to employ inverting-type voltage input signals, and (iv) low
active and passive sensitivity performances. HSPICE simulations with TSMC 0.18μm 1P6M
CMOS technology and ±0.9V supply voltages to verify the theoretical results.
1. INTRODUCTION
As a current-mode active device, the diﬀerential voltage current conveyor (DVCC), has the advan-
tages of both the second generation current conveyor (such as large signal bandwidth, great linearity,
wide dynamic range) and the diﬀerential diﬀerence ampliﬁer (such as high input impedance and
arithmetic operation capability) [1]. This element is a versatile building block whose applications
exist in the literature [2–5]. In 2003, Chang and Chen proposed a universal VM ﬁlter with three
inputs and a single output [6]. The circuit can realize all ﬁve diﬀerent generic ﬁltering responses
but only highpass (HP) and bandpass (BP) responses have the advantage of high input impedance.
In 2004, Horng et al. proposed a multifunction ﬁlter with a single input and three outputs [7].
The circuit can realize HP, BP and lowpass (LP) responses, simultaneously. However, with the
three inputs and single output universal ﬁlter can not be used in the same conﬁguration. In 2005,
Ibrahim et al. proposed two single DDCC biquads with high input impedance and minimum num-
ber of passive elements [8]. The HP, BP or LP ﬁltering responses cannot be realized in the same
conﬁguration. In 2007, Chiu and Horng proposed a universal VM ﬁlter with three inputs and a
single output [9]. The circuit has high-input and low-output impedance advantages but it uses
three plus-type DDCCs. In the same year, Chen proposed a universal VM ﬁlter based on two plus-
type DDCCs [10]. The proposed conﬁguration suﬀers from high-input impedance. In 2010, Chen
proposed another multifunction VM ﬁlter with single input and four outputs [11]. The circuit can
realize inverting HP, inverting BP, non-inverting LP and non-inverting BP ﬁltering responses, si-
multaneously. However, with the three inputs and single output universal ﬁlter still can not be used
in the same conﬁguration. In this paper, a new VM universal biquadratic circuit with three inputs
and four outputs is presented. The proposed conﬁguration employs two DVCCs, two grounded
capacitors and two resistors. Either three-input single-output or two-input four-output biquadratic
ﬁlter can be used in the same conﬁguration. When it operates in VM with two-input four-output,
the highpass, lowpass bandpass and bandreject responses can be realized simultaneously. When it
operates in VM with three-input single-output, all ﬁve diﬀerent generic ﬁltering responses can be
realized from the same conﬁguration. It needs neither an inverting-type voltage input signal nor
any critical component-matching conditions to realize all ﬁve generic ﬁltering responses.
2. CIRCUIT DESCRIPTION
The proposed versatile universal voltage-mode biquadratic ﬁlter with three inputs and four outputs
employing two DVCCs is shown in Figure 1. By using standard notation, the port relations of a
DVCC can be characterized by IY 1 = IY 2 = 0, VX = VY 1 − VY 2, IZ+ = IX and IZ− = −IX . The
proposed circuit comprises two DVCCs, two grounded capacitors and two resistors. The use of
grounded capacitors makes the circuit suitable for integration because grounded capacitor circuit
can compensate for the stay capacitances at their nodes. Straightforwardly analyzing the ﬁlter in
PIERS Draft Proceedings, Suzhou, China, September 12–16, 2011 487
From (9), it can be seen that the passive ω0 and Q sensitivities are low and not large than 0.5 in
absolute value.
3. SIMULATION RESULTS
Finally, to verify the theoretical prediction of the proposed biquadratic ﬁlter, a simulation using
HSpice simulation with TSMC 0.18μm 1P6M process was performed and the CMOS implementa-
tion of the DVCC is shown in Figure 2 [7]. The aspect ratios (W/L) of the MOS transistors were
taken as 3.6/0.36 for M1, M2, M3, M4; 7.2/0.36 for M5, M6; 5.4/0.36 for all the other NMOS;
14.4/0.18 for all PMOS. The supply voltages are VDD = −VSS = 0.9V, and the biasing voltages
are VB1 and VB2 are −0.1V and −0.38V. Figure 3 shows the simulated amplitude-frequency re-
sponses for the LP, HP BP and BR ﬁltering at Vo1, Vo2, Vo3 and Vo4 output terminals in case I,
with R1 = R2 = 10 kΩ and C1 = C2 = 15.9 pF, leading to a center frequency of fo = 1MHz and
quality factor of Q = 1. As can be seen, there is a close agreement between theory and simulation.
M3
M5
M4
M6
VDD
VSS
X
M7 M8
M9 M10 M21
M11 M12 M22
Y2 Z+
VB1
VB2
M25M26
M27M28
M29M30
M31M32
Z-
M13
M14
M15
M16
M17
M18
M19
M20
M23
M24
M1 M2
Y1
Figure 2: The CMOS implementation of the DVCC.
104 105 106 107 108
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
frequency (Hz)
m
a
gn
itu
de
 (d
B)
LP (Vo1) Simu.
LP (Vo1) Theo.
HP (Vo2)  Simu.
HP (Vo2) Theo.
BR (Vo3) Simu.
BR (Vo3) Theo.
BP (Vo4) Simu.
BP (Vo4) Theo.
Figure 3: The bandreject, highpass, bandpass and lowpass amplitude-frequency responses in case I.
Realization of Plus-Type DDCCs Voltage-Mode Multifunction Filter 
Hua-Pin Chen1 
1 Department of Electronics Engineering  
 Ming Chi University of Technonlogy 
Taishan, Taiwan 
e-mail: hpchen@mail.mcut.edu.tw 
Liang-Te Chang2 
2 Department of Electronics Engineering  
 De Lin Institute of Technology 
Tucheng, Taiwan 
e-mail: c8804@ms57.hinet.net 
Kuo-Wei Huang 3 
3 Department of Electronics Engineering  
 Ming Chi University of Technonlogy 
Taishan, Taiwan 
e-mail: willy60605@yahoo.com.tw 
Abstract—This paper introduces a new voltage-mode 
multifunction filter with three inputs and four outputs using 
two plus-type differential difference current conveyors 
(DDCCs), two grounded capacitors and two resistors is 
proposed. The proposed circuit can act as a multifunction 
voltage-mode filter with single input and four outputs and can 
simultaneous realization of voltage-mode lowpass, highpass 
and two bandpass filter signals from the four output terminals, 
respectively, without any component choice conditions. On the 
other hand, it also can act as a universal voltage-mode filter 
with three inputs and a single output and can realize five 
generic voltage-mode filter signals from the same configuration 
without any component matching conditions. Finally, to verify 
our architecture, we have implemented this analog filter chip 
with TSMC 0.18 μm 1P6M CMOS technology. This filter chip 
operates to 1MHz and consumes 230μW. The chip area of the 
analog filter is 0.79mm2 . 
Keywords-component; active filters; voltage-mode; current 
conveyors; analog electronics  
I.  INTRODUCTION  
The applications and advantages in the realization of 
various active filter transfer functions using current 
conveyors have received considerable attention. Meanwhile, 
integrated circuits design has recently gone in the direction 
of low-voltage and low-power design, especially in the 
environment of portable systems where a low supply voltage 
is used.  Some voltage-mode multifunction second-order 
filters with a single input and three outputs using current 
conveyors were proposed [1-5]. In 2004, Horng et al. [5] 
proposed a voltage-mode multifunction filter with single 
input and three outputs based on two minus-type DDCCs. 
The highpass, bandpass and lowpass filter responses can be 
simultaneously obtained in the circuit configuration. In 2005, 
Ibrahim et al. proposed two single DDCC biquads with high-
input impedance and minimum number of passive elements 
[6]. However, the highpass, bandpass and lowpass filter 
responses cannot be realized in the same configuration. On 
the other hand, many universal voltage-mode biquads with 
three inputs and one output were proposed [7-12]. However, 
these proposed circuits could not used grounded capacitors in 
the circuit design. In 2003, Chang and Chen [13] proposed a 
good universal voltage-mode filter with three inputs and one 
output employing two DDCCs, two grounded capacitors and 
two resistors. However, only three inputs and single output 
was used in circuit design. In this paper, the authors propose 
a voltage-mode biquad with three inputs and four outputs 
using only two plus-type DDCCs, two grounded capacitors 
and two resistors. The proposed circuit can act as a 
multifunction voltage-mode filter with single input and four 
outputs and can simultaneous realization voltage-mode 
lowpass, highpass and two bandpass filter signals from the 
four output terminals, respectively. On the other hand, it can 
also act as a universal voltage-mode filter with three inputs 
and a single output and can realize five generic voltage-mode 
filter signals from the same configuration without any 
component matching conditions. Therefore, the proposed 
circuit is obviously more versatile than those with a single 
input and multi-output or with multi-input and a single 
output. Moreover, the proposed circuit is simpler in 
configuration than the old circuit, since the use of only plus-
type of DDCC is simpler minus-type one like as a CCII [14] 
II. CIRCUIT DESCRIPTION   
The DDCC is a five-terminal analog building block and 
its terminal relations are given by IY1=IY2=IY3=0, VX=VY1-
VY2+VY3 and IZ=IX [15]. The proposed voltage-mode 
multifunction biquadratic circuit comprises two plus-type 
DDCCs, two grounded capacitors and two resistors, as 
shown in Figure 1. The use of grounded capacitors makes the 
circuit suitable for integration because grounded capacitor 
circuit can compensate for the stay capacitances at their 
nodes [16]. Derived by each nodal equation of the proposed, 
the input-output relationship matrix form of Figure 1 can be 
expressed as 
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎣
⎡
−
=
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎣
⎡
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎣
⎡
−
−
−
2
1
32
4
3
2
1
22
11 0
1001
0111
00
00
i
i
i
o
o
o
o
V
V
VG
V
V
V
V
GsC
GsC
 (1) 
V1-8
2011 International Conference on Computer and Communication Devices (ICCCD 2011)
978-1-4244-9831-4/11/$26.00 ©2011 IEEE
=
QS
1α
=
Q
CS 2 =
Q
GS 1 2
1
−  (14) 
1
1
−=
Q
b
Sβ  (15) 
Hence, the filter parameter sensitivities are low and not 
larger than unity in absolute value. 
IV. SIMULATION RESULTS  
The device model parameters used for HSPICE 
simulations are TSMC 0.18 µm CMOS 1P6M process and 
Matlab for the theoretical part to compare the results. The 
CMOS implementation of a DDCC is shown in Figure 2 [6]. 
The NMOS and PMOS transistor aspect ratios are given by 
(W/L=2.5μm/0.5μm) and (W/L=5μm/0.5mμ), respectively. 
The supply voltages are VDD=-VSS=0.9V, and the biasing 
voltages are Vb1 and Vb2 are -0.1 V and -0.3V. Figure 3 
shows the simulated amplitude responses of HP, LP and two 
BP filters with Vi1=Vin and Vi2=Vi3=0. Figure 4 shows the 
simulated amplitude responses at the Vo4 output terminal of 
the three-input single-output biquad. The proposed circuit 
was designed for fo=1MHZ and Q=1 by choosing 
R1=R2=10kΩ and C1=C2=15.9pF. As can be seen, there is a 
close agreement between theory and simulation. Figure 5 
shows a layout of the proposed voltage-mode biquadratic 
filter. The chip area occupies 0.89×0.89 mm2. The layout 
floorplan is shown in Figure 6, which explains elements 
placement. 
 
 
 
 
M3
M5
M4
M9
M6
M10
M11 M12
M8M7
M19
M20
M17
M18
M15
M16
M13
M14
M1 M2Y1 Y2 Y3
Vb2
VDD
VSS
X Z
Vb1
Figure2.  The CMOS implementation of the DDCC.  
104 105 106 107 108
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
frequency(Hz)
m
ag
ni
tu
de
(d
B
)
BS simulation
BS theoretical
HP simulation
HP theoretical
LP simulation
LP theoretical
BP simulation
BP theoretical
 
Figure 4. Amplitude-frequency responses of the three-input single-
outpout biquad. 
104 105 106 107 108
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
10
frequency(Hz)
m
ag
ni
tu
de
(d
B
)
BP1 simulation
BP1 theoretical
LP simulation
LP theoretical
BP2 simulation
BP2 theoretical
HP simulation
HP theoretical
Figure 3. Amplitude-frequency responses of the single-input four-
outpout biquad. 
  
Figure 5. The voltage-mode filter layout 
V1-10
2011 International Conference on Computer and Communication Devices (ICCCD 2011)
Tunable Voltage-mode Multifunction Biqaudratic Filter with Grounded Capacitors 
and Resistors using Two DDCCs 
San-Fu Wang1 
1 Department of Electronics Engineering  
 Ming Chi University of Technonlogy 
Taishan, Taiwan 
e-mail: sf_wang@mail.mcut.edu.tw 
Yu-Hsin Lin3 
3Department of Electronics Engineering  
 Ming Chi University of Technonlogy 
Taishan, Taiwan 
e-mail: M99158007@mail2.mcut.edu.tw 
Hua-Pin Chen2  
2 Department of Electronics Engineering  
 Ming Chi University of Technonlogy 
Taishan, Taiwan 
e-mail: hpchen@mail.mcut.edu.tw 
Yu-Feng Tsai4 
4 Department of Electronics Engineering  
 Ming Chi University of Technonlogy 
Taishan, Taiwan 
e-mail: M99158004@mail2.mcut.edu.tw 
 
Abstract—This paper introduces a tunable voltage-mode 
multifunction biquadratic filter. The proposed configuration 
employs two differential difference current conveyors 
(DDCCs), three grounded resistors and two grounded 
capacitors. The filter can realize highpass, bandpass and 
lowpass filter responses, simultaneously. The circuit offers the 
following advantages: (i) using grounded capacitors attractive 
for integration and absorbing shunt parasitic capacitance, (ii) 
using grounded resistor at X terminal of DDCC suitable for the 
variations of filter parameters and absorbing series parasitic 
resistances at X terminal of DDCC, (iii) high input impedance 
good for cascadability, (iv) no need to change the filter 
topology, (v) no need to component-matching conditions, (vi) 
orthogonal tunable of the resonance angular frequency and 
quality factor, and (vii) low active and passive sensitivity 
performances. HSPICE and MATLAB simulations results are 
provided to demonstrate the theoretical analysis. 
Keywords-component; active filters; voltage-mode; current 
conveyors; analog electronics  
I.  INTRODUCTION  
As a current-mode active device, the differential 
difference current conveyor (DDCC), has the advantages of 
both the second generation current conveyor (CCII) (such as 
large signal bandwidth, great linearity, wide dynamic range) 
and the differential difference amplifier (DDA) (such as high 
input impedance and arithmetic operation capability) [1]. 
Since the addition and subtraction operations of voltage-
mode signals need the realization, respectively. The DDCC 
becomes very attractive to be used in the design of voltage-
mode filters. This is due to the fact that the addition and 
subtraction operations for voltage signals can be performed 
easily by DDCC [1-7]. Voltage-mode active filters with 
high-input impedance are of great interest because several 
cells of this kind can be directly connected for implementing 
higher order filters [3-11]. In 2003, Chang and Chen 
proposed a universal voltage-mode filter with three inputs 
and a single output [2]. The circuit can realize all five 
different generic filtering responses but only highpass (HP) 
and bandpass (BP) responses have the advantage of high 
input impedance. In 2004, Horng et al. proposed a 
multifunction filter with a single input and three outputs [3]. 
The circuit can realize HP, BP and lowpass (LP) responses, 
simultaneously. However, it suffers from orthogonal tunable 
of the resonance angular frequency ωo and quality factor Q. 
In 2005, Ibrahim et al. proposed two single DDCC biquads 
with high input impedance and minimum number of passive 
elements [4]. The HP, BP or LP filter responses cannot be 
realized in the same configuration. In 2007, Chiu and Horng 
proposed a universal voltage-mode filter with three inputs 
and a single output [5]. The circuit has high-input and low-
output impedance advantages but it uses three plus-type 
DDCCs. In the same year, Chen proposed a universal 
voltage-mode filter based on two plus-type DDCCs [6]. The 
proposed configuration suffers from high-input impedance. 
In 2010, Chen proposed another multifunction voltage-mode 
filter with single input and four outputs [7]. The circuit can 
realize inverting HP, inverting BP, non-inverting LP and 
non-inverting BP filter responses, simultaneously. However, 
it suffers from orthogonal tunable of the resonance angular 
frequency ωo and quality factor Q. The biquadratic filters 
simultaneously realizing the LP, BP and HP filtering 
functions have received considerable attention and finds its 
applications in phase locked loop FM stereo demodulators, 
and crossover networks used in three-way high fidelity 
loudspeakers [12]. In this paper, a new voltage-mode 
multifunction biquadratic circuit with single input and five 
outputs is presented. The proposed configuration employs 
two DDCCs, two grounded capacitors and three grounded 
resistors. The biquadratic filter needs neither an inverting-
type voltage input signal nor any critical component-
matching conditions to realize LP, BP and HP responses, 
simultaneously. The input of the circuit exhibits high input 
impedance so that the synthesized filter can be cascaded 
without additional buffers. It can orthogonal tunable of the 
resonance angular frequency ωo and quality factor Q, and 
still enjoys low active and passive sensitivity performances. 
Moreover, it should be mentioned that all of the grounded 
V1-163
2011 International Conference on Computer and Communication Devices (ICCCD 2011)
978-1-4244-9831-4/11/$26.00 ©2011 IEEE
of )(smα  and )(snβ , namely, imm s εαα ±== 1)( and 
1<<iε denotes the current tracking error and 
vnn s εββ ±== 1)(  and 1<<iε  denotes the voltage 
tracking error of the DDCC. Taking into account the non-
idealities, the denominator of the transfer functions of Figure 
1 becomes 
2112121321
2)( GGsCGCCssD bbab ββαα+=  
3212121 GGGabaa ββαα+  (10) 
The non-ideal resonance angular frequency ωo and 
quality factor Q are obtained by 
2121
2121
0 CCRR
abaa ββααω =  (11) 
112
22121
321
1
C
CRR
R
Q
ba
aa
bb βα
βα
βα=  (12) 
A sensitivity study forms an important index of the 
performance of any active network. The formal definition of 
sensitivity is 
x
F
F
xS Fx ∂
∂
=  (13) 
where F represents one of ωo Q and x represents any of the 
passive elements (R1–R3, C1–C2) or the active parameters 
( iα , iβ ). Based on the sensitivity expression, the active and 
passive sensitivities of the proposed circuit shown in Figure 
1 are given as 
2
1
21212121 ,,,,,,
=−=
oo
abaa CCRR
SS ωω ββαα  (14) 
2
1
11222121 ,,,,
=−=−==
Q
C
QQ
CRR
Q SSSS
baaa βαβα  (15) 
1
321 ,
−==
Q
R
Q SS
bb βα  (16) 
From the above it can be realized that even under non-
ideal current and voltage gains of the DDCCs the active and 
passive sensitivities remain less than or equal to one in 
magnitude. 
IV. SIMULATION RESULTS  
Finally, to verify the theoretical prediction of the 
proposed biquadratic filter, a simulation using HSpice 
simulation with TSMC 0.35 μm 2P4M process was 
performed and the CMOS implementation of the DDCC is 
shown in Figure 2 [4]. The dimensions of MOS transistors 
used in implementation of the DDCC are given in Table I. 
The supply voltages are VDD=-VSS=1.65V, and the biasing 
voltages are VB1 and VB2 are -0.35 V and -1V. The voltage 
follower and current follower frequency responses of DDCC 
are, respectively, shown in Figures 3, and 4 which are 
obtained more than 10MHZ. By keeping the values of 
kΩ1021 == RR , 9.1521 == CC pF, and varying only 3R , 
the quality factor Q can be controlled by following setting: 
kΩ153 =R  for Q=0.667, kΩ103 =R  for Q=1, kΩ53 =R  for 
Q=2, and kΩ13 =R  for Q=10. Thus we obtain BP filter 
responses with different values of Q as shown in Figure 5. It 
is important to note that high values of the Q can be easily 
obtained by varying only 3R . By keeping the values of 
pF9.1521 == CC , Q=1, and varying only resistors 
RRRR === 321 , the pole frequency also can be tuned by 
following setting: Ω= kR 30  for ZKHf 3330 = , Ω= kR 25  
for ZKHf 4000 = , Ω= kR 20  for ZKHf 5000 = , Ω= kR 15  
for ZMHf 67.00 = , and Ω= kR 10  for ZMHf 10 = . Thus we 
obtain BP filter responses with different values of of  as 
shown in Figure 6. As shown in Figure 6, the pole frequency 
of  can be adjusted without affecting the quality factor Q. 
Figure 7 shows the simulated amplitude-frequency responses 
for the LP, BP and HP filter at 1oV , 2oV and 4oV output 
terminals, with  kΩ10321 === RRR  and 9.1521 == CC pF, 
leading to a center frequency of Z0 MH1=f and quality 
factor of Q=1. As can be seen, there is a close agreement 
between theory and simulation. 
 Figure 2. The CMOS implementation of the DDCC.  
 
Figure 3. Frequency response of X terminal with respect to different Y 
terminals.  
V1-165
2011 International Conference on Computer and Communication Devices (ICCCD 2011)
[3] J. W. Horng, W. Y. Chui, and H. Y. Wei, ‘‘Voltage-mode highpass, 
bandpass and lowpass filters using two DDCCs,’’ International 
Journal of Electronics, vol. 91, no.8, pp. 461-464, 2004. 
[4] M. A. Ibrahim, H. Kuntman, and O. Cicekoglu, ‘‘Single DDCC 
biquads with high input impedance and minimum number of passive 
elements,’’ Analog Integrated Circuits and Signal Processing, vol. 43, 
no.1, pp. 71-79, 2005. 
[5] W. Y. Chiu and J. W. Horng, ‘‘High-input and low-output impedance 
voltage-mode universal biquadratic filter using DDCCs,’’ IEEE 
Transactions Circuits Systems—II: Analog Digital Signal Processing, 
vol. 54, no.8, pp. 649-652, 2007. 
[6] H. P. Chen, ‘‘Universal voltage-mode filter using only plus-type 
DDCCs ,’’ Analog Integrated Circuits and Signal Processing, vol. 50, 
no.2, pp. 137-139, 2007. 
[7] H. P. Chen, ‘‘High input impedance voltage-mode multifunction filter 
with four grounded components and only two plus-type DDCCs,’’ 
Active and Passive Electronic Components, vol. 2010, June, 2010. 
[8] J. W. Horng, J. R. Lay, C. W. Chang, and M. H. Lee, ‘‘High input 
impedance voltage-mode multifunction filters using plus-type 
CCIIs,’’ Electronics Letters, vol. 33, no. 6, pp. 472-473, 1997. 
[9] J. W. Horng, ‘‘High-input impedance voltage-mode universal 
biquadratic filter using three plus-type CCIIs,’’ IEEE Transactions 
Circuits Systems—II: Analog Digital Signal Processing, vol. 48, no. 
10, pp. 996-997, 2001. 
[10] J. W. Horng, ‘‘High-input impedance voltage-mode universal 
biquadratic filter using two OTAs and one CCII,’’ International 
Journal of Electronics, vol. 90, no.3, pp. 185-191, 2003. 
[11] J. W. Horng, ‘‘High input impedance voltage-mode universal 
biquadratic filters with three inputs using three plus-type CCIIs,’’ 
International Journal of Electronics, vol. 91, no. 8, pp. 465-475, 2004. 
[12] M. A. Ibrahim, S. Minaei and H.A. Kuntman, “A 22.5 MHz current-
mode KHN-biquad using differential voltage current conveyor and 
grounded passive elements,” International Journal of Electronics and 
Communications (AEÜ), vol. 59, no. 5, pp. 311-318, 2005. 
[13] Z. Wang, ‘‘2-MOSFET Transresistor with extremely low distortion 
for output reaching supply voltages,’’ Electronics Letters, vol. 26, no. 
13, pp. 951-952, 1990. 
[14] M. Bhushan and R. W. Newcomb, ‘‘Grounding of capacitors in the 
integrated circuits,’’ Electronics Letters, vol. 3, no. 4, pp. 148-149, 
1967. 
[15] A. Fabre, O. Saaid, H. Barthelemy, ‘‘On frequency limitations of the 
circuits based on second generation current conveyors,’’ Analog 
Integrated Circuits and Signal Processing, vol. 7, no. 2, pp. 113-129, 
1995. 
 
 
V1-167
2011 International Conference on Computer and Communication Devices (ICCCD 2011)
490 Final Version of PIERS Proceedings will be available on www.piers.org
R1
C1
Y
X
ICCII
Z
(1)
R2
C2
o4VinV
o1V
o5V
Z+
R3
o3V
Y1
Y2
Y3 X
DDCC
(2) Z+
o2V
Figure 1: The proposed tunable voltage-mode multifunction ﬁlter.
without additional buﬀers. It permits orthogonal tunability of the resonance angular frequency ωo
and quality factor Q, and enjoys low active and passive sensitivity performances.
2. CIRCUIT DESCRIPTION
The DDCC is a ﬁve-terminal analog building block and its terminal relations are given by IY 1 =
IY 2 = IY 3 = 0, VX = VY 1 − VY 2 + VY 3 and IZ = IX [1]. The DO-ICCII can be characterized by
the port relations with IY = 0, VX = −VY and IZ = ±IX [8]. It is considered to be a special case
from the DDCC with single Y2 input only The proposed circuit, as shown in Figure 1, employs one
DDCC, one ICCII, two grounded capacitors and three grounded resistors. Circuit analysis yields
the following voltage-mode ﬁlter transfer function:
Vo1
Vin
=
−1
s2C1C2R1R2 + sC1R3 + 1
(1)
Vo2
Vin
=
sC1R1
s2C1C2R1R2 + sC1R3 + 1
(2)
Vo3
Vin
=
sC1R3
s2C1C2R1R2 + sC1R3 + 1
(3)
Vo4
Vin
=
s2C1C2R1R2
s2C1C2R1R2 + sC1R3 + 1
(4)
Vo5
Vin
=
−sC1R1
s2C1C2R1R2 + sC1R3 + 1
(5)
Thus, we can obtain an inverting LP, two non-inverting BP, a non-inverting HP and an inverting
BP ﬁlter responses at the output voltages, Vo1, Vo2, Vo3, Vo4 and Vo5, respectively. Due to the input
voltage signal is connected directly to the Y3 port of the DDCC and input current to the Y3 port
is zero, the circuit has the feature of high input impedance. The resonance angular frequency ωo
and quality factor Q are given by.
In all cases, the resonance angular frequency ωo and quality factor Q are given by
ωo =
1√
R1R2C1C2
and Q =
1
R3
√
R1R2C2
C1
(6)
From (6) it can be seen that the parameter Q of the proposed ﬁlter can be varied without changing
the pole frequency, but not vice versa. Thus the ωo and Q can be properly orthogonal tunability
by R1 and/or R2 and R3, in that order. Also, the passive ωo and Q sensitivities are equal to or
smaller than unity.
3. SIMULATION RESULTS
Finally, to verify the theoretical prediction of the proposed biquadratic ﬁlter, a simulation using
HSpice simulation with TSMC 0.18μm 1P6M process was performed and the CMOS implementa-
tion of the DDCC is shown in Figure 2 [7]. The aspect ratios (W/L) of the MOS transistors were
taken as 3.6/0.36 for M1, M2, M3, M4; 7.2/0.36 for M5, M6; 5.4/0.36 for all the other NMOS;
14.4/0.18 for all PMOS. The supply voltages are VDD = −VSS = 0.9V, and the biasing volt-
ages are VB1 and VB2 are −0.1V and −0.38V. Figure 3 shows the simulated amplitude-frequency
responses for the LP, HP and two BP ﬁltering at Vo1, Vo2, Vo3 and Vo4 output terminals, with
492 Final Version of PIERS Proceedings will be available on www.piers.org
4. CONCLUSION
In this paper, the authors also propose a new high input impedance voltage-mode multifunction
biquadratic ﬁlter. This circuit oﬀers several advantages, such as simultaneous realization of LP,
BP and HP ﬁltering responses in the same conﬁguration, no requirements for component matching
conditions, the use of only grounded passive components, high input impedance, and low active
and passive sensitivity performances. The proposed circuit has the same advantages reported by [7]
which using two DDCCs, two grounded capacitors and two grounded resistors. Additionally, the
proposed circuit has one more important advantage of orthogonal control of resonance angular
frequency ωo and quality factor Q with reported by [7]. HSPICE simulation results using TSMC
0.18μm 1P6M CMOS process and ±0.9V supply voltages validate the theoretical predictions.
ACKNOWLEDGMENT
The author would like to thank the National Science Council and Chip Implementation Center of
Taiwan, R.O.C.. The National Science Council, Republic of China supported this work under grant
number NSC 99-2221-E-131-040.
REFERENCES
1. Chiu, W., S. I. Liu, H. W. Tsao, and J. J. Chen, “CMOS diﬀerential diﬀerence current con-
veyors and their applications,” IEE Proceeding-circuits Devices and Systems, Vol. 143, No. 2,
91–96, 1996.
2. Chang, C. M. and H. P. Chen, “Universal capacitor-grounded voltage-mode ﬁlter with three
inputs and a single output,” International Journal of Electronics, Vol. 90, No. 6, 401–406,
2003.
3. Horng, J. W., W. Y. Chui, and H. Y. Wei, “Voltage-mode highpass, bandpass and lowpass
ﬁlters using two DDCCs,” International Journal of Electronics, Vol. 91, No. 8, 461–464, 2004.
4. Ibrahim, M. A., H. Kuntman, and O. Cicekoglu, “Single DDCC biquads with high input
impedance and minimum number of passive elements,” Analog Integrated Circuits and Signal
Processing, Vol. 43, No. 1, 71–79, 2005.
5. Chiu, W. Y. and J. W. Horng, “High-input and low-output impedance voltage-mode universal
biquadratic ﬁlter using DDCCs,” IEEE Transactions Circuits Systems — II: Analog Digital
Signal Processing, Vol. 54, No. 8, 649–652, 2007.
6. Chen, H. P., “Universal voltage-mode ﬁlter using only plus-type DDCCs,” Analog Integrated
Circuits and Signal Processing, Vol. 50, No. 2, 137–139, 2007.
7. Chen, H. P., “High input impedance voltage-mode multifunction ﬁlter with four grounded
components and only two plus-type DDCCs,” Active and Passive Electronic Components,
Vol. 2010, Jun. 2010.
8. Awad, I. A. and A. M. Soliman, “Inverting second generation current conveyors: the missing
building blocks, CMOS realizations and applications,” International Journal of Electronics,
Vol. 86, No. 4, 413–432, 1999.
9. Minaei, S., E. Yuce, and O. Cicekoglu, “ICCII-based voltage-mode ﬁlter with signal input and
six outputs employing grounded capacitors,” Circuit, Systems, and Signal Processing, Vol. 25,
No. 4, 559–566, 2006.
10. Soliman, A. M., “Voltage mode and current mode Tow Thomas biquadratic ﬁlters using invert-
ing CCII,” International Journal of Circuit Theory and Applications, Vol. 35, No. 4, 463–467,
2007.
494 Final Version of PIERS Proceedings will be available on www.piers.org
C1
1VY
X Z
Z
Z
Y
X Z
Y
X
+
Z+
2V
i2I
i3I
i1I
1 2 3
ZZ
o1I
o2I
o3I
C2
R1 R2
Figure 1: The proposed versatile CCII-Based universal current-mode biquadratic ﬁlter.
analyzing the ﬁlter in Figure 1, the following three output current signals can be derived as:
Io1 =
(
s2C1C2R1R2 + 1
)
Ii1 − sC2R2Ii2 − Ii3
s2C1C2R1R2 + sC2R2 + 1
(1)
Io2 =
−sC2R2Ii1 − sC2R2Ii2 − Ii3
s2C1C2R1R2 + sC2R2 + 1
(2)
Io3 =
−Ii1 − Ii2 + (sC1R1 + 1)Ii3
s2C1C2R1R2 + sC2R2 + 1
(3)
Depending on the status of the biquad input three currents, Ii1, Ii2 and Ii3, numerous ﬁlter functions
are obtained. There are two cases shown as follows.
Case I. If Ii2 = Ii3 = 0 (opened) and Ii1 = Iin is given by the input current signal, then the
following three current transfer functions are obtained as:
Io1
Iin
=
s2C1C2R1R2 + 1
s2C1C2R1R2 + sC2R2 + 1
(4)
Io2
Iin
=
−sC2R2
s2C1C2R1R2 + sC2R2 + 1
(5)
Io3
Iin
=
−1
s2C1C2R1R2 + sC2R2 + 1
(6)
From Equations (4)–(6), it can be seen that a non-inverting BR response at Io1, an inverting
BP response at Io2 and an inverting LP response at Io3. Also, a non-inverting HP response is easy
obtained by adding the two currents Io1 and Io3, yielding a transfer function as follows:
IHP
Iin
=
s2C1C2R1R2
s2C1C2R1R2 + sC2R2 + 1
(7)
Similarly, by connecting the Io1 with the Io2 output terminals, we obtain the allpass transfer
function as follows:
IAP
Iin
=
s2C1C2R1R2 − sC2R2 + 1
s2C1C2R1R2 + sC2R2 + 1
(8)
Obviously, from Equations (4)–(8), it can be seen that the proposed circuit is a universal CM
biquadratic ﬁlter.
Case II. From Equation (1) yield the ﬁve types of biqudratic ﬁlters with the following special-
ization.
(i) lowpass: Ii1 = Ii2 = 0 and Ii3 = Iin
(ii) bandpass: Ii1 = Ii3 = 0 and Ii2 = Iin
(iii) highpass: Ii2 = 0 and Ii1 = Ii3 = Iin
(iv) bandreject: Ii2 = Ii3 = 0 and Ii1 = Iin
(v) allpass: Ii3 = 0 and Ii1 = Ii2 = Iin
Note that we do not need critical component matching conditions, inverting-type input current
signals, or double input current signals for realizing the above all standard ﬁltering functions in the
design. Obviously, it is a three-input and single-output CM universal biquadratic ﬁlter.
496 Final Version of PIERS Proceedings will be available on www.piers.org
as 3.6/0.36 for M1, M2; 7.2/0.36 for M3, M4; 4.8/0.36 for all the other NMOS; 14.4/0.18 for all
PMOS. The supply voltages are VDD = −VSS = 0.9V and the biasing voltages are VB1 = −0.1V
and VB2 = −0.38V, respectively. Figure 3 shows the simulated amplitude responses for the ban-
dreject (BR), bandpass (BP) and lowpass (LP) ﬁltering in case I with R1 = R2 = R3 = 10 kΩ and
C1 = C2 = 15.9 pF, leading to a center frequency of fo = 1MHz and quality factor of Q = 1. It
appears from Figure 3 that the simulation results agree well with theoretical analysis.
4. CONCLUSION
In 2007, Keskin and Cam proposed a good high output impedance current-mode multifunction
ﬁlter using three DOCCIIs, two grounded capacitors and two resistors [6]. The proposed circuit
can simultaneously obtain HP, BP and LP ﬁltering responses. In this paper, the authors propose
another high output impedance current-mode universal ﬁlter using three MOCCIIs, two grounded
capacitors and two grounded resistors. The proposed circuit can be used as either a single-input
three-output multifunction ﬁlter or three-input single-output universal ﬁlter with the same topology,
which is more versatile than the multifunction one with a single input and three outputs or the
universal one with three inputs and single output. Besides, the proposed circuit still oﬀers the
following advantages: (i) no capacitor is connected at the port X of the MOCCII, (ii) no need to
employ inverting-type input current signals or double input current signals, (iii) no need to impose
component choice and (iv) low active and passive sensitivity performances.
ACKNOWLEDGMENT
The author would like to thank the National Science Council and Chip Implementation Center of
Taiwan, R.O.C.. The National Science Council, Republic of China supported this work under grant
number NSC 99-2221-E-131-040.
REFERENCES
1. Wilson, B., “Recent developments in current conveyor and current-mode circuits,” IEE Pro-
ceedings G Circuits, Devices and Systems, Vol. 137, No. 2, 63–77, 1990.
2. Toker, A. and S. Ozozguz, “Integrable current-mode ﬁlter realisation using dual-output current
conveyors for low-frequency operation,” International Journal of Electronics and Communica-
tions, (AEU¨), Vol. 55, No. 2, 145–149, 2001.
3. Cicekoglu, O, N. Tarim, and H. Kuntman, “Wide dynamic range high output impedance
current-mode multifunction ﬁlters with dual-output current conveyors,” International Journal
of Electronics and Communications, (AEU¨), Vol. 56, No. 1, 55–60, 2002.
4. Cicekoglu, O., “High output impedance current-mode four-function ﬁlter with reduced number
of active and passive elements using the dual output current conveyor,” Analog Integrated
Circuits and Signal Processing, Vol. 28, No. 2, 201–204, 2001.
5. Toker, A. and S. Ozoguz, “Insensitive current-mode universal ﬁlter using dual-output current
conveyors,” International Journal of Electronics, Vol. 87, No. 6, 667–674, 2000.
6. Keskin, A. U. and U. Cam, “Insensitive high-output impedance minimum conﬁguration SITO-
type current-mode biquad using dual-output current conveyors and grounded passive com-
ponents,” International Journal of Electronics and Communications, (AEU¨), Vol. 61, No. 5,
341–344, 2007.
7. Horng, J. W., C. L. Hou, C. M. Chang, W. Y. Chiu, and C. C. Liu, “Current-mode universal
biquadratic ﬁlter with ﬁve inputs and two outputs using two multi-output CCIIs,” Circuit,
Systems, and Signal Processing, Vol. 28, No. 5, 781–792, 2009.
8. Fabre, A., O. Saaid, and H. Barthelemy, “On the frequency limitations of the circuits based
on second generation current conveyors,” Analog Integrated Circuits and Signal Processing,
Vol. 7, No. 2, 113–129, 1995.
9. Acar, C. and H. Kuntman, “Limitations on input signal level in voltage-mode active-RC ﬁlter
using current conveyors,” Microelectronics Journal, Vol. 30, No. 1, 69–76, 1999.
99 年度專題研究計畫研究成果彙整表 
計畫主持人：陳華彬 計畫編號：99-2221-E-131-040- 
計畫名稱：一種具電子可調整萬用多用途電流式濾波器的研究 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 1 0 100%  專利 已獲得件數 5 3 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 5 3 100%  
研究報告/技術報告 0 0 100%  
研討會論文 6 3 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 2 2 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100 字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿 □撰寫中 □無 
專利：■已獲得 □申請中 □無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
本計畫所發表的電路一為使用第二代電流傳輸器為主動元件，配合二個接地電容及二個接
地電阻，設計出電子可調整萬用多途二階濾波電路，所設計出的電路具有如下優點：1.在
同一電路結構下可同時實現電流式單輸入、三輸出多功能濾波電路與電流式三輸入、單輸
出萬用濾波電路等兩種濾波電路之功能，2.使用兩個接地電容器，有利於電路積體化製作
的實現，3.使用兩個接地電阻器，可利用兩個 MOS 電晶體取代，利於電路參數的電子化的
調整，4.不須要任何的元件匹配與反相輸入電流即可實現五種二階濾波信號，在實現電流
式單輸入、三輸出多功能濾波電路時，同時具有低輸入阻抗與高輸出阻抗電路有利於電路
應用時的串接。本計畫執行所發表的電路二為使用電壓差動電流傳輸器為主動元件，配合
二個接地電容及二個接地電阻，設計出電子可調整萬用多途二階濾波電路，所設計出的電
路具有如下優點：1.在同一電路結構下可同時實現電流式單輸入、三輸出多功能濾波電路
與電流式三輸入、單輸出萬用濾波電路等兩種濾波電路之功能，2.使用兩個接地電容器，
有利於電路積體化製作的實現，3.使用兩個接地電阻器，可利用兩個 MOS 電晶體取代，利
於電路參數的電子化的調整，4.不須要任何的元件匹配與反相輸入電流即可實現五種二階
濾波信號，5.具正交可調整諧振角頻率與品質因素，6.具有低主動與被動靈敏度。本計畫
所設計的部份電路，已申請專利，並已下線製作晶片。 
本濾波器電路，主要的應用範圍如通訊的基頻系統、GSM 手機系統或三向高傳真揚聲器串
音網，同時所設計的濾波器電路已接受於國際 SCI 期刊，目前專利已獲核准，同時部分電
路尚在審查中，所設計的電流式濾波器電路亦申請 CIC 下線製作。 
