// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_write_out_HH_
#define _softmax_write_out_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel_4_mul_mul_16ns_16ns_32_1_1.h"

namespace ap_rtl {

struct softmax_write_out : public sc_module {
    // Port declarations 23
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<512> > out_r_TDATA;
    sc_out< sc_logic > out_r_TVALID;
    sc_in< sc_logic > out_r_TREADY;
    sc_out< sc_lv<8> > out_r_TID;
    sc_out< sc_lv<8> > out_r_TDEST;
    sc_out< sc_lv<16> > out_r_TUSER;
    sc_out< sc_lv<1> > out_r_TLAST;
    sc_in< sc_lv<96> > in_write_n_V_V_dout;
    sc_in< sc_logic > in_write_n_V_V_empty_n;
    sc_out< sc_logic > in_write_n_V_V_read;
    sc_in< sc_lv<32> > in_write_2_iter_c_V_s_dout;
    sc_in< sc_logic > in_write_2_iter_c_V_s_empty_n;
    sc_out< sc_logic > in_write_2_iter_c_V_s_read;
    sc_in< sc_lv<8> > in_write_V_V_dout;
    sc_in< sc_logic > in_write_V_V_empty_n;
    sc_out< sc_logic > in_write_V_V_read;


    // Module declarations
    softmax_write_out(sc_module_name name);
    SC_HAS_PROCESS(softmax_write_out);

    ~softmax_write_out();

    sc_trace_file* mVcdFile;

    kernel_4_mul_mul_16ns_16ns_32_1_1<1,1,16,16,32>* kernel_4_mul_mul_16ns_16ns_32_1_1_U1934;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<512> > out_V_data_V_1_data_in;
    sc_signal< sc_lv<512> > out_V_data_V_1_data_out;
    sc_signal< sc_logic > out_V_data_V_1_vld_in;
    sc_signal< sc_logic > out_V_data_V_1_vld_out;
    sc_signal< sc_logic > out_V_data_V_1_ack_in;
    sc_signal< sc_logic > out_V_data_V_1_ack_out;
    sc_signal< sc_lv<512> > out_V_data_V_1_payload_A;
    sc_signal< sc_lv<512> > out_V_data_V_1_payload_B;
    sc_signal< sc_logic > out_V_data_V_1_sel_rd;
    sc_signal< sc_logic > out_V_data_V_1_sel_wr;
    sc_signal< sc_logic > out_V_data_V_1_sel;
    sc_signal< sc_logic > out_V_data_V_1_load_A;
    sc_signal< sc_logic > out_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > out_V_data_V_1_state;
    sc_signal< sc_logic > out_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > out_V_id_V_1_data_out;
    sc_signal< sc_logic > out_V_id_V_1_vld_in;
    sc_signal< sc_logic > out_V_id_V_1_vld_out;
    sc_signal< sc_logic > out_V_id_V_1_ack_in;
    sc_signal< sc_logic > out_V_id_V_1_ack_out;
    sc_signal< sc_logic > out_V_id_V_1_sel_rd;
    sc_signal< sc_logic > out_V_id_V_1_sel;
    sc_signal< sc_lv<2> > out_V_id_V_1_state;
    sc_signal< sc_lv<8> > out_V_dest_V_1_data_out;
    sc_signal< sc_logic > out_V_dest_V_1_vld_in;
    sc_signal< sc_logic > out_V_dest_V_1_vld_out;
    sc_signal< sc_logic > out_V_dest_V_1_ack_in;
    sc_signal< sc_logic > out_V_dest_V_1_ack_out;
    sc_signal< sc_logic > out_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > out_V_dest_V_1_sel;
    sc_signal< sc_lv<2> > out_V_dest_V_1_state;
    sc_signal< sc_lv<16> > out_V_user_V_1_data_in;
    sc_signal< sc_lv<16> > out_V_user_V_1_data_out;
    sc_signal< sc_logic > out_V_user_V_1_vld_in;
    sc_signal< sc_logic > out_V_user_V_1_vld_out;
    sc_signal< sc_logic > out_V_user_V_1_ack_in;
    sc_signal< sc_logic > out_V_user_V_1_ack_out;
    sc_signal< sc_lv<16> > out_V_user_V_1_payload_A;
    sc_signal< sc_lv<16> > out_V_user_V_1_payload_B;
    sc_signal< sc_logic > out_V_user_V_1_sel_rd;
    sc_signal< sc_logic > out_V_user_V_1_sel_wr;
    sc_signal< sc_logic > out_V_user_V_1_sel;
    sc_signal< sc_logic > out_V_user_V_1_load_A;
    sc_signal< sc_logic > out_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > out_V_user_V_1_state;
    sc_signal< sc_logic > out_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > out_V_last_V_1_data_in;
    sc_signal< sc_lv<1> > out_V_last_V_1_data_out;
    sc_signal< sc_logic > out_V_last_V_1_vld_in;
    sc_signal< sc_logic > out_V_last_V_1_vld_out;
    sc_signal< sc_logic > out_V_last_V_1_ack_in;
    sc_signal< sc_logic > out_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > out_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > out_V_last_V_1_payload_B;
    sc_signal< sc_logic > out_V_last_V_1_sel_rd;
    sc_signal< sc_logic > out_V_last_V_1_sel_wr;
    sc_signal< sc_logic > out_V_last_V_1_sel;
    sc_signal< sc_logic > out_V_last_V_1_load_A;
    sc_signal< sc_logic > out_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > out_V_last_V_1_state;
    sc_signal< sc_logic > out_V_last_V_1_state_cmp_full;
    sc_signal< sc_logic > out_r_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > or_cond1_i_reg_3062;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > or_cond1_i_reg_3062_pp0_iter2_reg;
    sc_signal< sc_logic > in_write_n_V_V_blk_n;
    sc_signal< sc_logic > in_write_2_iter_c_V_s_blk_n;
    sc_signal< sc_logic > in_write_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_3031;
    sc_signal< sc_lv<32> > indvar_flatten_reg_566;
    sc_signal< sc_lv<16> > t_V_reg_577;
    sc_signal< sc_lv<32> > NN_c_2_fu_848_p4;
    sc_signal< sc_lv<32> > NN_c_2_reg_2995;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<512> > p_Result_s_fu_942_p4;
    sc_signal< sc_lv<16> > out_data_user_V_fu_963_p2;
    sc_signal< sc_lv<16> > out_data_user_V_reg_3005;
    sc_signal< sc_lv<16> > tmp_8_i_reg_3010;
    sc_signal< sc_lv<16> > tmp_3_fu_980_p1;
    sc_signal< sc_lv<16> > tmp_3_reg_3016;
    sc_signal< sc_lv<32> > op2_assign_fu_984_p2;
    sc_signal< sc_lv<32> > op2_assign_reg_3021;
    sc_signal< sc_lv<32> > bound_fu_2477_p2;
    sc_signal< sc_lv<32> > bound_reg_3026;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_995_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > indvar_flatten_next_fu_1000_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<16> > t_V_1_mid2_fu_1011_p3;
    sc_signal< sc_lv<16> > t_V_1_mid2_reg_3040;
    sc_signal< sc_lv<6> > ret_V_fu_1019_p1;
    sc_signal< sc_lv<6> > ret_V_reg_3046;
    sc_signal< sc_lv<16> > i_V_fu_1023_p2;
    sc_signal< sc_lv<1> > out_data_last_V_fu_2141_p2;
    sc_signal< sc_lv<1> > out_data_last_V_reg_3057;
    sc_signal< sc_lv<1> > or_cond1_i_fu_2146_p2;
    sc_signal< sc_lv<512> > tmp_data_V_1_fu_2344_p65;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_lv<8> > tmp_V_fu_270;
    sc_signal< sc_lv<8> > p_temp_V_0_1_i_fu_1793_p3;
    sc_signal< sc_lv<8> > tmp_V_1_fu_274;
    sc_signal< sc_lv<8> > p_temp_V_1_1_i_fu_1784_p3;
    sc_signal< sc_lv<8> > tmp_V_2_fu_278;
    sc_signal< sc_lv<8> > p_temp_V_2_1_i_fu_1775_p3;
    sc_signal< sc_lv<8> > tmp_V_3_fu_282;
    sc_signal< sc_lv<8> > p_temp_V_3_1_i_fu_1766_p3;
    sc_signal< sc_lv<8> > tmp_V_4_fu_286;
    sc_signal< sc_lv<8> > p_temp_V_4_1_i_fu_1757_p3;
    sc_signal< sc_lv<8> > tmp_V_5_fu_290;
    sc_signal< sc_lv<8> > p_temp_V_5_1_i_fu_1748_p3;
    sc_signal< sc_lv<8> > tmp_V_6_fu_294;
    sc_signal< sc_lv<8> > p_temp_V_6_1_i_fu_1739_p3;
    sc_signal< sc_lv<8> > tmp_V_7_fu_298;
    sc_signal< sc_lv<8> > p_temp_V_7_1_i_fu_1730_p3;
    sc_signal< sc_lv<8> > tmp_V_8_fu_302;
    sc_signal< sc_lv<8> > p_temp_V_8_1_i_fu_1721_p3;
    sc_signal< sc_lv<8> > tmp_V_9_fu_306;
    sc_signal< sc_lv<8> > p_temp_V_9_1_i_fu_1712_p3;
    sc_signal< sc_lv<8> > tmp_V_10_fu_310;
    sc_signal< sc_lv<8> > p_temp_V_10_1_i_fu_1703_p3;
    sc_signal< sc_lv<8> > tmp_V_11_fu_314;
    sc_signal< sc_lv<8> > p_temp_V_11_1_i_fu_1694_p3;
    sc_signal< sc_lv<8> > tmp_V_12_fu_318;
    sc_signal< sc_lv<8> > p_temp_V_12_1_i_fu_1685_p3;
    sc_signal< sc_lv<8> > tmp_V_13_fu_322;
    sc_signal< sc_lv<8> > p_temp_V_13_1_i_fu_1676_p3;
    sc_signal< sc_lv<8> > tmp_V_14_fu_326;
    sc_signal< sc_lv<8> > p_temp_V_14_1_i_fu_1667_p3;
    sc_signal< sc_lv<8> > tmp_V_15_fu_330;
    sc_signal< sc_lv<8> > p_temp_V_15_1_i_fu_1658_p3;
    sc_signal< sc_lv<8> > tmp_V_16_fu_334;
    sc_signal< sc_lv<8> > p_temp_V_16_1_i_fu_1649_p3;
    sc_signal< sc_lv<8> > tmp_V_17_fu_338;
    sc_signal< sc_lv<8> > p_temp_V_17_1_i_fu_1640_p3;
    sc_signal< sc_lv<8> > tmp_V_18_fu_342;
    sc_signal< sc_lv<8> > p_temp_V_18_1_i_fu_1631_p3;
    sc_signal< sc_lv<8> > tmp_V_19_fu_346;
    sc_signal< sc_lv<8> > p_temp_V_19_1_i_fu_1622_p3;
    sc_signal< sc_lv<8> > tmp_V_20_fu_350;
    sc_signal< sc_lv<8> > p_temp_V_20_1_i_fu_1613_p3;
    sc_signal< sc_lv<8> > tmp_V_21_fu_354;
    sc_signal< sc_lv<8> > p_temp_V_21_1_i_fu_1604_p3;
    sc_signal< sc_lv<8> > tmp_V_22_fu_358;
    sc_signal< sc_lv<8> > p_temp_V_22_1_i_fu_1595_p3;
    sc_signal< sc_lv<8> > tmp_V_23_fu_362;
    sc_signal< sc_lv<8> > p_temp_V_23_1_i_fu_1586_p3;
    sc_signal< sc_lv<8> > tmp_V_24_fu_366;
    sc_signal< sc_lv<8> > p_temp_V_24_1_i_fu_1577_p3;
    sc_signal< sc_lv<8> > tmp_V_25_fu_370;
    sc_signal< sc_lv<8> > p_temp_V_25_1_i_fu_1568_p3;
    sc_signal< sc_lv<8> > tmp_V_26_fu_374;
    sc_signal< sc_lv<8> > p_temp_V_26_1_i_fu_1559_p3;
    sc_signal< sc_lv<8> > tmp_V_27_fu_378;
    sc_signal< sc_lv<8> > p_temp_V_27_1_i_fu_1550_p3;
    sc_signal< sc_lv<8> > tmp_V_28_fu_382;
    sc_signal< sc_lv<8> > p_temp_V_28_1_i_fu_1541_p3;
    sc_signal< sc_lv<8> > tmp_V_29_fu_386;
    sc_signal< sc_lv<8> > p_temp_V_29_1_i_fu_1532_p3;
    sc_signal< sc_lv<8> > tmp_V_30_fu_390;
    sc_signal< sc_lv<8> > p_temp_V_30_1_i_fu_1523_p3;
    sc_signal< sc_lv<8> > tmp_V_31_fu_394;
    sc_signal< sc_lv<8> > p_temp_V_31_1_i_fu_1514_p3;
    sc_signal< sc_lv<8> > tmp_V_32_fu_398;
    sc_signal< sc_lv<8> > p_temp_V_32_1_i_fu_1505_p3;
    sc_signal< sc_lv<8> > tmp_V_33_fu_402;
    sc_signal< sc_lv<8> > p_temp_V_33_1_i_fu_1496_p3;
    sc_signal< sc_lv<8> > tmp_V_34_fu_406;
    sc_signal< sc_lv<8> > p_temp_V_34_1_i_fu_1487_p3;
    sc_signal< sc_lv<8> > tmp_V_35_fu_410;
    sc_signal< sc_lv<8> > p_temp_V_35_1_i_fu_1478_p3;
    sc_signal< sc_lv<8> > tmp_V_36_fu_414;
    sc_signal< sc_lv<8> > p_temp_V_36_1_i_fu_1469_p3;
    sc_signal< sc_lv<8> > tmp_V_37_fu_418;
    sc_signal< sc_lv<8> > p_temp_V_37_1_i_fu_1460_p3;
    sc_signal< sc_lv<8> > tmp_V_38_fu_422;
    sc_signal< sc_lv<8> > p_temp_V_38_1_i_fu_1451_p3;
    sc_signal< sc_lv<8> > tmp_V_39_fu_426;
    sc_signal< sc_lv<8> > p_temp_V_39_1_i_fu_1442_p3;
    sc_signal< sc_lv<8> > tmp_V_40_fu_430;
    sc_signal< sc_lv<8> > p_temp_V_40_1_i_fu_1433_p3;
    sc_signal< sc_lv<8> > tmp_V_41_fu_434;
    sc_signal< sc_lv<8> > p_temp_V_41_1_i_fu_1424_p3;
    sc_signal< sc_lv<8> > tmp_V_42_fu_438;
    sc_signal< sc_lv<8> > p_temp_V_42_1_i_fu_1415_p3;
    sc_signal< sc_lv<8> > tmp_V_43_fu_442;
    sc_signal< sc_lv<8> > p_temp_V_43_1_i_fu_1406_p3;
    sc_signal< sc_lv<8> > tmp_V_44_fu_446;
    sc_signal< sc_lv<8> > p_temp_V_44_1_i_fu_1397_p3;
    sc_signal< sc_lv<8> > tmp_V_45_fu_450;
    sc_signal< sc_lv<8> > p_temp_V_45_1_i_fu_1388_p3;
    sc_signal< sc_lv<8> > tmp_V_46_fu_454;
    sc_signal< sc_lv<8> > p_temp_V_46_1_i_fu_1379_p3;
    sc_signal< sc_lv<8> > tmp_V_47_fu_458;
    sc_signal< sc_lv<8> > p_temp_V_47_1_i_fu_1370_p3;
    sc_signal< sc_lv<8> > tmp_V_48_fu_462;
    sc_signal< sc_lv<8> > p_temp_V_48_1_i_fu_1361_p3;
    sc_signal< sc_lv<8> > tmp_V_49_fu_466;
    sc_signal< sc_lv<8> > p_temp_V_49_1_i_fu_1352_p3;
    sc_signal< sc_lv<8> > tmp_V_50_fu_470;
    sc_signal< sc_lv<8> > p_temp_V_50_1_i_fu_1343_p3;
    sc_signal< sc_lv<8> > tmp_V_51_fu_474;
    sc_signal< sc_lv<8> > p_temp_V_51_1_i_fu_1334_p3;
    sc_signal< sc_lv<8> > tmp_V_52_fu_478;
    sc_signal< sc_lv<8> > p_temp_V_52_1_i_fu_1325_p3;
    sc_signal< sc_lv<8> > tmp_V_53_fu_482;
    sc_signal< sc_lv<8> > p_temp_V_53_1_i_fu_1316_p3;
    sc_signal< sc_lv<8> > tmp_V_54_fu_486;
    sc_signal< sc_lv<8> > p_temp_V_54_1_i_fu_1307_p3;
    sc_signal< sc_lv<8> > tmp_V_55_fu_490;
    sc_signal< sc_lv<8> > p_temp_V_55_1_i_fu_1298_p3;
    sc_signal< sc_lv<8> > tmp_V_56_fu_494;
    sc_signal< sc_lv<8> > p_temp_V_56_1_i_fu_1289_p3;
    sc_signal< sc_lv<8> > tmp_V_57_fu_498;
    sc_signal< sc_lv<8> > p_temp_V_57_1_i_fu_1280_p3;
    sc_signal< sc_lv<8> > tmp_V_58_fu_502;
    sc_signal< sc_lv<8> > p_temp_V_58_1_i_fu_1271_p3;
    sc_signal< sc_lv<8> > tmp_V_59_fu_506;
    sc_signal< sc_lv<8> > p_temp_V_59_1_i_fu_1262_p3;
    sc_signal< sc_lv<8> > tmp_V_60_fu_510;
    sc_signal< sc_lv<8> > p_temp_V_60_1_i_fu_1253_p3;
    sc_signal< sc_lv<8> > tmp_V_61_fu_514;
    sc_signal< sc_lv<8> > p_temp_V_61_1_i_fu_1244_p3;
    sc_signal< sc_lv<8> > tmp_V_62_fu_518;
    sc_signal< sc_lv<8> > p_temp_V_62_1_i_fu_1235_p3;
    sc_signal< sc_lv<8> > tmp_V_63_fu_522;
    sc_signal< sc_lv<8> > p_temp_V_63_1_i_fu_1226_p3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<26> > tmp_2_fu_868_p4;
    sc_signal< sc_lv<6> > NN_c_2_cast_i_fu_858_p4;
    sc_signal< sc_lv<32> > tmp_3_i_fu_890_p2;
    sc_signal< sc_lv<26> > tmp_fu_896_p4;
    sc_signal< sc_lv<1> > icmp_fu_878_p2;
    sc_signal< sc_lv<32> > NN_c_fu_906_p3;
    sc_signal< sc_lv<1> > tmp_2_i_fu_884_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_922_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_928_p2;
    sc_signal< sc_lv<32> > sel_tmp_fu_914_p3;
    sc_signal< sc_lv<32> > val_assign_fu_934_p3;
    sc_signal< sc_lv<32> > N_r_fu_844_p1;
    sc_signal< sc_lv<16> > tmp_6_i_fu_953_p4;
    sc_signal< sc_lv<1> > exitcond_i2_fu_1006_p2;
    sc_signal< sc_lv<1> > tmp_i_fu_1221_p2;
    sc_signal< sc_lv<1> > tmp_10_i_fu_2122_p2;
    sc_signal< sc_lv<1> > tmp_11_i_fu_2127_p2;
    sc_signal< sc_lv<32> > tmp_12_i_fu_2138_p1;
    sc_signal< sc_lv<1> > or_cond_i_fu_2132_p2;
    sc_signal< sc_lv<16> > bound_fu_2477_p0;
    sc_signal< sc_lv<16> > bound_fu_2477_p1;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< bool > ap_block_state7;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<32> > bound_fu_2477_p00;
    sc_signal< sc_lv<32> > bound_fu_2477_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<6> ap_const_lv6_3E;
    static const sc_lv<6> ap_const_lv6_3D;
    static const sc_lv<6> ap_const_lv6_3C;
    static const sc_lv<6> ap_const_lv6_3B;
    static const sc_lv<6> ap_const_lv6_3A;
    static const sc_lv<6> ap_const_lv6_39;
    static const sc_lv<6> ap_const_lv6_38;
    static const sc_lv<6> ap_const_lv6_37;
    static const sc_lv<6> ap_const_lv6_36;
    static const sc_lv<6> ap_const_lv6_35;
    static const sc_lv<6> ap_const_lv6_34;
    static const sc_lv<6> ap_const_lv6_33;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<6> ap_const_lv6_2E;
    static const sc_lv<6> ap_const_lv6_2D;
    static const sc_lv<6> ap_const_lv6_2C;
    static const sc_lv<6> ap_const_lv6_2B;
    static const sc_lv<6> ap_const_lv6_2A;
    static const sc_lv<6> ap_const_lv6_29;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<6> ap_const_lv6_27;
    static const sc_lv<6> ap_const_lv6_26;
    static const sc_lv<6> ap_const_lv6_25;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<6> ap_const_lv6_1A;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<6> ap_const_lv6_17;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<6> ap_const_lv6_15;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<6> ap_const_lv6_13;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_11;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_D;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_10;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<26> ap_const_lv26_0;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<448> ap_const_lv448_lc_1;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_NN_c_2_cast_i_fu_858_p4();
    void thread_NN_c_2_fu_848_p4();
    void thread_NN_c_fu_906_p3();
    void thread_N_r_fu_844_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_io();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_bound_fu_2477_p0();
    void thread_bound_fu_2477_p00();
    void thread_bound_fu_2477_p1();
    void thread_bound_fu_2477_p10();
    void thread_exitcond_flatten_fu_995_p2();
    void thread_exitcond_i2_fu_1006_p2();
    void thread_i_V_fu_1023_p2();
    void thread_icmp_fu_878_p2();
    void thread_in_write_2_iter_c_V_s_blk_n();
    void thread_in_write_2_iter_c_V_s_read();
    void thread_in_write_V_V_blk_n();
    void thread_in_write_V_V_read();
    void thread_in_write_n_V_V_blk_n();
    void thread_in_write_n_V_V_read();
    void thread_indvar_flatten_next_fu_1000_p2();
    void thread_op2_assign_fu_984_p2();
    void thread_or_cond1_i_fu_2146_p2();
    void thread_or_cond_i_fu_2132_p2();
    void thread_out_V_data_V_1_ack_in();
    void thread_out_V_data_V_1_ack_out();
    void thread_out_V_data_V_1_data_in();
    void thread_out_V_data_V_1_data_out();
    void thread_out_V_data_V_1_load_A();
    void thread_out_V_data_V_1_load_B();
    void thread_out_V_data_V_1_sel();
    void thread_out_V_data_V_1_state_cmp_full();
    void thread_out_V_data_V_1_vld_in();
    void thread_out_V_data_V_1_vld_out();
    void thread_out_V_dest_V_1_ack_in();
    void thread_out_V_dest_V_1_ack_out();
    void thread_out_V_dest_V_1_data_out();
    void thread_out_V_dest_V_1_sel();
    void thread_out_V_dest_V_1_vld_in();
    void thread_out_V_dest_V_1_vld_out();
    void thread_out_V_id_V_1_ack_in();
    void thread_out_V_id_V_1_ack_out();
    void thread_out_V_id_V_1_data_out();
    void thread_out_V_id_V_1_sel();
    void thread_out_V_id_V_1_vld_in();
    void thread_out_V_id_V_1_vld_out();
    void thread_out_V_last_V_1_ack_in();
    void thread_out_V_last_V_1_ack_out();
    void thread_out_V_last_V_1_data_in();
    void thread_out_V_last_V_1_data_out();
    void thread_out_V_last_V_1_load_A();
    void thread_out_V_last_V_1_load_B();
    void thread_out_V_last_V_1_sel();
    void thread_out_V_last_V_1_state_cmp_full();
    void thread_out_V_last_V_1_vld_in();
    void thread_out_V_last_V_1_vld_out();
    void thread_out_V_user_V_1_ack_in();
    void thread_out_V_user_V_1_ack_out();
    void thread_out_V_user_V_1_data_in();
    void thread_out_V_user_V_1_data_out();
    void thread_out_V_user_V_1_load_A();
    void thread_out_V_user_V_1_load_B();
    void thread_out_V_user_V_1_sel();
    void thread_out_V_user_V_1_state_cmp_full();
    void thread_out_V_user_V_1_vld_in();
    void thread_out_V_user_V_1_vld_out();
    void thread_out_data_last_V_fu_2141_p2();
    void thread_out_data_user_V_fu_963_p2();
    void thread_out_r_TDATA();
    void thread_out_r_TDATA_blk_n();
    void thread_out_r_TDEST();
    void thread_out_r_TID();
    void thread_out_r_TLAST();
    void thread_out_r_TUSER();
    void thread_out_r_TVALID();
    void thread_p_Result_s_fu_942_p4();
    void thread_p_temp_V_0_1_i_fu_1793_p3();
    void thread_p_temp_V_10_1_i_fu_1703_p3();
    void thread_p_temp_V_11_1_i_fu_1694_p3();
    void thread_p_temp_V_12_1_i_fu_1685_p3();
    void thread_p_temp_V_13_1_i_fu_1676_p3();
    void thread_p_temp_V_14_1_i_fu_1667_p3();
    void thread_p_temp_V_15_1_i_fu_1658_p3();
    void thread_p_temp_V_16_1_i_fu_1649_p3();
    void thread_p_temp_V_17_1_i_fu_1640_p3();
    void thread_p_temp_V_18_1_i_fu_1631_p3();
    void thread_p_temp_V_19_1_i_fu_1622_p3();
    void thread_p_temp_V_1_1_i_fu_1784_p3();
    void thread_p_temp_V_20_1_i_fu_1613_p3();
    void thread_p_temp_V_21_1_i_fu_1604_p3();
    void thread_p_temp_V_22_1_i_fu_1595_p3();
    void thread_p_temp_V_23_1_i_fu_1586_p3();
    void thread_p_temp_V_24_1_i_fu_1577_p3();
    void thread_p_temp_V_25_1_i_fu_1568_p3();
    void thread_p_temp_V_26_1_i_fu_1559_p3();
    void thread_p_temp_V_27_1_i_fu_1550_p3();
    void thread_p_temp_V_28_1_i_fu_1541_p3();
    void thread_p_temp_V_29_1_i_fu_1532_p3();
    void thread_p_temp_V_2_1_i_fu_1775_p3();
    void thread_p_temp_V_30_1_i_fu_1523_p3();
    void thread_p_temp_V_31_1_i_fu_1514_p3();
    void thread_p_temp_V_32_1_i_fu_1505_p3();
    void thread_p_temp_V_33_1_i_fu_1496_p3();
    void thread_p_temp_V_34_1_i_fu_1487_p3();
    void thread_p_temp_V_35_1_i_fu_1478_p3();
    void thread_p_temp_V_36_1_i_fu_1469_p3();
    void thread_p_temp_V_37_1_i_fu_1460_p3();
    void thread_p_temp_V_38_1_i_fu_1451_p3();
    void thread_p_temp_V_39_1_i_fu_1442_p3();
    void thread_p_temp_V_3_1_i_fu_1766_p3();
    void thread_p_temp_V_40_1_i_fu_1433_p3();
    void thread_p_temp_V_41_1_i_fu_1424_p3();
    void thread_p_temp_V_42_1_i_fu_1415_p3();
    void thread_p_temp_V_43_1_i_fu_1406_p3();
    void thread_p_temp_V_44_1_i_fu_1397_p3();
    void thread_p_temp_V_45_1_i_fu_1388_p3();
    void thread_p_temp_V_46_1_i_fu_1379_p3();
    void thread_p_temp_V_47_1_i_fu_1370_p3();
    void thread_p_temp_V_48_1_i_fu_1361_p3();
    void thread_p_temp_V_49_1_i_fu_1352_p3();
    void thread_p_temp_V_4_1_i_fu_1757_p3();
    void thread_p_temp_V_50_1_i_fu_1343_p3();
    void thread_p_temp_V_51_1_i_fu_1334_p3();
    void thread_p_temp_V_52_1_i_fu_1325_p3();
    void thread_p_temp_V_53_1_i_fu_1316_p3();
    void thread_p_temp_V_54_1_i_fu_1307_p3();
    void thread_p_temp_V_55_1_i_fu_1298_p3();
    void thread_p_temp_V_56_1_i_fu_1289_p3();
    void thread_p_temp_V_57_1_i_fu_1280_p3();
    void thread_p_temp_V_58_1_i_fu_1271_p3();
    void thread_p_temp_V_59_1_i_fu_1262_p3();
    void thread_p_temp_V_5_1_i_fu_1748_p3();
    void thread_p_temp_V_60_1_i_fu_1253_p3();
    void thread_p_temp_V_61_1_i_fu_1244_p3();
    void thread_p_temp_V_62_1_i_fu_1235_p3();
    void thread_p_temp_V_63_1_i_fu_1226_p3();
    void thread_p_temp_V_6_1_i_fu_1739_p3();
    void thread_p_temp_V_7_1_i_fu_1730_p3();
    void thread_p_temp_V_8_1_i_fu_1721_p3();
    void thread_p_temp_V_9_1_i_fu_1712_p3();
    void thread_ret_V_fu_1019_p1();
    void thread_sel_tmp1_fu_922_p2();
    void thread_sel_tmp2_fu_928_p2();
    void thread_sel_tmp_fu_914_p3();
    void thread_t_V_1_mid2_fu_1011_p3();
    void thread_tmp_10_i_fu_2122_p2();
    void thread_tmp_11_i_fu_2127_p2();
    void thread_tmp_12_i_fu_2138_p1();
    void thread_tmp_2_fu_868_p4();
    void thread_tmp_2_i_fu_884_p2();
    void thread_tmp_3_fu_980_p1();
    void thread_tmp_3_i_fu_890_p2();
    void thread_tmp_6_i_fu_953_p4();
    void thread_tmp_data_V_1_fu_2344_p65();
    void thread_tmp_fu_896_p4();
    void thread_tmp_i_fu_1221_p2();
    void thread_val_assign_fu_934_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
