<profile>

<section name = "Vitis HLS Report for 'conv2d_1_Pipeline_VITIS_LOOP_38_4'" level="0">
<item name = "Date">Sat Dec  7 11:06:14 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">lenet_proj</item>
<item name = "Solution">lenet_predict (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvf1517-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">155, 155, 1.550 us, 1.550 us, 155, 155, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_38_4">152, 152, 53, 40, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 508, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 531, -</column>
<column name="Register">-, -, 941, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln38_1_fu_358_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln38_fu_600_p2">+, 0, 0, 10, 3, 2</column>
<column name="add_ln41_1_fu_616_p2">+, 0, 0, 16, 9, 2</column>
<column name="add_ln41_2_fu_626_p2">+, 0, 0, 16, 9, 2</column>
<column name="add_ln41_3_fu_636_p2">+, 0, 0, 16, 9, 3</column>
<column name="add_ln41_4_fu_595_p2">+, 0, 0, 18, 9, 9</column>
<column name="add_ln41_5_fu_660_p2">+, 0, 0, 16, 9, 2</column>
<column name="add_ln41_6_fu_670_p2">+, 0, 0, 16, 9, 2</column>
<column name="add_ln41_7_fu_680_p2">+, 0, 0, 16, 9, 3</column>
<column name="add_ln41_fu_475_p2">+, 0, 0, 18, 9, 9</column>
<column name="empty_63_fu_397_p2">+, 0, 0, 18, 9, 9</column>
<column name="empty_64_fu_415_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_65_fu_420_p2">+, 0, 0, 12, 4, 4</column>
<column name="empty_68_fu_501_p2">+, 0, 0, 18, 9, 9</column>
<column name="empty_69_fu_519_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_fu_540_p2">+, 0, 0, 12, 4, 4</column>
<column name="tmp1_fu_392_p2">+, 0, 0, 18, 9, 9</column>
<column name="tmp2_fu_496_p2">+, 0, 0, 18, 9, 9</column>
<column name="empty_61_fu_569_p2">-, 0, 0, 18, 9, 9</column>
<column name="empty_66_fu_449_p2">-, 0, 0, 18, 9, 9</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage9_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_pp0_stage14_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp0_stage15_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage16_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_pp0_stage17_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_pp0_stage18_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1655">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_569">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op174_readreq_state8">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_tran34to55_state34">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln38_1_fu_534_p2">icmp, 0, 0, 10, 3, 3</column>
<column name="icmp_ln38_fu_352_p2">icmp, 0, 0, 10, 3, 3</column>
<column name="or_ln38_fu_524_p2">or, 0, 0, 3, 3, 1</column>
<column name="or_ln41_1_fu_650_p2">or, 0, 0, 9, 1, 9</column>
<column name="or_ln41_fu_485_p2">or, 0, 0, 9, 1, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">197, 45, 1, 45</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="fi_fu_112">9, 2, 3, 6</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_290_p0">14, 3, 32, 96</column>
<column name="grp_fu_290_p1">49, 9, 32, 288</column>
<column name="grp_fu_294_p0">59, 11, 32, 352</column>
<column name="grp_fu_294_p1">59, 11, 32, 352</column>
<column name="indvar_fu_116">9, 2, 2, 4</column>
<column name="input_r_address0">31, 6, 11, 66</column>
<column name="input_r_address1">31, 6, 11, 66</column>
<column name="m_axi_gmem_ARADDR">14, 3, 64, 192</column>
<column name="sum_fu_108">9, 2, 32, 64</column>
<column name="sum_out">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="UnifiedRetVal_reg_277">1, 0, 1, 0</column>
<column name="add_ln41_4_reg_831">9, 0, 9, 0</column>
<column name="add_ln41_reg_804">9, 0, 9, 0</column>
<column name="ap_CS_fsm">44, 0, 44, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="fi_fu_112">3, 0, 3, 0</column>
<column name="gmem_addr_3_reg_825">64, 0, 64, 0</column>
<column name="gmem_addr_reg_798">64, 0, 64, 0</column>
<column name="icmp_ln38_1_reg_821">1, 0, 1, 0</column>
<column name="icmp_ln38_reg_794">1, 0, 1, 0</column>
<column name="indvar_fu_116">2, 0, 2, 0</column>
<column name="input_load_1_reg_845">32, 0, 32, 0</column>
<column name="input_load_2_reg_860">32, 0, 32, 0</column>
<column name="input_load_3_reg_865">32, 0, 32, 0</column>
<column name="input_load_4_reg_880">32, 0, 32, 0</column>
<column name="input_load_5_reg_885">32, 0, 32, 0</column>
<column name="input_load_6_reg_900">32, 0, 32, 0</column>
<column name="input_load_7_reg_905">32, 0, 32, 0</column>
<column name="input_load_8_reg_920">32, 0, 32, 0</column>
<column name="input_load_9_reg_925">32, 0, 32, 0</column>
<column name="input_load_reg_840">32, 0, 32, 0</column>
<column name="mul27_0_1_1_reg_991">32, 0, 32, 0</column>
<column name="mul27_0_1_2_reg_1001">32, 0, 32, 0</column>
<column name="mul27_0_1_4_reg_1011">32, 0, 32, 0</column>
<column name="mul27_0_1_reg_981">32, 0, 32, 0</column>
<column name="mul27_2_reg_956">32, 0, 32, 0</column>
<column name="mul27_3_reg_966">32, 0, 32, 0</column>
<column name="reg_303">32, 0, 32, 0</column>
<column name="reg_307">32, 0, 32, 0</column>
<column name="reg_312">32, 0, 32, 0</column>
<column name="reg_317">32, 0, 32, 0</column>
<column name="reg_321">32, 0, 32, 0</column>
<column name="sum_fu_108">32, 0, 32, 0</column>
<column name="sum_load_reg_945">32, 0, 32, 0</column>
<column name="zext_ln34_1_cast_reg_788">4, 0, 9, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="grp_fu_790_p_din0">out, 32, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="grp_fu_790_p_din1">out, 32, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="grp_fu_790_p_opcode">out, 1, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="grp_fu_790_p_dout0">in, 32, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="grp_fu_790_p_ce">out, 1, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="grp_fu_794_p_din0">out, 32, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="grp_fu_794_p_din1">out, 32, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="grp_fu_794_p_dout0">in, 32, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="grp_fu_794_p_ce">out, 1, ap_ctrl_hs, conv2d.1_Pipeline_VITIS_LOOP_38_4, return value</column>
<column name="select_ln33_2">in, 4, ap_none, select_ln33_2, scalar</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="zext_ln34_1">in, 4, ap_none, zext_ln34_1, scalar</column>
<column name="input_r_address0">out, 11, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 11, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 32, ap_memory, input_r, array</column>
<column name="p_cast9_mid2">in, 9, ap_none, p_cast9_mid2, scalar</column>
<column name="filters">in, 64, ap_none, filters, scalar</column>
<column name="p_mid216">in, 9, ap_none, p_mid216, scalar</column>
<column name="sum_out">out, 32, ap_vld, sum_out, pointer</column>
<column name="sum_out_ap_vld">out, 1, ap_vld, sum_out, pointer</column>
<column name="sum_16_4_out">out, 32, ap_vld, sum_16_4_out, pointer</column>
<column name="sum_16_4_out_ap_vld">out, 1, ap_vld, sum_16_4_out, pointer</column>
</table>
</item>
</section>
</profile>
