Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Sat Aug 22 23:03:09 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.517        0.000                      0                16643        0.012        0.000                      0                16643       -1.242       -2.484                       2                  6929  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
RFADC0_CLK        {0.000 15.625}       31.250          32.000          
RFADC0_CLK_dummy  {0.000 15.625}       31.250          32.000          
RFADC1_CLK        {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3    {0.000 5.000}        10.000          100.000         
RFADC2_CLK        {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3    {0.000 5.000}        10.000          100.000         
RFADC3_CLK        {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC0_CLK        {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC1_CLK        {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3    {0.000 5.000}        10.000          100.000         
clk_100_p         {0.000 3.906}        7.812           128.008         
  user_clk_mmcm   {0.000 0.976}        1.953           512.033         
clk_pl_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                          1.562        0.000                       0                     1  
  user_clk_mmcm        0.517        0.000                      0                  913        0.019        0.000                      0                  913       -1.242       -2.484                       2                   531  
clk_pl_0               2.491        0.000                      0                14992        0.012        0.000                      0                14992        3.400        0.000                       0                  6397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.179        0.000                      0                  738        0.129        0.000                      0                  738  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         7.812       6.741      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            2  Failing Endpoints,  Worst Slack       -1.242ns,  Total Violation       -2.484ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.079ns (6.828%)  route 1.078ns (93.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 4.374 - 1.953 ) 
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.001ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.901     2.136    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/clk
    SLICE_X116Y6         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y6         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.215 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][28]/Q
                         net (fo=1, routed)           1.078     3.293    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/d[28]
    SLICE_X81Y21         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.634     4.374    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/clk
    SLICE_X81Y21         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][28]/C
                         clock pessimism             -0.532     3.842    
                         clock uncertainty           -0.057     3.786    
    SLICE_X81Y21         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     3.811    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][28]
  -------------------------------------------------------------------
                         required time                          3.811    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.079ns (6.942%)  route 1.059ns (93.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 4.376 - 1.953 ) 
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.001ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.901     2.136    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/clk
    SLICE_X116Y6         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y6         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.215 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][12]/Q
                         net (fo=1, routed)           1.059     3.274    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/d[12]
    SLICE_X81Y19         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.636     4.376    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/clk
    SLICE_X81Y19         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][12]/C
                         clock pessimism             -0.532     3.844    
                         clock uncertainty           -0.057     3.788    
    SLICE_X81Y19         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     3.813    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][12]
  -------------------------------------------------------------------
                         required time                          3.813    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.078ns (7.290%)  route 0.992ns (92.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 4.515 - 1.953 ) 
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.770ns (routing 0.001ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.001ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.770     2.005    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/clk
    SLICE_X93Y15         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y15         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.083 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][0]/Q
                         net (fo=1, routed)           0.992     3.075    axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diB[0]
    RAMB36_X7Y5          RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.775     4.515    axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X7Y5          RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.532     3.983    
                         clock uncertainty           -0.057     3.926    
    RAMB36_X7Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.291     3.635    axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.635    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.081ns (7.174%)  route 1.048ns (92.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 4.394 - 1.953 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.903ns (routing 0.001ns, distribution 0.902ns)
  Clock Net Delay (Destination): 0.654ns (routing 0.001ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.903     2.138    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/clk
    SLICE_X117Y6         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y6         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.219 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][7]/Q
                         net (fo=1, routed)           1.048     3.267    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/d[7]
    SLICE_X83Y17         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.654     4.394    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/clk
    SLICE_X83Y17         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][7]/C
                         clock pessimism             -0.532     3.862    
                         clock uncertainty           -0.057     3.806    
    SLICE_X83Y17         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     3.831    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.831    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.079ns (6.936%)  route 1.060ns (93.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 4.390 - 1.953 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.001ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.888     2.123    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay6/clk
    SLICE_X117Y14        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y14        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.202 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/Q
                         net (fo=1, routed)           1.060     3.262    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/d[10]
    SLICE_X84Y17         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.650     4.390    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/clk
    SLICE_X84Y17         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][10]/C
                         clock pessimism             -0.532     3.858    
                         clock uncertainty           -0.057     3.802    
    SLICE_X84Y17         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     3.827    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][10]
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.081ns (7.304%)  route 1.028ns (92.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 4.374 - 1.953 ) 
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.001ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.901     2.136    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/clk
    SLICE_X116Y6         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y6         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.217 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][11]/Q
                         net (fo=1, routed)           1.028     3.245    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/d[11]
    SLICE_X81Y21         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.634     4.374    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/clk
    SLICE_X81Y21         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][11]/C
                         clock pessimism             -0.532     3.842    
                         clock uncertainty           -0.057     3.786    
    SLICE_X81Y21         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     3.811    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][11]
  -------------------------------------------------------------------
                         required time                          3.811    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.081ns (7.168%)  route 1.049ns (92.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 4.388 - 1.953 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.889ns (routing 0.001ns, distribution 0.888ns)
  Clock Net Delay (Destination): 0.648ns (routing 0.001ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.889     2.124    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/clk
    SLICE_X117Y12        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y12        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.205 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][16]/Q
                         net (fo=1, routed)           1.049     3.254    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/d[16]
    SLICE_X82Y13         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.648     4.388    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/clk
    SLICE_X82Y13         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][16]/C
                         clock pessimism             -0.532     3.856    
                         clock uncertainty           -0.057     3.800    
    SLICE_X82Y13         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.825    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][16]
  -------------------------------------------------------------------
                         required time                          3.825    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.080ns (7.156%)  route 1.038ns (92.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 4.398 - 1.953 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.001ns, distribution 0.905ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.001ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.906     2.141    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay6/clk
    SLICE_X118Y13        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y13        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.221 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][5]/Q
                         net (fo=1, routed)           1.038     3.259    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/d[5]
    SLICE_X86Y18         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.658     4.398    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/clk
    SLICE_X86Y18         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][5]/C
                         clock pessimism             -0.532     3.866    
                         clock uncertainty           -0.057     3.809    
    SLICE_X86Y18         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.834    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.834    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[29]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.080ns (7.512%)  route 0.985ns (92.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 4.515 - 1.953 ) 
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.777ns (routing 0.001ns, distribution 0.776ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.001ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.777     2.012    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/clk
    SLICE_X90Y15         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y15         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.092 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][29]/Q
                         net (fo=1, routed)           0.985     3.077    axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diB[29]
    RAMB36_X7Y5          RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.775     4.515    axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X7Y5          RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.532     3.983    
                         clock uncertainty           -0.057     3.926    
    RAMB36_X7Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[29])
                                                     -0.269     3.657    axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.657    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay6/op_mem_20_24_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.080ns (7.246%)  route 1.024ns (92.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 4.390 - 1.953 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.001ns, distribution 0.901ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.902     2.137    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay6/clk
    SLICE_X116Y1         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay6/op_mem_20_24_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y1         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.217 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay6/op_mem_20_24_reg[0][31]/Q
                         net (fo=1, routed)           1.024     3.241    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/dat_del/d[31]
    SLICE_X82Y9          FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.650     4.390    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/dat_del/clk
    SLICE_X82Y9          FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][31]/C
                         clock pessimism             -0.532     3.858    
                         clock uncertainty           -0.057     3.802    
    SLICE_X82Y9          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.827    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][31]
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  0.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_snapshot0_45_ss_ctrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.478ns (routing 0.000ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.545ns (routing 0.001ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.478     1.428    rfdc_one_adc_4096gsps_snapshot0_45_ss_ctrl/IP_CLK
    SLICE_X74Y33         FDRE                                         r  rfdc_one_adc_4096gsps_snapshot0_45_ss_ctrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.467 r  rfdc_one_adc_4096gsps_snapshot0_45_ss_ctrl/sBus_reg[0]/Q
                         net (fo=1, routed)           0.033     1.500    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X74Y33         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.545     1.133    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X74Y33         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.301     1.434    
    SLICE_X74Y33         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.481    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Net Delay (Source):      0.469ns (routing 0.000ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.534ns (routing 0.001ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.469     1.419    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X77Y31         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.458 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/Q
                         net (fo=1, routed)           0.033     1.491    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[10]
    SLICE_X77Y31         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.534     1.122    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X77Y31         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
                         clock pessimism              0.303     1.425    
    SLICE_X77Y31         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.472    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_snapshot0_67_ss_ctrl/sBus_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.484ns (routing 0.000ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.550ns (routing 0.001ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.484     1.434    rfdc_one_adc_4096gsps_snapshot0_67_ss_ctrl/IP_CLK
    SLICE_X74Y35         FDRE                                         r  rfdc_one_adc_4096gsps_snapshot0_67_ss_ctrl/sBus_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y35         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.473 r  rfdc_one_adc_4096gsps_snapshot0_67_ss_ctrl/sBus_reg[2]/Q
                         net (fo=1, routed)           0.035     1.508    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X74Y35         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.550     1.138    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X74Y35         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.302     1.440    
    SLICE_X74Y35         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.487    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[11].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      0.478ns (routing 0.000ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.546ns (routing 0.001ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.478     1.428    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X76Y26         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.466 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/Q
                         net (fo=1, routed)           0.039     1.505    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[11]
    SLICE_X76Y26         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[11].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.546     1.134    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X76Y26         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C
                         clock pessimism              0.300     1.434    
    SLICE_X76Y26         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.481    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[11].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.485ns (routing 0.000ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.552ns (routing 0.001ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.485     1.435    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X75Y25         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y25         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.474 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/Q
                         net (fo=1, routed)           0.038     1.512    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[1]
    SLICE_X75Y25         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.552     1.140    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X75Y25         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
                         clock pessimism              0.301     1.441    
    SLICE_X75Y25         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.488    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      0.479ns (routing 0.000ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.479     1.429    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X76Y24         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.467 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/Q
                         net (fo=1, routed)           0.039     1.506    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[10]
    SLICE_X76Y24         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.547     1.135    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X76Y24         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
                         clock pessimism              0.300     1.435    
    SLICE_X76Y24         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.482    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      0.478ns (routing 0.000ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.546ns (routing 0.001ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.478     1.428    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X76Y26         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y26         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.466 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/Q
                         net (fo=1, routed)           0.041     1.507    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[8]
    SLICE_X76Y26         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.546     1.134    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X76Y26         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
                         clock pessimism              0.300     1.434    
    SLICE_X76Y26         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.481    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[6].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      0.479ns (routing 0.000ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.479     1.429    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X76Y24         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.467 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/Q
                         net (fo=1, routed)           0.041     1.508    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[6]
    SLICE_X76Y24         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[6].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.547     1.135    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X76Y24         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C
                         clock pessimism              0.300     1.435    
    SLICE_X76Y24         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.482    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[6].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Net Delay (Source):      0.470ns (routing 0.000ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.535ns (routing 0.001ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.470     1.420    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X77Y29         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y29         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.459 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/Q
                         net (fo=1, routed)           0.042     1.501    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[3]
    SLICE_X77Y29         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.535     1.123    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X77Y29         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                         clock pessimism              0.303     1.426    
    SLICE_X77Y29         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.472    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/C
                            (rising edge-triggered cell FDSE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/shift/op_mem_46_20_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.741ns (routing 0.001ns, distribution 0.740ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.001ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.741     2.528    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X75Y30         FDSE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.586 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/Q
                         net (fo=3, routed)           0.114     2.700    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/shift/ip[0]
    SLICE_X74Y31         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/shift/op_mem_46_20_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.838     2.073    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/shift/clk
    SLICE_X74Y31         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/shift/op_mem_46_20_reg[0][18]/C
                         clock pessimism              0.529     2.602    
    SLICE_X74Y31         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.664    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/shift/op_mem_46_20_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 0.977 }
Period(ns):         1.953
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         1.953       -1.242     BITSLICE_RX_TX_X0Y14  rfdc_one_adc_4096gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         1.953       -1.242     BITSLICE_RX_TX_X0Y2   rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         1.953       0.030      HSADC_X0Y0            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         1.953       0.598      RAMB36_X7Y2           axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         1.953       0.598      RAMB36_X7Y5           axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         1.953       0.598      RAMB36_X7Y3           axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         1.953       0.598      RAMB36_X7Y4           axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         1.953       0.663      BUFGCE_X0Y2           zcu111_infr_inst/bufg_sysclk[3]/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         1.953       0.882      MMCM_X0Y0             zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         1.953       1.303      DSP48E2_X14Y10        rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C              n/a            1.438         0.977       -0.462     BITSLICE_RX_TX_X0Y14  rfdc_one_adc_4096gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         0.977       -0.462     BITSLICE_RX_TX_X0Y14  rfdc_one_adc_4096gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         0.977       -0.462     BITSLICE_RX_TX_X0Y2   rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         0.977       -0.461     BITSLICE_RX_TX_X0Y2   rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y0            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y0            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         0.976       0.434      RAMB36_X7Y4           axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         0.976       0.434      RAMB36_X7Y2           axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.976       0.434      RAMB36_X7Y5           axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y2           axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         0.976       -0.462     BITSLICE_RX_TX_X0Y2   rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         0.977       -0.462     BITSLICE_RX_TX_X0Y14  rfdc_one_adc_4096gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         0.977       -0.462     BITSLICE_RX_TX_X0Y14  rfdc_one_adc_4096gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         0.977       -0.462     BITSLICE_RX_TX_X0Y2   rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y0            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y0            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y2           axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y5           axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y5           axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y3           axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.974ns (13.802%)  route 6.083ns (86.198%))
  Logic Levels:           10  (CARRY8=2 LUT6=8)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 11.821 - 10.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.632ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.574ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.066     2.292    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.370 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.087     5.457    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X115Y78        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.494 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.085     5.579    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y77        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.618 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.319     5.937    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X110Y76        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.060 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.375     6.435    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X114Y95        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.525 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.473     7.998    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X69Y66         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     8.098 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.101     8.199    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X67Y66         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     8.299 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.234     8.533    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X68Y66         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.723 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.749    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X68Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.831 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[3]
                         net (fo=1, routed)           0.168     8.999    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_12
    SLICE_X68Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     9.035 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_3/O
                         net (fo=1, routed)           0.143     9.178    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[12]
    SLICE_X69Y66         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     9.277 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1/O
                         net (fo=1, routed)           0.072     9.349    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1_n_0
    SLICE_X69Y66         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.639    11.821    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X69Y66         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/C
                         clock pessimism              0.124    11.945    
                         clock uncertainty           -0.130    11.815    
    SLICE_X69Y66         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.840    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]
  -------------------------------------------------------------------
                         required time                         11.840    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 0.863ns (12.730%)  route 5.916ns (87.270%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 11.818 - 10.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.632ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.574ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.066     2.292    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.370 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.087     5.457    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X115Y78        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.494 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.085     5.579    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y77        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.618 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.319     5.937    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X110Y76        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.060 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.375     6.435    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X114Y95        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.525 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.473     7.998    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X69Y66         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     8.098 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.101     8.199    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X67Y66         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     8.299 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.234     8.533    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X68Y66         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.723 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.749    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X68Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.805 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[0]
                         net (fo=1, routed)           0.167     8.972    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_15
    SLICE_X68Y68         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     9.022 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[9]_i_1/O
                         net (fo=1, routed)           0.049     9.071    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[9]
    SLICE_X68Y68         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.636    11.818    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X68Y68         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/C
                         clock pessimism              0.124    11.942    
                         clock uncertainty           -0.130    11.812    
    SLICE_X68Y68         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.837    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  2.766    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 0.886ns (13.087%)  route 5.884ns (86.913%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 11.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.632ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.574ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.066     2.292    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.370 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.087     5.457    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X115Y78        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.494 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.085     5.579    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y77        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.618 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.319     5.937    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X110Y76        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.060 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.375     6.435    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X114Y95        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.525 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.473     7.998    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X69Y66         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     8.098 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.101     8.199    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X67Y66         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     8.299 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.234     8.533    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X68Y66         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.723 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.749    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X68Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     8.825 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[1]
                         net (fo=1, routed)           0.126     8.951    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_14
    SLICE_X67Y67         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     9.004 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[10]_i_1/O
                         net (fo=1, routed)           0.058     9.062    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[10]
    SLICE_X67Y67         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.638    11.820    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X67Y67         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/C
                         clock pessimism              0.124    11.944    
                         clock uncertainty           -0.130    11.814    
    SLICE_X67Y67         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.839    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.857ns (12.698%)  route 5.892ns (87.302%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 11.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.632ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.574ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.066     2.292    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.370 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.087     5.457    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X115Y78        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.494 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.085     5.579    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y77        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.618 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.319     5.937    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X110Y76        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.060 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.375     6.435    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X114Y95        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.525 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.473     7.998    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X69Y66         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     8.098 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.101     8.199    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X67Y66         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     8.299 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.234     8.533    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X68Y66         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.239     8.772 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[7]
                         net (fo=1, routed)           0.172     8.944    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_8
    SLICE_X68Y65         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.051     8.995 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[8]_i_1/O
                         net (fo=1, routed)           0.046     9.041    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[8]
    SLICE_X68Y65         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.643    11.825    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X68Y65         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/C
                         clock pessimism              0.124    11.949    
                         clock uncertainty           -0.130    11.819    
    SLICE_X68Y65         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.844    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.844    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 0.861ns (12.771%)  route 5.881ns (87.229%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 11.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.632ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.574ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.066     2.292    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.370 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.087     5.457    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X115Y78        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.494 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.085     5.579    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y77        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.618 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.319     5.937    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X110Y76        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.060 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.375     6.435    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X114Y95        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.525 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.473     7.998    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X69Y66         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     8.098 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.101     8.199    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X67Y66         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     8.299 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.234     8.533    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X68Y66         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.723 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.749    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X68Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     8.816 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[2]
                         net (fo=1, routed)           0.122     8.938    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_13
    SLICE_X67Y67         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     8.975 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[11]_i_2/O
                         net (fo=1, routed)           0.059     9.034    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[11]
    SLICE_X67Y67         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.638    11.820    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X67Y67         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/C
                         clock pessimism              0.124    11.944    
                         clock uncertainty           -0.130    11.814    
    SLICE_X67Y67         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.839    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 0.841ns (12.569%)  route 5.850ns (87.431%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 11.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.632ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.574ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.066     2.292    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.370 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.087     5.457    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X115Y78        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.494 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.085     5.579    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y77        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.618 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.319     5.937    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X110Y76        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.060 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.375     6.435    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X114Y95        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.525 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.473     7.998    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X69Y66         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     8.098 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.101     8.199    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X67Y66         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     8.299 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.234     8.533    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X68Y66         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     8.771 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[5]
                         net (fo=1, routed)           0.127     8.898    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_10
    SLICE_X68Y65         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     8.934 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_1/O
                         net (fo=1, routed)           0.049     8.983    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[6]
    SLICE_X68Y65         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.641    11.823    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X68Y65         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/C
                         clock pessimism              0.124    11.947    
                         clock uncertainty           -0.130    11.817    
    SLICE_X68Y65         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.842    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 0.841ns (12.582%)  route 5.843ns (87.418%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 11.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.632ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.574ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.066     2.292    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.370 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.087     5.457    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X115Y78        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.494 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.085     5.579    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y77        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.618 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.319     5.937    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X110Y76        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.060 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.375     6.435    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X114Y95        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.525 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.473     7.998    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X69Y66         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     8.098 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.101     8.199    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X67Y66         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     8.299 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.234     8.533    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X68Y66         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.224     8.757 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[6]
                         net (fo=1, routed)           0.119     8.876    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_9
    SLICE_X68Y65         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     8.926 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1/O
                         net (fo=1, routed)           0.050     8.976    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[7]
    SLICE_X68Y65         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.641    11.823    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X68Y65         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                         clock pessimism              0.124    11.947    
                         clock uncertainty           -0.130    11.817    
    SLICE_X68Y65         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.842    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 0.806ns (12.124%)  route 5.842ns (87.876%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 11.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.632ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.574ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.066     2.292    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.370 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.087     5.457    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X115Y78        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.494 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.085     5.579    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y77        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.618 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.319     5.937    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X110Y76        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.060 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.375     6.435    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X114Y95        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.525 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.473     7.998    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X69Y66         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     8.098 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.101     8.199    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X67Y66         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     8.299 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.234     8.533    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X68Y66         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     8.737 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[4]
                         net (fo=1, routed)           0.117     8.854    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_11
    SLICE_X68Y65         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.889 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[5]_i_1/O
                         net (fo=1, routed)           0.051     8.940    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[5]
    SLICE_X68Y65         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.643    11.825    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X68Y65         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/C
                         clock pessimism              0.124    11.949    
                         clock uncertainty           -0.130    11.819    
    SLICE_X68Y65         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.844    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.844    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 0.736ns (11.078%)  route 5.908ns (88.922%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 11.821 - 10.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.632ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.574ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.066     2.292    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.370 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.087     5.457    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X115Y78        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.494 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.085     5.579    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y77        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.618 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.319     5.937    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X110Y76        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.060 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.375     6.435    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X114Y95        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.525 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.473     7.998    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X69Y66         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     8.098 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.101     8.199    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X67Y66         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     8.299 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.234     8.533    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X68Y66         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     8.665 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[2]
                         net (fo=1, routed)           0.168     8.833    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_13
    SLICE_X67Y66         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.870 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[3]_i_1/O
                         net (fo=1, routed)           0.066     8.936    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[3]
    SLICE_X67Y66         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.639    11.821    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X67Y66         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/C
                         clock pessimism              0.124    11.945    
                         clock uncertainty           -0.130    11.815    
    SLICE_X67Y66         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.840    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.840    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 0.565ns (8.664%)  route 5.956ns (91.336%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.830ns = ( 11.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.632ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.574ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.066     2.292    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.370 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.087     5.457    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X115Y78        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.494 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.085     5.579    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y77        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.618 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.409     6.027    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X114Y92        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.078 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_9/O
                         net (fo=2, routed)           0.286     6.364    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[5]
    SLICE_X110Y79        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     6.487 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4/O
                         net (fo=1, routed)           0.398     6.885    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4_n_0
    SLICE_X114Y95        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     7.032 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_2/O
                         net (fo=2, routed)           1.424     8.456    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck
    SLICE_X68Y64         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     8.546 r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1/O
                         net (fo=2, routed)           0.267     8.813    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X67Y65         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.648    11.830    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X67Y65         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]/C
                         clock pessimism              0.124    11.954    
                         clock uncertainty           -0.130    11.824    
    SLICE_X67Y65         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    11.750    rfdc_one_adc_4096gsps_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  2.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.059ns (42.754%)  route 0.079ns (57.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.819ns (routing 0.574ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.064ns (routing 0.632ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.819     2.001    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y50         FDRE                                         r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.060 r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]/Q
                         net (fo=1, routed)           0.079     2.139    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X30Y50         SRL16E                                       r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.064     2.290    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y50         SRL16E                                       r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
                         clock pessimism             -0.189     2.101    
    SLICE_X30Y50         SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.026     2.127    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.059ns (37.107%)  route 0.100ns (62.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.805ns (routing 0.574ns, distribution 1.231ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.632ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.805     1.987    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X26Y24         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.046 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[13]/Q
                         net (fo=3, routed)           0.100     2.146    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arid[13]
    SLICE_X27Y24         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.037     2.263    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X27Y24         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[13]/C
                         clock pessimism             -0.189     2.074    
    SLICE_X27Y24         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.134    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.060ns (42.254%)  route 0.082ns (57.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.819ns (routing 0.574ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.064ns (routing 0.632ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.819     2.001    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y50         FDRE                                         r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.061 r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.082     2.143    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X30Y50         SRL16E                                       r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.064     2.290    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y50         SRL16E                                       r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.189     2.101    
    SLICE_X30Y50         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     2.130    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.812ns (routing 0.574ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.632ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.812     1.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y28         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.052 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.122     2.174    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH2
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.091     2.317    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA/CLK
                         clock pessimism             -0.247     2.070    
    SLICE_X24Y28         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.160    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.812ns (routing 0.574ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.632ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.812     1.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y28         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.052 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.122     2.174    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH2
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.091     2.317    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1/CLK
                         clock pessimism             -0.247     2.070    
    SLICE_X24Y28         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.160    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.812ns (routing 0.574ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.632ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.812     1.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y28         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.052 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.122     2.174    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH2
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.091     2.317    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB/CLK
                         clock pessimism             -0.247     2.070    
    SLICE_X24Y28         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.160    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.812ns (routing 0.574ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.632ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.812     1.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y28         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.052 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.122     2.174    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH2
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.091     2.317    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB_D1/CLK
                         clock pessimism             -0.247     2.070    
    SLICE_X24Y28         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.160    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.812ns (routing 0.574ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.632ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.812     1.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y28         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.052 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.122     2.174    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH2
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.091     2.317    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC/CLK
                         clock pessimism             -0.247     2.070    
    SLICE_X24Y28         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.160    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.812ns (routing 0.574ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.632ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.812     1.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y28         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.052 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.122     2.174    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH2
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.091     2.317    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC_D1/CLK
                         clock pessimism             -0.247     2.070    
    SLICE_X24Y28         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.160    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMD/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.812ns (routing 0.574ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.632ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.812     1.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y28         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.052 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.122     2.174    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/ADDRH2
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.091     2.317    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X24Y28         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMD/CLK
                         clock pessimism             -0.247     2.070    
    SLICE_X24Y28         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.160    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMD
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_one_adc_4096gsps_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx3_u_adc/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.076ns (5.101%)  route 1.414ns (94.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.632ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.574ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.941     2.167    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.243 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         1.414     3.657    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X75Y17         FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.674    11.856    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X75Y17         FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/C
                         clock pessimism              0.176    12.032    
                         clock uncertainty           -0.130    11.902    
    SLICE_X75Y17         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.836    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.657    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.076ns (5.101%)  route 1.414ns (94.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.632ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.574ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.941     2.167    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.243 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         1.414     3.657    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X75Y17         FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.674    11.856    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X75Y17         FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]/C
                         clock pessimism              0.176    12.032    
                         clock uncertainty           -0.130    11.902    
    SLICE_X75Y17         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.836    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.657    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.076ns (5.101%)  route 1.414ns (94.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.632ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.574ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.941     2.167    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.243 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         1.414     3.657    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X75Y17         FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.674    11.856    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X75Y17         FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/C
                         clock pessimism              0.176    12.032    
                         clock uncertainty           -0.130    11.902    
    SLICE_X75Y17         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.836    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.657    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.076ns (5.101%)  route 1.414ns (94.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.632ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.574ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.941     2.167    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.243 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         1.414     3.657    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X75Y17         FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.674    11.856    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X75Y17         FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]/C
                         clock pessimism              0.176    12.032    
                         clock uncertainty           -0.130    11.902    
    SLICE_X75Y17         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.836    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -3.657    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.076ns (5.104%)  route 1.413ns (94.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.632ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.574ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.941     2.167    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.243 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         1.413     3.656    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X75Y18         FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.673    11.855    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X75Y18         FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][11]/C
                         clock pessimism              0.176    12.031    
                         clock uncertainty           -0.130    11.901    
    SLICE_X75Y18         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.835    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][11]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.076ns (5.104%)  route 1.413ns (94.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.632ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.574ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.941     2.167    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.243 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         1.413     3.656    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X75Y18         FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.673    11.855    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X75Y18         FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]/C
                         clock pessimism              0.176    12.031    
                         clock uncertainty           -0.130    11.901    
    SLICE_X75Y18         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.835    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.076ns (5.104%)  route 1.413ns (94.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.632ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.574ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.941     2.167    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.243 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         1.413     3.656    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X75Y18         FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.673    11.855    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X75Y18         FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]/C
                         clock pessimism              0.176    12.031    
                         clock uncertainty           -0.130    11.901    
    SLICE_X75Y18         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.835    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.076ns (5.104%)  route 1.413ns (94.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.632ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.574ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.941     2.167    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.243 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         1.413     3.656    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X75Y18         FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.673    11.855    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X75Y18         FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][7]/C
                         clock pessimism              0.176    12.031    
                         clock uncertainty           -0.130    11.901    
    SLICE_X75Y18         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.835    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][7]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.076ns (5.108%)  route 1.412ns (94.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 11.854 - 10.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.632ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.574ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.941     2.167    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.243 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         1.412     3.655    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X75Y19         FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.672    11.854    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X75Y19         FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]/C
                         clock pessimism              0.176    12.030    
                         clock uncertainty           -0.130    11.900    
    SLICE_X75Y19         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.834    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][26]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.076ns (5.108%)  route 1.412ns (94.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 11.854 - 10.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.632ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.574ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.941     2.167    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.243 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         1.412     3.655    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X75Y19         FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.672    11.854    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X75Y19         FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][26]/C
                         clock pessimism              0.176    12.030    
                         clock uncertainty           -0.130    11.900    
    SLICE_X75Y19         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.834    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][26]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  8.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_snapshot0_45_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.026ns (routing 0.341ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.382ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.026     1.146    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X75Y31         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.184 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.085     1.269    rfdc_one_adc_4096gsps_snapshot0_45_ss_status/IP_RESET
    SLICE_X75Y31         FDCE                                         f  rfdc_one_adc_4096gsps_snapshot0_45_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.165     1.312    rfdc_one_adc_4096gsps_snapshot0_45_ss_status/IP_CLK
    SLICE_X75Y31         FDCE                                         r  rfdc_one_adc_4096gsps_snapshot0_45_ss_status/sBusValid_reg/C
                         clock pessimism             -0.152     1.160    
    SLICE_X75Y31         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.140    rfdc_one_adc_4096gsps_snapshot0_45_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_snapshot0_45_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.026ns (routing 0.341ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.382ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.026     1.146    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X75Y31         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.184 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.085     1.269    rfdc_one_adc_4096gsps_snapshot0_45_ss_status/IP_RESET
    SLICE_X75Y31         FDCE                                         f  rfdc_one_adc_4096gsps_snapshot0_45_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.165     1.312    rfdc_one_adc_4096gsps_snapshot0_45_ss_status/IP_CLK
    SLICE_X75Y31         FDCE                                         r  rfdc_one_adc_4096gsps_snapshot0_45_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.152     1.160    
    SLICE_X75Y31         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.140    rfdc_one_adc_4096gsps_snapshot0_45_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_snapshot0_01_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.026ns (routing 0.341ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.382ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.026     1.146    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X75Y31         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.184 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.113     1.297    rfdc_one_adc_4096gsps_snapshot0_01_ss_status/IP_RESET
    SLICE_X75Y33         FDCE                                         f  rfdc_one_adc_4096gsps_snapshot0_01_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.165     1.312    rfdc_one_adc_4096gsps_snapshot0_01_ss_status/IP_CLK
    SLICE_X75Y33         FDCE                                         r  rfdc_one_adc_4096gsps_snapshot0_01_ss_status/sBusValid_reg/C
                         clock pessimism             -0.147     1.165    
    SLICE_X75Y33         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.145    rfdc_one_adc_4096gsps_snapshot0_01_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_snapshot0_01_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.026ns (routing 0.341ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.382ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.026     1.146    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X75Y31         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.184 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.113     1.297    rfdc_one_adc_4096gsps_snapshot0_01_ss_status/IP_RESET
    SLICE_X75Y33         FDCE                                         f  rfdc_one_adc_4096gsps_snapshot0_01_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.165     1.312    rfdc_one_adc_4096gsps_snapshot0_01_ss_status/IP_CLK
    SLICE_X75Y33         FDCE                                         r  rfdc_one_adc_4096gsps_snapshot0_01_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.147     1.165    
    SLICE_X75Y33         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.145    rfdc_one_adc_4096gsps_snapshot0_01_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_snapshot0_23_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.026ns (routing 0.341ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.382ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.026     1.146    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X75Y31         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.184 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.113     1.297    rfdc_one_adc_4096gsps_snapshot0_23_ss_status/IP_RESET
    SLICE_X75Y33         FDCE                                         f  rfdc_one_adc_4096gsps_snapshot0_23_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.165     1.312    rfdc_one_adc_4096gsps_snapshot0_23_ss_status/IP_CLK
    SLICE_X75Y33         FDCE                                         r  rfdc_one_adc_4096gsps_snapshot0_23_ss_status/sBusValid_reg/C
                         clock pessimism             -0.147     1.165    
    SLICE_X75Y33         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.145    rfdc_one_adc_4096gsps_snapshot0_23_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_snapshot0_23_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.026ns (routing 0.341ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.382ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.026     1.146    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X75Y31         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.184 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.113     1.297    rfdc_one_adc_4096gsps_snapshot0_23_ss_status/IP_RESET
    SLICE_X75Y33         FDCE                                         f  rfdc_one_adc_4096gsps_snapshot0_23_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.165     1.312    rfdc_one_adc_4096gsps_snapshot0_23_ss_status/IP_CLK
    SLICE_X75Y33         FDCE                                         r  rfdc_one_adc_4096gsps_snapshot0_23_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.147     1.165    
    SLICE_X75Y33         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.145    rfdc_one_adc_4096gsps_snapshot0_23_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_snapshot0_67_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.026ns (routing 0.341ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.382ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.026     1.146    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X75Y31         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.184 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.113     1.297    rfdc_one_adc_4096gsps_snapshot0_67_ss_status/IP_RESET
    SLICE_X75Y33         FDCE                                         f  rfdc_one_adc_4096gsps_snapshot0_67_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.165     1.312    rfdc_one_adc_4096gsps_snapshot0_67_ss_status/IP_CLK
    SLICE_X75Y33         FDCE                                         r  rfdc_one_adc_4096gsps_snapshot0_67_ss_status/sBusValid_reg/C
                         clock pessimism             -0.147     1.165    
    SLICE_X75Y33         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.145    rfdc_one_adc_4096gsps_snapshot0_67_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_snapshot0_67_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.026ns (routing 0.341ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.382ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.026     1.146    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X75Y31         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.184 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.113     1.297    rfdc_one_adc_4096gsps_snapshot0_67_ss_status/IP_RESET
    SLICE_X75Y33         FDCE                                         f  rfdc_one_adc_4096gsps_snapshot0_67_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.165     1.312    rfdc_one_adc_4096gsps_snapshot0_67_ss_status/IP_CLK
    SLICE_X75Y33         FDCE                                         r  rfdc_one_adc_4096gsps_snapshot0_67_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.147     1.165    
    SLICE_X75Y33         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.145    rfdc_one_adc_4096gsps_snapshot0_67_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_sync_state/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.026ns (routing 0.341ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.382ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.026     1.146    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X75Y31         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.184 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.113     1.297    rfdc_one_adc_4096gsps_sync_state/IP_RESET
    SLICE_X75Y33         FDCE                                         f  rfdc_one_adc_4096gsps_sync_state/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.165     1.312    rfdc_one_adc_4096gsps_sync_state/IP_CLK
    SLICE_X75Y33         FDCE                                         r  rfdc_one_adc_4096gsps_sync_state/sBusValid_reg/C
                         clock pessimism             -0.147     1.165    
    SLICE_X75Y33         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.145    rfdc_one_adc_4096gsps_sync_state/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_sync_state/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.026ns (routing 0.341ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.382ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.026     1.146    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X75Y31         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.184 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.113     1.297    rfdc_one_adc_4096gsps_sync_state/IP_RESET
    SLICE_X75Y33         FDCE                                         f  rfdc_one_adc_4096gsps_sync_state/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.165     1.312    rfdc_one_adc_4096gsps_sync_state/IP_CLK
    SLICE_X75Y33         FDCE                                         r  rfdc_one_adc_4096gsps_sync_state/vBusValidTmp_reg/C
                         clock pessimism             -0.147     1.165    
    SLICE_X75Y33         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.145    rfdc_one_adc_4096gsps_sync_state/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.152    





