//==============================================================================
// AXI4 Base Test
// Generated by AMBA Bus Matrix Configuration Tool
// Date: 2025-08-04 09:53:21
//==============================================================================

class axi4_base_test extends uvm_test;
    
    `uvm_component_utils(axi4_base_test)
    
    // Environment instance
    axi4_env env;
    
    // Environment configuration
    axi4_env_config env_cfg;
    
    // Constructor
    function new(string name = "axi4_base_test", uvm_component parent = null);
        super.new(name, parent);
    endfunction
    
    // Build phase
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        
        // Create environment configuration
        env_cfg = axi4_env_config::type_id::create("env_cfg");
        
        // Initialize master and slave configurations
        env_cfg.no_of_masters = 9;
        env_cfg.no_of_slaves = 9;
        
        // Configure slave address ranges
        env_cfg.slave_cfg[0].start_addr = 32'h0000_0000;
        env_cfg.slave_cfg[0].end_addr   = 32'h0000_1FFF;
        
        env_cfg.slave_cfg[1].start_addr = 32'h0000_2000;
        env_cfg.slave_cfg[1].end_addr   = 32'h0000_3FFF;
        
        env_cfg.slave_cfg[2].start_addr = 32'h0000_4000;
        env_cfg.slave_cfg[2].end_addr   = 32'h0000_5FFF;
        
        env_cfg.slave_cfg[3].start_addr = 32'h0000_6000;
        env_cfg.slave_cfg[3].end_addr   = 32'h0000_7FFF;
        
        env_cfg.slave_cfg[4].start_addr = 32'h0000_8000;
        env_cfg.slave_cfg[4].end_addr   = 32'h0000_9FFF;
        
        env_cfg.slave_cfg[5].start_addr = 32'h0000_A000;
        env_cfg.slave_cfg[5].end_addr   = 32'h0000_BFFF;
        
        env_cfg.slave_cfg[6].start_addr = 32'h0000_C000;
        env_cfg.slave_cfg[6].end_addr   = 32'h0000_DFFF;
        
        env_cfg.slave_cfg[7].start_addr = 32'h0000_E000;
        env_cfg.slave_cfg[7].end_addr   = 32'h0000_FFFF;
        
        env_cfg.slave_cfg[8].start_addr = 32'h0001_0000;
        env_cfg.slave_cfg[8].end_addr   = 32'h0001_1FFF;
        
        `uvm_info(get_type_name(), "Configured slave address ranges", UVM_LOW)
        
        // Set configuration
        uvm_config_db#(axi4_env_config)::set(this, "env*", "env_cfg", env_cfg);
        
        // Create environment
        env = axi4_env::type_id::create("env", this);
    endfunction
    
    // Start of simulation phase - control waveform dumping
    function void start_of_simulation_phase(uvm_phase phase);
        super.start_of_simulation_phase(phase);
        
        // Check for waveform control
        if ($test$plusargs("enable_wave")) begin
            `uvm_info(get_type_name(), "Enabling waveform dump", UVM_LOW)
            // Use direct system tasks instead of hierarchical reference
            `ifdef DUMP_FSDB
                $fsdbDumpon();
            `elsif DUMP_VCD
                $dumpon();
            `endif
        end
        
        if ($test$plusargs("disable_wave")) begin
            `uvm_info(get_type_name(), "Disabling waveform dump", UVM_LOW)
            // Use direct system tasks instead of hierarchical reference
            `ifdef DUMP_FSDB
                $fsdbDumpoff();
            `elsif DUMP_VCD
                $dumpoff();
            `endif
        end
    endfunction
    
    // End of elaboration phase
    function void end_of_elaboration_phase(uvm_phase phase);
        super.end_of_elaboration_phase(phase);
        uvm_top.print_topology();
    endfunction
    
    // Run phase
    task run_phase(uvm_phase phase);
        phase.raise_objection(this);
        `uvm_info(get_type_name(), "Starting base test", UVM_LOW)
        
        // Add test logic here
        #100ns;
        
        `uvm_info(get_type_name(), "Ending base test", UVM_LOW)
        phase.drop_objection(this);
    endtask
    
endclass : axi4_base_test
