{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549958809974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549958809979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 03:06:49 2019 " "Processing started: Tue Feb 12 03:06:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549958809979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958809979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958809979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549958810685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549958810685 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project.v(133) " "Verilog HDL information at Project.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1549958819362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 2 2 " "Found 2 design units, including 2 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549958819365 ""} { "Info" "ISGN_ENTITY_NAME" "2 SXT " "Found entity 2: SXT" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549958819365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958819365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549958819369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958819369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549958819373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958819373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549958819378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958819378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_test.v 1 1 " "Found 1 design units, including 1 entities, in source file project_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project_test " "Found entity 1: Project_test" {  } { { "Project_test.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549958819383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958819383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549958819424 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem Project.v(105) " "Verilog HDL warning at Project.v(105): object imem used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 105 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1549958819500 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op2_ID_w Project.v(149) " "Verilog HDL or VHDL warning at Project.v(149): object \"op2_ID_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819501 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_ID_w Project.v(151) " "Verilog HDL or VHDL warning at Project.v(151): object \"rd_ID_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819501 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regval1_ID_w Project.v(155) " "Verilog HDL or VHDL warning at Project.v(155): object \"regval1_ID_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819501 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regval2_ID_w Project.v(156) " "Verilog HDL or VHDL warning at Project.v(156): object \"regval2_ID_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819501 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrlsig_ID_w Project.v(163) " "Verilog HDL or VHDL warning at Project.v(163): object \"ctrlsig_ID_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819501 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_ID Project.v(169) " "Verilog HDL or VHDL warning at Project.v(169): object \"PC_ID\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819501 "|Project"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "immval_ID Project.v(173) " "Verilog HDL warning at Project.v(173): object immval_ID used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 173 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1549958819501 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wregno_ID Project.v(177) " "Verilog HDL or VHDL warning at Project.v(177): object \"wregno_ID\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819501 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_ID Project.v(181) " "Verilog HDL or VHDL warning at Project.v(181): object \"inst_ID\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819501 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_br_EX_w Project.v(240) " "Verilog HDL or VHDL warning at Project.v(240): object \"is_br_EX_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819502 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_jmp_EX_w Project.v(241) " "Verilog HDL or VHDL warning at Project.v(241): object \"is_jmp_EX_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819502 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "br_cond_EX Project.v(245) " "Verilog HDL or VHDL warning at Project.v(245): object \"br_cond_EX\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819502 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluout_EX_r Project.v(248) " "Verilog HDL or VHDL warning at Project.v(248): object \"aluout_EX_r\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819502 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_MEM Project.v(315) " "Verilog HDL or VHDL warning at Project.v(315): object \"inst_MEM\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549958819502 "|Project"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LEDR_out Project.v(402) " "Verilog HDL warning at Project.v(402): object LEDR_out used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 402 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1549958819653 "|Project"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "Project.v(221) " "Verilog HDL Conditional Statement error at Project.v(221): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 221 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819680 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1_ID Project.v(220) " "Verilog HDL Always Construct warning at Project.v(220): inferring latch(es) for variable \"op1_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819680 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op2_ID Project.v(220) " "Verilog HDL Always Construct warning at Project.v(220): inferring latch(es) for variable \"op2_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819680 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regval1_ID Project.v(220) " "Verilog HDL Always Construct warning at Project.v(220): inferring latch(es) for variable \"regval1_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819680 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regval2_ID Project.v(220) " "Verilog HDL Always Construct warning at Project.v(220): inferring latch(es) for variable \"regval2_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819680 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrlsig_ID Project.v(220) " "Verilog HDL Always Construct warning at Project.v(220): inferring latch(es) for variable \"ctrlsig_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819680 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_EX Project.v(291) " "Verilog HDL Always Construct warning at Project.v(291): inferring latch(es) for variable \"inst_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819682 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluout_EX Project.v(291) " "Verilog HDL Always Construct warning at Project.v(291): inferring latch(es) for variable \"aluout_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819682 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wregno_EX Project.v(291) " "Verilog HDL Always Construct warning at Project.v(291): inferring latch(es) for variable \"wregno_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819683 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrlsig_EX Project.v(291) " "Verilog HDL Always Construct warning at Project.v(291): inferring latch(es) for variable \"ctrlsig_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819683 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mispred_EX Project.v(291) " "Verilog HDL Always Construct warning at Project.v(291): inferring latch(es) for variable \"mispred_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819683 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcgood_EX Project.v(291) " "Verilog HDL Always Construct warning at Project.v(291): inferring latch(es) for variable \"pcgood_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819683 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regval2_EX Project.v(291) " "Verilog HDL Always Construct warning at Project.v(291): inferring latch(es) for variable \"regval2_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549958819683 "|Project"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDR_out 0 Project.v(402) " "Net \"LEDR_out\" at Project.v(402) has no driver or initial value, using a default initial value '0'" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 402 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1549958820100 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[0\] Project.v(291) " "Inferred latch for \"regval2_EX\[0\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820113 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[1\] Project.v(291) " "Inferred latch for \"regval2_EX\[1\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820113 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[2\] Project.v(291) " "Inferred latch for \"regval2_EX\[2\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820113 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[3\] Project.v(291) " "Inferred latch for \"regval2_EX\[3\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820113 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[4\] Project.v(291) " "Inferred latch for \"regval2_EX\[4\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820113 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[5\] Project.v(291) " "Inferred latch for \"regval2_EX\[5\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820113 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[6\] Project.v(291) " "Inferred latch for \"regval2_EX\[6\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820113 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[7\] Project.v(291) " "Inferred latch for \"regval2_EX\[7\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820113 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[8\] Project.v(291) " "Inferred latch for \"regval2_EX\[8\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820113 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[9\] Project.v(291) " "Inferred latch for \"regval2_EX\[9\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820113 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[10\] Project.v(291) " "Inferred latch for \"regval2_EX\[10\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[11\] Project.v(291) " "Inferred latch for \"regval2_EX\[11\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[12\] Project.v(291) " "Inferred latch for \"regval2_EX\[12\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[13\] Project.v(291) " "Inferred latch for \"regval2_EX\[13\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[14\] Project.v(291) " "Inferred latch for \"regval2_EX\[14\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[15\] Project.v(291) " "Inferred latch for \"regval2_EX\[15\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[16\] Project.v(291) " "Inferred latch for \"regval2_EX\[16\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[17\] Project.v(291) " "Inferred latch for \"regval2_EX\[17\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[18\] Project.v(291) " "Inferred latch for \"regval2_EX\[18\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[19\] Project.v(291) " "Inferred latch for \"regval2_EX\[19\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[20\] Project.v(291) " "Inferred latch for \"regval2_EX\[20\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[21\] Project.v(291) " "Inferred latch for \"regval2_EX\[21\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[22\] Project.v(291) " "Inferred latch for \"regval2_EX\[22\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[23\] Project.v(291) " "Inferred latch for \"regval2_EX\[23\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[2\] Project.v(291) " "Inferred latch for \"pcgood_EX\[2\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[3\] Project.v(291) " "Inferred latch for \"pcgood_EX\[3\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[4\] Project.v(291) " "Inferred latch for \"pcgood_EX\[4\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[5\] Project.v(291) " "Inferred latch for \"pcgood_EX\[5\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[6\] Project.v(291) " "Inferred latch for \"pcgood_EX\[6\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[7\] Project.v(291) " "Inferred latch for \"pcgood_EX\[7\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[8\] Project.v(291) " "Inferred latch for \"pcgood_EX\[8\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[9\] Project.v(291) " "Inferred latch for \"pcgood_EX\[9\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820114 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[10\] Project.v(291) " "Inferred latch for \"pcgood_EX\[10\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[11\] Project.v(291) " "Inferred latch for \"pcgood_EX\[11\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[12\] Project.v(291) " "Inferred latch for \"pcgood_EX\[12\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[13\] Project.v(291) " "Inferred latch for \"pcgood_EX\[13\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[14\] Project.v(291) " "Inferred latch for \"pcgood_EX\[14\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[15\] Project.v(291) " "Inferred latch for \"pcgood_EX\[15\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[16\] Project.v(291) " "Inferred latch for \"pcgood_EX\[16\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[17\] Project.v(291) " "Inferred latch for \"pcgood_EX\[17\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[18\] Project.v(291) " "Inferred latch for \"pcgood_EX\[18\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[19\] Project.v(291) " "Inferred latch for \"pcgood_EX\[19\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[20\] Project.v(291) " "Inferred latch for \"pcgood_EX\[20\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[21\] Project.v(291) " "Inferred latch for \"pcgood_EX\[21\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[22\] Project.v(291) " "Inferred latch for \"pcgood_EX\[22\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[23\] Project.v(291) " "Inferred latch for \"pcgood_EX\[23\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[24\] Project.v(291) " "Inferred latch for \"pcgood_EX\[24\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[25\] Project.v(291) " "Inferred latch for \"pcgood_EX\[25\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[26\] Project.v(291) " "Inferred latch for \"pcgood_EX\[26\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[27\] Project.v(291) " "Inferred latch for \"pcgood_EX\[27\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[28\] Project.v(291) " "Inferred latch for \"pcgood_EX\[28\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[29\] Project.v(291) " "Inferred latch for \"pcgood_EX\[29\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[30\] Project.v(291) " "Inferred latch for \"pcgood_EX\[30\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[31\] Project.v(291) " "Inferred latch for \"pcgood_EX\[31\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mispred_EX Project.v(291) " "Inferred latch for \"mispred_EX\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlsig_EX\[0\] Project.v(291) " "Inferred latch for \"ctrlsig_EX\[0\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlsig_EX\[1\] Project.v(291) " "Inferred latch for \"ctrlsig_EX\[1\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wregno_EX\[0\] Project.v(291) " "Inferred latch for \"wregno_EX\[0\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wregno_EX\[1\] Project.v(291) " "Inferred latch for \"wregno_EX\[1\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wregno_EX\[2\] Project.v(291) " "Inferred latch for \"wregno_EX\[2\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wregno_EX\[3\] Project.v(291) " "Inferred latch for \"wregno_EX\[3\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[0\] Project.v(291) " "Inferred latch for \"aluout_EX\[0\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[1\] Project.v(291) " "Inferred latch for \"aluout_EX\[1\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820115 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[2\] Project.v(291) " "Inferred latch for \"aluout_EX\[2\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[3\] Project.v(291) " "Inferred latch for \"aluout_EX\[3\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[4\] Project.v(291) " "Inferred latch for \"aluout_EX\[4\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[5\] Project.v(291) " "Inferred latch for \"aluout_EX\[5\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[6\] Project.v(291) " "Inferred latch for \"aluout_EX\[6\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[7\] Project.v(291) " "Inferred latch for \"aluout_EX\[7\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[8\] Project.v(291) " "Inferred latch for \"aluout_EX\[8\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[9\] Project.v(291) " "Inferred latch for \"aluout_EX\[9\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[10\] Project.v(291) " "Inferred latch for \"aluout_EX\[10\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[11\] Project.v(291) " "Inferred latch for \"aluout_EX\[11\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[12\] Project.v(291) " "Inferred latch for \"aluout_EX\[12\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[13\] Project.v(291) " "Inferred latch for \"aluout_EX\[13\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[14\] Project.v(291) " "Inferred latch for \"aluout_EX\[14\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[15\] Project.v(291) " "Inferred latch for \"aluout_EX\[15\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[16\] Project.v(291) " "Inferred latch for \"aluout_EX\[16\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[17\] Project.v(291) " "Inferred latch for \"aluout_EX\[17\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[18\] Project.v(291) " "Inferred latch for \"aluout_EX\[18\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[19\] Project.v(291) " "Inferred latch for \"aluout_EX\[19\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[20\] Project.v(291) " "Inferred latch for \"aluout_EX\[20\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[21\] Project.v(291) " "Inferred latch for \"aluout_EX\[21\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[22\] Project.v(291) " "Inferred latch for \"aluout_EX\[22\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[23\] Project.v(291) " "Inferred latch for \"aluout_EX\[23\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[24\] Project.v(291) " "Inferred latch for \"aluout_EX\[24\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820116 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[25\] Project.v(291) " "Inferred latch for \"aluout_EX\[25\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820117 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[26\] Project.v(291) " "Inferred latch for \"aluout_EX\[26\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820117 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[27\] Project.v(291) " "Inferred latch for \"aluout_EX\[27\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820117 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[28\] Project.v(291) " "Inferred latch for \"aluout_EX\[28\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820117 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[29\] Project.v(291) " "Inferred latch for \"aluout_EX\[29\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820117 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[30\] Project.v(291) " "Inferred latch for \"aluout_EX\[30\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820117 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[31\] Project.v(291) " "Inferred latch for \"aluout_EX\[31\]\" at Project.v(291)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820117 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlsig_ID\[0\] Project.v(220) " "Inferred latch for \"ctrlsig_ID\[0\]\" at Project.v(220)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820117 "|Project"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549958820156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.map.smsg " "Generated suppressed messages file C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820196 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549958820291 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 12 03:07:00 2019 " "Processing ended: Tue Feb 12 03:07:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549958820291 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549958820291 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549958820291 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820291 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 30 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 30 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549958820913 ""}
