<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Jan 13 21:49:59 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets lo_pll_out]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.047ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \clock_phase_shifter_inst/o_clk_q_10  (from lo_pll_out +)
   Destination:    FD1S3AX    D              \clock_phase_shifter_inst/o_clk_q_10  (to lo_pll_out -)

   Delay:                   2.807ns  (30.3% logic, 69.7% route), 2 logic levels.

 Constraint Details:

      2.807ns data_path \clock_phase_shifter_inst/o_clk_q_10 to \clock_phase_shifter_inst/o_clk_q_10 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.047ns

 Path Details: \clock_phase_shifter_inst/o_clk_q_10 to \clock_phase_shifter_inst/o_clk_q_10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \clock_phase_shifter_inst/o_clk_q_10 (from lo_pll_out)
Route         2   e 1.002                                  q_clk_p_c
LUT4        ---     0.448              A to Z              o_clk_q_I_0_1_lut
Route         2   e 0.954                                  q_clk_n_c
                  --------
                    2.807  (30.3% logic, 69.7% route), 2 logic levels.


Passed:  The following path meets requirements by 2.047ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \clock_phase_shifter_inst/o_clk_i_9  (from lo_pll_out +)
   Destination:    FD1S3AX    D              \clock_phase_shifter_inst/o_clk_i_9  (to lo_pll_out +)

   Delay:                   2.807ns  (30.3% logic, 69.7% route), 2 logic levels.

 Constraint Details:

      2.807ns data_path \clock_phase_shifter_inst/o_clk_i_9 to \clock_phase_shifter_inst/o_clk_i_9 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.047ns

 Path Details: \clock_phase_shifter_inst/o_clk_i_9 to \clock_phase_shifter_inst/o_clk_i_9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \clock_phase_shifter_inst/o_clk_i_9 (from lo_pll_out)
Route         2   e 1.002                                  i_clk_p_c
LUT4        ---     0.448              A to Z              o_clk_i_I_0_1_lut
Route         2   e 0.954                                  i_clk_n_c
                  --------
                    2.807  (30.3% logic, 69.7% route), 2 logic levels.

Report: 2.953 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets dac_clk_p_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.859ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \genbus/packxi/o_pck_stb_24  (from dac_clk_p_c +)
   Destination:    FD1P3AX    D              \genbus/wbexec/o_wb_addr_548__i29  (to dac_clk_p_c +)

   Delay:                  10.713ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     10.713ns data_path \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_548__i29 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.859ns

 Path Details: \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_548__i29

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \genbus/packxi/o_pck_stb_24 (from dac_clk_p_c)
Route         7   e 1.303                                  \genbus/packxi/iw_stb
LUT4        ---     0.448              B to Z              \genbus/packxi/i1_2_lut_rep_789
Route         2   e 0.954                                  \genbus/n27112
LUT4        ---     0.448              B to Z              \genbus/wbexec/i1_4_lut
Route        29   e 1.698                                  \genbus/wbexec/n3
LUT4        ---     0.448              B to Z              \genbus/wbexec/i15533_2_lut
Route         1   e 0.788                                  \genbus/wbexec/n17450
A1_TO_FCO   ---     0.752           A[2] to COUT           \genbus/wbexec/o_wb_addr_548_add_4_3
Route         1   e 0.020                                  \genbus/wbexec/n17696
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_5
Route         1   e 0.020                                  \genbus/wbexec/n17697
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_7
Route         1   e 0.020                                  \genbus/wbexec/n17698
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_9
Route         1   e 0.020                                  \genbus/wbexec/n17699
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_11
Route         1   e 0.020                                  \genbus/wbexec/n17700
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_13
Route         1   e 0.020                                  \genbus/wbexec/n17701
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_15
Route         1   e 0.020                                  \genbus/wbexec/n17702
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_17
Route         1   e 0.020                                  \genbus/wbexec/n17703
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_19
Route         1   e 0.020                                  \genbus/wbexec/n17704
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_21
Route         1   e 0.020                                  \genbus/wbexec/n17705
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_23
Route         1   e 0.020                                  \genbus/wbexec/n17706
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_25
Route         1   e 0.020                                  \genbus/wbexec/n17707
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_27
Route         1   e 0.020                                  \genbus/wbexec/n17708
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_29
Route         1   e 0.020                                  \genbus/wbexec/n17709
FCI_TO_F    ---     0.544            CIN to S[2]           \genbus/wbexec/o_wb_addr_548_add_4_31
Route         1   e 0.788                                  \genbus/wbexec/n126
                  --------
                   10.713  (45.8% logic, 54.2% route), 19 logic levels.


Error:  The following path violates requirements by 5.859ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \genbus/packxi/o_pck_stb_24  (from dac_clk_p_c +)
   Destination:    FD1P3AX    D              \genbus/wbexec/o_wb_addr_548__i28  (to dac_clk_p_c +)

   Delay:                  10.713ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     10.713ns data_path \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_548__i28 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.859ns

 Path Details: \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_548__i28

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \genbus/packxi/o_pck_stb_24 (from dac_clk_p_c)
Route         7   e 1.303                                  \genbus/packxi/iw_stb
LUT4        ---     0.448              B to Z              \genbus/packxi/i1_2_lut_rep_789
Route         2   e 0.954                                  \genbus/n27112
LUT4        ---     0.448              B to Z              \genbus/wbexec/i1_4_lut
Route        29   e 1.698                                  \genbus/wbexec/n3
LUT4        ---     0.448              B to Z              \genbus/wbexec/i15533_2_lut
Route         1   e 0.788                                  \genbus/wbexec/n17450
A1_TO_FCO   ---     0.752           A[2] to COUT           \genbus/wbexec/o_wb_addr_548_add_4_3
Route         1   e 0.020                                  \genbus/wbexec/n17696
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_5
Route         1   e 0.020                                  \genbus/wbexec/n17697
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_7
Route         1   e 0.020                                  \genbus/wbexec/n17698
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_9
Route         1   e 0.020                                  \genbus/wbexec/n17699
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_11
Route         1   e 0.020                                  \genbus/wbexec/n17700
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_13
Route         1   e 0.020                                  \genbus/wbexec/n17701
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_15
Route         1   e 0.020                                  \genbus/wbexec/n17702
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_17
Route         1   e 0.020                                  \genbus/wbexec/n17703
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_19
Route         1   e 0.020                                  \genbus/wbexec/n17704
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_21
Route         1   e 0.020                                  \genbus/wbexec/n17705
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_23
Route         1   e 0.020                                  \genbus/wbexec/n17706
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_25
Route         1   e 0.020                                  \genbus/wbexec/n17707
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_27
Route         1   e 0.020                                  \genbus/wbexec/n17708
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_29
Route         1   e 0.020                                  \genbus/wbexec/n17709
FCI_TO_F    ---     0.544            CIN to S[2]           \genbus/wbexec/o_wb_addr_548_add_4_31
Route         1   e 0.788                                  \genbus/wbexec/n127
                  --------
                   10.713  (45.8% logic, 54.2% route), 19 logic levels.


Error:  The following path violates requirements by 5.859ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \genbus/packxi/o_pck_word__i33  (from dac_clk_p_c +)
   Destination:    FD1P3AX    D              \genbus/wbexec/o_wb_addr_548__i29  (to dac_clk_p_c +)

   Delay:                  10.713ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     10.713ns data_path \genbus/packxi/o_pck_word__i33 to \genbus/wbexec/o_wb_addr_548__i29 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.859ns

 Path Details: \genbus/packxi/o_pck_word__i33 to \genbus/wbexec/o_wb_addr_548__i29

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \genbus/packxi/o_pck_word__i33 (from dac_clk_p_c)
Route         7   e 1.303                                  \genbus/packxi/iw_word[33]
LUT4        ---     0.448              A to Z              \genbus/packxi/i1_2_lut_rep_789
Route         2   e 0.954                                  \genbus/n27112
LUT4        ---     0.448              B to Z              \genbus/wbexec/i1_4_lut
Route        29   e 1.698                                  \genbus/wbexec/n3
LUT4        ---     0.448              B to Z              \genbus/wbexec/i15533_2_lut
Route         1   e 0.788                                  \genbus/wbexec/n17450
A1_TO_FCO   ---     0.752           A[2] to COUT           \genbus/wbexec/o_wb_addr_548_add_4_3
Route         1   e 0.020                                  \genbus/wbexec/n17696
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_5
Route         1   e 0.020                                  \genbus/wbexec/n17697
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_7
Route         1   e 0.020                                  \genbus/wbexec/n17698
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_9
Route         1   e 0.020                                  \genbus/wbexec/n17699
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_11
Route         1   e 0.020                                  \genbus/wbexec/n17700
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_13
Route         1   e 0.020                                  \genbus/wbexec/n17701
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_15
Route         1   e 0.020                                  \genbus/wbexec/n17702
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_17
Route         1   e 0.020                                  \genbus/wbexec/n17703
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_19
Route         1   e 0.020                                  \genbus/wbexec/n17704
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_21
Route         1   e 0.020                                  \genbus/wbexec/n17705
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_23
Route         1   e 0.020                                  \genbus/wbexec/n17706
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_25
Route         1   e 0.020                                  \genbus/wbexec/n17707
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_27
Route         1   e 0.020                                  \genbus/wbexec/n17708
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_548_add_4_29
Route         1   e 0.020                                  \genbus/wbexec/n17709
FCI_TO_F    ---     0.544            CIN to S[2]           \genbus/wbexec/o_wb_addr_548_add_4_31
Route         1   e 0.788                                  \genbus/wbexec/n126
                  --------
                   10.713  (45.8% logic, 54.2% route), 19 logic levels.

Warning: 10.859 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets lo_pll_out]              |     5.000 ns|     2.953 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets dac_clk_p_c]             |     5.000 ns|    10.859 ns|    19 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\wb_fm_data_31__I_0/n14428              |      31|    2144|     52.34%
                                        |        |        |
\wb_fm_data_31__I_0/n20679              |       1|    1712|     41.80%
                                        |        |        |
\wb_fm_data_31__I_0/n17615              |       1|    1520|     37.11%
                                        |        |        |
\wb_fm_data_31__I_0/n17616              |       1|    1512|     36.91%
                                        |        |        |
\wb_fm_data_31__I_0/n17614              |       1|    1496|     36.52%
                                        |        |        |
\wb_fm_data_31__I_0/n17617              |       1|    1472|     35.94%
                                        |        |        |
\wb_fm_data_31__I_0/n17613              |       1|    1440|     35.16%
                                        |        |        |
\wb_fm_data_31__I_0/n17618              |       1|    1384|     33.79%
                                        |        |        |
\wb_fm_data_31__I_0/n17612              |       1|    1320|     32.23%
                                        |        |        |
\wb_fm_data_31__I_0/n17619              |       1|    1232|     30.08%
                                        |        |        |
\genbus/wbexec/n3                       |      29|    1180|     28.81%
                                        |        |        |
\wb_fm_data_31__I_0/n17611              |       1|    1136|     27.73%
                                        |        |        |
\wb_fm_data_31__I_0/n17620              |       1|    1016|     24.80%
                                        |        |        |
\wb_fm_data_31__I_0/n17610              |       1|     888|     21.68%
                                        |        |        |
\genbus/wbexec/n17703                   |       1|     804|     19.63%
                                        |        |        |
\genbus/wbexec/n17702                   |       1|     796|     19.43%
                                        |        |        |
\genbus/n27112                          |       2|     784|     19.14%
                                        |        |        |
\wb_fm_data_31__I_0/n20663              |       1|     784|     19.14%
                                        |        |        |
\wb_fm_data_31__I_0/n20667              |       1|     784|     19.14%
                                        |        |        |
\genbus/wbexec/n17704                   |       1|     780|     19.04%
                                        |        |        |
\genbus/wbexec/n17701                   |       1|     756|     18.46%
                                        |        |        |
\wb_fm_data_31__I_0/n17621              |       1|     736|     17.97%
                                        |        |        |
\genbus/wbexec/n17705                   |       1|     722|     17.63%
                                        |        |        |
\genbus/wbexec/n17700                   |       1|     684|     16.70%
                                        |        |        |
\genbus/wbexec/n17706                   |       1|     636|     15.53%
                                        |        |        |
\genbus/wbexec/n17699                   |       1|     584|     14.26%
                                        |        |        |
\wb_fm_data_31__I_0/n17609              |       1|     576|     14.06%
                                        |        |        |
\genbus/wbexec/n17707                   |       1|     522|     12.74%
                                        |        |        |
\genbus/wbexec/n17698                   |       1|     456|     11.13%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 17115247

Constraints cover  41038 paths, 6047 nets, and 17201 connections (90.6% coverage)


Peak memory: 182714368 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
