{:input (genetic.crossover/dumb-crossover 1718526425 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif"))) (genetic.mutation/change-constant-value 37146181 (genetic.mutation/change-constant-value 472290878 (genetic.mutation/change-constant-value 268082848 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , \\wire11_:missing , \\wire13_:missing , \\wire14_:missing , wire15_46, wire16_47, wire17_58, wire18_47, wire19_66);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  input \\wire13_:missing ;\n  wire \\wire13_:missing ;\n  input \\wire14_:missing ;\n  wire \\wire14_:missing ;\n  output wire15_46;\n  wire wire15_46;\n  output wire16_47;\n  wire wire16_47;\n  output wire17_58;\n  wire wire17_58;\n  output wire18_47;\n  wire wire18_47;\n  output wire19_66;\n  wire wire19_66;\n  wire wire21;\n  wire wire22_32;\n  wire wire22_35;\n  wire wire23_47;\n  wire wire24_47;\n  wire wire25_47;\n  wire wire25_57;\n  wire wire26_59;\n  wire wire26_60;\n  wire wire26_61;\n  wire wire27_47;\n  wire wire27_64;\n  wire \\wire27_:missing ;\n  wire wire28_47;\n  wire wire28_65;\n  wire wire28_67;\n  wire wire29_43;\n  wire wire29_45;\n  wire wire30_51;\n  wire wire30_52;\n  wire \\wire30_:missing ;\n  wire wire31_47;\n  wire wire31_53;\n  wire wire32_33;\n  wire \\wire37_:missing ;\n  wire \\wire39_:missing ;\n  wire wire43_44;\n  wire \\wire48_50_40_61_44_64_35_45_:missing_52_42_63 ;\n  wire wire53_54;\n  wire wire55_56;\n  wire wire57_58;\n  wire wire58_34;\n  wire wire58_37;\n  wire wire58_38;\n  wire wire58_39;\n  wire wire58_41;\n  wire wire58_47;\n  wire wire58_49;\n  wire wire58_51;\n  wire \\wire58_5_:missing ;\n  wire wire58_6;\n  wire wire58_60;\n  wire wire58_62;\n  wire \\wire59_:missing ;\n  wire wire65_66;\n  wire wire6_7;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_50 ;\n  wire \\wire:missing_54 ;\n  wire \\wire:missing_56 ;\n  wire \\wire:missing_62 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire58_5_:missing , \\wire:missing_edge  };\n  assign \\wire27_:missing  = 4'h8 >> { wire27_64, wire27_47 };\n  assign wire28_65 = 4'h8 >> { wire28_47, wire28_67 };\n  assign wire29_43 = 4'h8 >> { wire29_45, \\wire:missing_edge  };\n  assign \\wire30_:missing  = 4'h8 >> { wire30_52, wire30_51 };\n  assign wire31_53 = 4'h8 >> { \\wire:missing_edge , wire31_47 };\n  assign wire6_7 = 4'he >> { wire58_6, \\wire:missing_edge  };\n  assign wire22_32 = 4'h8 >> { wire22_35, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire23_47, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire24_47, wire24_47 };\n  assign wire25_57 = 4'h8 >> { \\wire:missing_edge , wire25_47 };\n  assign wire26_59 = 4'h8 >> { wire26_61, wire26_60 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire21 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire28_67 = \\wire:missing_edge ;\n  assign wire19_66 = wire65_66;\n  assign wire65_66 = wire28_65;\n  assign wire27_64 = \\wire48_50_40_61_44_64_35_45_:missing_52_42_63 ;\n  assign \\wire:missing_edge  = \\wire48_50_40_61_44_64_35_45_:missing_52_42_63 ;\n  assign \\wire:missing_62  = wire58_62;\n  assign wire26_61 = \\wire48_50_40_61_44_64_35_45_:missing_52_42_63 ;\n  assign wire26_60 = wire58_60;\n  assign \\wire59_:missing  = wire26_59;\n  assign \\wire58_5_:missing  = wire57_58;\n  assign wire57_58 = wire25_57;\n  assign \\wire:missing_56  = wire55_56;\n  assign wire55_56 = \\wire:missing_edge ;\n  assign \\wire:missing_54  = wire53_54;\n  assign wire53_54 = wire31_53;\n  assign wire30_52 = \\wire48_50_40_61_44_64_35_45_:missing_52_42_63 ;\n  assign wire30_51 = wire58_51;\n  assign \\wire:missing_50  = \\wire48_50_40_61_44_64_35_45_:missing_52_42_63 ;\n  assign \\wire:missing_49  = wire58_49;\n  assign \\wire:missing_48  = \\wire48_50_40_61_44_64_35_45_:missing_52_42_63 ;\n  assign \\wire:missing_47  = wire58_47;\n  assign wire15_46 = \\wire:missing_edge ;\n  assign wire29_45 = \\wire48_50_40_61_44_64_35_45_:missing_52_42_63 ;\n  assign \\wire:missing_44  = wire43_44;\n  assign wire43_44 = wire29_43;\n  assign \\wire:missing_edge  = \\wire48_50_40_61_44_64_35_45_:missing_52_42_63 ;\n  assign \\wire:missing_edge  = wire58_41;\n  assign \\wire:missing_40  = \\wire48_50_40_61_44_64_35_45_:missing_52_42_63 ;\n  assign \\wire39_:missing  = wire58_39;\n  assign \\wire:missing_38  = wire58_38;\n  assign \\wire37_:missing  = wire58_37;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire22_35 = \\wire48_50_40_61_44_64_35_45_:missing_52_42_63 ;\n  assign \\wire:missing_edge  = wire58_34;\n  assign \\wire:missing_edge  = wire32_33;\n  assign wire32_33 = wire22_32;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire6_7;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:3.1-136.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , \\wire11_:missing , \\wire13_:missing , \\wire14_:missing , wire15_46, wire16_47, wire17_58, wire18_47, wire19_66);\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:7.9-7.25\" *)\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:9.9-9.25\" *)\n  input \\wire13_:missing ;\n  wire \\wire13_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:11.9-11.25\" *)\n  input \\wire14_:missing ;\n  wire \\wire14_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:13.10-13.19\" *)\n  output wire15_46;\n  wire wire15_46;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:15.10-15.19\" *)\n  output wire16_47;\n  wire wire16_47;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:17.10-17.19\" *)\n  output wire17_58;\n  wire wire17_58;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:19.10-19.19\" *)\n  output wire18_47;\n  wire wire18_47;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:21.10-21.19\" *)\n  output wire19_66;\n  wire wire19_66;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:23.8-23.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:24.8-24.17\" *)\n  wire wire22_32;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:25.8-25.17\" *)\n  wire wire22_35;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:32.8-32.17\" *)\n  wire wire26_61;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:34.8-34.17\" *)\n  wire wire27_64;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:36.8-36.17\" *)\n  wire wire28_47;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:37.8-37.17\" *)\n  wire wire28_65;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:38.8-38.17\" *)\n  wire wire28_67;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:39.8-39.17\" *)\n  wire wire29_43;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:40.8-40.17\" *)\n  wire wire29_45;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:42.8-42.17\" *)\n  wire wire30_52;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:46.8-46.17\" *)\n  wire wire32_33;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:49.8-49.17\" *)\n  wire wire43_44;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:50.8-50.54\" *)\n  wire \\wire48_50_40_61_44_64_35_45_:missing_52_42_63 ;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:52.8-52.17\" *)\n  wire wire55_56;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:54.8-54.17\" *)\n  wire wire58_34;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:58.8-58.17\" *)\n  wire wire58_41;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:67.8-67.17\" *)\n  wire wire65_66;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:68.8-68.15\" *)\n  wire wire6_7;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:70.8-70.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:71.8-71.24\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:73.8-73.24\" *)\n  wire \\wire:missing_48 ;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:75.8-75.24\" *)\n  wire \\wire:missing_50 ;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:77.8-77.24\" *)\n  wire \\wire:missing_56 ;\n  (* src = \"/tmp/fuzzmount745B5940/C5018D6A.v:79.9-79.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire15_46 = 1'h1;\n  assign wire16_47 = 1'hx;\n  assign wire17_58 = 1'hx;\n  assign wire18_47 = 1'hx;\n  assign wire19_66 = 1'hx;\n  assign wire21 = 1'h0;\n  assign wire22_32 = 1'h1;\n  assign wire22_35 = 1'h1;\n  assign wire26_61 = 1'h1;\n  assign wire27_64 = 1'h1;\n  assign wire28_47 = 1'hx;\n  assign wire28_65 = 1'hx;\n  assign wire28_67 = 1'h1;\n  assign wire29_43 = 1'h1;\n  assign wire29_45 = 1'h1;\n  assign wire30_52 = 1'h1;\n  assign wire32_33 = 1'h1;\n  assign wire43_44 = 1'h1;\n  assign \\wire48_50_40_61_44_64_35_45_:missing_52_42_63  = 1'h1;\n  assign wire55_56 = 1'h1;\n  assign wire58_34 = 1'h1;\n  assign wire58_41 = 1'h1;\n  assign wire65_66 = 1'hx;\n  assign wire6_7 = 1'h1;\n  assign \\wire:missing_40  = 1'h1;\n  assign \\wire:missing_44  = 1'h1;\n  assign \\wire:missing_48  = 1'h1;\n  assign \\wire:missing_50  = 1'h1;\n  assign \\wire:missing_56  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 23:59:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6/src/top.v'.\nSBY 23:59:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] Copy '/tmp/fuzzmount745B5940/C5018D6A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6/src/C5018D6A.v'.\nSBY 23:59:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] Copy '/tmp/fuzzmount745B5940/C5018D6A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6/src/C5018D6A.post.v'.\nSBY 23:59:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] engine_0: abc pdr\nSBY 23:59:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:59:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] base: /tmp/fuzzmount745B5940/top.v:24: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:59:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/C5018D6A.v:90$53_Y [0] between cell $shr$/tmp/fuzzmount745B5940/C5018D6A.v:90$53.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:59:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/C5018D6A.v:89$52_Y [0] between cell $shr$/tmp/fuzzmount745B5940/C5018D6A.v:89$52.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:59:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/C5018D6A.v:87$50_Y [0] between cell $shr$/tmp/fuzzmount745B5940/C5018D6A.v:87$50.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:59:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/C5018D6A.v:81$44_Y [0] between cell $shr$/tmp/fuzzmount745B5940/C5018D6A.v:81$44.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:59:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] base: Warning: Wire presynth.\\wire18_47 is used but has no driver.\nSBY 23:59:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] base: Warning: Wire presynth.\\wire17_58 is used but has no driver.\nSBY 23:59:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] base: Warning: Wire presynth.\\wire16_47 is used but has no driver.\nSBY 23:59:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] base: Warning: Wire presynth.\\wire28_47 is used but has no driver.\nSBY 23:59:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:59:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] base: finished (returncode=0)\nSBY 23:59:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:59:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] aig: Warning: Wire presynth.\\wire18_47 is used but has no driver.\nSBY 23:59:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] aig: Warning: Wire presynth.\\wire17_58 is used but has no driver.\nSBY 23:59:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] aig: Warning: Wire presynth.\\wire16_47 is used but has no driver.\nSBY 23:59:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] aig: Warning: Wire presynth.\\wire28_47 is used but has no driver.\nSBY 23:59:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:00:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] aig: finished (returncode=0)\nSBY  0:00:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  0:00:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  0:00:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] engine_0: Warning: The network has no constraints.\nSBY  0:00:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] engine_0: Output 2 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  0:00:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] engine_0: finished (returncode=0)\nSBY  0:00:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] engine_0: Status returned by engine: FAIL\nSBY  0:00:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  0:00:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  0:00:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] summary: engine_0 (abc pdr) returned FAIL\nSBY  0:00:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6'.\nSBY  0:00:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqbsxw8r6] DONE (FAIL, rc=2)\n", :err ""}}}