// Seed: 2361671379
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    output reg id_3,
    input id_4,
    output logic id_5,
    output id_6
);
  always @(negedge id_4) id_3 <= 1;
endmodule
