<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>stm32_blink_led: Peripheral_Registers_Bits_Definition</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">stm32_blink_led
   &#160;<span id="projectnumber">1.2.1-120107</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">Peripheral_Registers_Bits_Definition</div>  </div>
<div class="ingroups"><a class="el" href="group___exported__constants.html">Exported_constants</a></div></div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Peripheral_Registers_Bits_Definition:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___peripheral___registers___bits___definition.png" border="0" alt="" usemap="#group______peripheral______registers______bits______definition"/>
<map name="group______peripheral______registers______bits______definition" id="group______peripheral______registers______bits______definition">
<area shape="rect" id="node1" href="group___exported__constants.html" title="Exported_constants" alt="" coords="5,5,155,32"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9155f3ce77fb69b829fc2f9f45b460">PWR_CR_PLS_2V2</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26a7748bef468020ea4c0b204d89e6c">PWR_CR_PLS_2V3</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e25e407d55a33f5b77dce63d8e1bacb">PWR_CR_PLS_2V4</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d71e9b5c0a51e9ba45feed5f759e0f">PWR_CR_PLS_2V5</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef8ac40cffdc1fa769865ae497ab979">PWR_CR_PLS_2V6</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3b9c67db5eb99dfa8651cc0d95ee6ba">PWR_CR_PLS_2V7</a>&#160;&#160;&#160;((uint16_t)0x00A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f1787c8af928f1fb2e267943d19c7c">PWR_CR_PLS_2V8</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac179ee1e4ceef0c1b1b3bafe2326b047">PWR_CR_PLS_2V9</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf93fe6fb7fdba26550964903c65e6a76">BKP_DR1_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5bf0698730c611befa365d9af1e9d69">BKP_DR2_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20eceb252f64fe20e458e998935d1aa8">BKP_DR3_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28d8d13d7e78c9963fbd4efbfc176c55">BKP_DR4_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb21f36a74563bffacf9a47ec0b6cf3">BKP_DR5_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38085c3926abbf483ba60ef9495eb8db">BKP_DR6_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99b1b85bf33bf9f6ce79c3a30ae03b">BKP_DR7_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95495c00cbbaf0495fb42be0ca7ce633">BKP_DR8_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5a18517f79bedaa6576a295285c0ad">BKP_DR9_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2feea44d20bbb9e0f20a3b774c8935c2">BKP_DR10_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2178ea3cdf4683470a4415f2a1f79a82">BKP_DR11_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5da28c0d4573a06a322ef33ffb8432e2">BKP_DR12_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6931ffc4bdd533d19d3cc18e55259863">BKP_DR13_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b608296fd6fa48bc26a1d8d070ea585">BKP_DR14_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1da46f20e328f6f4bbdc5db10d669a5">BKP_DR15_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c1b11c989fc5b618da8acaaeb31ddfb">BKP_DR16_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga049362d1ecda8041febef5c0b534e6e8">BKP_DR17_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc2fe2add547f72f4e4a1b27e6a04bb0">BKP_DR18_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff659781fc8bb221a7e85733a232ddf">BKP_DR19_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab40a604af9458664068eec575dcef368">BKP_DR20_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed370331baa4c4f194bc6f59b4a1433d">BKP_DR21_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga196a385131a04fb68e85a29884df5c69">BKP_DR22_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478b45732836ca02ce3480002270aa43">BKP_DR23_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e18e9e4d061bf30fa1044a63815c70d">BKP_DR24_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1bfb7bf5ce1caaf896ae15f30adb9d">BKP_DR25_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3d8d41878279a53b722ee3c0d3ec3a9">BKP_DR26_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66cf65090649507cf7756d086ee3d3c0">BKP_DR27_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2b651a9e340d5d33d4783cd01ac692">BKP_DR28_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab243e41c6111e787d3a8d04de524ce1b">BKP_DR29_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9f35467043d5c0098c37455b6c8e0c">BKP_DR30_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60136c78cd0f3326d12bbd387642536e">BKP_DR31_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6864816526392b882cf93be082db0079">BKP_DR32_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0178b0ead4fc6313c36d2fbf20ebb0ba">BKP_DR33_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b81902daecb9cb9128d840a03aaf0e3">BKP_DR34_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cdf3e6f18b6cf55ed23d0a36fb27a2c">BKP_DR35_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeba2b2fc9e847f9aaa39fde989a75f01">BKP_DR36_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3cfe82181cf1631accdf88a73c69e0">BKP_DR37_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21cd0d4ff33759d6f603e68ebac211d4">BKP_DR38_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3e50f20b70a964030c73a5ee32c4e2">BKP_DR39_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e651d6a3294e88d021a4a71cf204ee9">BKP_DR40_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681af509f6602773cee33a9a0ad73fc7">BKP_DR41_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f23fbe1a7abde5516df64bcf2bbab4">BKP_DR42_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f2eeeef42c2f7a59d28a9d5eb4c6857">BKP_RTCCR_CAL</a>&#160;&#160;&#160;((uint16_t)0x007F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga639d569ffd9211519b910c1e6304f7b3">BKP_RTCCR_CCO</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga924692225ba4db945660687fe47f50b4">BKP_RTCCR_ASOE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d017e8f3c09696cd74e170a95966be4">BKP_RTCCR_ASOS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb835fd9fbe4d74e598d15de3c12e63">BKP_CR_TPE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28cd1469212463d8a772b0b67543d320">BKP_CR_TPAL</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8cec91d3c30db07961227bcea5c5452">BKP_CSR_CTE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7dc97ae504ef58fb2137c1fdd02fc4e">BKP_CSR_CTI</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38baaf48576f4b3ab209369e04d468ad">BKP_CSR_TPIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71a05fe4e45b0dc0b1f970e51085678d">BKP_CSR_TEF</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8317e460ec3e18c78869beacd0bac8">BKP_CSR_TIF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;((uint32_t)0x000000F8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000090)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x000000A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x000000B0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;((uint32_t)0x000000D0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;((uint32_t)0x000000E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;((uint32_t)0x00003800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00002800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00003800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c74a8025b95975be34bee12dc470c48">RCC_CFGR_ADCPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81b5aa588027e12ad1483885db4db3a8">RCC_CFGR_ADCPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402">RCC_CFGR_ADCPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>&#160;&#160;&#160;((uint32_t)0x003C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb6ca064b9e67d2b5b9b432e34784af5">RCC_CFGR_PLLMULL_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c7cc1ebda470255592844cbd05ee1c">RCC_CFGR_PLLMULL_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab26410b868aa7b07921560f91852a791">RCC_CFGR_PLLMULL_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacce99349c21265ea13b8fe3c9bcda130">RCC_CFGR_PLLMULL_3</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58bda37be3c298f91ff14a2840639f11">RCC_CFGR_PLLSRC_HSI_Div2</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b5fd80bf935fe93794603e8ce0236c">RCC_CFGR_PLLXTPRE_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ff9511dabb7140e85b2b9260087ba8">RCC_CFGR_PLLXTPRE_HSE_Div2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa19a3c7d27836012150a86fd9c950cdf">RCC_CFGR_PLLMULL2</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4c410e818f5a68d58a723e7355e6e8">RCC_CFGR_PLLMULL3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066f758a13c7686d1dc709ac0a7d976">RCC_CFGR_PLLMULL4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2290e27c9c1b64d2dd076652db40a68">RCC_CFGR_PLLMULL5</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb">RCC_CFGR_PLLMULL6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696">RCC_CFGR_PLLMULL7</a>&#160;&#160;&#160;((uint32_t)0x00140000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95d6580b1595ff2d5c3383218370cfca">RCC_CFGR_PLLMULL8</a>&#160;&#160;&#160;((uint32_t)0x00180000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5">RCC_CFGR_PLLMULL9</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae07bb87d09d30874a5eebb32510f647f">RCC_CFGR_PLLMULL10</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad338c178459b97d617398dca92b2a699">RCC_CFGR_PLLMULL11</a>&#160;&#160;&#160;((uint32_t)0x00240000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79000f4e48edc56ee6ff315b64dcbfa5">RCC_CFGR_PLLMULL12</a>&#160;&#160;&#160;((uint32_t)0x00280000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647a6f3d6de31737ca95de9db3925274">RCC_CFGR_PLLMULL13</a>&#160;&#160;&#160;((uint32_t)0x002C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffe33153aa4ffd2fe43439a6d2eaf5c">RCC_CFGR_PLLMULL14</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17">RCC_CFGR_PLLMULL15</a>&#160;&#160;&#160;((uint32_t)0x00340000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecd78b92c36f3a3aafc6cc8fbf90a7e7">RCC_CFGR_PLLMULL16</a>&#160;&#160;&#160;((uint32_t)0x00380000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;((uint32_t)0x05000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;((uint32_t)0x06000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga080ce46887825380c2c3aa902f31c3ae">RCC_APB2RSTR_ADC2RST</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga881a72d9654ea036eabb104279b8d5e8">RCC_APB2RSTR_IOPERST</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f9a8bfc02baedd992d13e489234242">RCC_APB1RSTR_CAN1RST</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0">RCC_APB1RSTR_BKPRST</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445">RCC_APB2ENR_ADC2EN</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6193d7181f2f19656f08d40182b6f9d">RCC_APB2ENR_IOPEEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29">RCC_APB1ENR_CAN1EN</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c">RCC_BDCR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423aaaebb1846603eaf2b91f7d2b9fa1">GPIO_CRL_MODE</a>&#160;&#160;&#160;((uint32_t)0x33333333)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdd3f5cad389fbe7c96458fb115035b">GPIO_CRL_MODE0</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1facefbe58e0198f424d1e4487af72f6">GPIO_CRL_MODE0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e03107c8dbdeb512d612bb52d88014e">GPIO_CRL_MODE0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ba5b9f5ed5a0ed429893f9cf0425328">GPIO_CRL_MODE1</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae58972b411ad8d1f9ac4de980bde84d6">GPIO_CRL_MODE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321825c44a1d436fa483fdf363791ebc">GPIO_CRL_MODE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a6c37c1f5fc8e89ae2cb017c4f545b">GPIO_CRL_MODE2</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1acdc817f1d3a0ceedbe13f4ce625a2d">GPIO_CRL_MODE2_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed274efc4fbcb5a6b9e733fc23f6343">GPIO_CRL_MODE2_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f6e7d1dcc681e79e3ec70f3c13dff7">GPIO_CRL_MODE3</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7894b794fc3568954dcd0bf4ce97f291">GPIO_CRL_MODE3_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2e0d4d691512704d52c9a4d94921a37">GPIO_CRL_MODE3_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c0d876b6305cbf60ec6b3add96658b">GPIO_CRL_MODE4</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae110cd4ac6cc9ad00eec9089ab08a43e">GPIO_CRL_MODE4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78534f019846a3c2a541c346798a480b">GPIO_CRL_MODE4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6baa7197a06e539323e0d551a19500d9">GPIO_CRL_MODE5</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4264ac5999e94bb3807ea2078fa2b7a6">GPIO_CRL_MODE5_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13de7f1f4a2b6db8afc28785e30d32c7">GPIO_CRL_MODE5_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b353c5507b6cc8575a89a4f445dafd6">GPIO_CRL_MODE6</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeda9df54fcfbcb8ee978785b08b0b0e6">GPIO_CRL_MODE6_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c5ba2cfc5febb76210d8cc10a815cd0">GPIO_CRL_MODE6_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9050a4d57b9ed8190d730a98bdf4d3f1">GPIO_CRL_MODE7</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga441dd58c2652fdd2787c827165a7f052">GPIO_CRL_MODE7_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae043168c37d4a1c133a9da8cdd94080e">GPIO_CRL_MODE7_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b71e50e58307256aad81040c855f66c">GPIO_CRL_CNF</a>&#160;&#160;&#160;((uint32_t)0xCCCCCCCC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c66290c450d7078597125c0e127903">GPIO_CRL_CNF0</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf8a6e162d564a0f69b580d417acae8">GPIO_CRL_CNF0_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5291190c37de6ae57e06e8586a393a59">GPIO_CRL_CNF0_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ca2d3a0f7587608aba569acde3317b">GPIO_CRL_CNF1</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3173c39ee01b0389024f8612469cf2">GPIO_CRL_CNF1_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d35220984bf84c5eaae064e3defc3a">GPIO_CRL_CNF1_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63db6056280880a85b6103195d6d43ac">GPIO_CRL_CNF2</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5a2a2770e852c94f4b75c4ca0e6a89e">GPIO_CRL_CNF2_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7c1604bc9d187e8d339385b6be7c05">GPIO_CRL_CNF2_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b201ed339a417f4a6b16c75ad473ff2">GPIO_CRL_CNF3</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ee38d349593c64ca11c3b901289fd6">GPIO_CRL_CNF3_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc2aa63cf9d1e41e90e83686efac0be">GPIO_CRL_CNF3_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ae25542ecc928b5be2efa02cb65a7d">GPIO_CRL_CNF4</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8e19f954197c54c587df29aad5047e">GPIO_CRL_CNF4_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cabe5a2a5ee896d7abf4471d48b4591">GPIO_CRL_CNF4_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36bc3cc93deb6d6223f5868e73b70115">GPIO_CRL_CNF5</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5aa19ce2af8682762cccaa141ec2949">GPIO_CRL_CNF5_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae9d028c9c08feab521de69344ef2bb">GPIO_CRL_CNF5_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab14aa5957aba048d58b8eecf7afd331a">GPIO_CRL_CNF6</a>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga363316a6d179a6b19f7742e6e976f30c">GPIO_CRL_CNF6_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b03c0d4a3e05113f0e9315bffd522f6">GPIO_CRL_CNF6_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce116816638e3ef36b5a94e2fad38dd">GPIO_CRL_CNF7</a>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0556440a284e54f5d6f94e4fabed6">GPIO_CRL_CNF7_0</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb42794f5eb4dfef4df5bb9e73275347">GPIO_CRL_CNF7_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac114257ba9f8d812b8a18da30e4b9e07">GPIO_CRH_MODE</a>&#160;&#160;&#160;((uint32_t)0x33333333)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989e5974697fe08359d1bcd9f76624a1">GPIO_CRH_MODE8</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52b1bd12a10cafb51a9e4090f2826b78">GPIO_CRH_MODE8_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3756f19dcfb0be9f377d1335b716d8b6">GPIO_CRH_MODE8_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950066b5b6fc68f7373bbcdd70ed28e1">GPIO_CRH_MODE9</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd8c2c6db28e9905cb7a9b8798e7b56">GPIO_CRH_MODE9_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea120b509cb127a36ccd5658b1f88b1">GPIO_CRH_MODE9_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac3791e8f42fa3d53d9d0f122feb76b">GPIO_CRH_MODE10</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ffaef25716156e25dc268af778969a">GPIO_CRH_MODE10_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331c724df71676215d0090c9123628cd">GPIO_CRH_MODE10_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99de91066740ee08d4a1f1e5bd3ee69">GPIO_CRH_MODE11</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5933c89958d25223e8b88b00a4dc522a">GPIO_CRH_MODE11_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a6803a7c23e649416cb25942e0d113">GPIO_CRH_MODE11_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9282af7b7fa56285cc805784ba0126dd">GPIO_CRH_MODE12</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20adb71ffdd8dad9f2ae2b1e42b4809c">GPIO_CRH_MODE12_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd15ab3ae38aa1ad96c6361c5c24531">GPIO_CRH_MODE12_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b20c047a004488b23e24d581935146c">GPIO_CRH_MODE13</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcd514c53d9095c26b47e5206b734c24">GPIO_CRH_MODE13_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a07c5b52a5caa565c8eb8988c2f5b9c">GPIO_CRH_MODE13_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga167bc46193971870fa4f3717f04e8299">GPIO_CRH_MODE14</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac343dc334e140a60b4e46332c733336b">GPIO_CRH_MODE14_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15154111d901547358f87c767958e3a2">GPIO_CRH_MODE14_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa7713e0cfe0e94c8435e4a537e77f14">GPIO_CRH_MODE15</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f79bf2c41499678dcba5a72eb4183e1">GPIO_CRH_MODE15_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebad3a6ac2874e7cd38cba27369da7d8">GPIO_CRH_MODE15_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59019c41cf8244eab80bb023686c68a2">GPIO_CRH_CNF</a>&#160;&#160;&#160;((uint32_t)0xCCCCCCCC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace87ab29a8ba8aa75ed31f2482d93a16">GPIO_CRH_CNF8</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f35602ac8a9be36425faf6d68ecafb">GPIO_CRH_CNF8_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e200a5a3b500ef22782e2a6267a2a63">GPIO_CRH_CNF8_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1884160084a2e83912cdd1ef9ee8378">GPIO_CRH_CNF9</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8152db5db71a40d79ae2a01cc826f9d">GPIO_CRH_CNF9_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4db7c6d54edcef8a714417c426966ad0">GPIO_CRH_CNF9_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd9d14adc37b5e47c9c62f2ad7f5d800">GPIO_CRH_CNF10</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36572f76f92f081a7353689019c560fb">GPIO_CRH_CNF10_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1878a0c7076953418f89ef3986eefa4a">GPIO_CRH_CNF10_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdda3fcbd9a508bdfc2133bca746a563">GPIO_CRH_CNF11</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b4db43bf530fbc40071bc55afdb8a12">GPIO_CRH_CNF11_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga611063f86356e4bb141166e9714d09a6">GPIO_CRH_CNF11_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df966bbe464e265539646deca04f936">GPIO_CRH_CNF12</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa088520031f81f5d31377a438154160b">GPIO_CRH_CNF12_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96f2bdaf714b96bb2ff0fca5828ad328">GPIO_CRH_CNF12_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaf717ae90411d43f184214af6ba48c1">GPIO_CRH_CNF13</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd4f7c84833863dc528f4ebfdf2033ee">GPIO_CRH_CNF13_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4087c56a3b179f61cb2bb207236bbc0e">GPIO_CRH_CNF13_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675b06b78f03c59517257ed709d0714a">GPIO_CRH_CNF14</a>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9c3bc0232af0e0ae1e4146320048109">GPIO_CRH_CNF14_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b7deb9a6f017ac1f554dae003c3d6b">GPIO_CRH_CNF14_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778bedf9e530d780496a427f3f7239a9">GPIO_CRH_CNF15</a>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f6ebf102a5788df027573b13a6438c">GPIO_CRH_CNF15_0</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd696e9e854d83886aa713bcad9fcf8d">GPIO_CRH_CNF15_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7a850e3aa5c1543380ef3ac4136cc11">GPIO_IDR_IDR0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba8fd128cd05bfd794c8cdcde0881019">GPIO_IDR_IDR1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9784fabf7bbd2ebdb5f7e2630234fb4">GPIO_IDR_IDR2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6d373ac7af05410cfbc4d35d996ca8">GPIO_IDR_IDR3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478dccec7de2abcbd927ed6923ef32c7">GPIO_IDR_IDR4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac20a373bc5a5869e3ce5c87a26cc5c26">GPIO_IDR_IDR5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c647c0fa98de3db7abe16149e56b912">GPIO_IDR_IDR6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21781c5e4e74462c4d48b0619f3735f2">GPIO_IDR_IDR7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6cd32d3b32f70f4d0e7a7635fb22969">GPIO_IDR_IDR8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c804c5fca2b891e63c691872c440253">GPIO_IDR_IDR9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d58438899588f2a4eeeb7d1f9607d9">GPIO_IDR_IDR10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8c6e2fcd0bf5b5284008e1b4d72fb8">GPIO_IDR_IDR11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56777a4d0c73a16970b2b7d7ca7dda18">GPIO_IDR_IDR12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45d488afaf42e3a447b274f73486ad00">GPIO_IDR_IDR13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga811118b05ed3aff70264813823a69851">GPIO_IDR_IDR14</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabccccbeaa1672daedf0837b60dfd5b45">GPIO_IDR_IDR15</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fdb4b0764d21e748916ea683a9c2d51">GPIO_ODR_ODR0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410ccbcd45e0c2a52f4785bf931f447e">GPIO_ODR_ODR1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7065029983e1d4b3e5d29c39c806fcb">GPIO_ODR_ODR2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae76bac33647c09342ce6aa992546f7a2">GPIO_ODR_ODR3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa23bde84b70b480e5348394cee5d8f2">GPIO_ODR_ODR4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3a874859723b3e8fe7ce1a68afa9afd">GPIO_ODR_ODR5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ae0b0c4bc32f9b21b1bc1cea174230">GPIO_ODR_ODR6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12b634cee6d6e10f6cf464e28e164b3c">GPIO_ODR_ODR7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9280b6d2fc7b12bd6fe91e82b9feb377">GPIO_ODR_ODR8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ec739eff617930cb7c60ef7aab6ba58">GPIO_ODR_ODR9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab32f8a517f25bcae7b60330523ff878a">GPIO_ODR_ODR10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3133087355e6c2f73db21065f74b8254">GPIO_ODR_ODR11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf62ec1e54fb8b76bd2f31aa4c32852f0">GPIO_ODR_ODR12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae15416db0d5f54d03e101d7a84bafd0d">GPIO_ODR_ODR13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c550f614a85b6f7889559010c4f0b3">GPIO_ODR_ODR14</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf788434fb27537f1a3f508b1cedbfbab">GPIO_ODR_ODR15</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d">GPIO_BSRR_BS0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51">GPIO_BSRR_BS1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb">GPIO_BSRR_BS2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f">GPIO_BSRR_BS3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75">GPIO_BSRR_BS4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b">GPIO_BSRR_BS5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929">GPIO_BSRR_BS6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0">GPIO_BSRR_BS7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f">GPIO_BSRR_BS8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07">GPIO_BSRR_BS9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32">GPIO_BSRR_BS10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c">GPIO_BSRR_BS11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846">GPIO_BSRR_BS12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c">GPIO_BSRR_BS13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17">GPIO_BSRR_BS14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80">GPIO_BSRR_BS15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc">GPIO_BRR_BR0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645">GPIO_BRR_BR1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09">GPIO_BRR_BR2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c">GPIO_BRR_BR3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a">GPIO_BRR_BR4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b">GPIO_BRR_BR5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a">GPIO_BRR_BR6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4">GPIO_BRR_BR7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e">GPIO_BRR_BR8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58">GPIO_BRR_BR9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31">GPIO_BRR_BR10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294">GPIO_BRR_BR11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e">GPIO_BRR_BR12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc">GPIO_BRR_BR13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713">GPIO_BRR_BR14</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df">GPIO_BRR_BR15</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5154879c54283130c286f53ba7ba676">AFIO_EVCR_PIN</a>&#160;&#160;&#160;((uint8_t)0x0F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9277107f232c9726e5e16080610916b8">AFIO_EVCR_PIN_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7bdaf9c0f54e75fc88a4c8cc4cfb005">AFIO_EVCR_PIN_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a7db6ae50a43056fe97a1b3b2cc163">AFIO_EVCR_PIN_2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga007202fece2abe8e0d458fd989c9729c">AFIO_EVCR_PIN_3</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc55b0764100c312652f8439c76ead93">AFIO_EVCR_PIN_PX0</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1837985898c39579fb8e2d08a536abc9">AFIO_EVCR_PIN_PX1</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefeb8141d1a950490ba1546475a800f7">AFIO_EVCR_PIN_PX2</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f9ed9c7b281ab90977e12567642227">AFIO_EVCR_PIN_PX3</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga581b5d39100696da09b2ff97a99972da">AFIO_EVCR_PIN_PX4</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad484dafff8764ce9ce9d594dd5a013">AFIO_EVCR_PIN_PX5</a>&#160;&#160;&#160;((uint8_t)0x05)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3145a544acb1f90a7282ec5a29c157">AFIO_EVCR_PIN_PX6</a>&#160;&#160;&#160;((uint8_t)0x06)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a96447627679aea8f50ae5c69ad8cf4">AFIO_EVCR_PIN_PX7</a>&#160;&#160;&#160;((uint8_t)0x07)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08e94e6d3f024d5cb985c77c726ffc2b">AFIO_EVCR_PIN_PX8</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d0b8d6c4a728bb5149eae7f21bb1df">AFIO_EVCR_PIN_PX9</a>&#160;&#160;&#160;((uint8_t)0x09)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6f2cc7e47f2a227bab6776f6e56744">AFIO_EVCR_PIN_PX10</a>&#160;&#160;&#160;((uint8_t)0x0A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbd72a869b61e23731639501e73102e">AFIO_EVCR_PIN_PX11</a>&#160;&#160;&#160;((uint8_t)0x0B)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f9a1344125a2fad10cf831cafcb6dd8">AFIO_EVCR_PIN_PX12</a>&#160;&#160;&#160;((uint8_t)0x0C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62196f78a13b996b3bcd998ce80998b6">AFIO_EVCR_PIN_PX13</a>&#160;&#160;&#160;((uint8_t)0x0D)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb3233497ca8b69f9ee6be98ac1a5643">AFIO_EVCR_PIN_PX14</a>&#160;&#160;&#160;((uint8_t)0x0E)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02338e562caabecfd265882afbccfe9">AFIO_EVCR_PIN_PX15</a>&#160;&#160;&#160;((uint8_t)0x0F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba7af1c959102bbff96b902d3f58a6">AFIO_EVCR_PORT</a>&#160;&#160;&#160;((uint8_t)0x70)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7cf20c0b2f74b4fd76f906a3a364c6">AFIO_EVCR_PORT_0</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54ae24882fae05bd41cf2511ce60c5fb">AFIO_EVCR_PORT_1</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8bfa404b43ccf576e906a81f7421684">AFIO_EVCR_PORT_2</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a85c353b94b1e9d22dd67088b1ac4d3">AFIO_EVCR_PORT_PA</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d0d2c1f1c046bdf055bb99465592ef">AFIO_EVCR_PORT_PB</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15241a60ec90040d0bb2d1b8c4c6b77f">AFIO_EVCR_PORT_PC</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45b10610230c14d7cc6a7fe15dabfc7d">AFIO_EVCR_PORT_PD</a>&#160;&#160;&#160;((uint8_t)0x30)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4931a15c9784e7b7d0e678271cba75a">AFIO_EVCR_PORT_PE</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a24af5abfbcc69a979fe2d4410dad79">AFIO_EVCR_EVOE</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ffdcd52f5810284a6306fc57daa8f1d">AFIO_MAPR_SPI1_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede0612a4efdce1e60bc23f6ec00d29a">AFIO_MAPR_I2C1_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87539744f607522422b3d5db6d94bd41">AFIO_MAPR_USART1_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439c8d7670cfef18450ff624d19ec525">AFIO_MAPR_USART2_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc80459b8258134a4691f6e9462d4a4">AFIO_MAPR_USART3_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff4a18ac076aecb5aabb1a1baeda9eed">AFIO_MAPR_USART3_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga781b790e3aa34b9eb6d3f074247bd605">AFIO_MAPR_USART3_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3073257d802e1b73df5185ea8d463151">AFIO_MAPR_USART3_REMAP_NOREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6210874efbd3f2b6a56993ecbf6a28">AFIO_MAPR_USART3_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c76f3731fc0fc0004c4d294bc3db3dd">AFIO_MAPR_USART3_REMAP_FULLREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1527de28449dc06823fc55f6f1d6e61a">AFIO_MAPR_TIM1_REMAP</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56d3ea77b2c5be3c0d672471413a1a2b">AFIO_MAPR_TIM1_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53ca0d06046364087ee6df50a7031979">AFIO_MAPR_TIM1_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be8a2b8fa5d1c3c77709c888ce496fa">AFIO_MAPR_TIM1_REMAP_NOREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf3ca4f106bd35297b1d760b6cbd2408">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa097f744cd0b50f5c89f41d05ae36592">AFIO_MAPR_TIM1_REMAP_FULLREMAP</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb47d9a129138a6f5c7fe5a213c52e8b">AFIO_MAPR_TIM2_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f21bc99a43b999cd3f8c639f13ab1c5">AFIO_MAPR_TIM2_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a712a528988a5b0f5bff444a407553b">AFIO_MAPR_TIM2_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1037409791928fe7dcd1e683901edc">AFIO_MAPR_TIM2_REMAP_NOREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67298a8506ff100041c5a2a8e4d6658a">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e2ec28f1d1a368540c5c94515663df">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a4088220b588dea4f70aae5211d6691">AFIO_MAPR_TIM2_REMAP_FULLREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0b1bfc0ee21ba6cc32116da16368c">AFIO_MAPR_TIM3_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0501b9b6b85406a025c404747a1067f8">AFIO_MAPR_TIM3_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e3eb1d1173f390df521b427d0c54be2">AFIO_MAPR_TIM3_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ef4aa05c5514947de224ca62a438e38">AFIO_MAPR_TIM3_REMAP_NOREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaf86fec6b88d4db406144faa3eef76c">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac236354751e4aaa674e87c886e6bbc71">AFIO_MAPR_TIM3_REMAP_FULLREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d7ee2e14938f50f559a79fc514f277">AFIO_MAPR_TIM4_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0210373a681217cc316f7ccab5fb77">AFIO_MAPR_CAN_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00006000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9290b8c7f674c3dcca54b5b40d738df2">AFIO_MAPR_CAN_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc7e19a7d0c1aae60e08497ba6d5c4e">AFIO_MAPR_CAN_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6ae85049da0f941d954910c8672481">AFIO_MAPR_CAN_REMAP_REMAP1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33e26189f9cf68be38f3f0f9d1f4201">AFIO_MAPR_CAN_REMAP_REMAP2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa059a9ae5ba460f32854a588242e5176">AFIO_MAPR_CAN_REMAP_REMAP3</a>&#160;&#160;&#160;((uint32_t)0x00006000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b8e420451eba867183a37b1e0f82112">AFIO_MAPR_PD01_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad39b3a437c4bef039df225f67104a971">AFIO_MAPR_TIM5CH4_IREMAP</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga811c7ccd113621b431a00b8bd403eeb0">AFIO_MAPR_ADC1_ETRGINJ_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94732d06ac1082d8f5a95ea32fd1c467">AFIO_MAPR_ADC1_ETRGREG_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9facf28699e7f71bba4bf715cc099a0">AFIO_MAPR_ADC2_ETRGINJ_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfadf6342c75bfbda1827bf69b651c33">AFIO_MAPR_ADC2_ETRGREG_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab89d25a214b239fd90eb466776d4ec">AFIO_MAPR_SWJ_CFG</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac25c0cecfaaabfb66fd2b3cf0d1d172">AFIO_MAPR_SWJ_CFG_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac16a858449fec652f1d7ed83494e7361">AFIO_MAPR_SWJ_CFG_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga824bd6de9f5032f1f1e3d22ce63e3b68">AFIO_MAPR_SWJ_CFG_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25695b91d03cf103d3025d959f466d8">AFIO_MAPR_SWJ_CFG_RESET</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff8c11cc7f50c04dc5f5f4913030d67b">AFIO_MAPR_SWJ_CFG_NOJNTRST</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad40f243c5ded60dbba9853f5e3c32e04">AFIO_MAPR_SWJ_CFG_JTAGDISABLE</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23584e8819d890dc3de4ffa54146898e">AFIO_MAPR_SWJ_CFG_DISABLE</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a76d7ae8d4926338a6be22ef31b311d">AFIO_EXTICR1_EXTI0</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccbb32b96a712c94b42bce4e6a4ddfcf">AFIO_EXTICR1_EXTI1</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ebc91bd269ac45cb6391187bcf7539">AFIO_EXTICR1_EXTI2</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfd03f564c8f57caf98c316539fc0417">AFIO_EXTICR1_EXTI3</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadabd0f90ffee34a14d6a1f000ae2eaa4">AFIO_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e">AFIO_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdcac7c0d6ef7acd5f32467fa018568">AFIO_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92350544b7f821599e31dc8aa559af40">AFIO_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05586b1f5c510dd5a49b84d1826582dc">AFIO_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28d9081b7bdfa6201f4325f9378816f0">AFIO_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2eb1d39f2eabb3d6f0f7eaec1645f5">AFIO_EXTICR1_EXTI0_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a7d9c289eaf89afa117634e212cfc4">AFIO_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcca06b23b4ec1fdb91a45cc873becc6">AFIO_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65af4023576cc741299122a64ae1b383">AFIO_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf0d1d0725edac1ad4eb396e6175bb">AFIO_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe1509dc09a6f87fb35b4373749a98f">AFIO_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga011af6e4d078b341cf9e0a449a363a50">AFIO_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac84f332aaa2762958523d2bfa143692f">AFIO_EXTICR1_EXTI1_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d7b7b9307dea62bace42fe51133ca7e">AFIO_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad510aa89b9819d17e63b7573fc4aa646">AFIO_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf344e3fb3d2317acb4605eb26fc01a86">AFIO_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac80da160b943d018c9dc1116d372ebce">AFIO_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15e0e6550f443ec1bbd9692626635880">AFIO_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae082912de2c081a8c32324b2ef4658d8">AFIO_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b87e4b3280d7a7d4c462adafedfcd6">AFIO_EXTICR1_EXTI2_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga997512c89370ea344a2bcd5c93bd58f5">AFIO_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29af6af53fe4ef204e27297b01f67c2">AFIO_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4debafaa8694c4065cd9e24a248cb52e">AFIO_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9452bca38bfe641a4fc2050b617671eb">AFIO_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e651df29896772fe9f3853489ee6f2a">AFIO_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54b3ead5fdcdfaa75a70ddd75de76ad">AFIO_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga238ec09330b1f3f3413cd94799fe01c2">AFIO_EXTICR1_EXTI3_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b4ac98df898c047cf7f7bba7345c2c">AFIO_EXTICR2_EXTI4</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9377dc8598bf60ee3380119c290434a">AFIO_EXTICR2_EXTI5</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7317f7e229e75fef4e83e4c22c43909b">AFIO_EXTICR2_EXTI6</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga212e4d4cfe884b2c8ccffb6078252cf0">AFIO_EXTICR2_EXTI7</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09cf2c0e2b506bdd041f55bdb40b21e">AFIO_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5389cf9203b09f15d3b849d722285172">AFIO_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6865341c5319938ce60eac3333799f6a">AFIO_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10a38a25ea2f1c66a620faf5c1a838d">AFIO_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f754184b299727c682ebee9f1fbe1e">AFIO_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga060cdc770e394f184301ce634a8f640d">AFIO_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be03ef7c34728481526524399c98b1a">AFIO_EXTICR2_EXTI4_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc989656f3311661f081e3b64ce97300">AFIO_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga413820e35ed4ee872607877ad95677cb">AFIO_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf7865926d5956e9475cc0c066b04422">AFIO_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6c7510dab484cee8fbff2706b1f71e">AFIO_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadefc651261fc971d87182091bafd6e58">AFIO_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac64326ef24af7db6c187ac94c42815a9">AFIO_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19f0f00e4481514764ac4184c60cea0c">AFIO_EXTICR2_EXTI5_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga972dc06c372f38c996d93ef7a1c1f85e">AFIO_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2995275d7c77d46e8bd137aa82ef716">AFIO_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8ed5d0e9e0fcc0338df5a67917b63b">AFIO_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7821358b1f796f98cbbe50a65bca0f72">AFIO_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a5b1e7d9deec1a54595a66f7af3669">AFIO_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75490e845a33ab81645bc1806e3c68d9">AFIO_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3f90dbce0f5d20e2649a1cbdab95ec7">AFIO_EXTICR2_EXTI6_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d447f7884e518e9d7799ad2d6d55405">AFIO_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1080e69a26838459bb949862d4ae79">AFIO_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae15ae0750d0d996c309c2c5e25dd6f9e">AFIO_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38c86aa9bd6e7c670e691a6ca43da769">AFIO_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e713516450ef91615f044070000cc5">AFIO_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02247fbb913c2011b640615fbd40aa02">AFIO_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac85a8ce70fcfb95396b4c9b073588dea">AFIO_EXTICR2_EXTI7_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad884eb6b39aeaf19ff10cc2a9b797f42">AFIO_EXTICR3_EXTI8</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c0d0d9202bb87d664f03fbe6c3c4fee">AFIO_EXTICR3_EXTI9</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92257f1951dcd4c3788e060151fc0f9a">AFIO_EXTICR3_EXTI10</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a093114602f8b27cf3a8ad641d1c7a2">AFIO_EXTICR3_EXTI11</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga526d9d45feb9aac4b24f1d59fa4c5ee8">AFIO_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45c438d1e706eb5b3ae511bea340be86">AFIO_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac883bc8858f41cb30b4f3e21e7a57365">AFIO_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9309b5f34e93238a0e581dbfdca8e48">AFIO_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5f4de9204eef03aaf55b51fbdb0b208">AFIO_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e38476095ce5f28c2915d6b9094dd9">AFIO_EXTICR3_EXTI8_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17aca2794a6b4e5de3d611c1fa56f607">AFIO_EXTICR3_EXTI8_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb41e2364549947ff3cc5dbabbb44b8b">AFIO_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca9f3a38dac41c2f33267f1e7d4c6464">AFIO_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b24f72385c49b4660b8ace02ed1ebb6">AFIO_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d3171a6649fd87f8b69a7d322862458">AFIO_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbcff98c1a74db03ae59b55ac23b1f3f">AFIO_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0bc2fed193eedf53ae10679366bc0a7">AFIO_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga192508b7d86b6811f53f19a536c2d12c">AFIO_EXTICR3_EXTI9_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27a139540b2db607b4fd61bcba167b1d">AFIO_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaccb0d21cdfac29d44e044f80bfd551">AFIO_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82d32aa776a2a0610d06ea925f083f3c">AFIO_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga793a4b7d1f5ca55e1cc58385c6dc6e24">AFIO_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96ff27d348b606c08277c7ac8f382fb5">AFIO_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab734158e98246df055e1a5dbaffe7059">AFIO_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858b106b9e67f1c59c96259a5973f70f">AFIO_EXTICR3_EXTI10_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga113fe92dc8f073fc04f6ba13fcccc435">AFIO_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ced8ddefa2584cb540197a681ae3aa">AFIO_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b957f573e9058d46707823f76544b">AFIO_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2efedaa9393277d5bc9b0819081089f">AFIO_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac39cba62bb1789a26357c9f2a8ced07">AFIO_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c64cb7d1d35ed9cca38017c22f11b74">AFIO_EXTICR3_EXTI11_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f8ae9550ea87d19f0a079e97781ede6">AFIO_EXTICR3_EXTI11_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf4c6bc347fbcfe165f77022e8f62de">AFIO_EXTICR4_EXTI12</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c3212d1a9bac9406b3f551d1ae11e2">AFIO_EXTICR4_EXTI13</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga118a1c525ee97874729cf90d6c24bd88">AFIO_EXTICR4_EXTI14</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9915ab8c0c791aa21024509fa2c4dcae">AFIO_EXTICR4_EXTI15</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab14150cfe378ed40761843c901b55424">AFIO_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0372dff2ea38e52dc120abae0a9f614b">AFIO_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2751b2064faf2a8486dc8ebc3df06b">AFIO_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac49a8808676089ab81b76917fbdb83e2">AFIO_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c1dc0c5b0511a08df176e59ac54c62">AFIO_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2dcade1e8a16f4f56d24efa0fd9c266">AFIO_EXTICR4_EXTI12_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga350b1cf171fa08e0d2e9b01f4e81b3d2">AFIO_EXTICR4_EXTI12_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef099d495c88bf713d4f1df6d1e757f8">AFIO_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27c1cded5adf9c8d86937cfcba79772">AFIO_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga725c50feb4fd0a4e88ac48966ece7ec8">AFIO_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96adabf5909e205280cb845d1e4a9be3">AFIO_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932d092952f72aa7d12021ccfa0aa124">AFIO_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964eb37a1deb6e7270b5a758c5178962">AFIO_EXTICR4_EXTI13_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0c520aabf853685d41ed2cb803ea74">AFIO_EXTICR4_EXTI13_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a0b67834bf0f920169b07dacb4ea275">AFIO_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0722a6e78dec2d4feb9e30e9e1d209b2">AFIO_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e046a51a11685706f585ea9fcb28aae">AFIO_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9afe1bae8ab7d5309b0c0ceb45d5ec1b">AFIO_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad71f26e3edb8046ead49160a37c4bf80">AFIO_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20127ce8264ecd09815d25d48e813d41">AFIO_EXTICR4_EXTI14_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5f36f1af63d61f11841db5dda73348f">AFIO_EXTICR4_EXTI14_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1523da936a40d9d9ef6aba6d47154c5">AFIO_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade31635e0f311f643cf6ad8a6920a7a8">AFIO_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73739a4bd90e11b9c24110728fd703c1">AFIO_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga003d045f398ab5a524140ff7faf79bdd">AFIO_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c536a6071be05fa17f6b543cc67fd15">AFIO_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5dfd5b21357b531d31a5009bce6422d">AFIO_EXTICR4_EXTI15_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf568bebe87be1e8a7e1206658a50b3">AFIO_EXTICR4_EXTI15_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef">SysTick_CTRL_ENABLE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a">SysTick_CTRL_TICKINT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d">SysTick_CTRL_CLKSOURCE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7">SysTick_CTRL_COUNTFLAG</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5">SysTick_LOAD_RELOAD</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2">SysTick_VAL_CURRENT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2">SysTick_CALIB_TENMS</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58">SysTick_CALIB_SKEW</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d">SysTick_CALIB_NOREF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2">NVIC_ISER_SETENA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb">NVIC_ISER_SETENA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a">NVIC_ISER_SETENA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8">NVIC_ISER_SETENA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039">NVIC_ISER_SETENA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204">NVIC_ISER_SETENA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2">NVIC_ISER_SETENA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc">NVIC_ISER_SETENA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1">NVIC_ISER_SETENA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9">NVIC_ISER_SETENA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5">NVIC_ISER_SETENA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2">NVIC_ISER_SETENA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48">NVIC_ISER_SETENA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd">NVIC_ISER_SETENA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a">NVIC_ISER_SETENA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45">NVIC_ISER_SETENA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e">NVIC_ISER_SETENA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a">NVIC_ISER_SETENA_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e">NVIC_ISER_SETENA_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6">NVIC_ISER_SETENA_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b">NVIC_ISER_SETENA_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4">NVIC_ISER_SETENA_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd">NVIC_ISER_SETENA_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78">NVIC_ISER_SETENA_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8">NVIC_ISER_SETENA_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a">NVIC_ISER_SETENA_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94">NVIC_ISER_SETENA_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43">NVIC_ISER_SETENA_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2">NVIC_ISER_SETENA_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96">NVIC_ISER_SETENA_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a">NVIC_ISER_SETENA_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f">NVIC_ISER_SETENA_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b">NVIC_ISER_SETENA_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d">NVIC_ICER_CLRENA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d">NVIC_ICER_CLRENA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c">NVIC_ICER_CLRENA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75">NVIC_ICER_CLRENA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560">NVIC_ICER_CLRENA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b">NVIC_ICER_CLRENA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60">NVIC_ICER_CLRENA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526">NVIC_ICER_CLRENA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c">NVIC_ICER_CLRENA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0">NVIC_ICER_CLRENA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd">NVIC_ICER_CLRENA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7">NVIC_ICER_CLRENA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb">NVIC_ICER_CLRENA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115">NVIC_ICER_CLRENA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc">NVIC_ICER_CLRENA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0">NVIC_ICER_CLRENA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb">NVIC_ICER_CLRENA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0">NVIC_ICER_CLRENA_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97">NVIC_ICER_CLRENA_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b">NVIC_ICER_CLRENA_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b">NVIC_ICER_CLRENA_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020">NVIC_ICER_CLRENA_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e">NVIC_ICER_CLRENA_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f">NVIC_ICER_CLRENA_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7">NVIC_ICER_CLRENA_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6">NVIC_ICER_CLRENA_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b">NVIC_ICER_CLRENA_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9">NVIC_ICER_CLRENA_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc">NVIC_ICER_CLRENA_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509">NVIC_ICER_CLRENA_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582">NVIC_ICER_CLRENA_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d">NVIC_ICER_CLRENA_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f">NVIC_ICER_CLRENA_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de">NVIC_ISPR_SETPEND</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2">NVIC_ISPR_SETPEND_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2">NVIC_ISPR_SETPEND_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d">NVIC_ISPR_SETPEND_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797">NVIC_ISPR_SETPEND_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e">NVIC_ISPR_SETPEND_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8">NVIC_ISPR_SETPEND_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9">NVIC_ISPR_SETPEND_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244">NVIC_ISPR_SETPEND_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2">NVIC_ISPR_SETPEND_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae">NVIC_ISPR_SETPEND_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789">NVIC_ISPR_SETPEND_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f">NVIC_ISPR_SETPEND_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50">NVIC_ISPR_SETPEND_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620">NVIC_ISPR_SETPEND_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9">NVIC_ISPR_SETPEND_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e">NVIC_ISPR_SETPEND_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd">NVIC_ISPR_SETPEND_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b">NVIC_ISPR_SETPEND_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699">NVIC_ISPR_SETPEND_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648">NVIC_ISPR_SETPEND_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0">NVIC_ISPR_SETPEND_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b">NVIC_ISPR_SETPEND_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5">NVIC_ISPR_SETPEND_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d">NVIC_ISPR_SETPEND_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035">NVIC_ISPR_SETPEND_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05">NVIC_ISPR_SETPEND_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f">NVIC_ISPR_SETPEND_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b">NVIC_ISPR_SETPEND_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2">NVIC_ISPR_SETPEND_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a">NVIC_ISPR_SETPEND_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6">NVIC_ISPR_SETPEND_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081">NVIC_ISPR_SETPEND_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0">NVIC_ICPR_CLRPEND</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3">NVIC_ICPR_CLRPEND_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100">NVIC_ICPR_CLRPEND_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf">NVIC_ICPR_CLRPEND_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42">NVIC_ICPR_CLRPEND_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456">NVIC_ICPR_CLRPEND_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350">NVIC_ICPR_CLRPEND_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0">NVIC_ICPR_CLRPEND_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9">NVIC_ICPR_CLRPEND_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126">NVIC_ICPR_CLRPEND_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df">NVIC_ICPR_CLRPEND_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc">NVIC_ICPR_CLRPEND_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73">NVIC_ICPR_CLRPEND_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2">NVIC_ICPR_CLRPEND_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139">NVIC_ICPR_CLRPEND_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb">NVIC_ICPR_CLRPEND_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e">NVIC_ICPR_CLRPEND_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed">NVIC_ICPR_CLRPEND_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf">NVIC_ICPR_CLRPEND_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae">NVIC_ICPR_CLRPEND_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c">NVIC_ICPR_CLRPEND_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951">NVIC_ICPR_CLRPEND_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f">NVIC_ICPR_CLRPEND_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8">NVIC_ICPR_CLRPEND_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800">NVIC_ICPR_CLRPEND_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287">NVIC_ICPR_CLRPEND_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99">NVIC_ICPR_CLRPEND_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6">NVIC_ICPR_CLRPEND_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1">NVIC_ICPR_CLRPEND_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af">NVIC_ICPR_CLRPEND_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2">NVIC_ICPR_CLRPEND_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59">NVIC_ICPR_CLRPEND_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee">NVIC_ICPR_CLRPEND_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b">NVIC_IABR_ACTIVE</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c">NVIC_IABR_ACTIVE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77">NVIC_IABR_ACTIVE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc">NVIC_IABR_ACTIVE_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4">NVIC_IABR_ACTIVE_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc">NVIC_IABR_ACTIVE_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5">NVIC_IABR_ACTIVE_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209">NVIC_IABR_ACTIVE_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a">NVIC_IABR_ACTIVE_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95">NVIC_IABR_ACTIVE_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd">NVIC_IABR_ACTIVE_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a">NVIC_IABR_ACTIVE_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9">NVIC_IABR_ACTIVE_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1">NVIC_IABR_ACTIVE_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26">NVIC_IABR_ACTIVE_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe">NVIC_IABR_ACTIVE_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4">NVIC_IABR_ACTIVE_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729">NVIC_IABR_ACTIVE_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464">NVIC_IABR_ACTIVE_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a">NVIC_IABR_ACTIVE_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77">NVIC_IABR_ACTIVE_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724">NVIC_IABR_ACTIVE_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566">NVIC_IABR_ACTIVE_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3">NVIC_IABR_ACTIVE_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9">NVIC_IABR_ACTIVE_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0">NVIC_IABR_ACTIVE_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7">NVIC_IABR_ACTIVE_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702">NVIC_IABR_ACTIVE_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004">NVIC_IABR_ACTIVE_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb">NVIC_IABR_ACTIVE_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10">NVIC_IABR_ACTIVE_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33">NVIC_IABR_ACTIVE_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a">NVIC_IABR_ACTIVE_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab">NVIC_IPR0_PRI_0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb">NVIC_IPR0_PRI_1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446">NVIC_IPR0_PRI_2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145">NVIC_IPR0_PRI_3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501">NVIC_IPR1_PRI_4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2">NVIC_IPR1_PRI_5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41">NVIC_IPR1_PRI_6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d">NVIC_IPR1_PRI_7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1">NVIC_IPR2_PRI_8</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2">NVIC_IPR2_PRI_9</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041">NVIC_IPR2_PRI_10</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1">NVIC_IPR2_PRI_11</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c">NVIC_IPR3_PRI_12</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496">NVIC_IPR3_PRI_13</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c">NVIC_IPR3_PRI_14</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094">NVIC_IPR3_PRI_15</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3">NVIC_IPR4_PRI_16</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784">NVIC_IPR4_PRI_17</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05">NVIC_IPR4_PRI_18</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8">NVIC_IPR4_PRI_19</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833">NVIC_IPR5_PRI_20</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506">NVIC_IPR5_PRI_21</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200">NVIC_IPR5_PRI_22</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13">NVIC_IPR5_PRI_23</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746">NVIC_IPR6_PRI_24</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3">NVIC_IPR6_PRI_25</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa">NVIC_IPR6_PRI_26</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152">NVIC_IPR6_PRI_27</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9">NVIC_IPR7_PRI_28</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab867187fcd218881e0309938fe902674">NVIC_IPR7_PRI_29</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443">NVIC_IPR7_PRI_30</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe">NVIC_IPR7_PRI_31</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3">SCB_CPUID_REVISION</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c">SCB_CPUID_PARTNO</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914">SCB_CPUID_Constant</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac">SCB_CPUID_VARIANT</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9">SCB_CPUID_IMPLEMENTER</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493">SCB_ICSR_VECTACTIVE</a>&#160;&#160;&#160;((uint32_t)0x000001FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c">SCB_ICSR_RETTOBASE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af">SCB_ICSR_VECTPENDING</a>&#160;&#160;&#160;((uint32_t)0x003FF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2">SCB_ICSR_ISRPENDING</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21">SCB_ICSR_ISRPREEMPT</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892">SCB_ICSR_PENDSTCLR</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898">SCB_ICSR_PENDSTSET</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1">SCB_ICSR_PENDSVCLR</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35">SCB_ICSR_PENDSVSET</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a">SCB_ICSR_NMIPENDSET</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef">SCB_VTOR_TBLOFF</a>&#160;&#160;&#160;((uint32_t)0x1FFFFF80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c">SCB_VTOR_TBLBASE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280">SCB_AIRCR_VECTRESET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3">SCB_AIRCR_VECTCLRACTIVE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8">SCB_AIRCR_SYSRESETREQ</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457">SCB_AIRCR_PRIGROUP</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2">SCB_AIRCR_PRIGROUP_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd">SCB_AIRCR_PRIGROUP_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e">SCB_AIRCR_PRIGROUP_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d">SCB_AIRCR_PRIGROUP0</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692">SCB_AIRCR_PRIGROUP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780">SCB_AIRCR_PRIGROUP2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1">SCB_AIRCR_PRIGROUP3</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5">SCB_AIRCR_PRIGROUP4</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268">SCB_AIRCR_PRIGROUP5</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54">SCB_AIRCR_PRIGROUP6</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c">SCB_AIRCR_PRIGROUP7</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d">SCB_AIRCR_ENDIANESS</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d">SCB_AIRCR_VECTKEY</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015">SCB_SCR_SLEEPONEXIT</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">SCB_SCR_SLEEPDEEP</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5">SCB_SCR_SEVONPEND</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307">SCB_CCR_NONBASETHRDENA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786">SCB_CCR_USERSETMPEND</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9">SCB_CCR_UNALIGN_TRP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4">SCB_CCR_DIV_0_TRP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d">SCB_CCR_BFHFNMIGN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9">SCB_CCR_STKALIGN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae">SCB_SHPR_PRI_N</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8">SCB_SHPR_PRI_N1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc">SCB_SHPR_PRI_N2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a">SCB_SHPR_PRI_N3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1">SCB_SHCSR_MEMFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598">SCB_SHCSR_BUSFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990">SCB_SHCSR_USGFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d">SCB_SHCSR_SVCALLACT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75">SCB_SHCSR_MONITORACT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017">SCB_SHCSR_PENDSVACT</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb">SCB_SHCSR_SYSTICKACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0">SCB_SHCSR_USGFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d">SCB_SHCSR_MEMFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c">SCB_SHCSR_BUSFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73">SCB_SHCSR_SVCALLPENDED</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0">SCB_SHCSR_MEMFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d">SCB_SHCSR_BUSFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a">SCB_SHCSR_USGFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242">SCB_CFSR_IACCVIOL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d">SCB_CFSR_DACCVIOL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc">SCB_CFSR_MUNSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb">SCB_CFSR_MSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214">SCB_CFSR_MMARVALID</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50">SCB_CFSR_IBUSERR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803">SCB_CFSR_PRECISERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3">SCB_CFSR_IMPRECISERR</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe">SCB_CFSR_UNSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7">SCB_CFSR_STKERR</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9">SCB_CFSR_BFARVALID</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92">SCB_CFSR_UNDEFINSTR</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c">SCB_CFSR_INVSTATE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b">SCB_CFSR_INVPC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d">SCB_CFSR_NOCP</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10">SCB_CFSR_UNALIGNED</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84">SCB_CFSR_DIVBYZERO</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3027c1edb7f5348120c336517b1c5981">SCB_HFSR_VECTTBL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93">SCB_HFSR_FORCED</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156">SCB_HFSR_DEBUGEVT</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f">SCB_DFSR_HALTED</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16">SCB_DFSR_BKPT</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1">SCB_DFSR_DWTTRAP</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a">SCB_DFSR_VCATCH</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197">SCB_DFSR_EXTERNAL</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6">SCB_MMFAR_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b">SCB_BFAR_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d">SCB_AFSR_IMPDEF</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9">DMA_CCR1_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace00470cb24c0cf4e8c92541a3cc695c">DMA_CCR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f14fe0da3c0d3252002b194097108a9">DMA_CCR1_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cf72c1527c7610bcecb03816338b262">DMA_CCR1_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9512b76e871908af4777604e42676be4">DMA_CCR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c008055878f08bc33b006847890ac53">DMA_CCR1_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03421fb76491fccc4b1e6b469570b995">DMA_CCR1_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0af4a5f4c3e3dab2b6d06f3c11b2882">DMA_CCR1_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e53a0b94fa38dc14f2f9d4f99c768">DMA_CCR1_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5e8b15368d6baca1f74fabde8dab06">DMA_CCR1_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f1e7b62988eea6758b482ab3deb707">DMA_CCR1_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f99b77927f2266f275dbbb21b1470f">DMA_CCR1_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55531c87343e2c7a0a7b463903525bc">DMA_CCR1_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be46e87afa09b40f2efd0b00ea552cb">DMA_CCR1_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b17026db327aaaf6368f13e6f2d358">DMA_CCR1_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcfa498b39ded500e6d2c895b26cda70">DMA_CCR1_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf158a0849c5c1cb8ff35f29770c71375">DMA_CCR1_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274c65bc7120061ed73fb4aca02bc1a8">DMA_CCR1_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb96436a038c7077828511d100d4a47">DMA_CCR2_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72231403a4703c8f9b30c31519905f17">DMA_CCR2_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab10c029da9cab8f0166fc0a4d386a6e1">DMA_CCR2_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39ce03a92cd76c66d01555d2a7565005">DMA_CCR2_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbde7db83e7bc9df673acffb5d1c6d3">DMA_CCR2_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8419395c2413c1c5a39293fe3c51b043">DMA_CCR2_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga662ac6a62bd2759b8e254d979b94fd34">DMA_CCR2_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae69693512a969cb7d71ffb697cc89fb">DMA_CCR2_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f7159145fe396545b94eab4449c6487">DMA_CCR2_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9493e150e5c1946483530b346744a6f5">DMA_CCR2_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60acc9d4a361d491459dba62f820d9a4">DMA_CCR2_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62b4a55399708faa6abad771fd3cff5a">DMA_CCR2_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga590d9af747a3b70102c0899abbbd2930">DMA_CCR2_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a602816e76397bf90f4394193065984">DMA_CCR2_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03e599da7a5da32129aaeb7b123e5c87">DMA_CCR2_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaead3fb380db524c848a31d49d7dbedcd">DMA_CCR2_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80cbce6e70c5ffdf03c885791b35c116">DMA_CCR2_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24c6020357c18552920f3a581459f9e8">DMA_CCR2_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fa49b0ad3de90cc1c426b10cf1c191f">DMA_CCR3_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc09c8f9356f8a0d6443d7403a4d405c">DMA_CCR3_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8119a569028b6a6ff49db72f88be1c3b">DMA_CCR3_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd2fcd28d0aa8df1ca1bdd3211d455d">DMA_CCR3_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678a5d91e74ce581cba96143eff3e6f7">DMA_CCR3_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95188ea292b73cead43bc83578818499">DMA_CCR3_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68902d94629100d88a45d0367f802f64">DMA_CCR3_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2abdd06dc67e7ce3eb58e2c1173708">DMA_CCR3_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaae55191f69fc976c45423422fe05855">DMA_CCR3_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61d6c70b2dc2a536356135e5de21bbee">DMA_CCR3_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1deb51665fb2061411534cedd06dbbb9">DMA_CCR3_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcb2577046f5e8dbae1752bd399c1635">DMA_CCR3_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6efcb54d1fec2de2dd5dfc06d56203">DMA_CCR3_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f2bbe729a55547ae88af0d898615ca">DMA_CCR3_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3882481a886166b84696ec3747a5185f">DMA_CCR3_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga946f5281d2b10185b79ad216a3a0c6bd">DMA_CCR3_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31df7655887ca23e40918b6c73f0e79a">DMA_CCR3_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70d1178c083a156368dc20af8f45c2e8">DMA_CCR3_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ba637aa09839dd4866d9b79da64271">DMA_CCR4_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ecd535728f0a5e20acd4ca40a6e385a">DMA_CCR4_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b1143740ddbb57e6a88a0c1efe6f67">DMA_CCR4_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352bfbd9d24983387b21755f6680e63b">DMA_CCR4_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8205d7602eb7d732726b9e52011e6c72">DMA_CCR4_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga275ab42b13b8a78755581808efea0fdb">DMA_CCR4_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3f35660940e5f9b21bfbcde24a963b">DMA_CCR4_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga390c755f21506c08ff22795ba294eb1b">DMA_CCR4_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0234f5972817bd3f211a4418b960992">DMA_CCR4_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga291a24527a4fd15fbb4bde1b86a9d1a1">DMA_CCR4_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab59a122427b47da8917ec847c2a11a6d">DMA_CCR4_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca0c3bc34f23d75850aa05254d4a43d9">DMA_CCR4_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb8ec64346554aa20529e059816ec51">DMA_CCR4_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb05890600e52d6a7bcac29858ae53b7">DMA_CCR4_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga438f94eb5444944e340bb5be9b4abdb0">DMA_CCR4_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14772bf86f8d00386f824a974d0930e7">DMA_CCR4_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae28029a2215d23ef03ef29e0b096594b">DMA_CCR4_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd5dfffd772e5efa02bf7206f9d01011">DMA_CCR4_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b326a9a20d8f2ede71a1230cfc6e037">DMA_CCR5_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc3e08b6c055364158cfdbf53a18344">DMA_CCR5_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga707914f7d14246d7c993d24ba5d29f7f">DMA_CCR5_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8976e26126b10cb911e81890b94e09cb">DMA_CCR5_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf68005a27ead66cb968d430edaa766ee">DMA_CCR5_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdbfb907f2b03485e5555d986245595">DMA_CCR5_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga762ef78adaa655d9f18da462d7f80e16">DMA_CCR5_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1a50b68634e208e1635bb58abf11d">DMA_CCR5_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee4f4f04c32985ad1797f9cb3164519">DMA_CCR5_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c7ca44fb42b772ff1f75b6481a75c9c">DMA_CCR5_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1295ed99d6e5ff626a3929ac4f79ff9d">DMA_CCR5_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd29cd4f313c5bdd5977263443fa669">DMA_CCR5_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga078b357481a99e295deccf8fcdf47cf7">DMA_CCR5_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cf8c01c46bfbaa062fc98cf15ea25f7">DMA_CCR5_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff8c18d3a085e78a44f45edc0b1db14">DMA_CCR5_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb8a9b336b448ef4cb5cc0d1bbb5ae6e">DMA_CCR5_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga518692360d821bb30cf836e8c9558c5c">DMA_CCR5_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07bea0e12e0ac706a6f7c448124ef9a4">DMA_CCR5_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa390cdfed63dd4e80b9b36ff509a5e62">DMA_CCR6_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c284e6d04517cb47fd401bb02fc152">DMA_CCR6_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23bae5accea3b2a305debbc7469c7863">DMA_CCR6_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5">DMA_CCR6_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99cafc3705aa4f224d1a4f804756c9f5">DMA_CCR6_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3f17ba2bc4e54fd8f7aab802ab700c8">DMA_CCR6_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga772b475bf4486556456f0c915433a078">DMA_CCR6_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2da9ce010cf743a549c20cd545beb1d8">DMA_CCR6_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga709ecd29ac92652352442978d19c0d18">DMA_CCR6_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f57663551eb1644c8dbd114f6614a0">DMA_CCR6_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac737faa55be44e20c09343be2152538b">DMA_CCR6_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ae53e204d28c22aab4e4065cf836c8">DMA_CCR6_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aabd7ba4fb157fd7ee98986330a5d4c">DMA_CCR6_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1338ae6c9e4c7b8795796136c98670a9">DMA_CCR6_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9450899a6841c10c33c6de7b6ef517f9">DMA_CCR6_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32b6403dbb0eb6c75a0eb947ef8140c7">DMA_CCR6_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b07ce0ad36a27a76d5c2738cfdac7ab">DMA_CCR6_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf83d9d61b227309201fc9c6662c294d7">DMA_CCR6_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd71615f84eb85443ca3c5a346ad941a">DMA_CCR7_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ee626e57a25d83365bb9977473fac64">DMA_CCR7_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00add0c51b7f2be5216b4d9c9bfb482d">DMA_CCR7_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8b8909af2a6f397cfa9a0db25578e9">DMA_CCR7_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga171e60ec8ec8d40bd7ede02394fe462a">DMA_CCR7_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga666b8d997ea29a9a6a1543fa66881a87">DMA_CCR7_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1db13905f5813f7e63009c463d9784cf">DMA_CCR7_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72f4c74798d6e3389ababb9b1c70375d">DMA_CCR7_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543e1c261e0338c6353ce200db71ca16">DMA_CCR7_PSIZE</a>&#160;&#160;&#160;,         ((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac22fc178469ac49b63892b777d01bf18">DMA_CCR7_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17b93563b085e30086a6959311ef8556">DMA_CCR7_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980efc51623b9dc2bc7377a6fa340a6b">DMA_CCR7_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a8c4240d456e518aaf7524e06c9c54">DMA_CCR7_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdd0a51f96b2bfd2bf9c9259e93a506">DMA_CCR7_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb0ffacc49baf0a87ec97964c29a801">DMA_CCR7_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea041c610341674d5f3c0dec6474769">DMA_CCR7_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad83de368de49aee0b03a5b180671974c">DMA_CCR7_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7aec8d57e5f2c62be5cae2f8d134948">DMA_CCR7_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8da69a5631e89e54b5d138b8c0a139">DMA_CNDTR1_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9b2052eb35128233d719f6b4ec995d">DMA_CNDTR2_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10d1cb5b77051c2e845033d77970fe61">DMA_CNDTR3_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5c5291e36f5610b6fbc06a9a28baa2b">DMA_CNDTR4_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffaace354e7c939d6b199d639a24bbb6">DMA_CNDTR5_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35dcc846e8e088220e6555d7388b8199">DMA_CNDTR6_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7063058cc300e14d1b90c0469eb4688a">DMA_CNDTR7_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110deb1459d00898cbf29d06405cc09e">DMA_CPAR1_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0272feeaba4aaf2dc745d21c6dab22">DMA_CPAR2_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245">DMA_CPAR3_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d96976601824fef159e69bf0c96f6ff">DMA_CPAR4_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c22b129c9ca957e053d69c7b01dc94">DMA_CPAR5_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee">DMA_CPAR6_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d017e6632afe7a578d1206009cccc26">DMA_CPAR7_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc4e0220aa1355af31da320adc46e19">DMA_CMAR1_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87bdf41371b8840c67eef7d9709e251e">DMA_CMAR2_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285">DMA_CMAR3_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga579544b63b9c56bd70218902594313f6">DMA_CMAR4_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76beec8af3bd0ceb2905c24fa00a957c">DMA_CMAR5_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88187cb1bd9385601fce4fe69a420cad">DMA_CMAR6_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a">DMA_CMAR7_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a1a3b2c42e51fcd50a46f82d0b0843">ADC_CR1_DUALMOD</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb566ea4be6f0ee17cd1ecbd08b7e26">ADC_CR1_DUALMOD_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab94ba8607512ac7c76ec2e3b661bc367">ADC_CR1_DUALMOD_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8fd02b7e150e14f6cc505a568f58c35">ADC_CR1_DUALMOD_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d91e3b7dc8310b260b114a1e01596d">ADC_CR1_DUALMOD_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1">ADC_CR2_CAL</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76a91ece4a71450541ef2637fdcdfdea">ADC_CR2_RSTCAL</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17af96980f14bc008357812c13bc4b3">ADC_CR2_JEXTTRIG</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c0cfed2e6b3dfe7a8794b29822e314c">ADC_CR2_EXTTRIG</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97d1f61aa9d8c2279557f18e7303308">ADC_CR2_TSVREFE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28">ADC_SMPR1_SMP11_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">ADC_SMPR1_SMP11_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2">ADC_SMPR1_SMP11_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2">ADC_SMPR1_SMP12_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c">ADC_SMPR1_SMP12_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9">ADC_SMPR1_SMP12_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553">ADC_SMPR1_SMP13_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1">ADC_SMPR1_SMP13_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c">ADC_SMPR1_SMP13_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78">ADC_SMPR1_SMP14_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22">ADC_SMPR1_SMP14_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e">ADC_SMPR1_SMP14_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584">ADC_SMPR1_SMP15_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac">ADC_SMPR1_SMP15_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117">ADC_SMPR1_SMP15_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be">ADC_SMPR1_SMP16_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15">ADC_SMPR1_SMP16_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686">ADC_SMPR1_SMP16_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480">ADC_SMPR1_SMP17_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1">ADC_SMPR1_SMP17_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273">ADC_SMPR1_SMP17_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c">ADC_SMPR2_SMP0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6">ADC_SMPR2_SMP0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc">ADC_SMPR2_SMP0_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6">ADC_SMPR2_SMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2">ADC_SMPR2_SMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a">ADC_SMPR2_SMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">ADC_SMPR2_SMP2_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199">ADC_SMPR2_SMP2_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122">ADC_SMPR2_SMP2_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01">ADC_SMPR2_SMP3_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0">ADC_SMPR2_SMP3_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46">ADC_SMPR2_SMP3_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2">ADC_SMPR2_SMP4_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763">ADC_SMPR2_SMP4_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245">ADC_SMPR2_SMP4_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">ADC_SMPR2_SMP5_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88">ADC_SMPR2_SMP5_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e">ADC_SMPR2_SMP5_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44">ADC_SMPR2_SMP6_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3">ADC_SMPR2_SMP6_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909">ADC_SMPR2_SMP6_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a">ADC_SMPR2_SMP7_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068">ADC_SMPR2_SMP7_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca">ADC_SMPR2_SMP7_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6">ADC_SMPR2_SMP8_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250">ADC_SMPR2_SMP8_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d">ADC_SMPR2_SMP8_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423">ADC_SMPR2_SMP9_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc">ADC_SMPR2_SMP9_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1">ADC_SMPR2_SMP9_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08">ADC_SQR1_SQ13_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f">ADC_SQR1_SQ13_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad">ADC_SQR1_SQ13_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778">ADC_SQR1_SQ13_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028">ADC_SQR1_SQ13_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212">ADC_SQR1_SQ14_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">ADC_SQR1_SQ14_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0">ADC_SQR1_SQ14_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae">ADC_SQR1_SQ14_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e">ADC_SQR1_SQ14_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b">ADC_SQR1_SQ15_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a">ADC_SQR1_SQ15_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03">ADC_SQR1_SQ15_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852">ADC_SQR1_SQ15_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2">ADC_SQR1_SQ15_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9">ADC_SQR1_SQ16_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1">ADC_SQR1_SQ16_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5">ADC_SQR1_SQ16_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55">ADC_SQR1_SQ16_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd">ADC_SQR1_SQ16_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262">ADC_SQR2_SQ10_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044">ADC_SQR2_SQ10_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9">ADC_SQR2_SQ10_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e">ADC_SQR2_SQ10_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb">ADC_SQR2_SQ10_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e">ADC_SQR2_SQ11_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5">ADC_SQR2_SQ11_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c">ADC_SQR2_SQ11_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225">ADC_SQR2_SQ11_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0">ADC_SQR2_SQ11_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0">ADC_SQR2_SQ12_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601">ADC_SQR2_SQ12_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66">ADC_SQR2_SQ12_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857">ADC_SQR2_SQ12_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7">ADC_SQR2_SQ12_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4">ADC_SQR3_SQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af">ADC_SQR3_SQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc">ADC_SQR3_SQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556">ADC_SQR3_SQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0">ADC_SQR3_SQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937">ADC_SQR3_SQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508">ADC_SQR3_SQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c">ADC_SQR3_SQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389">ADC_SQR3_SQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6">ADC_SQR3_SQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313">ADC_SQR3_SQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4">ADC_SQR3_SQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe">ADC_SQR3_SQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0">ADC_SQR3_SQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042">ADC_SQR3_SQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93">ADC_SQR3_SQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c">ADC_SQR3_SQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb">ADC_SQR3_SQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae">ADC_SQR3_SQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083">ADC_SQR3_SQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b">ADC_SQR3_SQ5_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172">ADC_SQR3_SQ5_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373">ADC_SQR3_SQ5_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e">ADC_SQR3_SQ5_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885">ADC_SQR3_SQ5_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335">ADC_SQR3_SQ6_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e">ADC_SQR3_SQ6_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab">ADC_SQR3_SQ6_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922">ADC_SQR3_SQ6_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff">ADC_SQR3_SQ6_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</a>&#160;&#160;&#160;((uint32_t)0x00380000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0xFFF00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57341732e9fca2df3bd9aa4ea53e14c7">CEC_CFGR_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69eca6654f89f8b05bb296938678ac68">CEC_CFGR_IE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b06cd4e47f4235d8880e1ba0e56e2d7">CEC_CFGR_BTEM</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48c747693ec4dac8e4288ae4c0949def">CEC_CFGR_BPEM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab595a306043fe57ad4f406f828e483a5">CEC_OAR_OA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc49513cee6e3c966d67819c7b589030">CEC_OAR_OA_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67025eb59c746c006768c62325bb8ca">CEC_OAR_OA_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5801ac8c40252b9561f4a171ba3eb6b7">CEC_OAR_OA_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ba741d39e9aa86c1c54e379e90dd67">CEC_OAR_OA_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6a97186c20fa01ef6439ec7081fdae">CEC_PRES_PRES</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7650b5b89cdd9e209b4c4bd532f74390">CEC_ESR_BTE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f50871fd72eb2e36cc5183964cda970">CEC_ESR_BPE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b75f5557eecd4526136f408c853beb0">CEC_ESR_RBTFE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26159aa09e800f3fff5943ad7c2c9164">CEC_ESR_SBE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8872cc458e6dcdad0e035e40a032a0c9">CEC_ESR_ACKE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c1c0faf5849a25b87fcc39cb445c1e4">CEC_ESR_LINE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439598667c9acbf8f9dcac180a57f790">CEC_ESR_TBTFE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0614d5d57649b31b3c67b364dc85d5fd">CEC_CSR_TSOM</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3af6df3394c54bb06e82048c091524e8">CEC_CSR_TEOM</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga273caacb035cb2ec64c721fa6c747c35">CEC_CSR_TERR</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga650bba50140fa01d98abe80bf004a9b6">CEC_CSR_TBTRF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41a286b098018a445b59aefc40372e5a">CEC_CSR_RSOM</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3291304e54d4f0b7e57cc5b8af4c8d">CEC_CSR_REOM</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e33f1d4724efa45fce87ae2fcba6cff">CEC_CSR_RERR</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa325807f8f3d4bdf8e989eeef208ca5a">CEC_CSR_RBTF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1693b38f41ead796577ab031d46083d4">CEC_TXD_TXD</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e626c018504658ba7515ad1693895b">CEC_RXD_RXD</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;((uint16_t)0x001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;((uint16_t)0x1F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd52d261f99a969d9841a4426152b85">RTC_CRH_SECIE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga990a6b449f70249a1a4baf19f64617d9">RTC_CRH_ALRIE</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04e23d339e15dbf883dbedb054cd1706">RTC_CRH_OWIE</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c039206fc5c1506aba666387c5d34c8">RTC_CRL_SECF</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca9bce7cb58e637876d1154710305563">RTC_CRL_ALRF</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad801db5fbfc407b1959647765076b299">RTC_CRL_OWF</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6fefe3020ad4d61b54a516e8a65f30d">RTC_CRL_RSF</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3829687c89579c020665c19b8937a820">RTC_CRL_CNF</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc57b1110a53b82e4445c4770203fe8">RTC_CRL_RTOFF</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5209d66a77da940d9a187bbaf73dc8a0">RTC_PRLH_PRL</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1cd2db7134d6b3e21477ed466dd4d7c">RTC_PRLL_PRL</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae88e723f16ec20925d0bc545428a6670">RTC_DIVH_RTC_DIV</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe06c3de2b371556e207e5079feb9afd">RTC_DIVL_RTC_DIV</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256cb0c8e461f345df89d77dae7c31a9">RTC_CNTH_RTC_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa079440c3cb1b864f226231f11664e5e">RTC_CNTL_RTC_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6fab9b1d06bb3f26eb038a1d7e55f5">RTC_ALRH_RTC_ALR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27e762953f42cf0a323a4372cd780c22">RTC_ALRL_RTC_ALR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;((uint8_t)0x07)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;((uint8_t)0x7F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;((uint16_t)0x007F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;((uint16_t)0x0180)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b921567bd5a422c51f9a0f426ac3f6">FSMC_BCR1_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe2fd14b3c0d88aecfb9cf5b44995a0">FSMC_BCR1_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6fe3b4b28a31c4bbf26a838695fd0c">FSMC_BCR1_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65592a6a20efa6aed5b59fe1eba508d8">FSMC_BCR1_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c99df3c6cebc68f6695ad7bc13f717">FSMC_BCR2_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f65c4348ab55c12695730bde8be8986">FSMC_BCR2_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf82247710aaeff72fb37113bff3daf">FSMC_BCR2_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac595e1e3045aad0b379367f47bf10a84">FSMC_BCR2_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9e5b00171ea739ba67a627a2484f47">FSMC_BCR2_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4099746e30f71a98ea71d1048a5d028a">FSMC_BCR2_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8501d3ce728f6a074061294a9e5a54cf">FSMC_BCR2_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74276c5828d545cf4b2db2d568c60627">FSMC_BCR2_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4e1ad30533ab54b45987cab30d51a0">FSMC_BCR2_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8202b9b40d3912a6294fe2a0e28ebf">FSMC_BCR2_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f59e7aa2664f9c767ce22bec369698">FSMC_BCR2_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e93e4e902a636d4d75a1fd7e884afea">FSMC_BCR2_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5141640b4dcb78a524740b681819f9f1">FSMC_BCR2_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad446f2fcb7909b80a8c1731141be5186">FSMC_BCR2_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad015d2aa1c58b48681f35a4f92eaf7f7">FSMC_BCR2_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d3e5d899ba2399d3318da577d58ac6">FSMC_BCR2_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad45d1b552ba61ccbb1dc4ebfc556285a">FSMC_BCR2_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64b1874f1ab83a1d0224cb66e504dff">FSMC_BCR2_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7810ad338086a1ec9b15f339ed6f4d">FSMC_BCR3_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaae648c8591e7650cba828910638d3d">FSMC_BCR3_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319fb6069b651eb947b4d0ba3c9f6196">FSMC_BCR3_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33b80510e653dd32de2ae1ec1a1dfb5">FSMC_BCR3_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a038553e3a30df4b6e331cad504069b">FSMC_BCR3_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51097cfe8d4263a30d292e7e9dc73cd2">FSMC_BCR3_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373b764c1a4104300eb587aa4510c1f1">FSMC_BCR3_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43c7292c185269cc11d986f3ae0ceb24">FSMC_BCR3_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380c39b95426ac9a18c70e3f56016c81">FSMC_BCR3_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9badf60f5caa010e041d66d40af596a">FSMC_BCR3_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbca3d0aa315f3e9bc6bacf244bdb747">FSMC_BCR3_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fc6e205695d39b63c0f5b18c3cd214">FSMC_BCR3_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab845515c37adae28d0e1452596cca7ea">FSMC_BCR3_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c9b0145aa62cafd915a4c7da1931b5">FSMC_BCR3_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9665b36b791862c464f07ad49dea315c">FSMC_BCR3_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab23550b17dca7ede57f8b5ef05f2e7">FSMC_BCR3_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e16fb6b68a8adb7722871ccdd2d9a44">FSMC_BCR3_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70c6da37696af84767f82efd0df3a7da">FSMC_BCR3_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a">FSMC_BCR4_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d644d34b59762d0b48f7784d3aed4b">FSMC_BCR4_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9bf2c236b772e76174aff4388a1b6f">FSMC_BCR4_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d358ec27a34fe13131d852b950643e">FSMC_BCR4_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5abffefdc124215182346aba701183">FSMC_BCR4_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4ce32ca454c42344cfe73f71abd274">FSMC_BCR4_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8f397cfb1f07421abeaf3060f7a329">FSMC_BCR4_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cd3a31190eb0cea8a72b55d8369970">FSMC_BCR4_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf769d7958a8c610ccca912600e61f30">FSMC_BCR4_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6ffdcee5dc3de1402bd8b644d6ecf4">FSMC_BCR4_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga485976f8857949064d060374031cad3d">FSMC_BCR4_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35333cfffc35c7948ee0aa0e5672c3c">FSMC_BCR4_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c35ab0ee9ee23a5352218b4b84a258">FSMC_BCR4_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf2eef4eb8e6bb99cace5145b6ad09ee">FSMC_BCR4_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458727d27c2bc7cede05f6537bfc1bd8">FSMC_BCR4_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6794966a05855913923294f5c2ab69ed">FSMC_BCR4_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158eeaca2258bc25beae918d01e01dd8">FSMC_BCR4_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19293300b8230e38afa1c16c526b3f29">FSMC_BCR4_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a">FSMC_BTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29ca17c63df62cc12c06e6cfa3429e3">FSMC_BTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb98ce348ba665f122e44ddc0390b45">FSMC_BTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5e5c5b00c91aca1cc266622d3f30bf0">FSMC_BTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0105afe671cd62730cf879072c80f3">FSMC_BTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d">FSMC_BTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222a16d5a1a8deebaf39a96d94d3c3f0">FSMC_BTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ad1f9164644c4ff4c6ae5a655478abc">FSMC_BTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f9d68df0fd84b77342a565e9faad929">FSMC_BTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e88e45163e76f529b5a94937526f45c">FSMC_BTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389">FSMC_BTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4488a428f33d96263a00a30af42b849b">FSMC_BTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53bd6a1decfafdb420a37453b3b5545">FSMC_BTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacce8f6cf5a9ba24943b3e762bde00aee">FSMC_BTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99638cc2cbe0dead029c201e5f30c3a8">FSMC_BTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac">FSMC_BTR1_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c1578a85c4f2cef9e034c7b5da6d454">FSMC_BTR1_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf873cbfe4827496215eb08bb33ae4784">FSMC_BTR1_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad768d3ff0a5159e552663c9489b977f6">FSMC_BTR1_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ecfd25fb64efb3745ee96b2877a017">FSMC_BTR1_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9c9e09de00afad666ace28c608032f">FSMC_BTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafffebd7a0cf6e6d80b65804c2c50ce62">FSMC_BTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43afa754305cc1a7ff3075cdd4309990">FSMC_BTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a146aec5d723a84945ae6da6c0692f">FSMC_BTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b">FSMC_BTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2d832593697ba108d99a97e4fdfd159">FSMC_BTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7e4efc546c1c9d16c750a4542e1c55">FSMC_BTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e7d41e0f94ab896c6eea199eb0aef1">FSMC_BTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42f22fc488e0ed0d06832118773123">FSMC_BTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c">FSMC_BTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf77aa4936dc4f35d1b426d147c643c80">FSMC_BTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b336cf3ae23cfda19895927b63af558">FSMC_BTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23697810b99730ddf52834a5066c1ba5">FSMC_BTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827398dc098f2d08bb77a04b2e7d6ba3">FSMC_BTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40f47f2db0db78de6fe2df58b5d591">FSMC_BTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga558185a28aeedbb098890348a041a74d">FSMC_BTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd4d42459a990825b61962d9118cd7b">FSMC_BTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac37c974d0260ba1dbd1acaf6fceb425c">FSMC_BTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf56fc3a549d1e68d56e1587123bd27">FSMC_BTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7d19f02444ce8b3286d44258c6caef">FSMC_BTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e9433e15e301d5d3f0dd6b73c9db2f7">FSMC_BTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc538e46145ed4947194f3ad63e211b7">FSMC_BTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1d3fe096ea53ea073b78bd6ddbff58">FSMC_BTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa066dab45a22ebd3a7102b92dcd251bd">FSMC_BTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c15ca5fdd13efb5499f0e86bd5bc88">FSMC_BTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36cfe553d431ca6976f0d36c73045836">FSMC_BTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga874499b29d2b72a75265f16a2d8ed834">FSMC_BTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae7c94522af51d2f96a0fa715dfa9b0">FSMC_BTR2_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2617a99e5eab8b31ff168557f93852a3">FSMC_BTR2_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83871fa5cde9d72ec840d29d43aa2e57">FSMC_BTR2_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacada2902f8612df1e5ac6e224bcf8d3c">FSMC_BTR2_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66ad543195f36fdb3efdf7550381f982">FSMC_BTR2_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37fdb25c494cf314cb680f84c5e0a503">FSMC_BTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac8729c8ac330f6ade93a6a15a4ba70">FSMC_BTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31920e8bf2d83ad3c2849f8e942bb6e4">FSMC_BTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5ba3172687049c687e3a38ec08d6c5a">FSMC_BTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga453c2a90dc3340596c9d34672cede6a0">FSMC_BTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3247db1653b31df0c34ab7898400bb5">FSMC_BTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0510047c932d2833f6cbe0a4a5d7b9b5">FSMC_BTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1852b706b3c719c0eab8ef863b39e0">FSMC_BTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ace24f50d1c51c978af55d47c13c0e9">FSMC_BTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99389b63c4dee3c54aa1de36a4119add">FSMC_BTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b93600977cde6e31a9464f87606043">FSMC_BTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9383d89d5e557a166f6b8290892b89b3">FSMC_BTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad200e1dc2d1835e3dc0fa8f0483eb2c0">FSMC_BTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55daf436a25fadae7384611aa0f89">FSMC_BTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6a21211dd7a3445e944af0fe1a4b600">FSMC_BTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51c23d36fa8e7e38048d94830bf0f74f">FSMC_BTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93be4171cb7d0b66d8d4d12e61b07b88">FSMC_BTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01cf0b1c88857669d10fee8d7ba4d85">FSMC_BTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7833ee760b2400e6fb483b1d83cbdff3">FSMC_BTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad417ccae1c4018d0ff5c76c942aeb2ca">FSMC_BTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60d0ae6af13ef088367cef06c7f207d3">FSMC_BTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac029aaed48e2a3e2eedf767fe0ce0b92">FSMC_BTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6aab5907bc42e140ca5a4d60fcd64c">FSMC_BTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9ac671a510ee06e86c41d7876ffe10">FSMC_BTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65fe87d29c1a4ee0b08014ed8e0423e1">FSMC_BTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad33e3df5c80255cb5e11ba427e9c224f">FSMC_BTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a31f070e41c6785ebc606d4f25d103a">FSMC_BTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad220fbd264261a37eac09d4f6c0b79a2">FSMC_BTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a3ad9f940c6942682d8d97b1eb0ca4">FSMC_BTR3_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739f2db66e52626aa9a5ee02c11d7a34">FSMC_BTR3_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4c4102ea6e6cf2082e78168edfc18e">FSMC_BTR3_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5eab2601ae3cd040bf44feb3e70c459">FSMC_BTR3_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf61e23804e0fa3ca45f851ca98de371">FSMC_BTR3_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a8d8e279c50995143ecf4124580703">FSMC_BTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd9c93b0ee64856981394a63d6a3a964">FSMC_BTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98fa7611b4ae197ab25cdf1cae9f8ee1">FSMC_BTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf806c044b2a3d1417acc79907dcaef4b">FSMC_BTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bf0683d046f9bcfb0d55a065ae69ab">FSMC_BTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88a80458ddd56b0dfa7cf3599b986dd">FSMC_BTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655083fdb0e563b9a4d6ea589194ba02">FSMC_BTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486280713c8f07d7033bce4e74825130">FSMC_BTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8314e30c84dccd983de04fdeeb57c360">FSMC_BTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7e7da5269a2dac164c9d1d01da2bc28">FSMC_BTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c8f213e437ceed2140f2c16a0416cd">FSMC_BTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d50e71940995d42c5f9fadcb7cd61f2">FSMC_BTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a">FSMC_BTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44cc2146b4cf6bc8f43292512fd8cf8">FSMC_BTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ee1ab3716b0ab1a4e7b51234af7c63">FSMC_BTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd427c001c5b17a3e083c81f6b228a50">FSMC_BTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae722fdaa69bfb7622aa80c82e3772949">FSMC_BTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8ab4a1c7fe6e7dc2b093add88c274e">FSMC_BTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e52ae9a5d59507bdf9f4f9da19444ed">FSMC_BTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6200f13c3eed1e9646750897a987a2">FSMC_BTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0803bc2ad60138e0eef53a53ca5bf537">FSMC_BTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893711250b9d3ea2e5e48ca53d1e0147">FSMC_BTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75c73d4bb0ddcac383ca610a604d95b3">FSMC_BTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c28625ee031527a29f7cb7db1bb97cf">FSMC_BTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdb0212604c6c58c9524adc7931e2897">FSMC_BTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2353d753ca5532703b4f822b7d2a7382">FSMC_BTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d82a6f3fcf69d6b96968118db7b8216">FSMC_BTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e0860f92bb204c4b5902d3e34b8b30a">FSMC_BTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga207a9eedfc1b244c393be3c34ea60a15">FSMC_BTR4_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dec1fa50fca6639be7179d445aacfe4">FSMC_BTR4_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1db211382068251dc5cfe44a175e639">FSMC_BTR4_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5391a8c2a1e8cd6abb81fa5b2836464">FSMC_BTR4_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbfd74790a1e25339151de440e3a93e5">FSMC_BTR4_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac39964e3792653e454538407b11504">FSMC_BTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacee394c98ac568fe1d6df61c887ed53">FSMC_BTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c7cd1d1a4954d494bd107400925f86f">FSMC_BTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93b0ab3235ffacca24e6b285460c5dd3">FSMC_BTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931463443390c5a706303e87a538d1ce">FSMC_BTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa53cb7c299e794915d3aba803374adca">FSMC_BTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2315f17d1cd7dd9da1b0ee2f7e4ea29">FSMC_BTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga808a7d758e6ca75c573d08ee92228745">FSMC_BTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac376a62779292d64bfac24d572b743e9">FSMC_BTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc558894dcb263451dbac13f48fffe1">FSMC_BTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf731d99007936586f9e15f17c3c771">FSMC_BTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e69759ab89b16573bafd2f6ded95bfb">FSMC_BTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e486b11f6af0f566f8843a5c95c6a6c">FSMC_BTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4">FSMC_BWTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacb80aeedb6d0d9cb09e7b4d3ff8b541">FSMC_BWTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20dbbdff1e2f1d57727dabbc4b03c840">FSMC_BWTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga411f0d164c26dda8132ff22856757470">FSMC_BWTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2bc67999e8d2b63771fa223ffa8e4d">FSMC_BWTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf">FSMC_BWTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e24880c23375636d7504d42077a400a">FSMC_BWTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb90dec93198b1d3077feb5fe508f004">FSMC_BWTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26ef7d6cd5ec547a349462e4f31963b6">FSMC_BWTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a961ecd844e14a90d1b2f6c5d59196">FSMC_BWTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf">FSMC_BWTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga162800452847dd98d27a4078370518b2">FSMC_BWTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16476bfbbcb9726c1fbc593d3568a514">FSMC_BWTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga623de376d9f5189d73068d0865a5049e">FSMC_BWTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade0627f53e3df25fdaa973db6159bd70">FSMC_BWTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab3c524b3e47327b24fa560feb93487">FSMC_BWTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4376e693343cf65ab05808398b7f">FSMC_BWTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga632860254f0019e87c2e73c872d8d0c3">FSMC_BWTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9debedb9d28dc78574eafc829cde91fe">FSMC_BWTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c483e37ed994b71337a0e0777c1290">FSMC_BWTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f05e337758cdb98cfc833e43bd6d674">FSMC_BWTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6a7a7678ef3afbbed587cf318d1540">FSMC_BWTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515ba99da829728fa7128161786c933d">FSMC_BWTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d22659082e66df3f0497057cf7dda5">FSMC_BWTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3af303f1131ff3de0894ec908de252c4">FSMC_BWTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0">FSMC_BWTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87cae14e6bb4403b420fc9e4084d6e2">FSMC_BWTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0cddde5db2e0bb09f1c8938afd6ac98">FSMC_BWTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6553bd9ad305aa42341e08b1736260">FSMC_BWTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593fe1987e8c6052cdb992e629f1d059">FSMC_BWTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc23a2314a44b6ad9f293716f0c8a11">FSMC_BWTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9c799b36f45cad86a3f98d262baa6d">FSMC_BWTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95abc246eb528275d894346c0665e930">FSMC_BWTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae879db1879650f99b1c75635884bda17">FSMC_BWTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5826c5d5c544cd59210c071358fb8e9">FSMC_BWTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga258acf47f7706a1cd0b0a914e63cbe17">FSMC_BWTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f1a9ccc80d1218935936539a000b84">FSMC_BWTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81de376a21fc25a7e1c31db341dfcd3f">FSMC_BWTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab280652524006fbb3820597112136f14">FSMC_BWTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a0f0466162848135313296ebf44890">FSMC_BWTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e43e17e99141c9009c779cc359323a">FSMC_BWTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f8791c2a33f740f905d45e3754e3353">FSMC_BWTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2a5797dd14b5b89581c5fb08872fae">FSMC_BWTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf62bb3c772353b551de22915814115b6">FSMC_BWTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5aaffe4b4c549b247c31dead5585c6">FSMC_BWTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6caca8a04c9768a84bcd958656ea8209">FSMC_BWTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae608705cf36abaf22e96e9c4c63d4363">FSMC_BWTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cb607738f2c3aa4dae4990d0754f73">FSMC_BWTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04b7ebcecadd4b515cac94159ea8d3">FSMC_BWTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5b453a7316f378f6bf222d5de5b515">FSMC_BWTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5e6363ecbd1c23b1f49a9cfb3301d2">FSMC_BWTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf028fc0c3148bf9075c09ad311afee65">FSMC_BWTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9984c8161469dd0922de2d8c4cd9dbe5">FSMC_BWTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga320be3e2e266dc25bd02e10787b2ba0d">FSMC_BWTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabe5419d99a7ad4d4eb761c82077d958">FSMC_BWTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6cdd284ad94abfef0f24fcb813b4558">FSMC_BWTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga455ba53d0f18173b0694d71757a084ff">FSMC_BWTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dddd5ba924b56867c9cb39484ef498d">FSMC_BWTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd242d768da1f9ab4304e91e5dabb5a9">FSMC_BWTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef99967dc66814cf5d732365c40daebb">FSMC_BWTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga471ebb2d47fb951340df6ba22b40a788">FSMC_BWTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d031a0d71677932a68639ba88bd13e">FSMC_BWTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3948c407a5a4be6a21cccad0a8d12d">FSMC_BWTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea21d05228f7771c6306726af5da5a4a">FSMC_BWTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa574b3a1efe581d195789dcc8bba01f8">FSMC_BWTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae8216cf865785468af58dbce0002a7c">FSMC_BWTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93d9fee8a67491918526019b439a00f">FSMC_BWTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ec40c6360faeb133cb224a6789bb51">FSMC_BWTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaf23316e44d731620f0cbde29ae9a93">FSMC_BWTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31686e755ef0f98078d96c08891cf8f4">FSMC_BWTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a291f74abf021a7fe66ce8afd714c39">FSMC_BWTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a270daf60bba0a4a9de6607635b0264">FSMC_BWTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0e2f5c1eb92f5dba7c2d76b6267805a">FSMC_BWTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad909c7569c4740c823bf4b31f93d4edb">FSMC_BWTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab17fdae6a3e63acc21280497e0761d15">FSMC_BWTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56fbdeda5582325eb5eea0061209adc9">FSMC_BWTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05b769f726e31038cfa6bf4897453088">FSMC_BWTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga900f347cf4b9debe88252ff1d453098e">FSMC_BWTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb44640d0ccf25b8c8ec4b24b3600d26">FSMC_BWTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6405794f28617802ba7bd3586a5f50">FSMC_BWTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga974cf9ed84e54c78ee995b02cc605706">FSMC_BWTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa32a792c0c93d854a90bfbc36fa1329b">FSMC_BWTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64d4e414ea73b47e07364e1a121af6a4">FSMC_BWTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada733b2bda718299345fd0191b25b49f">FSMC_BWTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c3c14faf87768beced4e297edc7bfd">FSMC_BWTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65ba73495f6192e409cc00f3e26e27e0">FSMC_BWTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc9fa3c1ceae0724f5005bb1e101775">FSMC_BWTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2007941f4869504bfef23edbcc18bfa">FSMC_BWTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcde23639f64241d95b02f5b950ef3cc">FSMC_BWTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafe1198e70d843c883260d354b7ce7b5">FSMC_BWTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac62786f538820baa3f0f8edb17ef1b74">FSMC_BWTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa69aa2d9cafe8f952721c88083c8a94e">FSMC_BWTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6d991498c385991b461832fb093399">FSMC_BWTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac744bdeb5b9ae048b1fa1a07ce9ce9d1">FSMC_BWTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6656c89aac87fc226c0e80f8f753abeb">FSMC_BWTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5636aaec144530e1c46e819b62c95f09">FSMC_BWTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19eb9fccff444a00caf75b9d20a143ed">FSMC_BWTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa40f9fa60ddb69fdcdcdface743f2c26">FSMC_BWTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa173c5ff9a7d316cd67897f8e36dbf5">FSMC_BWTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace3c57c780586c96ef5756d642c3bd01">FSMC_BWTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eae837a65cdce995c6fc43afd196e76">FSMC_BWTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265d50716e1b6ae2395f0da696b4d12a">FSMC_BWTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga095f121a1739bcc61e40f2fbb5e8b6a0">FSMC_BWTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d5deb7f2aed21baeb4df3015440bc2">FSMC_BWTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f7e16866ecede5f4258c05d95f571b">FSMC_BWTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9841723700d2b9611be2e7a7b0f19c33">FSMC_BWTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad628c523ceee80e41c02dd4502baee2c">FSMC_BWTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee2951c0bea4329727767db1bb96a4f">FSMC_BWTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1020e605f8a52d9fd857d3b91d23bf7a">FSMC_BWTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13f46a945d5daf6ec339781d3926a9">FSMC_BWTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e30f51c68b4ac4f9efee2cd5a45943c">FSMC_BWTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ba26fb09f035addbe1e4c3b0d093c9">FSMC_BWTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f3ae80c9bbede6929c20004804476d">FSMC_PCR2_PWAITEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2bfd8de14f8c726439ba8f494b38a1">FSMC_PCR2_PBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175ab8f61bbc0bb5692fb62691db1ce3">FSMC_PCR2_PTYP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656155275dc1c2f690687d07717e017a">FSMC_PCR2_PWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae36f67be67a473c318fa937246c6de17">FSMC_PCR2_PWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6180d3899a37f7e518b1e4b8bf935baa">FSMC_PCR2_PWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2c6c5ed8cd459a0822c35ea9e6800">FSMC_PCR2_TCLR</a>&#160;&#160;&#160;((uint32_t)0x00001E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1edc7eec1b5a76a851175e5a7caa6c5c">FSMC_PCR2_TCLR_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8baae9949bd0f294a698721da24808f">FSMC_PCR2_TCLR_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01ba36d067efffcfe5ecea3af1411675">FSMC_PCR2_TCLR_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4999b81ed8783cca5f3b25500183ff9a">FSMC_PCR2_TCLR_3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6513b62e23afdbadc4b25697378a0f2">FSMC_PCR2_TAR</a>&#160;&#160;&#160;((uint32_t)0x0001E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd7e456c24f5978e8cb1078c633f0d23">FSMC_PCR2_TAR_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f0b2191750ab21af10f009e1a97ca13">FSMC_PCR2_TAR_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de27b9eb559156b7ed87407206b7a17">FSMC_PCR2_TAR_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c70f852bb8809e8ea4800a7dd616266">FSMC_PCR2_TAR_3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2adbc7b4149193452b69bc55a968cd1">FSMC_PCR2_ECCPS</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0e06e76b0dd7cc1f6b765b4c3ecfacb">FSMC_PCR2_ECCPS_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b947299d05921085b531f12db860f41">FSMC_PCR2_ECCPS_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199db72eae8707aba0b22ff18bd8bcd0">FSMC_PCR2_ECCPS_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3f15324eb8692ddf3f294f358b1d8c">FSMC_PCR3_PWAITEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac1334587ebb2f313078aab2c2f76cf7">FSMC_PCR3_PBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade562589d0572ba223d2f6df265fe5b8">FSMC_PCR3_PTYP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6f9b4e4449f105aa9bd3630f0466b9f">FSMC_PCR3_PWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae07191f4d5e3c3ec38b271b30cd1ee07">FSMC_PCR3_PWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8819a742324c0523f3dc6b8959bcdd5">FSMC_PCR3_PWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723c4c8c3b97cd1ce18c3b5c888e5b4e">FSMC_PCR3_ECCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478e4371d8baf2a0b2675b3113edb071">FSMC_PCR3_TCLR</a>&#160;&#160;&#160;((uint32_t)0x00001E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadedb0d10b5b53656dc152b9264faffbd">FSMC_PCR3_TCLR_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5536285f03b1732aed999d20c0e25aa">FSMC_PCR3_TCLR_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7d40ba9c0f0da58948ee2cc546b634c">FSMC_PCR3_TCLR_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63f96a640afa85d7521b05458f590a19">FSMC_PCR3_TCLR_3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199c4b0e690f0da0de46e372183da642">FSMC_PCR3_TAR</a>&#160;&#160;&#160;((uint32_t)0x0001E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0f17bcc683a5a6249348a63004e225">FSMC_PCR3_TAR_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4afb373f6f1cb1bedd653d8ea1dca78">FSMC_PCR3_TAR_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga597698c6059f70f61310456e83353738">FSMC_PCR3_TAR_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd7aaf7ffcad9f4477ac4f2927a0912">FSMC_PCR3_TAR_3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d92853ca6f97f72682c2f53f686998">FSMC_PCR3_ECCPS</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506daa911151e1b9de3ed2b5030d1a5a">FSMC_PCR3_ECCPS_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6403c557bd93b5297fa7fbbf8dc49cc9">FSMC_PCR3_ECCPS_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf041e921fb9af07e9c709d79bbfaec89">FSMC_PCR3_ECCPS_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07ce7c785eb296a615b2c50415de21b">FSMC_PCR4_PWAITEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4a72bae5da27f8da23c13a54fe9622">FSMC_PCR4_PBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe2d6f4e9bdef35436d521ebbdca5e40">FSMC_PCR4_PTYP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9486b2b7346570ecc5715f1d551c168a">FSMC_PCR4_PWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0995cb320e6293ea435df275ce67359f">FSMC_PCR4_PWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b6be32b3844a299a2c92089e81e27e9">FSMC_PCR4_PWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646509f8bebb0d662c730ed4cabe741f">FSMC_PCR4_ECCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7164974019263cacbc7dda2fc14126">FSMC_PCR4_TCLR</a>&#160;&#160;&#160;((uint32_t)0x00001E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd78ad0c755190a69b37ebac75a11dd">FSMC_PCR4_TCLR_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0ea2e2287999d3c7d6583aab492514d">FSMC_PCR4_TCLR_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34dd56ee892fc187e105e4d820ce3b9a">FSMC_PCR4_TCLR_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb8dc60a469cfa96b3b3b7fad25ac92">FSMC_PCR4_TCLR_3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c583f305906f19b15ce3dc177fa21bd">FSMC_PCR4_TAR</a>&#160;&#160;&#160;((uint32_t)0x0001E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62fe4ede4c658b788596e8ea6f325c9f">FSMC_PCR4_TAR_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9958cbf815ac97c3500a46aaf573f5">FSMC_PCR4_TAR_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga669e16ecd48c92f65bd66f2da63fe53f">FSMC_PCR4_TAR_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad298ef64d36721696517ed0d4ac12d32">FSMC_PCR4_TAR_3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2308baba97f307b8beb6239702471038">FSMC_PCR4_ECCPS</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76514698225c0734c1e9be46b6dbd298">FSMC_PCR4_ECCPS_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c43076003bbf01f95765125e19ab94d">FSMC_PCR4_ECCPS_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4ba96304e6618d4eb7672cdc3bd8f01">FSMC_PCR4_ECCPS_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19f1b90b2da89b68aa754d0a89d60de9">FSMC_SR2_IRS</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664d6e1440c12e76dfa34f716af85ed1">FSMC_SR2_ILS</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6492ad6afe175283d07de38978936dc">FSMC_SR2_IFS</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3216bd665a118239e6ef0b58ec5e8a8e">FSMC_SR2_IREN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9df0edd35d0ad6a35ff3a3b045b47c">FSMC_SR2_ILEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga755c088c58b27f79108675f56ea9d196">FSMC_SR2_IFEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae2e544a4a515303f49815cdbd5ebbb">FSMC_SR2_FEMPT</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad929e4a8c1fdb49ee6f690121336afea">FSMC_SR3_IRS</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9803b4ab5b8cce213a80abc11c751d21">FSMC_SR3_ILS</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafadff6b6f9e6430ada2f56bc9921dd7d">FSMC_SR3_IFS</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12baad15533ecbc57db95ea4939bc782">FSMC_SR3_IREN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86ac8f1f9f99c81a26fb54b597b57f12">FSMC_SR3_ILEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7355e5368013759dbfabfec8b609ca8">FSMC_SR3_IFEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga230562cf231dc79cd9354933b39ae7de">FSMC_SR3_FEMPT</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga163f7143d51b516af0d46b142222957f">FSMC_SR4_IRS</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e19feccd1553911d08be673c4af72ad">FSMC_SR4_ILS</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e7d71b32a0b70d772fbdc85f7053fc">FSMC_SR4_IFS</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5f17d22e07bb6674cbd68740b9708a">FSMC_SR4_IREN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b8d7c7b68723a4ef01843d547d95bc">FSMC_SR4_ILEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf97394e42be634cb441204f6bfffb504">FSMC_SR4_IFEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7081cdf26e75bccfac1b6a29c04124">FSMC_SR4_FEMPT</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50a34195ddb7ab7aebc2acac39b27536">FSMC_PMEM2_MEMSET2</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga529858550113070878ce680da0a6bf7d">FSMC_PMEM2_MEMSET2_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28517c1f5aeded21b3f0326247b0bbe1">FSMC_PMEM2_MEMSET2_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f59339df091ad8a00d75c32b335b711">FSMC_PMEM2_MEMSET2_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7715c089272c9709e8f94590b46be609">FSMC_PMEM2_MEMSET2_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a0e44106c1ec87375054be15b1cb84">FSMC_PMEM2_MEMSET2_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga221edf50060c5dad91de3c0b877fdbfc">FSMC_PMEM2_MEMSET2_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dc6beefe3ea22a84dbc44fd30843778">FSMC_PMEM2_MEMSET2_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae14181cbd85100c2b3b104525c42ee6c">FSMC_PMEM2_MEMSET2_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7affee760cfe5d04a58bda9cd7fc5f72">FSMC_PMEM2_MEMWAIT2</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ee1c7f3347678dff204e6ac8c6eaf4f">FSMC_PMEM2_MEMWAIT2_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56de464fa3f895e75f0ec2ff3f9e1e1e">FSMC_PMEM2_MEMWAIT2_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga922a823292054746923fb13b8f4c1b5c">FSMC_PMEM2_MEMWAIT2_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44f9c0141f457b0ef0ff42c1645d7337">FSMC_PMEM2_MEMWAIT2_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d15645ffe422f3e35cc03efd93361cb">FSMC_PMEM2_MEMWAIT2_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga640d5866b22b11924b7e4c9bfc608624">FSMC_PMEM2_MEMWAIT2_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d69f501306eae03db719cb52065b3c">FSMC_PMEM2_MEMWAIT2_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127b0e01d15f1007cfa67247a99da26f">FSMC_PMEM2_MEMWAIT2_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2c79ef9df8b619e93c15b506f4fd7d">FSMC_PMEM2_MEMHOLD2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd16a720c69fcac1f6b798cf6f9bbb7e">FSMC_PMEM2_MEMHOLD2_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4630e2bdb842914d0f7b53d4ed610122">FSMC_PMEM2_MEMHOLD2_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf699fd414971d0c52159c21652f5e58">FSMC_PMEM2_MEMHOLD2_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e1f50389b82f8737a12ef6d1683c4f">FSMC_PMEM2_MEMHOLD2_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00c7b1a8cbcbcbcc0495ebd7c877ca9e">FSMC_PMEM2_MEMHOLD2_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cd7c5637824522c2bd0f2cd165ca218">FSMC_PMEM2_MEMHOLD2_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52ee3806d174025ab98d6c9148f17ae2">FSMC_PMEM2_MEMHOLD2_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1afae5788b827aebc3df92c74754b38">FSMC_PMEM2_MEMHOLD2_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a7783e155a688bf79e68ebf570421c4">FSMC_PMEM2_MEMHIZ2</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb51ecefa94c1ab3b91c7a14705b8c8">FSMC_PMEM2_MEMHIZ2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c0d8bf861d9918763b7391d4ad287b0">FSMC_PMEM2_MEMHIZ2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebd6a4457fa0ac4f1b98fdc58bef9999">FSMC_PMEM2_MEMHIZ2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaded9a6b1b516fa2595988c84c5465f9b">FSMC_PMEM2_MEMHIZ2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b1831fb25422c7a126a7d029223394">FSMC_PMEM2_MEMHIZ2_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae828a4dde56e15f78ab156feeb329af9">FSMC_PMEM2_MEMHIZ2_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf5464a2e8aeec6eb06c58283168ef97">FSMC_PMEM2_MEMHIZ2_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5ca1880a516478e1b8f1142066c004">FSMC_PMEM2_MEMHIZ2_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf69ac574f9be3c11ada1e2dc4c3abe4f">FSMC_PMEM3_MEMSET3</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee68bc7ff3e4cf11c2ca826541858c6a">FSMC_PMEM3_MEMSET3_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa10132605ec4a4be1ab48ee6b36080e">FSMC_PMEM3_MEMSET3_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd867b06de7c7a49244b6a35570d2cd2">FSMC_PMEM3_MEMSET3_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292a8826723614aa2504a376f4a2e5d5">FSMC_PMEM3_MEMSET3_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98703fee6465ba580b052ef76f2c63f2">FSMC_PMEM3_MEMSET3_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea28a64fc9a7e0df35826b4ec372361">FSMC_PMEM3_MEMSET3_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea51bbe866574be10bdc1d2d16bb9810">FSMC_PMEM3_MEMSET3_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702eeb8c3930ea564af728cc3bb9044b">FSMC_PMEM3_MEMSET3_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4243cb8b53a10143621872c0d0ed318b">FSMC_PMEM3_MEMWAIT3</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d8aad77f584d1c380b6d04d4984ac5">FSMC_PMEM3_MEMWAIT3_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf4638838e3cf2dfa076ef795596967">FSMC_PMEM3_MEMWAIT3_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1c65a1027062f3fff04dfdd24c33e64">FSMC_PMEM3_MEMWAIT3_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae23146168ddc8e06defd6e75390dde1d">FSMC_PMEM3_MEMWAIT3_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79640d63c03f94bd4f38859c46bad820">FSMC_PMEM3_MEMWAIT3_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d36841fa1730bbbc825278cffd623f3">FSMC_PMEM3_MEMWAIT3_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd34f98ee23b7a58ac63cd195c00d70">FSMC_PMEM3_MEMWAIT3_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f485579592b7fdf2e480523ee220418">FSMC_PMEM3_MEMWAIT3_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8ef1e0f4db1e2792b0939f9058a149b">FSMC_PMEM3_MEMHOLD3</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1abd4698bb45c784b23b8d431eb90f1">FSMC_PMEM3_MEMHOLD3_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a93e71d784bdb1cd115805feac42d6b">FSMC_PMEM3_MEMHOLD3_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20a5443b5236e71b8dfe0620abffbd68">FSMC_PMEM3_MEMHOLD3_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b330eabb266b26cf6aa93b12bfe7b38">FSMC_PMEM3_MEMHOLD3_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6d1864268bb87124d127d92e8db54dc">FSMC_PMEM3_MEMHOLD3_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8968569a91c0b5d6c456074ddfc98aa3">FSMC_PMEM3_MEMHOLD3_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf40967f9e19b41e2692b7fe1177b8629">FSMC_PMEM3_MEMHOLD3_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0da29e1e300e47aebb0bd47bf5f0563">FSMC_PMEM3_MEMHOLD3_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a77d54c66589f233792d30fc83e7f12">FSMC_PMEM3_MEMHIZ3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8453ab8a7488ff13c681154bfd293c">FSMC_PMEM3_MEMHIZ3_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf023951ad4fd31a691cc26fc3c27ec46">FSMC_PMEM3_MEMHIZ3_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf8d790834161e0224c878cd8eab190e">FSMC_PMEM3_MEMHIZ3_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26daeb039123824e2de5fdd64cb3a1ff">FSMC_PMEM3_MEMHIZ3_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd06d96e44933ce665b2af8c2a4098e4">FSMC_PMEM3_MEMHIZ3_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef1254b2e2251da2b30aa297d1d0a1f8">FSMC_PMEM3_MEMHIZ3_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33c72c5ab0747d587a801835cf1a897">FSMC_PMEM3_MEMHIZ3_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7304d0d28edd32a70be474e656fbf8e">FSMC_PMEM3_MEMHIZ3_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5cb5385ce2cef772ee4493c25617aa">FSMC_PMEM4_MEMSET4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6df1a1190522593b71da113c7ea8cfab">FSMC_PMEM4_MEMSET4_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa76a9c077f40e973df8fe6903c69c4">FSMC_PMEM4_MEMSET4_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ddc1ecb61313593976bf70aec06e9f">FSMC_PMEM4_MEMSET4_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4280253a6049c7739c6b70a6d7940998">FSMC_PMEM4_MEMSET4_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga153d7b557dc40b797f93bf5593808279">FSMC_PMEM4_MEMSET4_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8fc6eadc2e952227c121b6d6114834">FSMC_PMEM4_MEMSET4_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecce633b6da6db82000f1d39dc23bb3b">FSMC_PMEM4_MEMSET4_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04c68698ff6f47551244ae5a26893059">FSMC_PMEM4_MEMSET4_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9673f81abf15ad70d09520db9ddfc58d">FSMC_PMEM4_MEMWAIT4</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c88b294c963e5be76da4bf3048af411">FSMC_PMEM4_MEMWAIT4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d45891fa0a503d81f68f62f5fd18e5">FSMC_PMEM4_MEMWAIT4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fa35a7722b6339a7cef85b5be2280d">FSMC_PMEM4_MEMWAIT4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga929f7f1066e3f2d69c72126615d06cb0">FSMC_PMEM4_MEMWAIT4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5282e3d9205f778b67ef00c27beb2918">FSMC_PMEM4_MEMWAIT4_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eed44a0b89a9f14b08c4ab2578ca5cc">FSMC_PMEM4_MEMWAIT4_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2429913d3b7993dfda75413f0a72bf4">FSMC_PMEM4_MEMWAIT4_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247eb296ad16d1c7f2ebea0ca85619f9">FSMC_PMEM4_MEMWAIT4_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5028f0c2a642b7faedf602f0b2c0d64c">FSMC_PMEM4_MEMHOLD4</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf07eef15a372886fda3182f49e2e912e">FSMC_PMEM4_MEMHOLD4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa05a691ca81b6fe6df07adb1c5142597">FSMC_PMEM4_MEMHOLD4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafd4f50c33f4ec69e878983fb6065c73">FSMC_PMEM4_MEMHOLD4_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3cf67d6699d41fc042aed2be6d6aef0">FSMC_PMEM4_MEMHOLD4_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga963acb8aef1a1e3f7f369421a3f9bfd9">FSMC_PMEM4_MEMHOLD4_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca8c6eb5fde2be7d38bde8aedb5522">FSMC_PMEM4_MEMHOLD4_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0352f9aa02c4037d690b516d7385d27">FSMC_PMEM4_MEMHOLD4_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga880aa86c933687f7565b7ab79776923e">FSMC_PMEM4_MEMHOLD4_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b194500112e61e5dd41ded843bb08c6">FSMC_PMEM4_MEMHIZ4</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9298e847d13d24cbe87a3c477af9f02c">FSMC_PMEM4_MEMHIZ4_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga591eb0822bbb91c4ba12f80d35424c4c">FSMC_PMEM4_MEMHIZ4_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6db858408154b3694bb1fdc995f7e069">FSMC_PMEM4_MEMHIZ4_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e38ef7ec628928bea867de00af9b206">FSMC_PMEM4_MEMHIZ4_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81a86c24f41bd5363793953df972d941">FSMC_PMEM4_MEMHIZ4_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08a6ec2df1aa20cfcfacaed7e60417a0">FSMC_PMEM4_MEMHIZ4_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443fff9e0a661cce0d3fe96886eceb0b">FSMC_PMEM4_MEMHIZ4_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90cf92af2475f9f7cadbb9553225260d">FSMC_PMEM4_MEMHIZ4_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cd1418de73ee3b214be589912e45f">FSMC_PATT2_ATTSET2</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab4718770edfb1b9b96df7410a58f79b">FSMC_PATT2_ATTSET2_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cde8c8360b22a3fb63615b4274653c9">FSMC_PATT2_ATTSET2_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae80034b8760da9dd1faaf7e326b6002a">FSMC_PATT2_ATTSET2_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11924ff951b3e939d2d20807901a82bf">FSMC_PATT2_ATTSET2_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b81efbb998d5e86685075396fd83b0">FSMC_PATT2_ATTSET2_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e89896b03049ad636484b44c7ecd670">FSMC_PATT2_ATTSET2_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac751391f5acb1f3229ca65a3424d316d">FSMC_PATT2_ATTSET2_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0f3115642332e5aef5cfa1b6b719d8">FSMC_PATT2_ATTSET2_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fda97184969b04e909ac97d31da48e6">FSMC_PATT2_ATTWAIT2</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43a2874230fbe9b87f9495a736b9363">FSMC_PATT2_ATTWAIT2_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad30fbb45343ced8deb9bbc062dba46b">FSMC_PATT2_ATTWAIT2_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae78c7794f66cd2063464ab2e6ef2bd07">FSMC_PATT2_ATTWAIT2_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82c2de9009c75560a342122937b25853">FSMC_PATT2_ATTWAIT2_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae80b6a2fc197435f6b50b4ba035fb5fe">FSMC_PATT2_ATTWAIT2_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac924773c5fcbee73186600247618d10b">FSMC_PATT2_ATTWAIT2_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70b22c0b9a32e473f0eb56952ba58d95">FSMC_PATT2_ATTWAIT2_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ade8feb15ddcef159ccf3ff55fb0c24">FSMC_PATT2_ATTWAIT2_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad007c3c6fbef432a5e6bb08bd6e0b1ce">FSMC_PATT2_ATTHOLD2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b5e19eb38592e84b9c0f3f57df51892">FSMC_PATT2_ATTHOLD2_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13dface112bf1300689a4f00ba31abac">FSMC_PATT2_ATTHOLD2_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea0e1b34ac27f20c85db0f96eaeff994">FSMC_PATT2_ATTHOLD2_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1582860673c5e72f9441095d5af7b8ad">FSMC_PATT2_ATTHOLD2_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdd679f3b80617291639cafcdd8f77d1">FSMC_PATT2_ATTHOLD2_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e89cd935ec26279bc9876d9dd07b07">FSMC_PATT2_ATTHOLD2_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c42d6d5746ef8d763d36b04f6e4644">FSMC_PATT2_ATTHOLD2_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93558ba1372a3709316b4734160b3874">FSMC_PATT2_ATTHOLD2_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2726cd505612675158551fd9eed763f">FSMC_PATT2_ATTHIZ2</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1ff9b8faa8372116ca931826d18a9c7">FSMC_PATT2_ATTHIZ2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4081b55783073164985488c9d4d6b8">FSMC_PATT2_ATTHIZ2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3cc10b4217452bae11c69ed9f6f1844">FSMC_PATT2_ATTHIZ2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e2929a1bcde578f374bbebaa9482d1">FSMC_PATT2_ATTHIZ2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac536419b5ef258fa3f9140387e2f134f">FSMC_PATT2_ATTHIZ2_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5deab3153671ff06832dd651372f9ca7">FSMC_PATT2_ATTHIZ2_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047723a357976aca5bdf6575327986d2">FSMC_PATT2_ATTHIZ2_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga859a5af02e12a11e7548085e9e186547">FSMC_PATT2_ATTHIZ2_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0487c57e948411f16c3a35927e60dd5">FSMC_PATT3_ATTSET3</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e68a5b1bb5996422eac084d586359d4">FSMC_PATT3_ATTSET3_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8bd09ad36ab8cae67f87cb930ea428">FSMC_PATT3_ATTSET3_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b9389601899ce2731c612ad05d9a96">FSMC_PATT3_ATTSET3_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97893656a7b65ec5420382de0b264a11">FSMC_PATT3_ATTSET3_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a6993a1cc304b9300bdc365c2827d43">FSMC_PATT3_ATTSET3_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf65f61ce823183c3866607cab6bd09">FSMC_PATT3_ATTSET3_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d5a3dd16094a6279766692694aa16b">FSMC_PATT3_ATTSET3_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7668853b7956cdb13fd73ed10faf4526">FSMC_PATT3_ATTSET3_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8aaf4c77a663cab07ac6c365a271599">FSMC_PATT3_ATTWAIT3</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5c5500a07e7885de5c372c55f147836">FSMC_PATT3_ATTWAIT3_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddddbd0a403b2aeefcfdb28a7da56bf0">FSMC_PATT3_ATTWAIT3_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac34cbe7e282e1074e6c4b9645e48db2f">FSMC_PATT3_ATTWAIT3_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga771f2a5acde98a9760eb8a1338f416a3">FSMC_PATT3_ATTWAIT3_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcc944836a379b2b878d5129ff94ddb">FSMC_PATT3_ATTWAIT3_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf722482193ca6a1bf90f17af567e019">FSMC_PATT3_ATTWAIT3_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2cc3ce135f309f7574f0c3d1a0ffe88">FSMC_PATT3_ATTWAIT3_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66342cc1db5dcad99153b5a2f22140e">FSMC_PATT3_ATTWAIT3_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a2e634d0f5e3c9716c0910e1efda60">FSMC_PATT3_ATTHOLD3</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad34a9f1b84d670c4132c56fa30ca26f0">FSMC_PATT3_ATTHOLD3_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2ed392d654694fc330c6721bed5728">FSMC_PATT3_ATTHOLD3_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga679d3ea50788981dac810ec62bc372f0">FSMC_PATT3_ATTHOLD3_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75d74cf52f238826e87d3a3c27b52acc">FSMC_PATT3_ATTHOLD3_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d656d40279e1655a6682dcc2762e92">FSMC_PATT3_ATTHOLD3_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee75f2fcf37e20e983732f258f85371">FSMC_PATT3_ATTHOLD3_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777b93e1e3c802ede605644d3ff3bba7">FSMC_PATT3_ATTHOLD3_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39acada8d54a7a14d3838d042397bd74">FSMC_PATT3_ATTHOLD3_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea9d34b131aa7db353eef060ca37788c">FSMC_PATT3_ATTHIZ3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc6736af23f6f033568e0085cd19964">FSMC_PATT3_ATTHIZ3_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41270d0ae8670f39b886b49e47e8195b">FSMC_PATT3_ATTHIZ3_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988ec453492aafacf205895c5398caf2">FSMC_PATT3_ATTHIZ3_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48885375147c060687bbccc6a234ce39">FSMC_PATT3_ATTHIZ3_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea193881223470d7b6a6ca3e3474a84">FSMC_PATT3_ATTHIZ3_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab1f4cb68cfb8717d2b29e3a84987b1">FSMC_PATT3_ATTHIZ3_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fd348b342ec248b821123f3310f475">FSMC_PATT3_ATTHIZ3_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff1a3acc9bbab229000d48845ea1863">FSMC_PATT3_ATTHIZ3_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4d8fb0d47b4a3fddf55c2532dd3159">FSMC_PATT4_ATTSET4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dac8bcf03610eb2d43b557f4d81532a">FSMC_PATT4_ATTSET4_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac2576c2a95871cbf9babd0778372571">FSMC_PATT4_ATTSET4_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e760bbe9714ac07f381de3af0abc36">FSMC_PATT4_ATTSET4_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b472fd4848733a921998f0305b5bc02">FSMC_PATT4_ATTSET4_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7d0c69190a0d78fedc875c3dc6b9037">FSMC_PATT4_ATTSET4_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga168c6f16be9721a5ea0e31230bd1939b">FSMC_PATT4_ATTSET4_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72fe744c036b2acc4fff8733ac48b0ae">FSMC_PATT4_ATTSET4_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4529b17de7cb4eeeff25496620978adc">FSMC_PATT4_ATTSET4_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01edeaedc31867997a188fa89cab2ec0">FSMC_PATT4_ATTWAIT4</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5da7db34cd23f3126f224a0b845a66a8">FSMC_PATT4_ATTWAIT4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14644aa2ed55afe2094015d74843a994">FSMC_PATT4_ATTWAIT4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1023d5ae8fab70e7fdfbaff4ed46657">FSMC_PATT4_ATTWAIT4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga906c9684ffcd8f0f9222cbfd0e21885a">FSMC_PATT4_ATTWAIT4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8d341a7448f645a2f849e591515f020">FSMC_PATT4_ATTWAIT4_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf278272c5fdaa8fa7c84e1c095690632">FSMC_PATT4_ATTWAIT4_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3126347e126717a761af0b6e44b9d72d">FSMC_PATT4_ATTWAIT4_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34afb78710ca450ac7065f0bc263075c">FSMC_PATT4_ATTWAIT4_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf06c395d55c775b4fbe202bac517a6">FSMC_PATT4_ATTHOLD4</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5c97b102bd1f2b61dcfb793c0d61d66">FSMC_PATT4_ATTHOLD4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga738c8d87ebcdff68725a54ff7f39675d">FSMC_PATT4_ATTHOLD4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9610198e4710ca394e3aeb32aa229f">FSMC_PATT4_ATTHOLD4_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd14059e9f658f37b3a1f18786395717">FSMC_PATT4_ATTHOLD4_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a39fa40e2d4990097e31b47ad85283a">FSMC_PATT4_ATTHOLD4_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga239e412f20305d58416f10a79e253a87">FSMC_PATT4_ATTHOLD4_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff1aac62acdf71077ee4a9e8e9e6d2d6">FSMC_PATT4_ATTHOLD4_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga836fd2ad42b0c9f6d0eb651589d04123">FSMC_PATT4_ATTHOLD4_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35948e4e9e5ce9d674e9e70ca2aeafe3">FSMC_PATT4_ATTHIZ4</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b746d7b655f6379af4dd4d5ba842492">FSMC_PATT4_ATTHIZ4_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2dd87929111fc0c888dd7c311f8eba3">FSMC_PATT4_ATTHIZ4_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353c0709e22a06998f05b908a597f525">FSMC_PATT4_ATTHIZ4_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa777a5d42ac1e36044d7b18ffdd61a21">FSMC_PATT4_ATTHIZ4_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c1778d08bfe2a40961f6acf023b9d4">FSMC_PATT4_ATTHIZ4_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadb7001986c9a4c28052b46657ad7a7e">FSMC_PATT4_ATTHIZ4_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa11a8d896354bd1c6645ac096db8e065">FSMC_PATT4_ATTHIZ4_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a054f48705ec3fef0686c576f414f29">FSMC_PATT4_ATTHIZ4_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf14b77f09f496a1325b5384eef54dd4a">FSMC_PIO4_IOSET4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c07a816f3065ae0c9287b6e3e0e967">FSMC_PIO4_IOSET4_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac31898a52e172935f354819c50d3ef8d">FSMC_PIO4_IOSET4_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35797347825725faef495c676269927">FSMC_PIO4_IOSET4_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45109e3dcc3c3a15efd13eddffdd8c9">FSMC_PIO4_IOSET4_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga349e3a58f832fbc9de16955521355c29">FSMC_PIO4_IOSET4_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3304545838a6e20742b0203e0cb023a">FSMC_PIO4_IOSET4_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga800ab779078734ca86eedb6c9e77bc57">FSMC_PIO4_IOSET4_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e29b066726c486c6503d417d18904b1">FSMC_PIO4_IOSET4_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga035a0645caab3851714123302dd0af1c">FSMC_PIO4_IOWAIT4</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb868a5bf3d33997c782f296440cabf7">FSMC_PIO4_IOWAIT4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa48c96fedf31c6ab444828d60e471da">FSMC_PIO4_IOWAIT4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga342e42235a123ea11544b1a230b07a75">FSMC_PIO4_IOWAIT4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c012d7c41f51516580766d6ac36d82f">FSMC_PIO4_IOWAIT4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5331b528505a31a2b39deca7a5ddba02">FSMC_PIO4_IOWAIT4_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabbfbc377efde5170ac484795a0a4215">FSMC_PIO4_IOWAIT4_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0be64ff24a6ccb7eef471ad2ad0e283b">FSMC_PIO4_IOWAIT4_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e3fc1b8cfa57116c0521cafd7e733cc">FSMC_PIO4_IOWAIT4_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55064df0d9fab8a072da6baa7b85878">FSMC_PIO4_IOHOLD4</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1a288b385fcf83bfa95da479d387a4">FSMC_PIO4_IOHOLD4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga402d7221ee27ce71d1b8bb18539d8307">FSMC_PIO4_IOHOLD4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274c5b835ec95c97c4f1c6ebbf72a096">FSMC_PIO4_IOHOLD4_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga519b9b4ae5b136769278eb98eb10c3a6">FSMC_PIO4_IOHOLD4_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d013be2823d9ea9b81f8f76331c11d">FSMC_PIO4_IOHOLD4_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a14c965f1ff993e0976aaefe638e2f6">FSMC_PIO4_IOHOLD4_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49411f21445032ad8eaca19e89d204bc">FSMC_PIO4_IOHOLD4_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga323dcc3be986d57d14b794cca0038953">FSMC_PIO4_IOHOLD4_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cce93379430df64fd697ad772bc477d">FSMC_PIO4_IOHIZ4</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf3b5c59e3eb4e259ddb722b1e536e5c">FSMC_PIO4_IOHIZ4_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8c66264d4ec7b69de613cb528cfee2">FSMC_PIO4_IOHIZ4_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab943b8acd274a8892e691ffab36a6a21">FSMC_PIO4_IOHIZ4_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4184c40fd57a850605ac12c73553b6ba">FSMC_PIO4_IOHIZ4_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f966bdf26f7fa0f52076438219df7ee">FSMC_PIO4_IOHIZ4_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ba68883e73a331543a2990a76d1e91a">FSMC_PIO4_IOHIZ4_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2c084a1dfbf7fb7bd922faa48bad8a">FSMC_PIO4_IOHIZ4_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8aef29e6eaecd3ff2c13bae143b8b4">FSMC_PIO4_IOHIZ4_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43da355ad2eb7d974488a02921b1b2ba">FSMC_ECCR2_ECC2</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga798b288a17d84edc99ff1f5f81cf70be">FSMC_ECCR3_ECC3</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">SDIO_POWER_PWRCTRL</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">SDIO_POWER_PWRCTRL_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">SDIO_POWER_PWRCTRL_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">SDIO_CLKCR_CLKDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">SDIO_CLKCR_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">SDIO_CLKCR_PWRSAV</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">SDIO_CLKCR_BYPASS</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">SDIO_CLKCR_WIDBUS</a>&#160;&#160;&#160;((uint16_t)0x1800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">SDIO_CLKCR_WIDBUS_0</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">SDIO_CLKCR_WIDBUS_1</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">SDIO_CLKCR_NEGEDGE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">SDIO_CLKCR_HWFC_EN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">SDIO_ARG_CMDARG</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">SDIO_CMD_CMDINDEX</a>&#160;&#160;&#160;((uint16_t)0x003F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">SDIO_CMD_WAITRESP</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">SDIO_CMD_WAITRESP_0</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">SDIO_CMD_WAITRESP_1</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">SDIO_CMD_WAITINT</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">SDIO_CMD_WAITPEND</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">SDIO_CMD_CPSMEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">SDIO_CMD_SDIOSUSPEND</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">SDIO_CMD_ENCMDCOMPL</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">SDIO_CMD_NIEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5">SDIO_CMD_CEATACMD</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">SDIO_RESPCMD_RESPCMD</a>&#160;&#160;&#160;((uint8_t)0x3F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">SDIO_RESP0_CARDSTATUS0</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">SDIO_RESP1_CARDSTATUS1</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">SDIO_RESP2_CARDSTATUS2</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">SDIO_RESP3_CARDSTATUS3</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">SDIO_RESP4_CARDSTATUS4</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">SDIO_DTIMER_DATATIME</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">SDIO_DLEN_DATALENGTH</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">SDIO_DCTRL_DTEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">SDIO_DCTRL_DTDIR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">SDIO_DCTRL_DTMODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">SDIO_DCTRL_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">SDIO_DCTRL_DBLOCKSIZE</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">SDIO_DCTRL_DBLOCKSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">SDIO_DCTRL_DBLOCKSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">SDIO_DCTRL_DBLOCKSIZE_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">SDIO_DCTRL_DBLOCKSIZE_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">SDIO_DCTRL_RWSTART</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">SDIO_DCTRL_RWSTOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">SDIO_DCTRL_RWMOD</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">SDIO_DCTRL_SDIOEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">SDIO_DCOUNT_DATACOUNT</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">SDIO_STA_CCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">SDIO_STA_DCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">SDIO_STA_CTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">SDIO_STA_DTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">SDIO_STA_TXUNDERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">SDIO_STA_RXOVERR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">SDIO_STA_CMDREND</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">SDIO_STA_CMDSENT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">SDIO_STA_DATAEND</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">SDIO_STA_STBITERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">SDIO_STA_DBCKEND</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">SDIO_STA_CMDACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">SDIO_STA_TXACT</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">SDIO_STA_RXACT</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">SDIO_STA_TXFIFOHE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">SDIO_STA_RXFIFOHF</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">SDIO_STA_TXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">SDIO_STA_RXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">SDIO_STA_TXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">SDIO_STA_RXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">SDIO_STA_TXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">SDIO_STA_RXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">SDIO_STA_SDIOIT</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">SDIO_STA_CEATAEND</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">SDIO_ICR_CCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">SDIO_ICR_DCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">SDIO_ICR_CTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">SDIO_ICR_DTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">SDIO_ICR_TXUNDERRC</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">SDIO_ICR_RXOVERRC</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">SDIO_ICR_CMDRENDC</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">SDIO_ICR_CMDSENTC</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">SDIO_ICR_DATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">SDIO_ICR_STBITERRC</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">SDIO_ICR_DBCKENDC</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">SDIO_ICR_SDIOITC</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">SDIO_ICR_CEATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">SDIO_MASK_CCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">SDIO_MASK_DCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">SDIO_MASK_CTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">SDIO_MASK_DTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">SDIO_MASK_TXUNDERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">SDIO_MASK_RXOVERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">SDIO_MASK_CMDRENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">SDIO_MASK_CMDSENTIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">SDIO_MASK_DATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f">SDIO_MASK_STBITERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">SDIO_MASK_DBCKENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">SDIO_MASK_CMDACTIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">SDIO_MASK_TXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">SDIO_MASK_RXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">SDIO_MASK_TXFIFOHEIE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">SDIO_MASK_RXFIFOHFIE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">SDIO_MASK_TXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">SDIO_MASK_RXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">SDIO_MASK_TXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">SDIO_MASK_RXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">SDIO_MASK_TXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">SDIO_MASK_RXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">SDIO_MASK_SDIOITIE</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749">SDIO_MASK_CEATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">SDIO_FIFOCNT_FIFOCOUNT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">SDIO_FIFO_FIFODATA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223">USB_EP0R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57">USB_EP0R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4">USB_EP0R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12">USB_EP0R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092">USB_EP0R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460">USB_EP0R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440">USB_EP0R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6">USB_EP0R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4">USB_EP0R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5">USB_EP0R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e">USB_EP0R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14">USB_EP0R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08">USB_EP0R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690">USB_EP0R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c">USB_EP0R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f">USB_EP0R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b">USB_EP1R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72">USB_EP1R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524">USB_EP1R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c">USB_EP1R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977">USB_EP1R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c">USB_EP1R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3">USB_EP1R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b">USB_EP1R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816">USB_EP1R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234">USB_EP1R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716">USB_EP1R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8">USB_EP1R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b">USB_EP1R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2">USB_EP1R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf">USB_EP1R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f">USB_EP1R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12">USB_EP2R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919">USB_EP2R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f">USB_EP2R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272">USB_EP2R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938">USB_EP2R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135">USB_EP2R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec">USB_EP2R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b">USB_EP2R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367">USB_EP2R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164">USB_EP2R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f">USB_EP2R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8">USB_EP2R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414">USB_EP2R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973">USB_EP2R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8">USB_EP2R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e">USB_EP2R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d">USB_EP3R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202">USB_EP3R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902">USB_EP3R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9">USB_EP3R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153">USB_EP3R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6">USB_EP3R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2">USB_EP3R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280">USB_EP3R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3">USB_EP3R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f">USB_EP3R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68">USB_EP3R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19">USB_EP3R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2">USB_EP3R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801">USB_EP3R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac">USB_EP3R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675">USB_EP3R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668">USB_EP4R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b">USB_EP4R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46">USB_EP4R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549">USB_EP4R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27">USB_EP4R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca">USB_EP4R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9">USB_EP4R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702">USB_EP4R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2">USB_EP4R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623">USB_EP4R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615">USB_EP4R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597">USB_EP4R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731">USB_EP4R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846">USB_EP4R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf">USB_EP4R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7">USB_EP4R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40">USB_EP5R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6">USB_EP5R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04">USB_EP5R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a">USB_EP5R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49">USB_EP5R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24">USB_EP5R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d">USB_EP5R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297">USB_EP5R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6">USB_EP5R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9">USB_EP5R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e">USB_EP5R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d">USB_EP5R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0">USB_EP5R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02">USB_EP5R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4">USB_EP5R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25">USB_EP5R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18">USB_EP6R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f">USB_EP6R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e">USB_EP6R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2">USB_EP6R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c">USB_EP6R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae">USB_EP6R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364">USB_EP6R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034">USB_EP6R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744">USB_EP6R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f">USB_EP6R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a">USB_EP6R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543">USB_EP6R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356">USB_EP6R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333">USB_EP6R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a">USB_EP6R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9">USB_EP6R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2">USB_EP7R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f">USB_EP7R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08">USB_EP7R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439">USB_EP7R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e">USB_EP7R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1">USB_EP7R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a">USB_EP7R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92">USB_EP7R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac">USB_EP7R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f">USB_EP7R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40">USB_EP7R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf">USB_EP7R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf">USB_EP7R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e">USB_EP7R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b">USB_EP7R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500">USB_EP7R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">USB_CNTR_FRES</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">USB_CNTR_PDWN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a">USB_CNTR_LP_MODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">USB_CNTR_FSUSP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">USB_CNTR_RESUME</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">USB_CNTR_ESOFM</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">USB_CNTR_SOFM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">USB_CNTR_RESETM</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">USB_CNTR_SUSPM</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">USB_CNTR_WKUPM</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">USB_CNTR_ERRM</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">USB_CNTR_PMAOVRM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">USB_CNTR_CTRM</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">USB_ISTR_EP_ID</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">USB_ISTR_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">USB_FNR_FN</a>&#160;&#160;&#160;((uint16_t)0x07FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">USB_FNR_LSOF</a>&#160;&#160;&#160;((uint16_t)0x1800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">USB_FNR_LCK</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">USB_FNR_RXDM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">USB_FNR_RXDP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">USB_DADDR_ADD</a>&#160;&#160;&#160;((uint8_t)0x7F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7">USB_DADDR_ADD0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda">USB_DADDR_ADD1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9">USB_DADDR_ADD2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020">USB_DADDR_ADD3</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6">USB_DADDR_ADD4</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e">USB_DADDR_ADD5</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c">USB_DADDR_ADD6</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">USB_DADDR_EF</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829">USB_BTABLE_BTABLE</a>&#160;&#160;&#160;((uint16_t)0xFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9">USB_ADDR0_TX_ADDR0_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9">USB_ADDR1_TX_ADDR1_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27">USB_ADDR2_TX_ADDR2_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92">USB_ADDR3_TX_ADDR3_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e">USB_ADDR4_TX_ADDR4_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129">USB_ADDR5_TX_ADDR5_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7">USB_ADDR6_TX_ADDR6_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904">USB_ADDR7_TX_ADDR7_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611">USB_COUNT0_TX_COUNT0_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373">USB_COUNT1_TX_COUNT1_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138">USB_COUNT2_TX_COUNT2_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f">USB_COUNT3_TX_COUNT3_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2">USB_COUNT4_TX_COUNT4_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e">USB_COUNT5_TX_COUNT5_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208">USB_COUNT6_TX_COUNT6_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4">USB_COUNT7_TX_COUNT7_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c">USB_COUNT0_TX_0_COUNT0_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9">USB_COUNT0_TX_1_COUNT0_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada">USB_COUNT1_TX_0_COUNT1_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b">USB_COUNT1_TX_1_COUNT1_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a">USB_COUNT2_TX_0_COUNT2_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5">USB_COUNT2_TX_1_COUNT2_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e">USB_COUNT3_TX_0_COUNT3_TX_0</a>&#160;&#160;&#160;((uint16_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">USB_COUNT3_TX_1_COUNT3_TX_1</a>&#160;&#160;&#160;((uint16_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27">USB_COUNT4_TX_0_COUNT4_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb">USB_COUNT4_TX_1_COUNT4_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f">USB_COUNT5_TX_0_COUNT5_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f">USB_COUNT5_TX_1_COUNT5_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329">USB_COUNT6_TX_0_COUNT6_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba">USB_COUNT6_TX_1_COUNT6_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de">USB_COUNT7_TX_0_COUNT7_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128">USB_COUNT7_TX_1_COUNT7_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11">USB_ADDR0_RX_ADDR0_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3">USB_ADDR1_RX_ADDR1_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7">USB_ADDR2_RX_ADDR2_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7">USB_ADDR3_RX_ADDR3_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5">USB_ADDR4_RX_ADDR4_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85">USB_ADDR5_RX_ADDR5_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6">USB_ADDR6_RX_ADDR6_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006">USB_ADDR7_RX_ADDR7_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d">USB_COUNT0_RX_COUNT0_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb">USB_COUNT0_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a">USB_COUNT0_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0">USB_COUNT0_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505">USB_COUNT0_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c">USB_COUNT0_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443">USB_COUNT0_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90">USB_COUNT0_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a">USB_COUNT1_RX_COUNT1_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217">USB_COUNT1_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc">USB_COUNT1_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d">USB_COUNT1_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c">USB_COUNT1_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351">USB_COUNT1_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85">USB_COUNT1_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925">USB_COUNT1_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807">USB_COUNT2_RX_COUNT2_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000">USB_COUNT2_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0">USB_COUNT2_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141">USB_COUNT2_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866">USB_COUNT2_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc">USB_COUNT2_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6">USB_COUNT2_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295">USB_COUNT2_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7">USB_COUNT3_RX_COUNT3_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7">USB_COUNT3_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66">USB_COUNT3_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227">USB_COUNT3_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231">USB_COUNT3_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d">USB_COUNT3_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241">USB_COUNT3_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2">USB_COUNT3_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae">USB_COUNT4_RX_COUNT4_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384">USB_COUNT4_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c">USB_COUNT4_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d">USB_COUNT4_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6">USB_COUNT4_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba">USB_COUNT4_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d">USB_COUNT4_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61">USB_COUNT4_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba">USB_COUNT5_RX_COUNT5_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689">USB_COUNT5_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2">USB_COUNT5_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8">USB_COUNT5_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99">USB_COUNT5_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340">USB_COUNT5_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2">USB_COUNT5_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285">USB_COUNT5_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6">USB_COUNT6_RX_COUNT6_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac">USB_COUNT6_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9">USB_COUNT6_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb">USB_COUNT6_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">USB_COUNT6_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f">USB_COUNT6_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6">USB_COUNT6_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94">USB_COUNT6_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d">USB_COUNT7_RX_COUNT7_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">USB_COUNT7_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21">USB_COUNT7_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4">USB_COUNT7_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e">USB_COUNT7_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52">USB_COUNT7_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf">USB_COUNT7_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61">USB_COUNT7_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07">USB_COUNT0_RX_0_COUNT0_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd">USB_COUNT0_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7">USB_COUNT0_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4">USB_COUNT0_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555">USB_COUNT0_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219">USB_COUNT0_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689">USB_COUNT0_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">USB_COUNT0_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7">USB_COUNT0_RX_1_COUNT0_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed">USB_COUNT0_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767">USB_COUNT0_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d">USB_COUNT0_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab">USB_COUNT0_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2">USB_COUNT0_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9">USB_COUNT0_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">USB_COUNT0_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33">USB_COUNT1_RX_0_COUNT1_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49">USB_COUNT1_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00">USB_COUNT1_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9">USB_COUNT1_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3">USB_COUNT1_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7">USB_COUNT1_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d">USB_COUNT1_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39">USB_COUNT1_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253">USB_COUNT1_RX_1_COUNT1_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e">USB_COUNT1_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975">USB_COUNT1_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36">USB_COUNT1_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80">USB_COUNT1_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387">USB_COUNT1_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb">USB_COUNT1_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65">USB_COUNT1_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6">USB_COUNT2_RX_0_COUNT2_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd">USB_COUNT2_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62">USB_COUNT2_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34">USB_COUNT2_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c">USB_COUNT2_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa">USB_COUNT2_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f">USB_COUNT2_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82">USB_COUNT2_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a">USB_COUNT2_RX_1_COUNT2_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2">USB_COUNT2_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8">USB_COUNT2_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e">USB_COUNT2_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2">USB_COUNT2_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d">USB_COUNT2_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716">USB_COUNT2_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510">USB_COUNT2_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be">USB_COUNT3_RX_0_COUNT3_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a">USB_COUNT3_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5">USB_COUNT3_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f">USB_COUNT3_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2">USB_COUNT3_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb">USB_COUNT3_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04">USB_COUNT3_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f">USB_COUNT3_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0">USB_COUNT3_RX_1_COUNT3_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7">USB_COUNT3_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa">USB_COUNT3_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9">USB_COUNT3_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0">USB_COUNT3_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359">USB_COUNT3_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254">USB_COUNT3_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031">USB_COUNT3_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952">USB_COUNT4_RX_0_COUNT4_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7">USB_COUNT4_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89">USB_COUNT4_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b">USB_COUNT4_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1">USB_COUNT4_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b">USB_COUNT4_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">USB_COUNT4_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424">USB_COUNT4_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb">USB_COUNT4_RX_1_COUNT4_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e">USB_COUNT4_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007">USB_COUNT4_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f">USB_COUNT4_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64">USB_COUNT4_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e">USB_COUNT4_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853">USB_COUNT4_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d">USB_COUNT4_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801">USB_COUNT5_RX_0_COUNT5_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204">USB_COUNT5_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166">USB_COUNT5_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94">USB_COUNT5_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f">USB_COUNT5_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219">USB_COUNT5_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5">USB_COUNT5_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e">USB_COUNT5_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6">USB_COUNT5_RX_1_COUNT5_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03">USB_COUNT5_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696">USB_COUNT5_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55">USB_COUNT5_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861">USB_COUNT5_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2">USB_COUNT5_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7">USB_COUNT5_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce">USB_COUNT5_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9">USB_COUNT6_RX_0_COUNT6_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4">USB_COUNT6_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff">USB_COUNT6_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad">USB_COUNT6_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1">USB_COUNT6_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e">USB_COUNT6_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa">USB_COUNT6_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c">USB_COUNT6_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6">USB_COUNT6_RX_1_COUNT6_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81">USB_COUNT6_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992">USB_COUNT6_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225">USB_COUNT6_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14">USB_COUNT6_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc">USB_COUNT6_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6">USB_COUNT6_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82">USB_COUNT6_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9">USB_COUNT7_RX_0_COUNT7_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99">USB_COUNT7_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0">USB_COUNT7_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f">USB_COUNT7_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79">USB_COUNT7_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd">USB_COUNT7_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b">USB_COUNT7_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be">USB_COUNT7_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">USB_COUNT7_RX_1_COUNT7_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9">USB_COUNT7_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07">USB_COUNT7_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97">USB_COUNT7_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094">USB_COUNT7_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3">USB_COUNT7_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a">USB_COUNT7_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff">USB_COUNT7_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356">CAN_MCR_INRQ</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176">CAN_MCR_SLEEP</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9">CAN_MCR_TXFP</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8">CAN_MCR_RFLM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049">CAN_MCR_NART</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0">CAN_MCR_AWUM</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490">CAN_MCR_ABOM</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb">CAN_MCR_TTCM</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f">CAN_MCR_RESET</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682">CAN_MSR_INAK</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074">CAN_MSR_SLAK</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae">CAN_MSR_ERRI</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc">CAN_MSR_WKUI</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91">CAN_MSR_SLAKI</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988">CAN_MSR_TXM</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884">CAN_MSR_RXM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69">CAN_MSR_SAMP</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b">CAN_MSR_RX</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52">CAN_TSR_RQCP0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297">CAN_TSR_TXOK0</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47">CAN_TSR_ALST0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0">CAN_TSR_TERR0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f">CAN_TSR_ABRQ0</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538">CAN_TSR_RQCP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151">CAN_TSR_TXOK1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529">CAN_TSR_ALST1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6">CAN_TSR_TERR1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd">CAN_TSR_ABRQ1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0">CAN_TSR_RQCP2</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e">CAN_TSR_TXOK2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff">CAN_TSR_ALST2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8">CAN_TSR_TERR2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb">CAN_TSR_ABRQ2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13">CAN_TSR_CODE</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05">CAN_TSR_TME</a>&#160;&#160;&#160;((uint32_t)0x1C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0">CAN_TSR_TME0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea">CAN_TSR_TME1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21">CAN_TSR_TME2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e">CAN_TSR_LOW</a>&#160;&#160;&#160;((uint32_t)0xE0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65">CAN_TSR_LOW0</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed">CAN_TSR_LOW1</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f">CAN_TSR_LOW2</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc">CAN_RF0R_FMP0</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70">CAN_RF0R_FULL0</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8">CAN_RF0R_FOVR0</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d">CAN_RF0R_RFOM0</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f">CAN_RF1R_FMP1</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a">CAN_RF1R_FULL1</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590">CAN_RF1R_FOVR1</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab">CAN_RF1R_RFOM1</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26">CAN_IER_TMEIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d">CAN_IER_FMPIE0</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3">CAN_IER_FFIE0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679">CAN_IER_FOVIE0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed">CAN_IER_FMPIE1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f">CAN_IER_FFIE1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf">CAN_IER_FOVIE1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3">CAN_IER_EWGIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b">CAN_IER_EPVIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef">CAN_IER_BOFIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39">CAN_IER_LECIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a">CAN_IER_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e">CAN_IER_WKUIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812">CAN_IER_SLKIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8">CAN_ESR_EWGF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0">CAN_ESR_EPVF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225">CAN_ESR_BOFF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e">CAN_ESR_LEC</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7">CAN_ESR_LEC_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4">CAN_ESR_LEC_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c">CAN_ESR_LEC_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d">CAN_ESR_TEC</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9">CAN_ESR_REC</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02">CAN_BTR_BRP</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9">CAN_BTR_TS1</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3">CAN_BTR_TS2</a>&#160;&#160;&#160;((uint32_t)0x00700000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2">CAN_BTR_SJW</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8">CAN_BTR_LBKM</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d">CAN_BTR_SILM</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a">CAN_TI0R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a">CAN_TI0R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b">CAN_TI0R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5">CAN_TI0R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717">CAN_TI0R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2">CAN_TDT0R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906">CAN_TDT0R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a">CAN_TDT0R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e">CAN_TDL0R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830">CAN_TDL0R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68">CAN_TDL0R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752">CAN_TDL0R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982">CAN_TDH0R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75">CAN_TDH0R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02">CAN_TDH0R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c">CAN_TDH0R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee">CAN_TI1R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b">CAN_TI1R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de">CAN_TI1R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e">CAN_TI1R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd">CAN_TI1R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b">CAN_TDT1R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b">CAN_TDT1R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910">CAN_TDT1R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105">CAN_TDL1R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab">CAN_TDL1R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c">CAN_TDL1R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4">CAN_TDL1R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90">CAN_TDH1R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16">CAN_TDH1R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128">CAN_TDH1R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817">CAN_TDH1R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f">CAN_TI2R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d">CAN_TI2R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78">CAN_TI2R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b">CAN_TI2R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a">CAN_TI2R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5">CAN_TDT2R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e">CAN_TDT2R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa">CAN_TDT2R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21">CAN_TDL2R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1">CAN_TDL2R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb">CAN_TDL2R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2">CAN_TDL2R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d">CAN_TDH2R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6">CAN_TDH2R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5">CAN_TDH2R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda">CAN_TDH2R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba">CAN_RI0R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca">CAN_RI0R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240">CAN_RI0R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f">CAN_RI0R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7">CAN_RDT0R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1">CAN_RDT0R_FMI</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e">CAN_RDT0R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d">CAN_RDL0R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e">CAN_RDL0R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8">CAN_RDL0R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a">CAN_RDL0R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c">CAN_RDH0R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a">CAN_RDH0R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b">CAN_RDH0R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f">CAN_RDH0R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8">CAN_RI1R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8">CAN_RI1R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf">CAN_RI1R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980">CAN_RI1R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8">CAN_RDT1R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b">CAN_RDT1R_FMI</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a">CAN_RDT1R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020">CAN_RDL1R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a">CAN_RDL1R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4">CAN_RDL1R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf">CAN_RDL1R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255">CAN_RDH1R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad">CAN_RDH1R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae">CAN_RDH1R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb">CAN_RDH1R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549">CAN_FMR_FINIT</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860">CAN_FM1R_FBM</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687">CAN_FM1R_FBM0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1">CAN_FM1R_FBM1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940">CAN_FM1R_FBM2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386">CAN_FM1R_FBM3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3">CAN_FM1R_FBM4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d">CAN_FM1R_FBM5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1">CAN_FM1R_FBM6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0">CAN_FM1R_FBM7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037">CAN_FM1R_FBM8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32">CAN_FM1R_FBM9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805">CAN_FM1R_FBM10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964">CAN_FM1R_FBM11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842">CAN_FM1R_FBM12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc">CAN_FM1R_FBM13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714">CAN_FS1R_FSC</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad">CAN_FS1R_FSC0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8">CAN_FS1R_FSC1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358">CAN_FS1R_FSC2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354">CAN_FS1R_FSC3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f">CAN_FS1R_FSC4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb">CAN_FS1R_FSC5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b">CAN_FS1R_FSC6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a">CAN_FS1R_FSC7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226">CAN_FS1R_FSC8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb">CAN_FS1R_FSC9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977">CAN_FS1R_FSC10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d">CAN_FS1R_FSC11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d">CAN_FS1R_FSC12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4">CAN_FS1R_FSC13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe">CAN_FFA1R_FFA</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833">CAN_FFA1R_FFA0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386">CAN_FFA1R_FFA1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065">CAN_FFA1R_FFA2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9">CAN_FFA1R_FFA3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6">CAN_FFA1R_FFA4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f">CAN_FFA1R_FFA5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035">CAN_FFA1R_FFA6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b">CAN_FFA1R_FFA7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1">CAN_FFA1R_FFA8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089">CAN_FFA1R_FFA9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438">CAN_FFA1R_FFA10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817">CAN_FFA1R_FFA11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65">CAN_FFA1R_FFA12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee">CAN_FFA1R_FFA13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd">CAN_FA1R_FACT</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60">CAN_FA1R_FACT0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe">CAN_FA1R_FACT1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee">CAN_FA1R_FACT2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d">CAN_FA1R_FACT3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da">CAN_FA1R_FACT4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664">CAN_FA1R_FACT5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c">CAN_FA1R_FACT6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b">CAN_FA1R_FACT7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e">CAN_FA1R_FACT8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a">CAN_FA1R_FACT9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955">CAN_FA1R_FACT10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66">CAN_FA1R_FACT11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae">CAN_FA1R_FACT12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05">CAN_FA1R_FACT13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819">CAN_F0R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f">CAN_F0R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded">CAN_F0R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680">CAN_F0R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981">CAN_F0R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85">CAN_F0R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a">CAN_F0R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb">CAN_F0R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea">CAN_F0R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0">CAN_F0R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d">CAN_F0R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935">CAN_F0R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a">CAN_F0R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef">CAN_F0R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658">CAN_F0R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f">CAN_F0R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80">CAN_F0R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd">CAN_F0R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22">CAN_F0R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78">CAN_F0R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e">CAN_F0R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1">CAN_F0R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a">CAN_F0R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685">CAN_F0R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be">CAN_F0R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d">CAN_F0R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b">CAN_F0R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c">CAN_F0R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009">CAN_F0R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1">CAN_F0R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54">CAN_F0R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554">CAN_F0R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c">CAN_F1R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193">CAN_F1R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4">CAN_F1R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4">CAN_F1R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a">CAN_F1R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8">CAN_F1R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d">CAN_F1R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6">CAN_F1R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba">CAN_F1R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf">CAN_F1R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357">CAN_F1R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212">CAN_F1R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd">CAN_F1R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e">CAN_F1R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d">CAN_F1R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde">CAN_F1R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373">CAN_F1R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140">CAN_F1R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7">CAN_F1R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b">CAN_F1R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6">CAN_F1R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec">CAN_F1R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02">CAN_F1R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128">CAN_F1R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5">CAN_F1R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d">CAN_F1R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874">CAN_F1R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6">CAN_F1R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46">CAN_F1R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f">CAN_F1R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d">CAN_F1R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b">CAN_F1R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84">CAN_F2R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b">CAN_F2R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee">CAN_F2R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36">CAN_F2R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd">CAN_F2R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887">CAN_F2R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7">CAN_F2R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc">CAN_F2R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908">CAN_F2R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319">CAN_F2R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c">CAN_F2R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7">CAN_F2R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94">CAN_F2R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a">CAN_F2R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e">CAN_F2R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990">CAN_F2R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38">CAN_F2R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd">CAN_F2R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9">CAN_F2R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c">CAN_F2R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43">CAN_F2R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5">CAN_F2R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7">CAN_F2R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0">CAN_F2R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b">CAN_F2R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e">CAN_F2R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08">CAN_F2R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff">CAN_F2R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714">CAN_F2R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1">CAN_F2R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758">CAN_F2R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122">CAN_F2R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53">CAN_F3R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91">CAN_F3R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2">CAN_F3R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56">CAN_F3R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7">CAN_F3R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf">CAN_F3R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1">CAN_F3R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8">CAN_F3R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa">CAN_F3R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609">CAN_F3R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d">CAN_F3R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6">CAN_F3R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d">CAN_F3R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae">CAN_F3R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765">CAN_F3R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1">CAN_F3R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1">CAN_F3R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477">CAN_F3R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f">CAN_F3R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236">CAN_F3R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef">CAN_F3R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91">CAN_F3R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb">CAN_F3R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e">CAN_F3R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919">CAN_F3R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519">CAN_F3R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2">CAN_F3R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c">CAN_F3R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b">CAN_F3R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2">CAN_F3R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074">CAN_F3R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4">CAN_F3R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993">CAN_F4R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9">CAN_F4R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955">CAN_F4R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7">CAN_F4R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec">CAN_F4R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e">CAN_F4R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9">CAN_F4R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745">CAN_F4R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5">CAN_F4R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536">CAN_F4R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d">CAN_F4R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9">CAN_F4R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f">CAN_F4R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6">CAN_F4R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d">CAN_F4R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c">CAN_F4R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f">CAN_F4R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da">CAN_F4R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3">CAN_F4R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed">CAN_F4R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4">CAN_F4R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987">CAN_F4R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f">CAN_F4R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674">CAN_F4R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8">CAN_F4R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364">CAN_F4R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e">CAN_F4R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a">CAN_F4R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b">CAN_F4R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437">CAN_F4R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c">CAN_F4R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2">CAN_F4R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df">CAN_F5R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81">CAN_F5R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1">CAN_F5R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738">CAN_F5R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7">CAN_F5R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2">CAN_F5R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4">CAN_F5R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952">CAN_F5R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e">CAN_F5R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3">CAN_F5R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4">CAN_F5R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd">CAN_F5R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c">CAN_F5R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12">CAN_F5R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4">CAN_F5R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049">CAN_F5R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7">CAN_F5R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506">CAN_F5R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843">CAN_F5R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2">CAN_F5R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4">CAN_F5R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76">CAN_F5R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739">CAN_F5R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2">CAN_F5R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc">CAN_F5R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5">CAN_F5R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632">CAN_F5R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be">CAN_F5R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e">CAN_F5R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1">CAN_F5R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995">CAN_F5R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0">CAN_F5R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76">CAN_F6R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a">CAN_F6R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c">CAN_F6R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb">CAN_F6R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc">CAN_F6R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc">CAN_F6R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf">CAN_F6R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8">CAN_F6R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63">CAN_F6R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897">CAN_F6R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0">CAN_F6R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08">CAN_F6R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695">CAN_F6R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a">CAN_F6R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22">CAN_F6R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8">CAN_F6R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5">CAN_F6R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5">CAN_F6R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504">CAN_F6R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6">CAN_F6R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2">CAN_F6R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c">CAN_F6R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754">CAN_F6R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6">CAN_F6R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2">CAN_F6R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd">CAN_F6R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c">CAN_F6R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1">CAN_F6R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5">CAN_F6R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58">CAN_F6R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b">CAN_F6R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee">CAN_F6R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1">CAN_F7R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7">CAN_F7R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d">CAN_F7R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997">CAN_F7R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566">CAN_F7R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d">CAN_F7R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3">CAN_F7R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac">CAN_F7R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62">CAN_F7R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40">CAN_F7R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f">CAN_F7R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb">CAN_F7R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff">CAN_F7R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291">CAN_F7R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753">CAN_F7R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334">CAN_F7R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33">CAN_F7R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161">CAN_F7R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e">CAN_F7R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f">CAN_F7R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede">CAN_F7R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664">CAN_F7R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176">CAN_F7R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f">CAN_F7R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866">CAN_F7R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139">CAN_F7R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb">CAN_F7R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd">CAN_F7R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4">CAN_F7R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec">CAN_F7R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3">CAN_F7R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7">CAN_F7R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642">CAN_F8R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d">CAN_F8R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a">CAN_F8R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014">CAN_F8R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7">CAN_F8R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205">CAN_F8R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1">CAN_F8R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c">CAN_F8R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa">CAN_F8R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d">CAN_F8R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300">CAN_F8R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6">CAN_F8R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb">CAN_F8R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70">CAN_F8R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660">CAN_F8R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28">CAN_F8R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95">CAN_F8R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb">CAN_F8R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b">CAN_F8R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19">CAN_F8R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748">CAN_F8R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033">CAN_F8R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4">CAN_F8R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79">CAN_F8R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b">CAN_F8R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b">CAN_F8R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439">CAN_F8R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1">CAN_F8R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c">CAN_F8R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113">CAN_F8R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f">CAN_F8R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7">CAN_F8R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785">CAN_F9R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026">CAN_F9R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f">CAN_F9R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186">CAN_F9R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3">CAN_F9R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6">CAN_F9R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2">CAN_F9R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36">CAN_F9R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762">CAN_F9R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b">CAN_F9R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de">CAN_F9R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608">CAN_F9R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9">CAN_F9R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b">CAN_F9R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb">CAN_F9R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804">CAN_F9R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630">CAN_F9R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725">CAN_F9R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888">CAN_F9R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239">CAN_F9R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251">CAN_F9R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1">CAN_F9R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04">CAN_F9R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854">CAN_F9R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10">CAN_F9R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536">CAN_F9R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4">CAN_F9R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f">CAN_F9R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c">CAN_F9R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544">CAN_F9R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab">CAN_F9R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5">CAN_F9R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3">CAN_F10R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9">CAN_F10R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a">CAN_F10R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465">CAN_F10R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179">CAN_F10R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856">CAN_F10R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e">CAN_F10R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c">CAN_F10R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9">CAN_F10R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76">CAN_F10R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa">CAN_F10R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e">CAN_F10R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461">CAN_F10R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19">CAN_F10R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7">CAN_F10R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075">CAN_F10R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95">CAN_F10R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9">CAN_F10R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f">CAN_F10R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a">CAN_F10R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a">CAN_F10R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb">CAN_F10R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1">CAN_F10R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e">CAN_F10R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c">CAN_F10R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a">CAN_F10R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7">CAN_F10R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f">CAN_F10R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69">CAN_F10R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855">CAN_F10R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1">CAN_F10R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40">CAN_F10R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06">CAN_F11R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7">CAN_F11R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc">CAN_F11R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf">CAN_F11R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453">CAN_F11R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04">CAN_F11R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516">CAN_F11R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe">CAN_F11R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af">CAN_F11R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52">CAN_F11R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1">CAN_F11R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866">CAN_F11R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1">CAN_F11R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9">CAN_F11R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc">CAN_F11R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9">CAN_F11R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb">CAN_F11R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa">CAN_F11R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7">CAN_F11R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285">CAN_F11R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e">CAN_F11R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa">CAN_F11R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38">CAN_F11R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5">CAN_F11R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d">CAN_F11R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203">CAN_F11R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee">CAN_F11R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718">CAN_F11R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563">CAN_F11R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1">CAN_F11R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669">CAN_F11R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07">CAN_F11R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca">CAN_F12R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635">CAN_F12R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157">CAN_F12R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f">CAN_F12R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb">CAN_F12R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000">CAN_F12R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf">CAN_F12R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209">CAN_F12R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24">CAN_F12R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c">CAN_F12R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd">CAN_F12R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f">CAN_F12R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14">CAN_F12R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d">CAN_F12R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9">CAN_F12R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528">CAN_F12R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3">CAN_F12R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522">CAN_F12R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6">CAN_F12R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8">CAN_F12R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa">CAN_F12R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4">CAN_F12R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880">CAN_F12R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc">CAN_F12R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a">CAN_F12R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e">CAN_F12R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb">CAN_F12R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866">CAN_F12R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331">CAN_F12R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe">CAN_F12R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555">CAN_F12R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722">CAN_F12R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37">CAN_F13R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76">CAN_F13R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2">CAN_F13R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca">CAN_F13R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673">CAN_F13R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66">CAN_F13R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68">CAN_F13R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b">CAN_F13R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4">CAN_F13R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d">CAN_F13R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd">CAN_F13R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69">CAN_F13R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a">CAN_F13R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791">CAN_F13R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f">CAN_F13R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da">CAN_F13R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2">CAN_F13R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449">CAN_F13R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de">CAN_F13R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115">CAN_F13R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac">CAN_F13R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f">CAN_F13R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700">CAN_F13R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0">CAN_F13R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e">CAN_F13R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf">CAN_F13R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a">CAN_F13R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5">CAN_F13R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488">CAN_F13R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684">CAN_F13R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447">CAN_F13R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2">CAN_F13R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237">CAN_F0R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7">CAN_F0R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c">CAN_F0R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997">CAN_F0R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250">CAN_F0R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463">CAN_F0R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b">CAN_F0R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8">CAN_F0R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb">CAN_F0R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4">CAN_F0R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216">CAN_F0R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf">CAN_F0R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45">CAN_F0R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4">CAN_F0R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3">CAN_F0R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5">CAN_F0R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1">CAN_F0R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711">CAN_F0R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e">CAN_F0R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457">CAN_F0R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a">CAN_F0R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed">CAN_F0R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc">CAN_F0R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9">CAN_F0R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532">CAN_F0R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab">CAN_F0R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0">CAN_F0R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c">CAN_F0R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2">CAN_F0R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b">CAN_F0R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e">CAN_F0R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb">CAN_F0R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4">CAN_F1R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd">CAN_F1R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b">CAN_F1R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5">CAN_F1R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b">CAN_F1R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878">CAN_F1R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23">CAN_F1R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b">CAN_F1R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1">CAN_F1R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9">CAN_F1R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463">CAN_F1R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c">CAN_F1R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994">CAN_F1R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184">CAN_F1R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87">CAN_F1R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725">CAN_F1R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1">CAN_F1R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c">CAN_F1R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342">CAN_F1R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a">CAN_F1R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1">CAN_F1R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb">CAN_F1R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d">CAN_F1R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde">CAN_F1R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951">CAN_F1R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8">CAN_F1R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e">CAN_F1R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916">CAN_F1R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f">CAN_F1R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b">CAN_F1R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c">CAN_F1R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065">CAN_F1R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814">CAN_F2R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a">CAN_F2R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28">CAN_F2R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9">CAN_F2R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd">CAN_F2R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779">CAN_F2R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79">CAN_F2R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138">CAN_F2R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86">CAN_F2R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c">CAN_F2R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1">CAN_F2R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6">CAN_F2R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319">CAN_F2R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe">CAN_F2R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742">CAN_F2R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b">CAN_F2R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52">CAN_F2R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd">CAN_F2R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca">CAN_F2R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502">CAN_F2R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa">CAN_F2R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f">CAN_F2R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69">CAN_F2R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0">CAN_F2R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044">CAN_F2R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba">CAN_F2R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e">CAN_F2R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36">CAN_F2R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc">CAN_F2R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba">CAN_F2R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800">CAN_F2R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f">CAN_F2R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1">CAN_F3R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4">CAN_F3R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e">CAN_F3R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5">CAN_F3R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46">CAN_F3R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6">CAN_F3R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9">CAN_F3R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85">CAN_F3R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928">CAN_F3R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc">CAN_F3R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14">CAN_F3R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4">CAN_F3R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c">CAN_F3R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682">CAN_F3R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8">CAN_F3R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd">CAN_F3R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366">CAN_F3R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e">CAN_F3R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6">CAN_F3R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776">CAN_F3R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618">CAN_F3R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de">CAN_F3R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b">CAN_F3R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40">CAN_F3R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe">CAN_F3R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28">CAN_F3R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727">CAN_F3R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543">CAN_F3R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25">CAN_F3R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500">CAN_F3R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e">CAN_F3R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6">CAN_F3R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0">CAN_F4R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1">CAN_F4R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8">CAN_F4R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83">CAN_F4R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25">CAN_F4R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13">CAN_F4R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57">CAN_F4R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca">CAN_F4R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450">CAN_F4R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf">CAN_F4R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8">CAN_F4R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed">CAN_F4R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8">CAN_F4R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4">CAN_F4R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f">CAN_F4R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d">CAN_F4R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922">CAN_F4R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257">CAN_F4R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007">CAN_F4R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b">CAN_F4R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b">CAN_F4R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4">CAN_F4R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073">CAN_F4R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19">CAN_F4R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf">CAN_F4R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98">CAN_F4R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee">CAN_F4R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774">CAN_F4R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941">CAN_F4R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23">CAN_F4R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4">CAN_F4R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9">CAN_F4R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09">CAN_F5R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5">CAN_F5R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e">CAN_F5R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2">CAN_F5R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372">CAN_F5R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe">CAN_F5R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58">CAN_F5R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2">CAN_F5R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a">CAN_F5R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5">CAN_F5R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891">CAN_F5R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d">CAN_F5R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe">CAN_F5R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7">CAN_F5R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed">CAN_F5R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743">CAN_F5R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7">CAN_F5R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717">CAN_F5R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b">CAN_F5R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e">CAN_F5R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053">CAN_F5R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015">CAN_F5R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42">CAN_F5R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83">CAN_F5R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52">CAN_F5R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354">CAN_F5R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b">CAN_F5R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1">CAN_F5R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6">CAN_F5R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb">CAN_F5R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa">CAN_F5R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05">CAN_F5R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2">CAN_F6R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d">CAN_F6R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9">CAN_F6R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f">CAN_F6R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1">CAN_F6R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593">CAN_F6R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf">CAN_F6R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d">CAN_F6R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c">CAN_F6R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2">CAN_F6R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f">CAN_F6R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292">CAN_F6R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468">CAN_F6R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339">CAN_F6R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7">CAN_F6R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171">CAN_F6R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d">CAN_F6R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e">CAN_F6R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e">CAN_F6R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39">CAN_F6R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1">CAN_F6R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b">CAN_F6R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e">CAN_F6R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4">CAN_F6R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e">CAN_F6R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421">CAN_F6R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9">CAN_F6R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177">CAN_F6R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae">CAN_F6R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef">CAN_F6R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598">CAN_F6R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df">CAN_F6R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1">CAN_F7R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439">CAN_F7R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb">CAN_F7R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11">CAN_F7R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5">CAN_F7R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2">CAN_F7R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9">CAN_F7R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c">CAN_F7R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac">CAN_F7R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc">CAN_F7R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562">CAN_F7R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06">CAN_F7R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc">CAN_F7R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e">CAN_F7R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e">CAN_F7R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5">CAN_F7R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd">CAN_F7R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c">CAN_F7R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5">CAN_F7R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba">CAN_F7R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce">CAN_F7R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd">CAN_F7R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399">CAN_F7R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417">CAN_F7R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605">CAN_F7R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829">CAN_F7R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae">CAN_F7R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91">CAN_F7R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb">CAN_F7R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37">CAN_F7R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2">CAN_F7R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139">CAN_F7R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764">CAN_F8R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953">CAN_F8R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2">CAN_F8R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420">CAN_F8R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316">CAN_F8R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922">CAN_F8R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383">CAN_F8R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c">CAN_F8R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737">CAN_F8R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d">CAN_F8R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62">CAN_F8R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635">CAN_F8R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1">CAN_F8R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6">CAN_F8R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3">CAN_F8R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1">CAN_F8R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214">CAN_F8R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a">CAN_F8R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1">CAN_F8R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36">CAN_F8R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8">CAN_F8R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a">CAN_F8R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34">CAN_F8R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8">CAN_F8R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93">CAN_F8R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5">CAN_F8R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad">CAN_F8R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab">CAN_F8R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6">CAN_F8R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf">CAN_F8R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a">CAN_F8R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c">CAN_F8R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424">CAN_F9R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910">CAN_F9R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5">CAN_F9R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844">CAN_F9R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50">CAN_F9R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39">CAN_F9R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f">CAN_F9R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d">CAN_F9R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa">CAN_F9R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477">CAN_F9R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd">CAN_F9R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563">CAN_F9R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee">CAN_F9R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695">CAN_F9R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3">CAN_F9R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807">CAN_F9R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1">CAN_F9R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d">CAN_F9R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692">CAN_F9R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f">CAN_F9R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81">CAN_F9R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2">CAN_F9R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb">CAN_F9R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc">CAN_F9R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be">CAN_F9R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4">CAN_F9R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760">CAN_F9R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc">CAN_F9R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73">CAN_F9R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b">CAN_F9R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11">CAN_F9R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f">CAN_F9R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2">CAN_F10R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5">CAN_F10R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c">CAN_F10R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c">CAN_F10R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063">CAN_F10R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7">CAN_F10R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca">CAN_F10R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc">CAN_F10R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27">CAN_F10R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba">CAN_F10R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1">CAN_F10R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea">CAN_F10R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691">CAN_F10R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81">CAN_F10R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff">CAN_F10R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1">CAN_F10R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a">CAN_F10R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf">CAN_F10R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066">CAN_F10R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340">CAN_F10R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364">CAN_F10R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c">CAN_F10R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b">CAN_F10R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787">CAN_F10R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce">CAN_F10R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53">CAN_F10R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5">CAN_F10R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886">CAN_F10R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5">CAN_F10R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8">CAN_F10R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08">CAN_F10R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0">CAN_F10R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe">CAN_F11R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d">CAN_F11R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5">CAN_F11R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5">CAN_F11R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50">CAN_F11R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38">CAN_F11R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe">CAN_F11R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14">CAN_F11R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7">CAN_F11R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102">CAN_F11R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce">CAN_F11R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949">CAN_F11R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8">CAN_F11R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04">CAN_F11R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6">CAN_F11R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e">CAN_F11R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f">CAN_F11R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b">CAN_F11R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6">CAN_F11R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58">CAN_F11R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb">CAN_F11R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5">CAN_F11R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417">CAN_F11R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc">CAN_F11R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c">CAN_F11R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761">CAN_F11R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14">CAN_F11R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a">CAN_F11R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc">CAN_F11R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77">CAN_F11R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687">CAN_F11R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3">CAN_F11R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d">CAN_F12R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2">CAN_F12R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136">CAN_F12R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041">CAN_F12R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6">CAN_F12R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4">CAN_F12R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383">CAN_F12R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9">CAN_F12R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512">CAN_F12R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd">CAN_F12R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe">CAN_F12R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51">CAN_F12R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07">CAN_F12R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8">CAN_F12R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99">CAN_F12R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed">CAN_F12R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d">CAN_F12R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86">CAN_F12R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918">CAN_F12R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b">CAN_F12R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a">CAN_F12R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d">CAN_F12R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0">CAN_F12R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c">CAN_F12R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057">CAN_F12R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9">CAN_F12R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a">CAN_F12R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce">CAN_F12R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9">CAN_F12R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4">CAN_F12R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62">CAN_F12R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a">CAN_F12R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e">CAN_F13R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb">CAN_F13R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d">CAN_F13R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5">CAN_F13R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9">CAN_F13R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42">CAN_F13R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb">CAN_F13R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324">CAN_F13R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de">CAN_F13R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb">CAN_F13R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497">CAN_F13R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4">CAN_F13R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3">CAN_F13R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c">CAN_F13R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca">CAN_F13R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f">CAN_F13R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf">CAN_F13R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde">CAN_F13R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6">CAN_F13R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9">CAN_F13R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c">CAN_F13R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061">CAN_F13R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999">CAN_F13R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0">CAN_F13R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d">CAN_F13R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160">CAN_F13R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff">CAN_F13R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d">CAN_F13R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba">CAN_F13R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703">CAN_F13R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012">CAN_F13R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97">CAN_F13R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;((uint16_t)0x0038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;((uint16_t)0x003F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</a>&#160;&#160;&#160;((uint16_t)0x00FE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;((uint8_t)0xFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;((uint8_t)0x3F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</a>&#160;&#160;&#160;((uint16_t)0x01FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046">USART_BRR_DIV_Fraction</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e">USART_BRR_DIV_Mantissa</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e02885e11d05135dd967b33fad68f1">DBGMCU_CR_DBG_IWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga626bea771c7fdb87e515685104d3a562">DBGMCU_CR_DBG_WWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a786a8fa8a1c85e30265e76cdea814d">DBGMCU_CR_DBG_TIM1_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1ee73c14e640c4e97041a9ce3e221a">DBGMCU_CR_DBG_TIM2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6801756368b597301f4098b69bce4e7">DBGMCU_CR_DBG_TIM3_STOP</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d562f812de81b99c6701d74812818fa">DBGMCU_CR_DBG_TIM4_STOP</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac503a3c7cb5acef966dc5b0b645944eb">DBGMCU_CR_DBG_CAN1_STOP</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74c71dedb4221750d7e3d8237c8b7846">DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac13c4459ef41174c5f40b7f3f96bc075">DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7b4ae5a5e402aa66af991fb174b83a">DBGMCU_CR_DBG_TIM8_STOP</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d1915feb949e71f129ace7519abfee">DBGMCU_CR_DBG_TIM5_STOP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga583b3b400b2ebf72da6cee21226d00e5">DBGMCU_CR_DBG_TIM6_STOP</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26379796d6900f536c1860e252d195f5">DBGMCU_CR_DBG_TIM7_STOP</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab66d79e9b95ef54e109aa7b069201b58">DBGMCU_CR_DBG_CAN2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923048ee6f3ae804ae377d2d259456e4">DBGMCU_CR_DBG_TIM15_STOP</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69023f8b781539ccb233f76de6284ce3">DBGMCU_CR_DBG_TIM16_STOP</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a617b659cc61d947515e2d52f1f2f92">DBGMCU_CR_DBG_TIM17_STOP</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0c0745ffe127802d59aa73b483dc744">DBGMCU_CR_DBG_TIM12_STOP</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a25f2fb948b645c00ed9f986aaa535a">DBGMCU_CR_DBG_TIM13_STOP</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24da33fc97703f7fb374615dbb0c705c">DBGMCU_CR_DBG_TIM14_STOP</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa53454227eeb503a681d32049b07b74">DBGMCU_CR_DBG_TIM9_STOP</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44df04d2075cec31b160df59357168de">DBGMCU_CR_DBG_TIM10_STOP</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1e4ff4e5582e146f1fc6f6731fddc58">DBGMCU_CR_DBG_TIM11_STOP</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad">FLASH_ACR_LATENCY_0</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918">FLASH_ACR_LATENCY_2</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9">FLASH_ACR_HLFCYA</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445">FLASH_ACR_PRFTBS</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556">FLASH_KEYR_FKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4">FLASH_SR_PGERR</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">FLASH_SR_WRPRTERR</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23">FLASH_CR_PER</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab">FLASH_CR_OPTPG</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0">FLASH_CR_OPTER</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3">FLASH_CR_OPTWRE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2">FLASH_CR_ERRIE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4">FLASH_AR_FAR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3">FLASH_OBR_OPTERR</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977">FLASH_OBR_RDPRT</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</a>&#160;&#160;&#160;((uint16_t)0x03FC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a18df54a9254985b1ee69c5666e68b6">FLASH_OBR_WDG_SW</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">FLASH_OBR_nRST_STOP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">FLASH_OBR_nRST_STDBY</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8df650a29c19a5792097cd14872f31b">FLASH_OBR_BFB2</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">FLASH_WRPR_WRP</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebd716ae96657c56919fe5047cc0d65d">FLASH_RDP_RDP</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1145e521145389b9072e85252e54ca3d">FLASH_RDP_nRDP</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab0317a3e9f0e692213011164fb0d2de">FLASH_USER_USER</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f0334d45dfeb5ab7fd84311ddd0379e">FLASH_USER_nUSER</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09070b36e22fdb41e470c8a5a575f9a6">FLASH_Data0_Data0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae80c9345106d12db361ecd7a1b01900a">FLASH_Data0_nData0</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe3394f74718c6f4d811b1e3c43aca5a">FLASH_Data1_Data1</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26ef6801f38525d6fdda034a130e5ee9">FLASH_Data1_nData1</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa956fef145edf00d54046e44305a005a">FLASH_WRP0_WRP0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff06814ffdd40e0f41b8abfb58a94533">FLASH_WRP0_nWRP0</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6e79cb6593a9aac4cf4ac87903502bb">FLASH_WRP1_WRP1</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b856e9d7bb136f77c185cdf7a778810">FLASH_WRP1_nWRP1</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e05a6cccc474ddd580c89ca35fab8f6">FLASH_WRP2_WRP2</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab31b050ba2b32d47ba500a9b2968790f">FLASH_WRP2_nWRP2</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c60a5c1b02b5edb3e4ad04de3dea4c1">FLASH_WRP3_WRP3</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73b1ae40a4a63c467a202d505afd0beb">FLASH_WRP3_nWRP3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gad8bb755c7059bb2d4f5e2e999d2a2677"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_AWDCH" ref="gad8bb755c7059bb2d4f5e2e999d2a2677" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AWDCH[4:0] bits (Analog watchdog channel select bits) </p>

</div>
</div>
<a class="anchor" id="ga18725d77c35c173cdb5bdab658d9dace"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_AWDCH_0" ref="ga18725d77c35c173cdb5bdab658d9dace" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafcd37244d74db7c9a34a4f08b94301ae"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_AWDCH_1" ref="gafcd37244d74db7c9a34a4f08b94301ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga625eebdc95937325cad90a151853f5a0"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_AWDCH_2" ref="ga625eebdc95937325cad90a151853f5a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gafb768d4aafbabc114d4650cf962392ec"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_AWDCH_3" ref="gafb768d4aafbabc114d4650cf962392ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf37f3c0d7c72192803d0772e076cf8ee"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_AWDCH_4" ref="gaf37f3c0d7c72192803d0772e076cf8ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga6e006d43fcb9fe1306745c95a1bdd651"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_AWDEN" ref="ga6e006d43fcb9fe1306745c95a1bdd651" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Analog watchdog enable on regular channels </p>

</div>
</div>
<a class="anchor" id="gacd44f86b189696d5a3780342516de722"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_AWDIE" ref="gacd44f86b189696d5a3780342516de722" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Analog Watchdog interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga5c9fc31f19c04033dfa98e982519c451"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_AWDSGL" ref="ga5c9fc31f19c04033dfa98e982519c451" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable the watchdog on a single channel in scan mode </p>

</div>
</div>
<a class="anchor" id="gabd690297fc73fca40d797f4c90800b9a"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_DISCEN" ref="gabd690297fc73fca40d797f4c90800b9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Discontinuous mode on regular channels </p>

</div>
</div>
<a class="anchor" id="gaeaa416a291023449ae82e7ef39844075"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_DISCNUM" ref="gaeaa416a291023449ae82e7ef39844075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DISCNUM[2:0] bits (Discontinuous mode channel count) </p>

</div>
</div>
<a class="anchor" id="ga59ff81db7def261f0e84d5dbb6cca1ce"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_DISCNUM_0" ref="ga59ff81db7def261f0e84d5dbb6cca1ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga39940d3611126052f4f748934c629ebf"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_DISCNUM_1" ref="ga39940d3611126052f4f748934c629ebf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab73d5fdf276f5ef3965afdda78ac9e1e"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_DISCNUM_2" ref="gab73d5fdf276f5ef3965afdda78ac9e1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaa5a1a3b2c42e51fcd50a46f82d0b0843"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_DUALMOD" ref="gaa5a1a3b2c42e51fcd50a46f82d0b0843" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a1a3b2c42e51fcd50a46f82d0b0843">ADC_CR1_DUALMOD</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DUALMOD[3:0] bits (Dual mode selection) </p>

</div>
</div>
<a class="anchor" id="ga0eb566ea4be6f0ee17cd1ecbd08b7e26"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_DUALMOD_0" ref="ga0eb566ea4be6f0ee17cd1ecbd08b7e26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb566ea4be6f0ee17cd1ecbd08b7e26">ADC_CR1_DUALMOD_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab94ba8607512ac7c76ec2e3b661bc367"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_DUALMOD_1" ref="gab94ba8607512ac7c76ec2e3b661bc367" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab94ba8607512ac7c76ec2e3b661bc367">ADC_CR1_DUALMOD_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae8fd02b7e150e14f6cc505a568f58c35"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_DUALMOD_2" ref="gae8fd02b7e150e14f6cc505a568f58c35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8fd02b7e150e14f6cc505a568f58c35">ADC_CR1_DUALMOD_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga32d91e3b7dc8310b260b114a1e01596d"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_DUALMOD_3" ref="ga32d91e3b7dc8310b260b114a1e01596d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga32d91e3b7dc8310b260b114a1e01596d">ADC_CR1_DUALMOD_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa39fee2e812a7ca45998cccf32e90aea"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_EOCIE" ref="gaa39fee2e812a7ca45998cccf32e90aea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt enable for EOC </p>

</div>
</div>
<a class="anchor" id="ga6353cb0d564410358b3a086dd0241f8c"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_JAUTO" ref="ga6353cb0d564410358b3a086dd0241f8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Automatic injected group conversion </p>

</div>
</div>
<a class="anchor" id="ga4886de74bcd3a1e545094089f76fd0b3"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_JAWDEN" ref="ga4886de74bcd3a1e545094089f76fd0b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Analog watchdog enable on injected channels </p>

</div>
</div>
<a class="anchor" id="gacd06a2840346bf45ff335707db0b6e30"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_JDISCEN" ref="gacd06a2840346bf45ff335707db0b6e30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Discontinuous mode on injected channels </p>

</div>
</div>
<a class="anchor" id="ga5c46fc1dc6c63acf88821f46a8f6d5e7"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_JEOCIE" ref="ga5c46fc1dc6c63acf88821f46a8f6d5e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt enable for injected channels </p>

</div>
</div>
<a class="anchor" id="gaaeab75ece0c73dd97e8f21911ed22d06"></a><!-- doxytag: member="stm32f10x.h::ADC_CR1_SCAN" ref="gaaeab75ece0c73dd97e8f21911ed22d06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Scan mode </p>

</div>
</div>
<a class="anchor" id="ga89b646f092b052d8488d2016f6290f0e"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_ADON" ref="ga89b646f092b052d8488d2016f6290f0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>A/D Converter ON / OFF </p>

</div>
</div>
<a class="anchor" id="gaf5950b5a7438a447584f6dd86c343362"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_ALIGN" ref="gaf5950b5a7438a447584f6dd86c343362" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Alignment </p>

</div>
</div>
<a class="anchor" id="ga2932a0004cf17558c1445f79baac54a1"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_CAL" ref="ga2932a0004cf17558c1445f79baac54a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1">ADC_CR2_CAL</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>A/D Calibration </p>

</div>
</div>
<a class="anchor" id="ga49bb71a868c9d88a0f7bbe48918b2140"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_CONT" ref="ga49bb71a868c9d88a0f7bbe48918b2140" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Continuous Conversion </p>

</div>
</div>
<a class="anchor" id="ga017309ac4b532bc8c607388f4e2cbbec"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_DMA" ref="ga017309ac4b532bc8c607388f4e2cbbec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direct Memory access mode </p>

</div>
</div>
<a class="anchor" id="ga6d1054d6cd017e305cf6e8a864ce96c8"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_EXTSEL" ref="ga6d1054d6cd017e305cf6e8a864ce96c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTSEL[2:0] bits (External Event Select for regular group) </p>

</div>
</div>
<a class="anchor" id="ga9410c7fd93f6d0b157ede745ee269d7b"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_EXTSEL_0" ref="ga9410c7fd93f6d0b157ede745ee269d7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga5a6725419743a8d01b4a223609952893"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_EXTSEL_1" ref="ga5a6725419743a8d01b4a223609952893" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5c2322988b5fff19d012d9179d412ad0"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_EXTSEL_2" ref="ga5c2322988b5fff19d012d9179d412ad0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1c0cfed2e6b3dfe7a8794b29822e314c"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_EXTTRIG" ref="ga1c0cfed2e6b3dfe7a8794b29822e314c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c0cfed2e6b3dfe7a8794b29822e314c">ADC_CR2_EXTTRIG</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Trigger Conversion mode for regular channels </p>

</div>
</div>
<a class="anchor" id="gaab3aa5d0e2a4b77960ec8f3b425a3eac"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_JEXTSEL" ref="gaab3aa5d0e2a4b77960ec8f3b425a3eac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JEXTSEL[2:0] bits (External event select for injected group) </p>

</div>
</div>
<a class="anchor" id="gaa70c1f30e2101e2177ce564440203ba3"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_JEXTSEL_0" ref="gaa70c1f30e2101e2177ce564440203ba3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga99fa4a240d34ce231d6d0543bac7fd9b"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_JEXTSEL_1" ref="ga99fa4a240d34ce231d6d0543bac7fd9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga571bb97f950181fedbc0d4756482713d"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_JEXTSEL_2" ref="ga571bb97f950181fedbc0d4756482713d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaa17af96980f14bc008357812c13bc4b3"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_JEXTTRIG" ref="gaa17af96980f14bc008357812c13bc4b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa17af96980f14bc008357812c13bc4b3">ADC_CR2_JEXTTRIG</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Trigger Conversion mode for injected channels </p>

</div>
</div>
<a class="anchor" id="gac12fe8a6cc24eef2ed2e1f1525855678"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_JSWSTART" ref="gac12fe8a6cc24eef2ed2e1f1525855678" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Conversion of injected channels </p>

</div>
</div>
<a class="anchor" id="ga76a91ece4a71450541ef2637fdcdfdea"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_RSTCAL" ref="ga76a91ece4a71450541ef2637fdcdfdea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76a91ece4a71450541ef2637fdcdfdea">ADC_CR2_RSTCAL</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset Calibration </p>

</div>
</div>
<a class="anchor" id="ga5eae65bad1a6c975e1911eb5ba117468"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_SWSTART" ref="ga5eae65bad1a6c975e1911eb5ba117468" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Conversion of regular channels </p>

</div>
</div>
<a class="anchor" id="gae97d1f61aa9d8c2279557f18e7303308"></a><!-- doxytag: member="stm32f10x.h::ADC_CR2_TSVREFE" ref="gae97d1f61aa9d8c2279557f18e7303308" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae97d1f61aa9d8c2279557f18e7303308">ADC_CR2_TSVREFE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Temperature Sensor and VREFINT Enable </p>

</div>
</div>
<a class="anchor" id="ga67c396288ac97bfab2d37017bd536b98"></a><!-- doxytag: member="stm32f10x.h::ADC_DR_ADC2DATA" ref="ga67c396288ac97bfab2d37017bd536b98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC2 data </p>

</div>
</div>
<a class="anchor" id="gada596183c4087696c486546e88176038"></a><!-- doxytag: member="stm32f10x.h::ADC_DR_DATA" ref="gada596183c4087696c486546e88176038" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Regular data </p>

</div>
</div>
<a class="anchor" id="gad685f031174465e636ef75a5bd7b637d"></a><!-- doxytag: member="stm32f10x.h::ADC_HTR_HT" ref="gad685f031174465e636ef75a5bd7b637d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Analog watchdog high threshold </p>

</div>
</div>
<a class="anchor" id="gad02fcd8fd97b2f7d70a5a04fed60b558"></a><!-- doxytag: member="stm32f10x.h::ADC_JDR1_JDATA" ref="gad02fcd8fd97b2f7d70a5a04fed60b558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected data </p>

</div>
</div>
<a class="anchor" id="ga9fbd8801b9c60269ca477062985a08e8"></a><!-- doxytag: member="stm32f10x.h::ADC_JDR2_JDATA" ref="ga9fbd8801b9c60269ca477062985a08e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected data </p>

</div>
</div>
<a class="anchor" id="gaae84e9e5928bb9ed1aef6c83089fb5ef"></a><!-- doxytag: member="stm32f10x.h::ADC_JDR3_JDATA" ref="gaae84e9e5928bb9ed1aef6c83089fb5ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected data </p>

</div>
</div>
<a class="anchor" id="ga48d8fafdad1fb1bb0f761fd833e7b0c1"></a><!-- doxytag: member="stm32f10x.h::ADC_JDR4_JDATA" ref="ga48d8fafdad1fb1bb0f761fd833e7b0c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected data </p>

</div>
</div>
<a class="anchor" id="gad76f97130b391455094605a6c803026c"></a><!-- doxytag: member="stm32f10x.h::ADC_JOFR1_JOFFSET1" ref="gad76f97130b391455094605a6c803026c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data offset for injected channel 1 </p>

</div>
</div>
<a class="anchor" id="ga1b15a9e9ce10303e233059c1de6d956c"></a><!-- doxytag: member="stm32f10x.h::ADC_JOFR2_JOFFSET2" ref="ga1b15a9e9ce10303e233059c1de6d956c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data offset for injected channel 2 </p>

</div>
</div>
<a class="anchor" id="ga743e4c3a7cefc1a193146e77791c3985"></a><!-- doxytag: member="stm32f10x.h::ADC_JOFR3_JOFFSET3" ref="ga743e4c3a7cefc1a193146e77791c3985" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data offset for injected channel 3 </p>

</div>
</div>
<a class="anchor" id="gada0937f2f6a64bd6b7531ad553471b8d"></a><!-- doxytag: member="stm32f10x.h::ADC_JOFR4_JOFFSET4" ref="gada0937f2f6a64bd6b7531ad553471b8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data offset for injected channel 4 </p>

</div>
</div>
<a class="anchor" id="gaa624d1fe34014b88873e2dfa91f79232"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JL" ref="gaa624d1fe34014b88873e2dfa91f79232" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JL[1:0] bits (Injected Sequence length) </p>

</div>
</div>
<a class="anchor" id="ga117a6719241f20dbd765bc34f9ffcd58"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JL_0" ref="ga117a6719241f20dbd765bc34f9ffcd58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1f82ef3b6e6350b9e52e622daeaa3e6e"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JL_1" ref="ga1f82ef3b6e6350b9e52e622daeaa3e6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad7fa15dfe51b084b36cb5df2fbf44bb2"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ1" ref="gad7fa15dfe51b084b36cb5df2fbf44bb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JSQ1[4:0] bits (1st conversion in injected sequence) </p>

</div>
</div>
<a class="anchor" id="gaf3ea38b080462c4571524b5fcbfed292"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ1_0" ref="gaf3ea38b080462c4571524b5fcbfed292" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gabae36d7655fb1dce11e60ffa8e57b509"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ1_1" ref="gabae36d7655fb1dce11e60ffa8e57b509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad3e7a96d33f640444b40b70e9ee28671"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ1_2" ref="gad3e7a96d33f640444b40b70e9ee28671" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6066a6aef47f317a5df0c9bbf59121fb"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ1_3" ref="ga6066a6aef47f317a5df0c9bbf59121fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf2c4baf98380a477cebb01be3e8f0594"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ1_4" ref="gaf2c4baf98380a477cebb01be3e8f0594" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga3e8446a5857e5379cff8cadf822e15d4"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ2" ref="ga3e8446a5857e5379cff8cadf822e15d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JSQ2[4:0] bits (2nd conversion in injected sequence) </p>

</div>
</div>
<a class="anchor" id="gaabf0889d056b56e4a113142b3694166d"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ2_0" ref="gaabf0889d056b56e4a113142b3694166d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga048f97e9e332adb21eca27b647af1378"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ2_1" ref="ga048f97e9e332adb21eca27b647af1378" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga18bee187ed94e73b16eeea7501394581"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ2_2" ref="ga18bee187ed94e73b16eeea7501394581" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga78b031d11b56e49b2c28c1a79136b48a"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ2_3" ref="ga78b031d11b56e49b2c28c1a79136b48a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga064d6ccde30a22430c658b8efc431e59"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ2_4" ref="ga064d6ccde30a22430c658b8efc431e59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gae2fbdc1b854a54c4288402c2d3a7fca9"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ3" ref="gae2fbdc1b854a54c4288402c2d3a7fca9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JSQ3[4:0] bits (3rd conversion in injected sequence) </p>

</div>
</div>
<a class="anchor" id="ga12fbc27c3543f23125f632dfa60fdc98"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ3_0" ref="ga12fbc27c3543f23125f632dfa60fdc98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga169ec7d371e3ee897b73c3ad84b6ed32"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ3_1" ref="ga169ec7d371e3ee897b73c3ad84b6ed32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga693542d5a536304f364476589ba0bec9"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ3_2" ref="ga693542d5a536304f364476589ba0bec9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga139ddd01c0faf219dca844477453149e"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ3_3" ref="ga139ddd01c0faf219dca844477453149e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gac1452b8cf4acc90fb522d90751043aac"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ3_4" ref="gac1452b8cf4acc90fb522d90751043aac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga39a279051ef198ee34cad73743b996f4"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ4" ref="ga39a279051ef198ee34cad73743b996f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JSQ4[4:0] bits (4th conversion in injected sequence) </p>

</div>
</div>
<a class="anchor" id="ga13e250d329673c02f7a0d24d25e83649"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ4_0" ref="ga13e250d329673c02f7a0d24d25e83649" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga30dad81d708c35136e2da4e96cfe07b7"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ4_1" ref="ga30dad81d708c35136e2da4e96cfe07b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6ceab97acb95b31cb7448c9da38fc11a"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ4_2" ref="ga6ceab97acb95b31cb7448c9da38fc11a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga52f6571e7efed6a0f72df19c66d3c917"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ4_3" ref="ga52f6571e7efed6a0f72df19c66d3c917" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaede3a17ef541039943d9dcd85df223ca"></a><!-- doxytag: member="stm32f10x.h::ADC_JSQR_JSQ4_4" ref="gaede3a17ef541039943d9dcd85df223ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gac7ac18b970378acf726f04ae68232c24"></a><!-- doxytag: member="stm32f10x.h::ADC_LTR_LT" ref="gac7ac18b970378acf726f04ae68232c24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Analog watchdog low threshold </p>

</div>
</div>
<a class="anchor" id="ga32242a2c2156a012a7343bcb43d490d0"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP10" ref="ga32242a2c2156a012a7343bcb43d490d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP10[2:0] bits (Channel 10 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga8a8996c53042759f01e966fb00351ebf"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP10_0" ref="ga8a8996c53042759f01e966fb00351ebf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga42b96f058436c8bdcfabe1e08c7edd61"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP10_1" ref="ga42b96f058436c8bdcfabe1e08c7edd61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga289d89b4d92d7f685a8e44aeb9ddcded"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP10_2" ref="ga289d89b4d92d7f685a8e44aeb9ddcded" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga4c74d559f2a70a2e8c807b7bcaccd800"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP11" ref="ga4c74d559f2a70a2e8c807b7bcaccd800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP11[2:0] bits (Channel 11 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga60780d613953f48a2dfc8debce72fb28"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP11_0" ref="ga60780d613953f48a2dfc8debce72fb28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28">ADC_SMPR1_SMP11_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa61e1dbafcae3e1c8eae4320a6e5ec5d"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP11_1" ref="gaa61e1dbafcae3e1c8eae4320a6e5ec5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">ADC_SMPR1_SMP11_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga93a876a9a6d90cd30456433b7e38c3f2"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP11_2" ref="ga93a876a9a6d90cd30456433b7e38c3f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2">ADC_SMPR1_SMP11_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga433b5a7d944666fb7abed3b107c352fc"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP12" ref="ga433b5a7d944666fb7abed3b107c352fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP12[2:0] bits (Channel 12 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gaaaac6ae97c00276d7472bc92a9edd6e2"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP12_0" ref="gaaaac6ae97c00276d7472bc92a9edd6e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2">ADC_SMPR1_SMP12_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6020f9d742e15650ad919aaccaf2ff6c"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP12_1" ref="ga6020f9d742e15650ad919aaccaf2ff6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c">ADC_SMPR1_SMP12_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadb59adb544d416e91ea0c12d4f39ccc9"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP12_2" ref="gadb59adb544d416e91ea0c12d4f39ccc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9">ADC_SMPR1_SMP12_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2df120cd93a177ea17946a656259129e"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP13" ref="ga2df120cd93a177ea17946a656259129e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP13[2:0] bits (Channel 13 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga49e7444d6cf630eccfd52fb4155bd553"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP13_0" ref="ga49e7444d6cf630eccfd52fb4155bd553" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553">ADC_SMPR1_SMP13_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad5d5ad9d8d08feaee18d1f2d8d6787a1"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP13_1" ref="gad5d5ad9d8d08feaee18d1f2d8d6787a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1">ADC_SMPR1_SMP13_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac4cd285d46485136deb6223377d0b17c"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP13_2" ref="gac4cd285d46485136deb6223377d0b17c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c">ADC_SMPR1_SMP13_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gab1574fc02a40f22fc751073e02ebb781"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP14" ref="gab1574fc02a40f22fc751073e02ebb781" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP14[2:0] bits (Channel 14 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga9243898272b1d27018c971eecfa57f78"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP14_0" ref="ga9243898272b1d27018c971eecfa57f78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78">ADC_SMPR1_SMP14_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1016b8ca359247491a2a0a5d77aa1c22"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP14_1" ref="ga1016b8ca359247491a2a0a5d77aa1c22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22">ADC_SMPR1_SMP14_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8e658a8b72bac244bf919a874690e49e"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP14_2" ref="ga8e658a8b72bac244bf919a874690e49e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e">ADC_SMPR1_SMP14_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5ae0043ad863f7710834217bc82c8ecf"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP15" ref="ga5ae0043ad863f7710834217bc82c8ecf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP15[2:0] bits (Channel 15 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gac5f8e555f5ece2ee632dd9d6c60d9584"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP15_0" ref="gac5f8e555f5ece2ee632dd9d6c60d9584" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584">ADC_SMPR1_SMP15_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab978e10b7dcfe6c1b88dd4fef50498ac"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP15_1" ref="gab978e10b7dcfe6c1b88dd4fef50498ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac">ADC_SMPR1_SMP15_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga045285e1c5ab9ae570e37fe627b0e117"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP15_2" ref="ga045285e1c5ab9ae570e37fe627b0e117" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117">ADC_SMPR1_SMP15_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2925d05347e46e9c6a970214fa76bbec"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP16" ref="ga2925d05347e46e9c6a970214fa76bbec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP16[2:0] bits (Channel 16 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gae1a7d0ef695bd2017bcda3949f0134be"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP16_0" ref="gae1a7d0ef695bd2017bcda3949f0134be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be">ADC_SMPR1_SMP16_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga793ff2f46f51e1d485a9bd728687bf15"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP16_1" ref="ga793ff2f46f51e1d485a9bd728687bf15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15">ADC_SMPR1_SMP16_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gade321fdbf74f830e54951ccfca285686"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP16_2" ref="gade321fdbf74f830e54951ccfca285686" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686">ADC_SMPR1_SMP16_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9867370ecef7b99c32b8ecb44ad9e581"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP17" ref="ga9867370ecef7b99c32b8ecb44ad9e581" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP17[2:0] bits (Channel 17 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga42b004d74f288cb191bfc6a327f94480"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP17_0" ref="ga42b004d74f288cb191bfc6a327f94480" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480">ADC_SMPR1_SMP17_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3ac4c21586d6a353c208a5175906ecc1"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP17_1" ref="ga3ac4c21586d6a353c208a5175906ecc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1">ADC_SMPR1_SMP17_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac81ceec799a7da2def4f33339bd5e273"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR1_SMP17_2" ref="gac81ceec799a7da2def4f33339bd5e273" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273">ADC_SMPR1_SMP17_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5a13b3c652e5759e2d8bc7e38889bc5e"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP0" ref="ga5a13b3c652e5759e2d8bc7e38889bc5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP0[2:0] bits (Channel 0 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga1bde59fce56980a59a3dfdb0da7ebe0c"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP0_0" ref="ga1bde59fce56980a59a3dfdb0da7ebe0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c">ADC_SMPR2_SMP0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1d5b6e025d8e70767914c144793b93e6"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP0_1" ref="ga1d5b6e025d8e70767914c144793b93e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6">ADC_SMPR2_SMP0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga361de56c56c45834fc837df349f155dc"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP0_2" ref="ga361de56c56c45834fc837df349f155dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc">ADC_SMPR2_SMP0_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5b85dd0b1708cdf1bf403b07ad51da36"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP1" ref="ga5b85dd0b1708cdf1bf403b07ad51da36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP1[2:0] bits (Channel 1 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gaaa99de1a2d2bbe8921353114d03cb7f6"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP1_0" ref="gaaa99de1a2d2bbe8921353114d03cb7f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6">ADC_SMPR2_SMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf6ceb41e5e3cb6ae7da28070bc0b07d2"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP1_1" ref="gaf6ceb41e5e3cb6ae7da28070bc0b07d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2">ADC_SMPR2_SMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8b9efc8f9488d389301c4a6f9ef4427a"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP1_2" ref="ga8b9efc8f9488d389301c4a6f9ef4427a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a">ADC_SMPR2_SMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaea6e1e298372596bcdcdf93e763b3683"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP2" ref="gaea6e1e298372596bcdcdf93e763b3683" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP2[2:0] bits (Channel 2 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP2_0" ref="ga97e2ac0d4d8afb3aa0b4c09c8fa1d018" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">ADC_SMPR2_SMP2_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga83fe79e3e10b689a209dc5a724f89199"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP2_1" ref="ga83fe79e3e10b689a209dc5a724f89199" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199">ADC_SMPR2_SMP2_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad580d376e0a0bcb34183a6d6735b3122"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP2_2" ref="gad580d376e0a0bcb34183a6d6735b3122" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122">ADC_SMPR2_SMP2_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga081c3d61e5311a11cb046d56630e1fd0"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP3" ref="ga081c3d61e5311a11cb046d56630e1fd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP3[2:0] bits (Channel 3 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gaa1679a42f67ca4b9b9496dd6000fec01"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP3_0" ref="gaa1679a42f67ca4b9b9496dd6000fec01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01">ADC_SMPR2_SMP3_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1bf92b0a67dcec9b3c325d58e7e517b0"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP3_1" ref="ga1bf92b0a67dcec9b3c325d58e7e517b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0">ADC_SMPR2_SMP3_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga40682268fa8534bd369eb64a329bdf46"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP3_2" ref="ga40682268fa8534bd369eb64a329bdf46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46">ADC_SMPR2_SMP3_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaeab838fcf0aace87b2163b96d208bb64"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP4" ref="gaeab838fcf0aace87b2163b96d208bb64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP4[2:0] bits (Channel 4 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gae4123bce64dc4f1831f992b09d6db4f2"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP4_0" ref="gae4123bce64dc4f1831f992b09d6db4f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2">ADC_SMPR2_SMP4_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad3edf57b459804d17d5a588dd446c763"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP4_1" ref="gad3edf57b459804d17d5a588dd446c763" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763">ADC_SMPR2_SMP4_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac2a2fd74311c4ffcaed4a8d1a3be2245"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP4_2" ref="gac2a2fd74311c4ffcaed4a8d1a3be2245" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245">ADC_SMPR2_SMP4_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9500281fa740994b9cfa6a7df8227849"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP5" ref="ga9500281fa740994b9cfa6a7df8227849" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP5[2:0] bits (Channel 5 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP5_0" ref="ga22dd2b1695a4e7a4b1d4ec2b8e244ffc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">ADC_SMPR2_SMP5_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab4de4f6c62646be62d0710dc46eb5e88"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP5_1" ref="gab4de4f6c62646be62d0710dc46eb5e88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88">ADC_SMPR2_SMP5_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6c19081d82f2c6478c6aefc207778e1e"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP5_2" ref="ga6c19081d82f2c6478c6aefc207778e1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e">ADC_SMPR2_SMP5_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga64cd99c27d07298913541dbdc31aa8ae"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP6" ref="ga64cd99c27d07298913541dbdc31aa8ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP6[2:0] bits (Channel 6 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gadbebc0a7f368e5846408d768603d9b44"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP6_0" ref="gadbebc0a7f368e5846408d768603d9b44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44">ADC_SMPR2_SMP6_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga27f59166864f7cd0a5e8e6b4450e72d3"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP6_1" ref="ga27f59166864f7cd0a5e8e6b4450e72d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3">ADC_SMPR2_SMP6_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4139fac7e8ba3e604e35ba906880f909"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP6_2" ref="ga4139fac7e8ba3e604e35ba906880f909" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909">ADC_SMPR2_SMP6_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6ec6ee971fc8b2d1890858df94a5c500"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP7" ref="ga6ec6ee971fc8b2d1890858df94a5c500" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP7[2:0] bits (Channel 7 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga6f30003c59ab6c232d73aa446c77651a"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP7_0" ref="ga6f30003c59ab6c232d73aa446c77651a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a">ADC_SMPR2_SMP7_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0c8708fc97082257b43fa4534c721068"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP7_1" ref="ga0c8708fc97082257b43fa4534c721068" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068">ADC_SMPR2_SMP7_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2e42897bdc25951a73bac060a7a065ca"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP7_2" ref="ga2e42897bdc25951a73bac060a7a065ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca">ADC_SMPR2_SMP7_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0695c289e658b772070a7f29797e9cc3"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP8" ref="ga0695c289e658b772070a7f29797e9cc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP8[2:0] bits (Channel 8 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gab5f1d2290107eda2dfee33810779b0f6"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP8_0" ref="gab5f1d2290107eda2dfee33810779b0f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6">ADC_SMPR2_SMP8_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gabb9ce9d71f989bad0ed686caf4dd5250"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP8_1" ref="gabb9ce9d71f989bad0ed686caf4dd5250" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250">ADC_SMPR2_SMP8_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3756c6141f55c60da0bcd4d599e7d60d"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP8_2" ref="ga3756c6141f55c60da0bcd4d599e7d60d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d">ADC_SMPR2_SMP8_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5348f83daaa38060702d7b9cfe2e4005"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP9" ref="ga5348f83daaa38060702d7b9cfe2e4005" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP9[2:0] bits (Channel 9 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga892f18c89fbaafc74b7d67db74b41423"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP9_0" ref="ga892f18c89fbaafc74b7d67db74b41423" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423">ADC_SMPR2_SMP9_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3a6949e61c5845a7ff2331b64cb579bc"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP9_1" ref="ga3a6949e61c5845a7ff2331b64cb579bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc">ADC_SMPR2_SMP9_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga070135017850599b1e19766c6aa31cd1"></a><!-- doxytag: member="stm32f10x.h::ADC_SMPR2_SMP9_2" ref="ga070135017850599b1e19766c6aa31cd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1">ADC_SMPR2_SMP9_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gae68a19a18d72f6d87c6f2b8cc8bfc6dc"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_L" ref="gae68a19a18d72f6d87c6f2b8cc8bfc6dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>L[3:0] bits (Regular channel sequence length) </p>

</div>
</div>
<a class="anchor" id="ga00ec56fbf232492ec12c954e27d03c6c"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_L_0" ref="ga00ec56fbf232492ec12c954e27d03c6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga52708c6570da08c295603e5b52461ecd"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_L_1" ref="ga52708c6570da08c295603e5b52461ecd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8b914eeb128157c4acf6f6b9a4be5558"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_L_2" ref="ga8b914eeb128157c4acf6f6b9a4be5558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaffdd34daa55da53d18055417ae895c47"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_L_3" ref="gaffdd34daa55da53d18055417ae895c47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga1ae1998c0dd11275958e7347a92852fc"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ13" ref="ga1ae1998c0dd11275958e7347a92852fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ13[4:0] bits (13th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga40d24ddd458198e7731d5abf9d15fc08"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ13_0" ref="ga40d24ddd458198e7731d5abf9d15fc08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08">ADC_SQR1_SQ13_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaccdca8b0f3cab9f62ae2ffbb9c30546f"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ13_1" ref="gaccdca8b0f3cab9f62ae2ffbb9c30546f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f">ADC_SQR1_SQ13_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga37e8723bfdc43da0b86e40a49b78c9ad"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ13_2" ref="ga37e8723bfdc43da0b86e40a49b78c9ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad">ADC_SQR1_SQ13_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga412374f7ce1f62ee187c819391898778"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ13_3" ref="ga412374f7ce1f62ee187c819391898778" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778">ADC_SQR1_SQ13_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga05ca5e303f844f512c9a9cb5df9a1028"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ13_4" ref="ga05ca5e303f844f512c9a9cb5df9a1028" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028">ADC_SQR1_SQ13_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gab0251199146cb3d0d2c1c0608fbca585"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ14" ref="gab0251199146cb3d0d2c1c0608fbca585" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ14[4:0] bits (14th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gacde3a6d9e94aa1c2399e335911fd6212"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ14_0" ref="gacde3a6d9e94aa1c2399e335911fd6212" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212">ADC_SQR1_SQ14_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ14_1" ref="ga1bc61e4d3ea200e1fc3e9d621ebbd2b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">ADC_SQR1_SQ14_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaeea616e444521cd58c5d8d574c47ccf0"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ14_2" ref="gaeea616e444521cd58c5d8d574c47ccf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0">ADC_SQR1_SQ14_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0e0c9439633fb5c67c8f2138c9d2efae"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ14_3" ref="ga0e0c9439633fb5c67c8f2138c9d2efae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae">ADC_SQR1_SQ14_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaea22b4dd0fbb26d2a0babbc483778b0e"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ14_4" ref="gaea22b4dd0fbb26d2a0babbc483778b0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e">ADC_SQR1_SQ14_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga23222c591c6d926f7a741bc9346f1d8f"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ15" ref="ga23222c591c6d926f7a741bc9346f1d8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ15[4:0] bits (15th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gacbfbc70f67ce1d8f227e17a7f19c123b"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ15_0" ref="gacbfbc70f67ce1d8f227e17a7f19c123b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b">ADC_SQR1_SQ15_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac00e343ff0dd8f1f29e897148e3e070a"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ15_1" ref="gac00e343ff0dd8f1f29e897148e3e070a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a">ADC_SQR1_SQ15_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab63443b0c5a2eca60a8c9714f6f31c03"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ15_2" ref="gab63443b0c5a2eca60a8c9714f6f31c03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03">ADC_SQR1_SQ15_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gadf676d45ba227a2dc641b2afadfa7852"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ15_3" ref="gadf676d45ba227a2dc641b2afadfa7852" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852">ADC_SQR1_SQ15_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7dbc07d0904f60abcc15827ccab1a8c2"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ15_4" ref="ga7dbc07d0904f60abcc15827ccab1a8c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2">ADC_SQR1_SQ15_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gafecb33099669a080cede6ce0236389e7"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ16" ref="gafecb33099669a080cede6ce0236389e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ16[4:0] bits (16th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga3404d0bf04b8561bf93455d968b77ea9"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ16_0" ref="ga3404d0bf04b8561bf93455d968b77ea9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9">ADC_SQR1_SQ16_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7ea6af777051f14be5cf166dd4ae69d1"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ16_1" ref="ga7ea6af777051f14be5cf166dd4ae69d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1">ADC_SQR1_SQ16_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf59e4a113346ac3daf6829c3321444f5"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ16_2" ref="gaf59e4a113346ac3daf6829c3321444f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5">ADC_SQR1_SQ16_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6052517e5fcab3f58c42b59fb3ffee55"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ16_3" ref="ga6052517e5fcab3f58c42b59fb3ffee55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55">ADC_SQR1_SQ16_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7af851b5898b4421958e7a100602c8cd"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR1_SQ16_4" ref="ga7af851b5898b4421958e7a100602c8cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd">ADC_SQR1_SQ16_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga22e474b65f217ac21137b1d3f3cbb6bb"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ10" ref="ga22e474b65f217ac21137b1d3f3cbb6bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ10[4:0] bits (10th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gab5a36056dbfce703d22387432ac12262"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ10_0" ref="gab5a36056dbfce703d22387432ac12262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262">ADC_SQR2_SQ10_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga09a1de734fe67156af26edf3b8a61044"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ10_1" ref="ga09a1de734fe67156af26edf3b8a61044" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044">ADC_SQR2_SQ10_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3b1d6ad0a40e7171d40a964b361d1eb9"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ10_2" ref="ga3b1d6ad0a40e7171d40a964b361d1eb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9">ADC_SQR2_SQ10_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga24d63e60eabad897aa9b19dbe56da71e"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ10_3" ref="ga24d63e60eabad897aa9b19dbe56da71e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e">ADC_SQR2_SQ10_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7df899f74116e6cb3205af2767840cfb"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ10_4" ref="ga7df899f74116e6cb3205af2767840cfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb">ADC_SQR2_SQ10_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga7bf491b9c1542fb0d0b83fc96166362e"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ11" ref="ga7bf491b9c1542fb0d0b83fc96166362e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ11[4:0] bits (11th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga5bc91fec2ef468c5d39d19beda9ecd3e"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ11_0" ref="ga5bc91fec2ef468c5d39d19beda9ecd3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e">ADC_SQR2_SQ11_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3e142789d2bd0584480e923754544ff5"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ11_1" ref="ga3e142789d2bd0584480e923754544ff5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5">ADC_SQR2_SQ11_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad6b844fe698c16437e91c9e05a367a4c"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ11_2" ref="gad6b844fe698c16437e91c9e05a367a4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c">ADC_SQR2_SQ11_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1a8127191e3c48f4e0952bdb5e196225"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ11_3" ref="ga1a8127191e3c48f4e0952bdb5e196225" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225">ADC_SQR2_SQ11_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5e8a39f645505ef84cb94bbc8d21b8e0"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ11_4" ref="ga5e8a39f645505ef84cb94bbc8d21b8e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0">ADC_SQR2_SQ11_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8731660b1710e63d5423cd31c11be184"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ12" ref="ga8731660b1710e63d5423cd31c11be184" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ12[4:0] bits (12th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga5b2da909e54f8f6f61bf2bd2cd3e93e0"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ12_0" ref="ga5b2da909e54f8f6f61bf2bd2cd3e93e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0">ADC_SQR2_SQ12_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab5930c4a07d594aa23bc868526b42601"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ12_1" ref="gab5930c4a07d594aa23bc868526b42601" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601">ADC_SQR2_SQ12_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga377805a21e7da2a66a3913a77bcc1e66"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ12_2" ref="ga377805a21e7da2a66a3913a77bcc1e66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66">ADC_SQR2_SQ12_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2e3b45cac9aeb68d33b31a0914692857"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ12_3" ref="ga2e3b45cac9aeb68d33b31a0914692857" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857">ADC_SQR2_SQ12_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6043d31a6cb9bd7c1542c3d41eb296c7"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ12_4" ref="ga6043d31a6cb9bd7c1542c3d41eb296c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7">ADC_SQR2_SQ12_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaa9f66f702fc124040956117f20ef8df4"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ7" ref="gaa9f66f702fc124040956117f20ef8df4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ7[4:0] bits (7th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga12bbc822c10582a80f7e20a11038ce96"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ7_0" ref="ga12bbc822c10582a80f7e20a11038ce96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3d0d7daf3b6db6ff4fa382495f6127c6"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ7_1" ref="ga3d0d7daf3b6db6ff4fa382495f6127c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga74bda24f18a95261661a944cecf45a52"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ7_2" ref="ga74bda24f18a95261661a944cecf45a52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2697675d008dda4e6a4905fc0f8d22af"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ7_3" ref="ga2697675d008dda4e6a4905fc0f8d22af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga2c46dd0f30ef85094ca0cde2e8c00dac"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ7_4" ref="ga2c46dd0f30ef85094ca0cde2e8c00dac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga308ec58a8d20dcb3a348c30c332a0a8e"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ8" ref="ga308ec58a8d20dcb3a348c30c332a0a8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ8[4:0] bits (8th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga858717a28d6c26612ad4ced46863ba13"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ8_0" ref="ga858717a28d6c26612ad4ced46863ba13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2d06168a43b4845409f2fb9193ee474a"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ8_1" ref="ga2d06168a43b4845409f2fb9193ee474a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa5eaea65d6719a8199639ec30bb8a07b"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ8_2" ref="gaa5eaea65d6719a8199639ec30bb8a07b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga23e22da18926dd107adc69282a445412"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ8_3" ref="ga23e22da18926dd107adc69282a445412" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gacadd092f31f37bb129065be175673c63"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ8_4" ref="gacadd092f31f37bb129065be175673c63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf5d91ecfc3d40cc6b1960544e526eb91"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ9" ref="gaf5d91ecfc3d40cc6b1960544e526eb91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ9[4:0] bits (9th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gace032949b436d9af8a20ea10a349d55b"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ9_0" ref="gace032949b436d9af8a20ea10a349d55b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga5cf43f1c5de0e73d6159fabc3681b891"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ9_1" ref="ga5cf43f1c5de0e73d6159fabc3681b891" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3389c07a9de242151ffa434908fee39d"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ9_2" ref="ga3389c07a9de242151ffa434908fee39d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga13f30540b9f2d33640ea7d9652dc3c71"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ9_3" ref="ga13f30540b9f2d33640ea7d9652dc3c71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga910e5bda9852d49117b76b0d9f420ef2"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR2_SQ9_4" ref="ga910e5bda9852d49117b76b0d9f420ef2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga52491114e8394648559004f3bae718d9"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ1" ref="ga52491114e8394648559004f3bae718d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ1[4:0] bits (1st conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga53d3bb1c8bb48c7bcb0f7409db69f7b4"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ1_0" ref="ga53d3bb1c8bb48c7bcb0f7409db69f7b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4">ADC_SQR3_SQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaddb9af3a3b23a103fbc34c4f422fd2af"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ1_1" ref="gaddb9af3a3b23a103fbc34c4f422fd2af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af">ADC_SQR3_SQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadf591f43a15c0c2c5afae2598b8f2afc"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ1_2" ref="gadf591f43a15c0c2c5afae2598b8f2afc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc">ADC_SQR3_SQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga05cfde0ef0e6a8dd6311f5cd7a806556"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ1_3" ref="ga05cfde0ef0e6a8dd6311f5cd7a806556" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556">ADC_SQR3_SQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga9981512f99a6c41ce107a9428d9cfdd0"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ1_4" ref="ga9981512f99a6c41ce107a9428d9cfdd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0">ADC_SQR3_SQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga60637fb25c099f8da72a8a36211f7a8c"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ2" ref="ga60637fb25c099f8da72a8a36211f7a8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ2[4:0] bits (2nd conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gaede0302eb64f023913c7a9e588d77937"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ2_0" ref="gaede0302eb64f023913c7a9e588d77937" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937">ADC_SQR3_SQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga158ab7429a864634a46c81fdb51d7508"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ2_1" ref="ga158ab7429a864634a46c81fdb51d7508" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508">ADC_SQR3_SQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae729e21d590271c59c0d653300d5581c"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ2_2" ref="gae729e21d590271c59c0d653300d5581c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c">ADC_SQR3_SQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf65c33275178a8777fa8fed8a01f7389"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ2_3" ref="gaf65c33275178a8777fa8fed8a01f7389" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389">ADC_SQR3_SQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga990aeb689b7cc8f0bebb3dd6af7b27a6"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ2_4" ref="ga990aeb689b7cc8f0bebb3dd6af7b27a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6">ADC_SQR3_SQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga601f21b7c1e571fb8c5ff310aca021e1"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ3" ref="ga601f21b7c1e571fb8c5ff310aca021e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ3[4:0] bits (3rd conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga7fd2c154b5852cb08ce60b4adfa36313"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ3_0" ref="ga7fd2c154b5852cb08ce60b4adfa36313" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313">ADC_SQR3_SQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga214580377dd3a424ad819f14f6b025d4"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ3_1" ref="ga214580377dd3a424ad819f14f6b025d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4">ADC_SQR3_SQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gabae2353b109c9cda2a176ea1f44db4fe"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ3_2" ref="gabae2353b109c9cda2a176ea1f44db4fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe">ADC_SQR3_SQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga7d2f00d3372bd1d64bf4eb2271277ab0"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ3_3" ref="ga7d2f00d3372bd1d64bf4eb2271277ab0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0">ADC_SQR3_SQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5279e505b1a59b223f30e5be139d5042"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ3_4" ref="ga5279e505b1a59b223f30e5be139d5042" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042">ADC_SQR3_SQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga3fc43f70bb3c67c639678b91d852390b"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ4" ref="ga3fc43f70bb3c67c639678b91d852390b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ4[4:0] bits (4th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gab2a501b20cf758a7353efcb3f95a3a93"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ4_0" ref="gab2a501b20cf758a7353efcb3f95a3a93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93">ADC_SQR3_SQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaffafa27fd561e4c7d419e3f665d80f2c"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ4_1" ref="gaffafa27fd561e4c7d419e3f665d80f2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c">ADC_SQR3_SQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad0251fa70e400ee74f442d8fba2b1afb"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ4_2" ref="gad0251fa70e400ee74f442d8fba2b1afb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb">ADC_SQR3_SQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3dc48c3c6b304517261486d8a63637ae"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ4_3" ref="ga3dc48c3c6b304517261486d8a63637ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae">ADC_SQR3_SQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gafe23b9e640df96ca84eab4b6b4f44083"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ4_4" ref="gafe23b9e640df96ca84eab4b6b4f44083" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083">ADC_SQR3_SQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaae841d68049442e4568b86322ed4be6f"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ5" ref="gaae841d68049442e4568b86322ed4be6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ5[4:0] bits (5th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gaa1de9fc24755b715c700c6442f4a396b"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ5_0" ref="gaa1de9fc24755b715c700c6442f4a396b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b">ADC_SQR3_SQ5_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3f704feb58eecb39bc7f199577064172"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ5_1" ref="ga3f704feb58eecb39bc7f199577064172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172">ADC_SQR3_SQ5_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga88a7994f637a75d105cc5975b154c373"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ5_2" ref="ga88a7994f637a75d105cc5975b154c373" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373">ADC_SQR3_SQ5_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga31c6fce8f01e75c68124124061f67f0e"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ5_3" ref="ga31c6fce8f01e75c68124124061f67f0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e">ADC_SQR3_SQ5_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6b0cad694c068ea8874b6504bd6ae885"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ5_4" ref="ga6b0cad694c068ea8874b6504bd6ae885" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885">ADC_SQR3_SQ5_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga723792274b16b342d16d6a02fce74ba6"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ6" ref="ga723792274b16b342d16d6a02fce74ba6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ6[4:0] bits (6th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga91b8b5293abd0601c543c13a0b53b335"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ6_0" ref="ga91b8b5293abd0601c543c13a0b53b335" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335">ADC_SQR3_SQ6_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab29847362a613b43eeeda6db758d781e"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ6_1" ref="gab29847362a613b43eeeda6db758d781e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e">ADC_SQR3_SQ6_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa92c8ea1bfb42ed80622770ae2dc41ab"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ6_2" ref="gaa92c8ea1bfb42ed80622770ae2dc41ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab">ADC_SQR3_SQ6_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaed2d7edb11fb84b02c175acff305a922"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ6_3" ref="gaed2d7edb11fb84b02c175acff305a922" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922">ADC_SQR3_SQ6_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga78f9e51811549a6797ecfe1468def4ff"></a><!-- doxytag: member="stm32f10x.h::ADC_SQR3_SQ6_4" ref="ga78f9e51811549a6797ecfe1468def4ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff">ADC_SQR3_SQ6_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8b7f27694281e4cad956da567e5583b2"></a><!-- doxytag: member="stm32f10x.h::ADC_SR_AWD" ref="ga8b7f27694281e4cad956da567e5583b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Analog watchdog flag </p>

</div>
</div>
<a class="anchor" id="ga3dc295c5253743aeb2cda582953b7b53"></a><!-- doxytag: member="stm32f10x.h::ADC_SR_EOC" ref="ga3dc295c5253743aeb2cda582953b7b53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>End of conversion </p>

</div>
</div>
<a class="anchor" id="gabc9f07589bb1a4e398781df372389b56"></a><!-- doxytag: member="stm32f10x.h::ADC_SR_JEOC" ref="gabc9f07589bb1a4e398781df372389b56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected channel end of conversion </p>

</div>
</div>
<a class="anchor" id="ga7340a01ffec051c06e80a037eee58a14"></a><!-- doxytag: member="stm32f10x.h::ADC_SR_JSTRT" ref="ga7340a01ffec051c06e80a037eee58a14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected channel Start flag </p>

</div>
</div>
<a class="anchor" id="ga45eb11ad986d8220cde9fa47a91ed222"></a><!-- doxytag: member="stm32f10x.h::ADC_SR_STRT" ref="ga45eb11ad986d8220cde9fa47a91ed222" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Regular channel Start flag </p>

</div>
</div>
<a class="anchor" id="ga5a24af5abfbcc69a979fe2d4410dad79"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_EVOE" ref="ga5a24af5abfbcc69a979fe2d4410dad79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a24af5abfbcc69a979fe2d4410dad79">AFIO_EVCR_EVOE</a>&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Output Enable </p>

</div>
</div>
<a class="anchor" id="gad5154879c54283130c286f53ba7ba676"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN" ref="gad5154879c54283130c286f53ba7ba676" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5154879c54283130c286f53ba7ba676">AFIO_EVCR_PIN</a>&#160;&#160;&#160;((uint8_t)0x0F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PIN[3:0] bits (Pin selection) </p>

</div>
</div>
<a class="anchor" id="ga9277107f232c9726e5e16080610916b8"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_0" ref="ga9277107f232c9726e5e16080610916b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9277107f232c9726e5e16080610916b8">AFIO_EVCR_PIN_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa7bdaf9c0f54e75fc88a4c8cc4cfb005"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_1" ref="gaa7bdaf9c0f54e75fc88a4c8cc4cfb005" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7bdaf9c0f54e75fc88a4c8cc4cfb005">AFIO_EVCR_PIN_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae3a7db6ae50a43056fe97a1b3b2cc163"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_2" ref="gae3a7db6ae50a43056fe97a1b3b2cc163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3a7db6ae50a43056fe97a1b3b2cc163">AFIO_EVCR_PIN_2</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga007202fece2abe8e0d458fd989c9729c"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_3" ref="ga007202fece2abe8e0d458fd989c9729c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga007202fece2abe8e0d458fd989c9729c">AFIO_EVCR_PIN_3</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 PIN configuration </p>

</div>
</div>
<a class="anchor" id="gafc55b0764100c312652f8439c76ead93"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX0" ref="gafc55b0764100c312652f8439c76ead93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc55b0764100c312652f8439c76ead93">AFIO_EVCR_PIN_PX0</a>&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 0 selected </p>

</div>
</div>
<a class="anchor" id="ga1837985898c39579fb8e2d08a536abc9"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX1" ref="ga1837985898c39579fb8e2d08a536abc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1837985898c39579fb8e2d08a536abc9">AFIO_EVCR_PIN_PX1</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 1 selected </p>

</div>
</div>
<a class="anchor" id="ga1b6f2cc7e47f2a227bab6776f6e56744"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX10" ref="ga1b6f2cc7e47f2a227bab6776f6e56744" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6f2cc7e47f2a227bab6776f6e56744">AFIO_EVCR_PIN_PX10</a>&#160;&#160;&#160;((uint8_t)0x0A)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 10 selected </p>

</div>
</div>
<a class="anchor" id="ga4bbd72a869b61e23731639501e73102e"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX11" ref="ga4bbd72a869b61e23731639501e73102e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbd72a869b61e23731639501e73102e">AFIO_EVCR_PIN_PX11</a>&#160;&#160;&#160;((uint8_t)0x0B)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 11 selected </p>

</div>
</div>
<a class="anchor" id="ga6f9a1344125a2fad10cf831cafcb6dd8"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX12" ref="ga6f9a1344125a2fad10cf831cafcb6dd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f9a1344125a2fad10cf831cafcb6dd8">AFIO_EVCR_PIN_PX12</a>&#160;&#160;&#160;((uint8_t)0x0C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 12 selected </p>

</div>
</div>
<a class="anchor" id="ga62196f78a13b996b3bcd998ce80998b6"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX13" ref="ga62196f78a13b996b3bcd998ce80998b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga62196f78a13b996b3bcd998ce80998b6">AFIO_EVCR_PIN_PX13</a>&#160;&#160;&#160;((uint8_t)0x0D)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 13 selected </p>

</div>
</div>
<a class="anchor" id="gadb3233497ca8b69f9ee6be98ac1a5643"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX14" ref="gadb3233497ca8b69f9ee6be98ac1a5643" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb3233497ca8b69f9ee6be98ac1a5643">AFIO_EVCR_PIN_PX14</a>&#160;&#160;&#160;((uint8_t)0x0E)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 14 selected </p>

</div>
</div>
<a class="anchor" id="gab02338e562caabecfd265882afbccfe9"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX15" ref="gab02338e562caabecfd265882afbccfe9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab02338e562caabecfd265882afbccfe9">AFIO_EVCR_PIN_PX15</a>&#160;&#160;&#160;((uint8_t)0x0F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 15 selected </p>

</div>
</div>
<a class="anchor" id="gaefeb8141d1a950490ba1546475a800f7"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX2" ref="gaefeb8141d1a950490ba1546475a800f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaefeb8141d1a950490ba1546475a800f7">AFIO_EVCR_PIN_PX2</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 2 selected </p>

</div>
</div>
<a class="anchor" id="gaf5f9ed9c7b281ab90977e12567642227"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX3" ref="gaf5f9ed9c7b281ab90977e12567642227" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f9ed9c7b281ab90977e12567642227">AFIO_EVCR_PIN_PX3</a>&#160;&#160;&#160;((uint8_t)0x03)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 3 selected </p>

</div>
</div>
<a class="anchor" id="ga581b5d39100696da09b2ff97a99972da"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX4" ref="ga581b5d39100696da09b2ff97a99972da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga581b5d39100696da09b2ff97a99972da">AFIO_EVCR_PIN_PX4</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 4 selected </p>

</div>
</div>
<a class="anchor" id="ga8ad484dafff8764ce9ce9d594dd5a013"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX5" ref="ga8ad484dafff8764ce9ce9d594dd5a013" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad484dafff8764ce9ce9d594dd5a013">AFIO_EVCR_PIN_PX5</a>&#160;&#160;&#160;((uint8_t)0x05)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 5 selected </p>

</div>
</div>
<a class="anchor" id="ga2f3145a544acb1f90a7282ec5a29c157"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX6" ref="ga2f3145a544acb1f90a7282ec5a29c157" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3145a544acb1f90a7282ec5a29c157">AFIO_EVCR_PIN_PX6</a>&#160;&#160;&#160;((uint8_t)0x06)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 6 selected </p>

</div>
</div>
<a class="anchor" id="ga0a96447627679aea8f50ae5c69ad8cf4"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX7" ref="ga0a96447627679aea8f50ae5c69ad8cf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a96447627679aea8f50ae5c69ad8cf4">AFIO_EVCR_PIN_PX7</a>&#160;&#160;&#160;((uint8_t)0x07)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 7 selected </p>

</div>
</div>
<a class="anchor" id="ga08e94e6d3f024d5cb985c77c726ffc2b"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX8" ref="ga08e94e6d3f024d5cb985c77c726ffc2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga08e94e6d3f024d5cb985c77c726ffc2b">AFIO_EVCR_PIN_PX8</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 8 selected </p>

</div>
</div>
<a class="anchor" id="ga02d0b8d6c4a728bb5149eae7f21bb1df"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PIN_PX9" ref="ga02d0b8d6c4a728bb5149eae7f21bb1df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d0b8d6c4a728bb5149eae7f21bb1df">AFIO_EVCR_PIN_PX9</a>&#160;&#160;&#160;((uint8_t)0x09)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pin 9 selected </p>

</div>
</div>
<a class="anchor" id="ga97ba7af1c959102bbff96b902d3f58a6"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PORT" ref="ga97ba7af1c959102bbff96b902d3f58a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba7af1c959102bbff96b902d3f58a6">AFIO_EVCR_PORT</a>&#160;&#160;&#160;((uint8_t)0x70)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PORT[2:0] bits (Port selection) </p>

</div>
</div>
<a class="anchor" id="ga2d7cf20c0b2f74b4fd76f906a3a364c6"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PORT_0" ref="ga2d7cf20c0b2f74b4fd76f906a3a364c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7cf20c0b2f74b4fd76f906a3a364c6">AFIO_EVCR_PORT_0</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga54ae24882fae05bd41cf2511ce60c5fb"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PORT_1" ref="ga54ae24882fae05bd41cf2511ce60c5fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga54ae24882fae05bd41cf2511ce60c5fb">AFIO_EVCR_PORT_1</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab8bfa404b43ccf576e906a81f7421684"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PORT_2" ref="gab8bfa404b43ccf576e906a81f7421684" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8bfa404b43ccf576e906a81f7421684">AFIO_EVCR_PORT_2</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 PORT configuration </p>

</div>
</div>
<a class="anchor" id="ga4a85c353b94b1e9d22dd67088b1ac4d3"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PORT_PA" ref="ga4a85c353b94b1e9d22dd67088b1ac4d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a85c353b94b1e9d22dd67088b1ac4d3">AFIO_EVCR_PORT_PA</a>&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port A selected </p>

</div>
</div>
<a class="anchor" id="gad2d0d2c1f1c046bdf055bb99465592ef"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PORT_PB" ref="gad2d0d2c1f1c046bdf055bb99465592ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2d0d2c1f1c046bdf055bb99465592ef">AFIO_EVCR_PORT_PB</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port B selected </p>

</div>
</div>
<a class="anchor" id="ga15241a60ec90040d0bb2d1b8c4c6b77f"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PORT_PC" ref="ga15241a60ec90040d0bb2d1b8c4c6b77f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga15241a60ec90040d0bb2d1b8c4c6b77f">AFIO_EVCR_PORT_PC</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port C selected </p>

</div>
</div>
<a class="anchor" id="ga45b10610230c14d7cc6a7fe15dabfc7d"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PORT_PD" ref="ga45b10610230c14d7cc6a7fe15dabfc7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45b10610230c14d7cc6a7fe15dabfc7d">AFIO_EVCR_PORT_PD</a>&#160;&#160;&#160;((uint8_t)0x30)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port D selected </p>

</div>
</div>
<a class="anchor" id="gab4931a15c9784e7b7d0e678271cba75a"></a><!-- doxytag: member="stm32f10x.h::AFIO_EVCR_PORT_PE" ref="gab4931a15c9784e7b7d0e678271cba75a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab4931a15c9784e7b7d0e678271cba75a">AFIO_EVCR_PORT_PE</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port E selected </p>

</div>
</div>
<a class="anchor" id="ga4a76d7ae8d4926338a6be22ef31b311d"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI0" ref="ga4a76d7ae8d4926338a6be22ef31b311d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a76d7ae8d4926338a6be22ef31b311d">AFIO_EXTICR1_EXTI0</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 0 configuration </p>

</div>
</div>
<a class="anchor" id="gadabd0f90ffee34a14d6a1f000ae2eaa4"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI0_PA" ref="gadabd0f90ffee34a14d6a1f000ae2eaa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadabd0f90ffee34a14d6a1f000ae2eaa4">AFIO_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[0] pin </p>

</div>
</div>
<a class="anchor" id="gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI0_PB" ref="gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e">AFIO_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[0] pin </p>

</div>
</div>
<a class="anchor" id="ga6bdcac7c0d6ef7acd5f32467fa018568"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI0_PC" ref="ga6bdcac7c0d6ef7acd5f32467fa018568" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdcac7c0d6ef7acd5f32467fa018568">AFIO_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[0] pin </p>

</div>
</div>
<a class="anchor" id="ga92350544b7f821599e31dc8aa559af40"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI0_PD" ref="ga92350544b7f821599e31dc8aa559af40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga92350544b7f821599e31dc8aa559af40">AFIO_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[0] pin </p>

</div>
</div>
<a class="anchor" id="ga05586b1f5c510dd5a49b84d1826582dc"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI0_PE" ref="ga05586b1f5c510dd5a49b84d1826582dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05586b1f5c510dd5a49b84d1826582dc">AFIO_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[0] pin </p>

</div>
</div>
<a class="anchor" id="ga28d9081b7bdfa6201f4325f9378816f0"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI0_PF" ref="ga28d9081b7bdfa6201f4325f9378816f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28d9081b7bdfa6201f4325f9378816f0">AFIO_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[0] pin </p>

</div>
</div>
<a class="anchor" id="ga2f2eb1d39f2eabb3d6f0f7eaec1645f5"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI0_PG" ref="ga2f2eb1d39f2eabb3d6f0f7eaec1645f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2eb1d39f2eabb3d6f0f7eaec1645f5">AFIO_EXTICR1_EXTI0_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[0] pin EXTI1 configuration </p>

</div>
</div>
<a class="anchor" id="gaccbb32b96a712c94b42bce4e6a4ddfcf"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI1" ref="gaccbb32b96a712c94b42bce4e6a4ddfcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaccbb32b96a712c94b42bce4e6a4ddfcf">AFIO_EXTICR1_EXTI1</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 1 configuration </p>

</div>
</div>
<a class="anchor" id="gab3a7d9c289eaf89afa117634e212cfc4"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI1_PA" ref="gab3a7d9c289eaf89afa117634e212cfc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3a7d9c289eaf89afa117634e212cfc4">AFIO_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[1] pin </p>

</div>
</div>
<a class="anchor" id="gafcca06b23b4ec1fdb91a45cc873becc6"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI1_PB" ref="gafcca06b23b4ec1fdb91a45cc873becc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafcca06b23b4ec1fdb91a45cc873becc6">AFIO_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[1] pin </p>

</div>
</div>
<a class="anchor" id="ga65af4023576cc741299122a64ae1b383"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI1_PC" ref="ga65af4023576cc741299122a64ae1b383" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65af4023576cc741299122a64ae1b383">AFIO_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[1] pin </p>

</div>
</div>
<a class="anchor" id="ga15bf0d1d0725edac1ad4eb396e6175bb"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI1_PD" ref="ga15bf0d1d0725edac1ad4eb396e6175bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf0d1d0725edac1ad4eb396e6175bb">AFIO_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[1] pin </p>

</div>
</div>
<a class="anchor" id="ga3fe1509dc09a6f87fb35b4373749a98f"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI1_PE" ref="ga3fe1509dc09a6f87fb35b4373749a98f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe1509dc09a6f87fb35b4373749a98f">AFIO_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[1] pin </p>

</div>
</div>
<a class="anchor" id="ga011af6e4d078b341cf9e0a449a363a50"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI1_PF" ref="ga011af6e4d078b341cf9e0a449a363a50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga011af6e4d078b341cf9e0a449a363a50">AFIO_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[1] pin </p>

</div>
</div>
<a class="anchor" id="gac84f332aaa2762958523d2bfa143692f"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI1_PG" ref="gac84f332aaa2762958523d2bfa143692f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac84f332aaa2762958523d2bfa143692f">AFIO_EXTICR1_EXTI1_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[1] pin EXTI2 configuration </p>

</div>
</div>
<a class="anchor" id="gaf3ebc91bd269ac45cb6391187bcf7539"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI2" ref="gaf3ebc91bd269ac45cb6391187bcf7539" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ebc91bd269ac45cb6391187bcf7539">AFIO_EXTICR1_EXTI2</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 2 configuration </p>

</div>
</div>
<a class="anchor" id="ga5d7b7b9307dea62bace42fe51133ca7e"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI2_PA" ref="ga5d7b7b9307dea62bace42fe51133ca7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d7b7b9307dea62bace42fe51133ca7e">AFIO_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[2] pin </p>

</div>
</div>
<a class="anchor" id="gad510aa89b9819d17e63b7573fc4aa646"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI2_PB" ref="gad510aa89b9819d17e63b7573fc4aa646" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad510aa89b9819d17e63b7573fc4aa646">AFIO_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[2] pin </p>

</div>
</div>
<a class="anchor" id="gaf344e3fb3d2317acb4605eb26fc01a86"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI2_PC" ref="gaf344e3fb3d2317acb4605eb26fc01a86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf344e3fb3d2317acb4605eb26fc01a86">AFIO_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[2] pin </p>

</div>
</div>
<a class="anchor" id="gac80da160b943d018c9dc1116d372ebce"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI2_PD" ref="gac80da160b943d018c9dc1116d372ebce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac80da160b943d018c9dc1116d372ebce">AFIO_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[2] pin </p>

</div>
</div>
<a class="anchor" id="ga15e0e6550f443ec1bbd9692626635880"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI2_PE" ref="ga15e0e6550f443ec1bbd9692626635880" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga15e0e6550f443ec1bbd9692626635880">AFIO_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[2] pin </p>

</div>
</div>
<a class="anchor" id="gae082912de2c081a8c32324b2ef4658d8"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI2_PF" ref="gae082912de2c081a8c32324b2ef4658d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae082912de2c081a8c32324b2ef4658d8">AFIO_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[2] pin </p>

</div>
</div>
<a class="anchor" id="ga77b87e4b3280d7a7d4c462adafedfcd6"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI2_PG" ref="ga77b87e4b3280d7a7d4c462adafedfcd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77b87e4b3280d7a7d4c462adafedfcd6">AFIO_EXTICR1_EXTI2_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[2] pin EXTI3 configuration </p>

</div>
</div>
<a class="anchor" id="gabfd03f564c8f57caf98c316539fc0417"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI3" ref="gabfd03f564c8f57caf98c316539fc0417" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabfd03f564c8f57caf98c316539fc0417">AFIO_EXTICR1_EXTI3</a>&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 3 configuration EXTI0 configuration </p>

</div>
</div>
<a class="anchor" id="ga997512c89370ea344a2bcd5c93bd58f5"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI3_PA" ref="ga997512c89370ea344a2bcd5c93bd58f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga997512c89370ea344a2bcd5c93bd58f5">AFIO_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[3] pin </p>

</div>
</div>
<a class="anchor" id="gac29af6af53fe4ef204e27297b01f67c2"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI3_PB" ref="gac29af6af53fe4ef204e27297b01f67c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac29af6af53fe4ef204e27297b01f67c2">AFIO_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[3] pin </p>

</div>
</div>
<a class="anchor" id="ga4debafaa8694c4065cd9e24a248cb52e"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI3_PC" ref="ga4debafaa8694c4065cd9e24a248cb52e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4debafaa8694c4065cd9e24a248cb52e">AFIO_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[3] pin </p>

</div>
</div>
<a class="anchor" id="ga9452bca38bfe641a4fc2050b617671eb"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI3_PD" ref="ga9452bca38bfe641a4fc2050b617671eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9452bca38bfe641a4fc2050b617671eb">AFIO_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[3] pin </p>

</div>
</div>
<a class="anchor" id="ga5e651df29896772fe9f3853489ee6f2a"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI3_PE" ref="ga5e651df29896772fe9f3853489ee6f2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e651df29896772fe9f3853489ee6f2a">AFIO_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[3] pin </p>

</div>
</div>
<a class="anchor" id="gad54b3ead5fdcdfaa75a70ddd75de76ad"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI3_PF" ref="gad54b3ead5fdcdfaa75a70ddd75de76ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad54b3ead5fdcdfaa75a70ddd75de76ad">AFIO_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[3] pin </p>

</div>
</div>
<a class="anchor" id="ga238ec09330b1f3f3413cd94799fe01c2"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR1_EXTI3_PG" ref="ga238ec09330b1f3f3413cd94799fe01c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga238ec09330b1f3f3413cd94799fe01c2">AFIO_EXTICR1_EXTI3_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[3] pin </p>

</div>
</div>
<a class="anchor" id="ga33b4ac98df898c047cf7f7bba7345c2c"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI4" ref="ga33b4ac98df898c047cf7f7bba7345c2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga33b4ac98df898c047cf7f7bba7345c2c">AFIO_EXTICR2_EXTI4</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 4 configuration </p>

</div>
</div>
<a class="anchor" id="gae09cf2c0e2b506bdd041f55bdb40b21e"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI4_PA" ref="gae09cf2c0e2b506bdd041f55bdb40b21e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae09cf2c0e2b506bdd041f55bdb40b21e">AFIO_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[4] pin </p>

</div>
</div>
<a class="anchor" id="ga5389cf9203b09f15d3b849d722285172"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI4_PB" ref="ga5389cf9203b09f15d3b849d722285172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5389cf9203b09f15d3b849d722285172">AFIO_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[4] pin </p>

</div>
</div>
<a class="anchor" id="ga6865341c5319938ce60eac3333799f6a"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI4_PC" ref="ga6865341c5319938ce60eac3333799f6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6865341c5319938ce60eac3333799f6a">AFIO_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[4] pin </p>

</div>
</div>
<a class="anchor" id="gad10a38a25ea2f1c66a620faf5c1a838d"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI4_PD" ref="gad10a38a25ea2f1c66a620faf5c1a838d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad10a38a25ea2f1c66a620faf5c1a838d">AFIO_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[4] pin </p>

</div>
</div>
<a class="anchor" id="gaa0f754184b299727c682ebee9f1fbe1e"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI4_PE" ref="gaa0f754184b299727c682ebee9f1fbe1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f754184b299727c682ebee9f1fbe1e">AFIO_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[4] pin </p>

</div>
</div>
<a class="anchor" id="ga060cdc770e394f184301ce634a8f640d"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI4_PF" ref="ga060cdc770e394f184301ce634a8f640d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga060cdc770e394f184301ce634a8f640d">AFIO_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[4] pin </p>

</div>
</div>
<a class="anchor" id="ga1be03ef7c34728481526524399c98b1a"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI4_PG" ref="ga1be03ef7c34728481526524399c98b1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1be03ef7c34728481526524399c98b1a">AFIO_EXTICR2_EXTI4_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[4] pin </p>

</div>
</div>
<a class="anchor" id="gad9377dc8598bf60ee3380119c290434a"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI5" ref="gad9377dc8598bf60ee3380119c290434a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9377dc8598bf60ee3380119c290434a">AFIO_EXTICR2_EXTI5</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 5 configuration </p>

</div>
</div>
<a class="anchor" id="gadc989656f3311661f081e3b64ce97300"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI5_PA" ref="gadc989656f3311661f081e3b64ce97300" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc989656f3311661f081e3b64ce97300">AFIO_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[5] pin </p>

</div>
</div>
<a class="anchor" id="ga413820e35ed4ee872607877ad95677cb"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI5_PB" ref="ga413820e35ed4ee872607877ad95677cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga413820e35ed4ee872607877ad95677cb">AFIO_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[5] pin </p>

</div>
</div>
<a class="anchor" id="gabf7865926d5956e9475cc0c066b04422"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI5_PC" ref="gabf7865926d5956e9475cc0c066b04422" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf7865926d5956e9475cc0c066b04422">AFIO_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[5] pin </p>

</div>
</div>
<a class="anchor" id="ga4f6c7510dab484cee8fbff2706b1f71e"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI5_PD" ref="ga4f6c7510dab484cee8fbff2706b1f71e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6c7510dab484cee8fbff2706b1f71e">AFIO_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[5] pin </p>

</div>
</div>
<a class="anchor" id="gadefc651261fc971d87182091bafd6e58"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI5_PE" ref="gadefc651261fc971d87182091bafd6e58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadefc651261fc971d87182091bafd6e58">AFIO_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[5] pin </p>

</div>
</div>
<a class="anchor" id="gac64326ef24af7db6c187ac94c42815a9"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI5_PF" ref="gac64326ef24af7db6c187ac94c42815a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac64326ef24af7db6c187ac94c42815a9">AFIO_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[5] pin </p>

</div>
</div>
<a class="anchor" id="ga19f0f00e4481514764ac4184c60cea0c"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI5_PG" ref="ga19f0f00e4481514764ac4184c60cea0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19f0f00e4481514764ac4184c60cea0c">AFIO_EXTICR2_EXTI5_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[5] pin EXTI6 configuration </p>

</div>
</div>
<a class="anchor" id="ga7317f7e229e75fef4e83e4c22c43909b"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI6" ref="ga7317f7e229e75fef4e83e4c22c43909b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7317f7e229e75fef4e83e4c22c43909b">AFIO_EXTICR2_EXTI6</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 6 configuration </p>

</div>
</div>
<a class="anchor" id="ga972dc06c372f38c996d93ef7a1c1f85e"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI6_PA" ref="ga972dc06c372f38c996d93ef7a1c1f85e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga972dc06c372f38c996d93ef7a1c1f85e">AFIO_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[6] pin </p>

</div>
</div>
<a class="anchor" id="gaf2995275d7c77d46e8bd137aa82ef716"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI6_PB" ref="gaf2995275d7c77d46e8bd137aa82ef716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2995275d7c77d46e8bd137aa82ef716">AFIO_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[6] pin </p>

</div>
</div>
<a class="anchor" id="ga5a8ed5d0e9e0fcc0338df5a67917b63b"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI6_PC" ref="ga5a8ed5d0e9e0fcc0338df5a67917b63b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8ed5d0e9e0fcc0338df5a67917b63b">AFIO_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[6] pin </p>

</div>
</div>
<a class="anchor" id="ga7821358b1f796f98cbbe50a65bca0f72"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI6_PD" ref="ga7821358b1f796f98cbbe50a65bca0f72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7821358b1f796f98cbbe50a65bca0f72">AFIO_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[6] pin </p>

</div>
</div>
<a class="anchor" id="ga93a5b1e7d9deec1a54595a66f7af3669"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI6_PE" ref="ga93a5b1e7d9deec1a54595a66f7af3669" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93a5b1e7d9deec1a54595a66f7af3669">AFIO_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[6] pin </p>

</div>
</div>
<a class="anchor" id="ga75490e845a33ab81645bc1806e3c68d9"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI6_PF" ref="ga75490e845a33ab81645bc1806e3c68d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75490e845a33ab81645bc1806e3c68d9">AFIO_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[6] pin </p>

</div>
</div>
<a class="anchor" id="gad3f90dbce0f5d20e2649a1cbdab95ec7"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI6_PG" ref="gad3f90dbce0f5d20e2649a1cbdab95ec7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3f90dbce0f5d20e2649a1cbdab95ec7">AFIO_EXTICR2_EXTI6_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[6] pin EXTI7 configuration </p>

</div>
</div>
<a class="anchor" id="ga212e4d4cfe884b2c8ccffb6078252cf0"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI7" ref="ga212e4d4cfe884b2c8ccffb6078252cf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga212e4d4cfe884b2c8ccffb6078252cf0">AFIO_EXTICR2_EXTI7</a>&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 7 configuration EXTI4 configuration </p>

</div>
</div>
<a class="anchor" id="ga2d447f7884e518e9d7799ad2d6d55405"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI7_PA" ref="ga2d447f7884e518e9d7799ad2d6d55405" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d447f7884e518e9d7799ad2d6d55405">AFIO_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[7] pin </p>

</div>
</div>
<a class="anchor" id="gadc1080e69a26838459bb949862d4ae79"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI7_PB" ref="gadc1080e69a26838459bb949862d4ae79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc1080e69a26838459bb949862d4ae79">AFIO_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[7] pin </p>

</div>
</div>
<a class="anchor" id="gae15ae0750d0d996c309c2c5e25dd6f9e"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI7_PC" ref="gae15ae0750d0d996c309c2c5e25dd6f9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae15ae0750d0d996c309c2c5e25dd6f9e">AFIO_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[7] pin </p>

</div>
</div>
<a class="anchor" id="ga38c86aa9bd6e7c670e691a6ca43da769"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI7_PD" ref="ga38c86aa9bd6e7c670e691a6ca43da769" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga38c86aa9bd6e7c670e691a6ca43da769">AFIO_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[7] pin </p>

</div>
</div>
<a class="anchor" id="ga11e713516450ef91615f044070000cc5"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI7_PE" ref="ga11e713516450ef91615f044070000cc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e713516450ef91615f044070000cc5">AFIO_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[7] pin </p>

</div>
</div>
<a class="anchor" id="ga02247fbb913c2011b640615fbd40aa02"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI7_PF" ref="ga02247fbb913c2011b640615fbd40aa02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga02247fbb913c2011b640615fbd40aa02">AFIO_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[7] pin </p>

</div>
</div>
<a class="anchor" id="gac85a8ce70fcfb95396b4c9b073588dea"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR2_EXTI7_PG" ref="gac85a8ce70fcfb95396b4c9b073588dea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac85a8ce70fcfb95396b4c9b073588dea">AFIO_EXTICR2_EXTI7_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[7] pin </p>

</div>
</div>
<a class="anchor" id="ga92257f1951dcd4c3788e060151fc0f9a"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI10" ref="ga92257f1951dcd4c3788e060151fc0f9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga92257f1951dcd4c3788e060151fc0f9a">AFIO_EXTICR3_EXTI10</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 10 configuration </p>

</div>
</div>
<a class="anchor" id="ga27a139540b2db607b4fd61bcba167b1d"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI10_PA" ref="ga27a139540b2db607b4fd61bcba167b1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27a139540b2db607b4fd61bcba167b1d">AFIO_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[10] pin </p>

</div>
</div>
<a class="anchor" id="gabaccb0d21cdfac29d44e044f80bfd551"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI10_PB" ref="gabaccb0d21cdfac29d44e044f80bfd551" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabaccb0d21cdfac29d44e044f80bfd551">AFIO_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[10] pin </p>

</div>
</div>
<a class="anchor" id="ga82d32aa776a2a0610d06ea925f083f3c"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI10_PC" ref="ga82d32aa776a2a0610d06ea925f083f3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga82d32aa776a2a0610d06ea925f083f3c">AFIO_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[10] pin </p>

</div>
</div>
<a class="anchor" id="ga793a4b7d1f5ca55e1cc58385c6dc6e24"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI10_PD" ref="ga793a4b7d1f5ca55e1cc58385c6dc6e24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga793a4b7d1f5ca55e1cc58385c6dc6e24">AFIO_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[10] pin </p>

</div>
</div>
<a class="anchor" id="ga96ff27d348b606c08277c7ac8f382fb5"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI10_PE" ref="ga96ff27d348b606c08277c7ac8f382fb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96ff27d348b606c08277c7ac8f382fb5">AFIO_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[10] pin </p>

</div>
</div>
<a class="anchor" id="gab734158e98246df055e1a5dbaffe7059"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI10_PF" ref="gab734158e98246df055e1a5dbaffe7059" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab734158e98246df055e1a5dbaffe7059">AFIO_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[10] pin </p>

</div>
</div>
<a class="anchor" id="ga858b106b9e67f1c59c96259a5973f70f"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI10_PG" ref="ga858b106b9e67f1c59c96259a5973f70f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga858b106b9e67f1c59c96259a5973f70f">AFIO_EXTICR3_EXTI10_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[10] pin EXTI11 configuration </p>

</div>
</div>
<a class="anchor" id="ga1a093114602f8b27cf3a8ad641d1c7a2"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI11" ref="ga1a093114602f8b27cf3a8ad641d1c7a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a093114602f8b27cf3a8ad641d1c7a2">AFIO_EXTICR3_EXTI11</a>&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 11 configuration EXTI8 configuration </p>

</div>
</div>
<a class="anchor" id="ga113fe92dc8f073fc04f6ba13fcccc435"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI11_PA" ref="ga113fe92dc8f073fc04f6ba13fcccc435" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga113fe92dc8f073fc04f6ba13fcccc435">AFIO_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[11] pin </p>

</div>
</div>
<a class="anchor" id="ga68ced8ddefa2584cb540197a681ae3aa"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI11_PB" ref="ga68ced8ddefa2584cb540197a681ae3aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68ced8ddefa2584cb540197a681ae3aa">AFIO_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[11] pin </p>

</div>
</div>
<a class="anchor" id="gadb0b957f573e9058d46707823f76544b"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI11_PC" ref="gadb0b957f573e9058d46707823f76544b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b957f573e9058d46707823f76544b">AFIO_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[11] pin </p>

</div>
</div>
<a class="anchor" id="gac2efedaa9393277d5bc9b0819081089f"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI11_PD" ref="gac2efedaa9393277d5bc9b0819081089f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac2efedaa9393277d5bc9b0819081089f">AFIO_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[11] pin </p>

</div>
</div>
<a class="anchor" id="gaac39cba62bb1789a26357c9f2a8ced07"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI11_PE" ref="gaac39cba62bb1789a26357c9f2a8ced07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac39cba62bb1789a26357c9f2a8ced07">AFIO_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[11] pin </p>

</div>
</div>
<a class="anchor" id="ga0c64cb7d1d35ed9cca38017c22f11b74"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI11_PF" ref="ga0c64cb7d1d35ed9cca38017c22f11b74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c64cb7d1d35ed9cca38017c22f11b74">AFIO_EXTICR3_EXTI11_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[11] pin </p>

</div>
</div>
<a class="anchor" id="ga5f8ae9550ea87d19f0a079e97781ede6"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI11_PG" ref="ga5f8ae9550ea87d19f0a079e97781ede6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f8ae9550ea87d19f0a079e97781ede6">AFIO_EXTICR3_EXTI11_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[11] pin </p>

</div>
</div>
<a class="anchor" id="gad884eb6b39aeaf19ff10cc2a9b797f42"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI8" ref="gad884eb6b39aeaf19ff10cc2a9b797f42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad884eb6b39aeaf19ff10cc2a9b797f42">AFIO_EXTICR3_EXTI8</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 8 configuration </p>

</div>
</div>
<a class="anchor" id="ga526d9d45feb9aac4b24f1d59fa4c5ee8"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI8_PA" ref="ga526d9d45feb9aac4b24f1d59fa4c5ee8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga526d9d45feb9aac4b24f1d59fa4c5ee8">AFIO_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[8] pin </p>

</div>
</div>
<a class="anchor" id="ga45c438d1e706eb5b3ae511bea340be86"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI8_PB" ref="ga45c438d1e706eb5b3ae511bea340be86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45c438d1e706eb5b3ae511bea340be86">AFIO_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[8] pin </p>

</div>
</div>
<a class="anchor" id="gac883bc8858f41cb30b4f3e21e7a57365"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI8_PC" ref="gac883bc8858f41cb30b4f3e21e7a57365" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac883bc8858f41cb30b4f3e21e7a57365">AFIO_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[8] pin </p>

</div>
</div>
<a class="anchor" id="gaf9309b5f34e93238a0e581dbfdca8e48"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI8_PD" ref="gaf9309b5f34e93238a0e581dbfdca8e48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9309b5f34e93238a0e581dbfdca8e48">AFIO_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[8] pin </p>

</div>
</div>
<a class="anchor" id="gae5f4de9204eef03aaf55b51fbdb0b208"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI8_PE" ref="gae5f4de9204eef03aaf55b51fbdb0b208" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5f4de9204eef03aaf55b51fbdb0b208">AFIO_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[8] pin </p>

</div>
</div>
<a class="anchor" id="gaf1e38476095ce5f28c2915d6b9094dd9"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI8_PF" ref="gaf1e38476095ce5f28c2915d6b9094dd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e38476095ce5f28c2915d6b9094dd9">AFIO_EXTICR3_EXTI8_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[8] pin </p>

</div>
</div>
<a class="anchor" id="ga17aca2794a6b4e5de3d611c1fa56f607"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI8_PG" ref="ga17aca2794a6b4e5de3d611c1fa56f607" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga17aca2794a6b4e5de3d611c1fa56f607">AFIO_EXTICR3_EXTI8_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[8] pin EXTI9 configuration </p>

</div>
</div>
<a class="anchor" id="ga3c0d0d9202bb87d664f03fbe6c3c4fee"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI9" ref="ga3c0d0d9202bb87d664f03fbe6c3c4fee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c0d0d9202bb87d664f03fbe6c3c4fee">AFIO_EXTICR3_EXTI9</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 9 configuration </p>

</div>
</div>
<a class="anchor" id="gafb41e2364549947ff3cc5dbabbb44b8b"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI9_PA" ref="gafb41e2364549947ff3cc5dbabbb44b8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb41e2364549947ff3cc5dbabbb44b8b">AFIO_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[9] pin </p>

</div>
</div>
<a class="anchor" id="gaca9f3a38dac41c2f33267f1e7d4c6464"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI9_PB" ref="gaca9f3a38dac41c2f33267f1e7d4c6464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca9f3a38dac41c2f33267f1e7d4c6464">AFIO_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[9] pin </p>

</div>
</div>
<a class="anchor" id="ga3b24f72385c49b4660b8ace02ed1ebb6"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI9_PC" ref="ga3b24f72385c49b4660b8ace02ed1ebb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b24f72385c49b4660b8ace02ed1ebb6">AFIO_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[9] pin </p>

</div>
</div>
<a class="anchor" id="ga8d3171a6649fd87f8b69a7d322862458"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI9_PD" ref="ga8d3171a6649fd87f8b69a7d322862458" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d3171a6649fd87f8b69a7d322862458">AFIO_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[9] pin </p>

</div>
</div>
<a class="anchor" id="gafbcff98c1a74db03ae59b55ac23b1f3f"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI9_PE" ref="gafbcff98c1a74db03ae59b55ac23b1f3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafbcff98c1a74db03ae59b55ac23b1f3f">AFIO_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[9] pin </p>

</div>
</div>
<a class="anchor" id="gae0bc2fed193eedf53ae10679366bc0a7"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI9_PF" ref="gae0bc2fed193eedf53ae10679366bc0a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae0bc2fed193eedf53ae10679366bc0a7">AFIO_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[9] pin </p>

</div>
</div>
<a class="anchor" id="ga192508b7d86b6811f53f19a536c2d12c"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR3_EXTI9_PG" ref="ga192508b7d86b6811f53f19a536c2d12c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga192508b7d86b6811f53f19a536c2d12c">AFIO_EXTICR3_EXTI9_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[9] pin EXTI10 configuration </p>

</div>
</div>
<a class="anchor" id="ga8bf4c6bc347fbcfe165f77022e8f62de"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI12" ref="ga8bf4c6bc347fbcfe165f77022e8f62de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf4c6bc347fbcfe165f77022e8f62de">AFIO_EXTICR4_EXTI12</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 12 configuration </p>

</div>
</div>
<a class="anchor" id="gab14150cfe378ed40761843c901b55424"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI12_PA" ref="gab14150cfe378ed40761843c901b55424" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab14150cfe378ed40761843c901b55424">AFIO_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[12] pin </p>

</div>
</div>
<a class="anchor" id="ga0372dff2ea38e52dc120abae0a9f614b"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI12_PB" ref="ga0372dff2ea38e52dc120abae0a9f614b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0372dff2ea38e52dc120abae0a9f614b">AFIO_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[12] pin </p>

</div>
</div>
<a class="anchor" id="ga4e2751b2064faf2a8486dc8ebc3df06b"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI12_PC" ref="ga4e2751b2064faf2a8486dc8ebc3df06b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2751b2064faf2a8486dc8ebc3df06b">AFIO_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[12] pin </p>

</div>
</div>
<a class="anchor" id="gac49a8808676089ab81b76917fbdb83e2"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI12_PD" ref="gac49a8808676089ab81b76917fbdb83e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac49a8808676089ab81b76917fbdb83e2">AFIO_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[12] pin </p>

</div>
</div>
<a class="anchor" id="ga12c1dc0c5b0511a08df176e59ac54c62"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI12_PE" ref="ga12c1dc0c5b0511a08df176e59ac54c62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12c1dc0c5b0511a08df176e59ac54c62">AFIO_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[12] pin </p>

</div>
</div>
<a class="anchor" id="gaa2dcade1e8a16f4f56d24efa0fd9c266"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI12_PF" ref="gaa2dcade1e8a16f4f56d24efa0fd9c266" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2dcade1e8a16f4f56d24efa0fd9c266">AFIO_EXTICR4_EXTI12_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[12] pin </p>

</div>
</div>
<a class="anchor" id="ga350b1cf171fa08e0d2e9b01f4e81b3d2"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI12_PG" ref="ga350b1cf171fa08e0d2e9b01f4e81b3d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga350b1cf171fa08e0d2e9b01f4e81b3d2">AFIO_EXTICR4_EXTI12_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[12] pin </p>

</div>
</div>
<a class="anchor" id="gae1c3212d1a9bac9406b3f551d1ae11e2"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI13" ref="gae1c3212d1a9bac9406b3f551d1ae11e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1c3212d1a9bac9406b3f551d1ae11e2">AFIO_EXTICR4_EXTI13</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 13 configuration </p>

</div>
</div>
<a class="anchor" id="gaef099d495c88bf713d4f1df6d1e757f8"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI13_PA" ref="gaef099d495c88bf713d4f1df6d1e757f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef099d495c88bf713d4f1df6d1e757f8">AFIO_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[13] pin </p>

</div>
</div>
<a class="anchor" id="gae27c1cded5adf9c8d86937cfcba79772"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI13_PB" ref="gae27c1cded5adf9c8d86937cfcba79772" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae27c1cded5adf9c8d86937cfcba79772">AFIO_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[13] pin </p>

</div>
</div>
<a class="anchor" id="ga725c50feb4fd0a4e88ac48966ece7ec8"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI13_PC" ref="ga725c50feb4fd0a4e88ac48966ece7ec8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga725c50feb4fd0a4e88ac48966ece7ec8">AFIO_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[13] pin </p>

</div>
</div>
<a class="anchor" id="ga96adabf5909e205280cb845d1e4a9be3"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI13_PD" ref="ga96adabf5909e205280cb845d1e4a9be3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96adabf5909e205280cb845d1e4a9be3">AFIO_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[13] pin </p>

</div>
</div>
<a class="anchor" id="ga932d092952f72aa7d12021ccfa0aa124"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI13_PE" ref="ga932d092952f72aa7d12021ccfa0aa124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga932d092952f72aa7d12021ccfa0aa124">AFIO_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[13] pin </p>

</div>
</div>
<a class="anchor" id="ga964eb37a1deb6e7270b5a758c5178962"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI13_PF" ref="ga964eb37a1deb6e7270b5a758c5178962" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga964eb37a1deb6e7270b5a758c5178962">AFIO_EXTICR4_EXTI13_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[13] pin </p>

</div>
</div>
<a class="anchor" id="gaef0c520aabf853685d41ed2cb803ea74"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI13_PG" ref="gaef0c520aabf853685d41ed2cb803ea74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef0c520aabf853685d41ed2cb803ea74">AFIO_EXTICR4_EXTI13_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[13] pin EXTI14 configuration </p>

</div>
</div>
<a class="anchor" id="ga118a1c525ee97874729cf90d6c24bd88"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI14" ref="ga118a1c525ee97874729cf90d6c24bd88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga118a1c525ee97874729cf90d6c24bd88">AFIO_EXTICR4_EXTI14</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 14 configuration </p>

</div>
</div>
<a class="anchor" id="ga4a0b67834bf0f920169b07dacb4ea275"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI14_PA" ref="ga4a0b67834bf0f920169b07dacb4ea275" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a0b67834bf0f920169b07dacb4ea275">AFIO_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[14] pin </p>

</div>
</div>
<a class="anchor" id="ga0722a6e78dec2d4feb9e30e9e1d209b2"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI14_PB" ref="ga0722a6e78dec2d4feb9e30e9e1d209b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0722a6e78dec2d4feb9e30e9e1d209b2">AFIO_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[14] pin </p>

</div>
</div>
<a class="anchor" id="ga7e046a51a11685706f585ea9fcb28aae"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI14_PC" ref="ga7e046a51a11685706f585ea9fcb28aae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e046a51a11685706f585ea9fcb28aae">AFIO_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[14] pin </p>

</div>
</div>
<a class="anchor" id="ga9afe1bae8ab7d5309b0c0ceb45d5ec1b"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI14_PD" ref="ga9afe1bae8ab7d5309b0c0ceb45d5ec1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9afe1bae8ab7d5309b0c0ceb45d5ec1b">AFIO_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[14] pin </p>

</div>
</div>
<a class="anchor" id="gad71f26e3edb8046ead49160a37c4bf80"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI14_PE" ref="gad71f26e3edb8046ead49160a37c4bf80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad71f26e3edb8046ead49160a37c4bf80">AFIO_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[14] pin </p>

</div>
</div>
<a class="anchor" id="ga20127ce8264ecd09815d25d48e813d41"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI14_PF" ref="ga20127ce8264ecd09815d25d48e813d41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga20127ce8264ecd09815d25d48e813d41">AFIO_EXTICR4_EXTI14_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[14] pin </p>

</div>
</div>
<a class="anchor" id="gae5f36f1af63d61f11841db5dda73348f"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI14_PG" ref="gae5f36f1af63d61f11841db5dda73348f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5f36f1af63d61f11841db5dda73348f">AFIO_EXTICR4_EXTI14_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[14] pin EXTI15 configuration </p>

</div>
</div>
<a class="anchor" id="ga9915ab8c0c791aa21024509fa2c4dcae"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI15" ref="ga9915ab8c0c791aa21024509fa2c4dcae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9915ab8c0c791aa21024509fa2c4dcae">AFIO_EXTICR4_EXTI15</a>&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 15 configuration </p>

</div>
</div>
<a class="anchor" id="gaa1523da936a40d9d9ef6aba6d47154c5"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI15_PA" ref="gaa1523da936a40d9d9ef6aba6d47154c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1523da936a40d9d9ef6aba6d47154c5">AFIO_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[15] pin </p>

</div>
</div>
<a class="anchor" id="gade31635e0f311f643cf6ad8a6920a7a8"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI15_PB" ref="gade31635e0f311f643cf6ad8a6920a7a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade31635e0f311f643cf6ad8a6920a7a8">AFIO_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[15] pin </p>

</div>
</div>
<a class="anchor" id="ga73739a4bd90e11b9c24110728fd703c1"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI15_PC" ref="ga73739a4bd90e11b9c24110728fd703c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73739a4bd90e11b9c24110728fd703c1">AFIO_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[15] pin </p>

</div>
</div>
<a class="anchor" id="ga003d045f398ab5a524140ff7faf79bdd"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI15_PD" ref="ga003d045f398ab5a524140ff7faf79bdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga003d045f398ab5a524140ff7faf79bdd">AFIO_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[15] pin </p>

</div>
</div>
<a class="anchor" id="ga4c536a6071be05fa17f6b543cc67fd15"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI15_PE" ref="ga4c536a6071be05fa17f6b543cc67fd15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c536a6071be05fa17f6b543cc67fd15">AFIO_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[15] pin </p>

</div>
</div>
<a class="anchor" id="gad5dfd5b21357b531d31a5009bce6422d"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI15_PF" ref="gad5dfd5b21357b531d31a5009bce6422d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5dfd5b21357b531d31a5009bce6422d">AFIO_EXTICR4_EXTI15_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[15] pin </p>

</div>
</div>
<a class="anchor" id="ga8cf568bebe87be1e8a7e1206658a50b3"></a><!-- doxytag: member="stm32f10x.h::AFIO_EXTICR4_EXTI15_PG" ref="ga8cf568bebe87be1e8a7e1206658a50b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf568bebe87be1e8a7e1206658a50b3">AFIO_EXTICR4_EXTI15_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[15] pin </p>

</div>
</div>
<a class="anchor" id="ga811c7ccd113621b431a00b8bd403eeb0"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_ADC1_ETRGINJ_REMAP" ref="ga811c7ccd113621b431a00b8bd403eeb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga811c7ccd113621b431a00b8bd403eeb0">AFIO_MAPR_ADC1_ETRGINJ_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC 1 External Trigger Injected Conversion remapping </p>

</div>
</div>
<a class="anchor" id="ga94732d06ac1082d8f5a95ea32fd1c467"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_ADC1_ETRGREG_REMAP" ref="ga94732d06ac1082d8f5a95ea32fd1c467" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga94732d06ac1082d8f5a95ea32fd1c467">AFIO_MAPR_ADC1_ETRGREG_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC 1 External Trigger Regular Conversion remapping </p>

</div>
</div>
<a class="anchor" id="gaa9facf28699e7f71bba4bf715cc099a0"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_ADC2_ETRGINJ_REMAP" ref="gaa9facf28699e7f71bba4bf715cc099a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9facf28699e7f71bba4bf715cc099a0">AFIO_MAPR_ADC2_ETRGINJ_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC 2 External Trigger Injected Conversion remapping </p>

</div>
</div>
<a class="anchor" id="gabfadf6342c75bfbda1827bf69b651c33"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_ADC2_ETRGREG_REMAP" ref="gabfadf6342c75bfbda1827bf69b651c33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabfadf6342c75bfbda1827bf69b651c33">AFIO_MAPR_ADC2_ETRGREG_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC 2 External Trigger Regular Conversion remapping SWJ_CFG configuration </p>

</div>
</div>
<a class="anchor" id="ga7c0210373a681217cc316f7ccab5fb77"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_CAN_REMAP" ref="ga7c0210373a681217cc316f7ccab5fb77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0210373a681217cc316f7ccab5fb77">AFIO_MAPR_CAN_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00006000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN_REMAP[1:0] bits (CAN Alternate function remapping) </p>

</div>
</div>
<a class="anchor" id="ga9290b8c7f674c3dcca54b5b40d738df2"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_CAN_REMAP_0" ref="ga9290b8c7f674c3dcca54b5b40d738df2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9290b8c7f674c3dcca54b5b40d738df2">AFIO_MAPR_CAN_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaabc7e19a7d0c1aae60e08497ba6d5c4e"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_CAN_REMAP_1" ref="gaabc7e19a7d0c1aae60e08497ba6d5c4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabc7e19a7d0c1aae60e08497ba6d5c4e">AFIO_MAPR_CAN_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 CAN_REMAP configuration </p>

</div>
</div>
<a class="anchor" id="ga3d6ae85049da0f941d954910c8672481"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_CAN_REMAP_REMAP1" ref="ga3d6ae85049da0f941d954910c8672481" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6ae85049da0f941d954910c8672481">AFIO_MAPR_CAN_REMAP_REMAP1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CANRX mapped to PA11, CANTX mapped to PA12 </p>

</div>
</div>
<a class="anchor" id="gac33e26189f9cf68be38f3f0f9d1f4201"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_CAN_REMAP_REMAP2" ref="gac33e26189f9cf68be38f3f0f9d1f4201" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac33e26189f9cf68be38f3f0f9d1f4201">AFIO_MAPR_CAN_REMAP_REMAP2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CANRX mapped to PB8, CANTX mapped to PB9 </p>

</div>
</div>
<a class="anchor" id="gaa059a9ae5ba460f32854a588242e5176"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_CAN_REMAP_REMAP3" ref="gaa059a9ae5ba460f32854a588242e5176" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa059a9ae5ba460f32854a588242e5176">AFIO_MAPR_CAN_REMAP_REMAP3</a>&#160;&#160;&#160;((uint32_t)0x00006000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CANRX mapped to PD0, CANTX mapped to PD1 </p>

</div>
</div>
<a class="anchor" id="gaede0612a4efdce1e60bc23f6ec00d29a"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_I2C1_REMAP" ref="gaede0612a4efdce1e60bc23f6ec00d29a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaede0612a4efdce1e60bc23f6ec00d29a">AFIO_MAPR_I2C1_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C1 remapping </p>

</div>
</div>
<a class="anchor" id="ga3b8e420451eba867183a37b1e0f82112"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_PD01_REMAP" ref="ga3b8e420451eba867183a37b1e0f82112" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b8e420451eba867183a37b1e0f82112">AFIO_MAPR_PD01_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port D0/Port D1 mapping on OSC_IN/OSC_OUT </p>

</div>
</div>
<a class="anchor" id="ga1ffdcd52f5810284a6306fc57daa8f1d"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_SPI1_REMAP" ref="ga1ffdcd52f5810284a6306fc57daa8f1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ffdcd52f5810284a6306fc57daa8f1d">AFIO_MAPR_SPI1_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI1 remapping </p>

</div>
</div>
<a class="anchor" id="ga1ab89d25a214b239fd90eb466776d4ec"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_SWJ_CFG" ref="ga1ab89d25a214b239fd90eb466776d4ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab89d25a214b239fd90eb466776d4ec">AFIO_MAPR_SWJ_CFG</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) </p>

</div>
</div>
<a class="anchor" id="gaac25c0cecfaaabfb66fd2b3cf0d1d172"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_SWJ_CFG_0" ref="gaac25c0cecfaaabfb66fd2b3cf0d1d172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac25c0cecfaaabfb66fd2b3cf0d1d172">AFIO_MAPR_SWJ_CFG_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac16a858449fec652f1d7ed83494e7361"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_SWJ_CFG_1" ref="gac16a858449fec652f1d7ed83494e7361" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac16a858449fec652f1d7ed83494e7361">AFIO_MAPR_SWJ_CFG_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga824bd6de9f5032f1f1e3d22ce63e3b68"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_SWJ_CFG_2" ref="ga824bd6de9f5032f1f1e3d22ce63e3b68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga824bd6de9f5032f1f1e3d22ce63e3b68">AFIO_MAPR_SWJ_CFG_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga23584e8819d890dc3de4ffa54146898e"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_SWJ_CFG_DISABLE" ref="ga23584e8819d890dc3de4ffa54146898e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23584e8819d890dc3de4ffa54146898e">AFIO_MAPR_SWJ_CFG_DISABLE</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JTAG-DP Disabled and SW-DP Disabled </p>

</div>
</div>
<a class="anchor" id="gad40f243c5ded60dbba9853f5e3c32e04"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_SWJ_CFG_JTAGDISABLE" ref="gad40f243c5ded60dbba9853f5e3c32e04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad40f243c5ded60dbba9853f5e3c32e04">AFIO_MAPR_SWJ_CFG_JTAGDISABLE</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JTAG-DP Disabled and SW-DP Enabled </p>

</div>
</div>
<a class="anchor" id="gaff8c11cc7f50c04dc5f5f4913030d67b"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_SWJ_CFG_NOJNTRST" ref="gaff8c11cc7f50c04dc5f5f4913030d67b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff8c11cc7f50c04dc5f5f4913030d67b">AFIO_MAPR_SWJ_CFG_NOJNTRST</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Full SWJ (JTAG-DP + SW-DP) but without JNTRST </p>

</div>
</div>
<a class="anchor" id="gaa25695b91d03cf103d3025d959f466d8"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_SWJ_CFG_RESET" ref="gaa25695b91d03cf103d3025d959f466d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa25695b91d03cf103d3025d959f466d8">AFIO_MAPR_SWJ_CFG_RESET</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Full SWJ (JTAG-DP + SW-DP) : Reset State </p>

</div>
</div>
<a class="anchor" id="ga1527de28449dc06823fc55f6f1d6e61a"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM1_REMAP" ref="ga1527de28449dc06823fc55f6f1d6e61a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1527de28449dc06823fc55f6f1d6e61a">AFIO_MAPR_TIM1_REMAP</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM1_REMAP[1:0] bits (TIM1 remapping) </p>

</div>
</div>
<a class="anchor" id="ga56d3ea77b2c5be3c0d672471413a1a2b"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM1_REMAP_0" ref="ga56d3ea77b2c5be3c0d672471413a1a2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56d3ea77b2c5be3c0d672471413a1a2b">AFIO_MAPR_TIM1_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga53ca0d06046364087ee6df50a7031979"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM1_REMAP_1" ref="ga53ca0d06046364087ee6df50a7031979" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53ca0d06046364087ee6df50a7031979">AFIO_MAPR_TIM1_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 TIM1_REMAP configuration </p>

</div>
</div>
<a class="anchor" id="gaa097f744cd0b50f5c89f41d05ae36592"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM1_REMAP_FULLREMAP" ref="gaa097f744cd0b50f5c89f41d05ae36592" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa097f744cd0b50f5c89f41d05ae36592">AFIO_MAPR_TIM1_REMAP_FULLREMAP</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) </p>

</div>
</div>
<a class="anchor" id="ga1be8a2b8fa5d1c3c77709c888ce496fa"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM1_REMAP_NOREMAP" ref="ga1be8a2b8fa5d1c3c77709c888ce496fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1be8a2b8fa5d1c3c77709c888ce496fa">AFIO_MAPR_TIM1_REMAP_NOREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) </p>

</div>
</div>
<a class="anchor" id="gabf3ca4f106bd35297b1d760b6cbd2408"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM1_REMAP_PARTIALREMAP" ref="gabf3ca4f106bd35297b1d760b6cbd2408" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf3ca4f106bd35297b1d760b6cbd2408">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) </p>

</div>
</div>
<a class="anchor" id="gaeb47d9a129138a6f5c7fe5a213c52e8b"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM2_REMAP" ref="gaeb47d9a129138a6f5c7fe5a213c52e8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb47d9a129138a6f5c7fe5a213c52e8b">AFIO_MAPR_TIM2_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM2_REMAP[1:0] bits (TIM2 remapping) </p>

</div>
</div>
<a class="anchor" id="ga7f21bc99a43b999cd3f8c639f13ab1c5"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM2_REMAP_0" ref="ga7f21bc99a43b999cd3f8c639f13ab1c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f21bc99a43b999cd3f8c639f13ab1c5">AFIO_MAPR_TIM2_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1a712a528988a5b0f5bff444a407553b"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM2_REMAP_1" ref="ga1a712a528988a5b0f5bff444a407553b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a712a528988a5b0f5bff444a407553b">AFIO_MAPR_TIM2_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 TIM2_REMAP configuration </p>

</div>
</div>
<a class="anchor" id="ga5a4088220b588dea4f70aae5211d6691"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM2_REMAP_FULLREMAP" ref="ga5a4088220b588dea4f70aae5211d6691" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a4088220b588dea4f70aae5211d6691">AFIO_MAPR_TIM2_REMAP_FULLREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) </p>

</div>
</div>
<a class="anchor" id="ga0d1037409791928fe7dcd1e683901edc"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM2_REMAP_NOREMAP" ref="ga0d1037409791928fe7dcd1e683901edc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1037409791928fe7dcd1e683901edc">AFIO_MAPR_TIM2_REMAP_NOREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) </p>

</div>
</div>
<a class="anchor" id="ga67298a8506ff100041c5a2a8e4d6658a"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1" ref="ga67298a8506ff100041c5a2a8e4d6658a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67298a8506ff100041c5a2a8e4d6658a">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) </p>

</div>
</div>
<a class="anchor" id="ga45e2ec28f1d1a368540c5c94515663df"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2" ref="ga45e2ec28f1d1a368540c5c94515663df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45e2ec28f1d1a368540c5c94515663df">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) </p>

</div>
</div>
<a class="anchor" id="ga3ad0b1bfc0ee21ba6cc32116da16368c"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM3_REMAP" ref="ga3ad0b1bfc0ee21ba6cc32116da16368c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0b1bfc0ee21ba6cc32116da16368c">AFIO_MAPR_TIM3_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM3_REMAP[1:0] bits (TIM3 remapping) </p>

</div>
</div>
<a class="anchor" id="ga0501b9b6b85406a025c404747a1067f8"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM3_REMAP_0" ref="ga0501b9b6b85406a025c404747a1067f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0501b9b6b85406a025c404747a1067f8">AFIO_MAPR_TIM3_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6e3eb1d1173f390df521b427d0c54be2"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM3_REMAP_1" ref="ga6e3eb1d1173f390df521b427d0c54be2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e3eb1d1173f390df521b427d0c54be2">AFIO_MAPR_TIM3_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 TIM3_REMAP configuration </p>

</div>
</div>
<a class="anchor" id="gac236354751e4aaa674e87c886e6bbc71"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM3_REMAP_FULLREMAP" ref="gac236354751e4aaa674e87c886e6bbc71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac236354751e4aaa674e87c886e6bbc71">AFIO_MAPR_TIM3_REMAP_FULLREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) </p>

</div>
</div>
<a class="anchor" id="ga8ef4aa05c5514947de224ca62a438e38"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM3_REMAP_NOREMAP" ref="ga8ef4aa05c5514947de224ca62a438e38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ef4aa05c5514947de224ca62a438e38">AFIO_MAPR_TIM3_REMAP_NOREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) </p>

</div>
</div>
<a class="anchor" id="gafaf86fec6b88d4db406144faa3eef76c"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM3_REMAP_PARTIALREMAP" ref="gafaf86fec6b88d4db406144faa3eef76c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafaf86fec6b88d4db406144faa3eef76c">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) </p>

</div>
</div>
<a class="anchor" id="ga31d7ee2e14938f50f559a79fc514f277"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM4_REMAP" ref="ga31d7ee2e14938f50f559a79fc514f277" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31d7ee2e14938f50f559a79fc514f277">AFIO_MAPR_TIM4_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM4_REMAP bit (TIM4 remapping) </p>

</div>
</div>
<a class="anchor" id="gad39b3a437c4bef039df225f67104a971"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_TIM5CH4_IREMAP" ref="gad39b3a437c4bef039df225f67104a971" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad39b3a437c4bef039df225f67104a971">AFIO_MAPR_TIM5CH4_IREMAP</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM5 Channel4 Internal Remap </p>

</div>
</div>
<a class="anchor" id="ga87539744f607522422b3d5db6d94bd41"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_USART1_REMAP" ref="ga87539744f607522422b3d5db6d94bd41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87539744f607522422b3d5db6d94bd41">AFIO_MAPR_USART1_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART1 remapping </p>

</div>
</div>
<a class="anchor" id="ga439c8d7670cfef18450ff624d19ec525"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_USART2_REMAP" ref="ga439c8d7670cfef18450ff624d19ec525" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga439c8d7670cfef18450ff624d19ec525">AFIO_MAPR_USART2_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART2 remapping </p>

</div>
</div>
<a class="anchor" id="ga0bc80459b8258134a4691f6e9462d4a4"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_USART3_REMAP" ref="ga0bc80459b8258134a4691f6e9462d4a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc80459b8258134a4691f6e9462d4a4">AFIO_MAPR_USART3_REMAP</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART3_REMAP[1:0] bits (USART3 remapping) </p>

</div>
</div>
<a class="anchor" id="gaff4a18ac076aecb5aabb1a1baeda9eed"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_USART3_REMAP_0" ref="gaff4a18ac076aecb5aabb1a1baeda9eed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff4a18ac076aecb5aabb1a1baeda9eed">AFIO_MAPR_USART3_REMAP_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga781b790e3aa34b9eb6d3f074247bd605"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_USART3_REMAP_1" ref="ga781b790e3aa34b9eb6d3f074247bd605" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga781b790e3aa34b9eb6d3f074247bd605">AFIO_MAPR_USART3_REMAP_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7c76f3731fc0fc0004c4d294bc3db3dd"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_USART3_REMAP_FULLREMAP" ref="ga7c76f3731fc0fc0004c4d294bc3db3dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c76f3731fc0fc0004c4d294bc3db3dd">AFIO_MAPR_USART3_REMAP_FULLREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) </p>

</div>
</div>
<a class="anchor" id="ga3073257d802e1b73df5185ea8d463151"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_USART3_REMAP_NOREMAP" ref="ga3073257d802e1b73df5185ea8d463151" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3073257d802e1b73df5185ea8d463151">AFIO_MAPR_USART3_REMAP_NOREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) </p>

</div>
</div>
<a class="anchor" id="ga5c6210874efbd3f2b6a56993ecbf6a28"></a><!-- doxytag: member="stm32f10x.h::AFIO_MAPR_USART3_REMAP_PARTIALREMAP" ref="ga5c6210874efbd3f2b6a56993ecbf6a28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6210874efbd3f2b6a56993ecbf6a28">AFIO_MAPR_USART3_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) </p>

</div>
</div>
<a class="anchor" id="ga28cd1469212463d8a772b0b67543d320"></a><!-- doxytag: member="stm32f10x.h::BKP_CR_TPAL" ref="ga28cd1469212463d8a772b0b67543d320" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28cd1469212463d8a772b0b67543d320">BKP_CR_TPAL</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TAMPER pin active level </p>

</div>
</div>
<a class="anchor" id="gadbb835fd9fbe4d74e598d15de3c12e63"></a><!-- doxytag: member="stm32f10x.h::BKP_CR_TPE" ref="gadbb835fd9fbe4d74e598d15de3c12e63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbb835fd9fbe4d74e598d15de3c12e63">BKP_CR_TPE</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TAMPER pin enable </p>

</div>
</div>
<a class="anchor" id="gad8cec91d3c30db07961227bcea5c5452"></a><!-- doxytag: member="stm32f10x.h::BKP_CSR_CTE" ref="gad8cec91d3c30db07961227bcea5c5452" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad8cec91d3c30db07961227bcea5c5452">BKP_CSR_CTE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear Tamper event </p>

</div>
</div>
<a class="anchor" id="gad7dc97ae504ef58fb2137c1fdd02fc4e"></a><!-- doxytag: member="stm32f10x.h::BKP_CSR_CTI" ref="gad7dc97ae504ef58fb2137c1fdd02fc4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7dc97ae504ef58fb2137c1fdd02fc4e">BKP_CSR_CTI</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear Tamper Interrupt </p>

</div>
</div>
<a class="anchor" id="ga71a05fe4e45b0dc0b1f970e51085678d"></a><!-- doxytag: member="stm32f10x.h::BKP_CSR_TEF" ref="ga71a05fe4e45b0dc0b1f970e51085678d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga71a05fe4e45b0dc0b1f970e51085678d">BKP_CSR_TEF</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tamper Event Flag </p>

</div>
</div>
<a class="anchor" id="ga3a8317e460ec3e18c78869beacd0bac8"></a><!-- doxytag: member="stm32f10x.h::BKP_CSR_TIF" ref="ga3a8317e460ec3e18c78869beacd0bac8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8317e460ec3e18c78869beacd0bac8">BKP_CSR_TIF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tamper Interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga38baaf48576f4b3ab209369e04d468ad"></a><!-- doxytag: member="stm32f10x.h::BKP_CSR_TPIE" ref="ga38baaf48576f4b3ab209369e04d468ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga38baaf48576f4b3ab209369e04d468ad">BKP_CSR_TPIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TAMPER Pin interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga2feea44d20bbb9e0f20a3b774c8935c2"></a><!-- doxytag: member="stm32f10x.h::BKP_DR10_D" ref="ga2feea44d20bbb9e0f20a3b774c8935c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2feea44d20bbb9e0f20a3b774c8935c2">BKP_DR10_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga2178ea3cdf4683470a4415f2a1f79a82"></a><!-- doxytag: member="stm32f10x.h::BKP_DR11_D" ref="ga2178ea3cdf4683470a4415f2a1f79a82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2178ea3cdf4683470a4415f2a1f79a82">BKP_DR11_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga5da28c0d4573a06a322ef33ffb8432e2"></a><!-- doxytag: member="stm32f10x.h::BKP_DR12_D" ref="ga5da28c0d4573a06a322ef33ffb8432e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5da28c0d4573a06a322ef33ffb8432e2">BKP_DR12_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga6931ffc4bdd533d19d3cc18e55259863"></a><!-- doxytag: member="stm32f10x.h::BKP_DR13_D" ref="ga6931ffc4bdd533d19d3cc18e55259863" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6931ffc4bdd533d19d3cc18e55259863">BKP_DR13_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga3b608296fd6fa48bc26a1d8d070ea585"></a><!-- doxytag: member="stm32f10x.h::BKP_DR14_D" ref="ga3b608296fd6fa48bc26a1d8d070ea585" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b608296fd6fa48bc26a1d8d070ea585">BKP_DR14_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="gae1da46f20e328f6f4bbdc5db10d669a5"></a><!-- doxytag: member="stm32f10x.h::BKP_DR15_D" ref="gae1da46f20e328f6f4bbdc5db10d669a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1da46f20e328f6f4bbdc5db10d669a5">BKP_DR15_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga5c1b11c989fc5b618da8acaaeb31ddfb"></a><!-- doxytag: member="stm32f10x.h::BKP_DR16_D" ref="ga5c1b11c989fc5b618da8acaaeb31ddfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c1b11c989fc5b618da8acaaeb31ddfb">BKP_DR16_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga049362d1ecda8041febef5c0b534e6e8"></a><!-- doxytag: member="stm32f10x.h::BKP_DR17_D" ref="ga049362d1ecda8041febef5c0b534e6e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga049362d1ecda8041febef5c0b534e6e8">BKP_DR17_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="gacc2fe2add547f72f4e4a1b27e6a04bb0"></a><!-- doxytag: member="stm32f10x.h::BKP_DR18_D" ref="gacc2fe2add547f72f4e4a1b27e6a04bb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc2fe2add547f72f4e4a1b27e6a04bb0">BKP_DR18_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga1ff659781fc8bb221a7e85733a232ddf"></a><!-- doxytag: member="stm32f10x.h::BKP_DR19_D" ref="ga1ff659781fc8bb221a7e85733a232ddf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff659781fc8bb221a7e85733a232ddf">BKP_DR19_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="gaf93fe6fb7fdba26550964903c65e6a76"></a><!-- doxytag: member="stm32f10x.h::BKP_DR1_D" ref="gaf93fe6fb7fdba26550964903c65e6a76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf93fe6fb7fdba26550964903c65e6a76">BKP_DR1_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="gab40a604af9458664068eec575dcef368"></a><!-- doxytag: member="stm32f10x.h::BKP_DR20_D" ref="gab40a604af9458664068eec575dcef368" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab40a604af9458664068eec575dcef368">BKP_DR20_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="gaed370331baa4c4f194bc6f59b4a1433d"></a><!-- doxytag: member="stm32f10x.h::BKP_DR21_D" ref="gaed370331baa4c4f194bc6f59b4a1433d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaed370331baa4c4f194bc6f59b4a1433d">BKP_DR21_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga196a385131a04fb68e85a29884df5c69"></a><!-- doxytag: member="stm32f10x.h::BKP_DR22_D" ref="ga196a385131a04fb68e85a29884df5c69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga196a385131a04fb68e85a29884df5c69">BKP_DR22_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga478b45732836ca02ce3480002270aa43"></a><!-- doxytag: member="stm32f10x.h::BKP_DR23_D" ref="ga478b45732836ca02ce3480002270aa43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga478b45732836ca02ce3480002270aa43">BKP_DR23_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga6e18e9e4d061bf30fa1044a63815c70d"></a><!-- doxytag: member="stm32f10x.h::BKP_DR24_D" ref="ga6e18e9e4d061bf30fa1044a63815c70d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e18e9e4d061bf30fa1044a63815c70d">BKP_DR24_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga3b1bfb7bf5ce1caaf896ae15f30adb9d"></a><!-- doxytag: member="stm32f10x.h::BKP_DR25_D" ref="ga3b1bfb7bf5ce1caaf896ae15f30adb9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1bfb7bf5ce1caaf896ae15f30adb9d">BKP_DR25_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="gab3d8d41878279a53b722ee3c0d3ec3a9"></a><!-- doxytag: member="stm32f10x.h::BKP_DR26_D" ref="gab3d8d41878279a53b722ee3c0d3ec3a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3d8d41878279a53b722ee3c0d3ec3a9">BKP_DR26_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga66cf65090649507cf7756d086ee3d3c0"></a><!-- doxytag: member="stm32f10x.h::BKP_DR27_D" ref="ga66cf65090649507cf7756d086ee3d3c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66cf65090649507cf7756d086ee3d3c0">BKP_DR27_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga1b2b651a9e340d5d33d4783cd01ac692"></a><!-- doxytag: member="stm32f10x.h::BKP_DR28_D" ref="ga1b2b651a9e340d5d33d4783cd01ac692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2b651a9e340d5d33d4783cd01ac692">BKP_DR28_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="gab243e41c6111e787d3a8d04de524ce1b"></a><!-- doxytag: member="stm32f10x.h::BKP_DR29_D" ref="gab243e41c6111e787d3a8d04de524ce1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab243e41c6111e787d3a8d04de524ce1b">BKP_DR29_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="gad5bf0698730c611befa365d9af1e9d69"></a><!-- doxytag: member="stm32f10x.h::BKP_DR2_D" ref="gad5bf0698730c611befa365d9af1e9d69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5bf0698730c611befa365d9af1e9d69">BKP_DR2_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga2a9f35467043d5c0098c37455b6c8e0c"></a><!-- doxytag: member="stm32f10x.h::BKP_DR30_D" ref="ga2a9f35467043d5c0098c37455b6c8e0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9f35467043d5c0098c37455b6c8e0c">BKP_DR30_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga60136c78cd0f3326d12bbd387642536e"></a><!-- doxytag: member="stm32f10x.h::BKP_DR31_D" ref="ga60136c78cd0f3326d12bbd387642536e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60136c78cd0f3326d12bbd387642536e">BKP_DR31_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga6864816526392b882cf93be082db0079"></a><!-- doxytag: member="stm32f10x.h::BKP_DR32_D" ref="ga6864816526392b882cf93be082db0079" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6864816526392b882cf93be082db0079">BKP_DR32_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga0178b0ead4fc6313c36d2fbf20ebb0ba"></a><!-- doxytag: member="stm32f10x.h::BKP_DR33_D" ref="ga0178b0ead4fc6313c36d2fbf20ebb0ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0178b0ead4fc6313c36d2fbf20ebb0ba">BKP_DR33_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga5b81902daecb9cb9128d840a03aaf0e3"></a><!-- doxytag: member="stm32f10x.h::BKP_DR34_D" ref="ga5b81902daecb9cb9128d840a03aaf0e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b81902daecb9cb9128d840a03aaf0e3">BKP_DR34_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga1cdf3e6f18b6cf55ed23d0a36fb27a2c"></a><!-- doxytag: member="stm32f10x.h::BKP_DR35_D" ref="ga1cdf3e6f18b6cf55ed23d0a36fb27a2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cdf3e6f18b6cf55ed23d0a36fb27a2c">BKP_DR35_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="gaeba2b2fc9e847f9aaa39fde989a75f01"></a><!-- doxytag: member="stm32f10x.h::BKP_DR36_D" ref="gaeba2b2fc9e847f9aaa39fde989a75f01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeba2b2fc9e847f9aaa39fde989a75f01">BKP_DR36_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="gade3cfe82181cf1631accdf88a73c69e0"></a><!-- doxytag: member="stm32f10x.h::BKP_DR37_D" ref="gade3cfe82181cf1631accdf88a73c69e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade3cfe82181cf1631accdf88a73c69e0">BKP_DR37_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga21cd0d4ff33759d6f603e68ebac211d4"></a><!-- doxytag: member="stm32f10x.h::BKP_DR38_D" ref="ga21cd0d4ff33759d6f603e68ebac211d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga21cd0d4ff33759d6f603e68ebac211d4">BKP_DR38_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="gaaa3e50f20b70a964030c73a5ee32c4e2"></a><!-- doxytag: member="stm32f10x.h::BKP_DR39_D" ref="gaaa3e50f20b70a964030c73a5ee32c4e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3e50f20b70a964030c73a5ee32c4e2">BKP_DR39_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga20eceb252f64fe20e458e998935d1aa8"></a><!-- doxytag: member="stm32f10x.h::BKP_DR3_D" ref="ga20eceb252f64fe20e458e998935d1aa8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga20eceb252f64fe20e458e998935d1aa8">BKP_DR3_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga1e651d6a3294e88d021a4a71cf204ee9"></a><!-- doxytag: member="stm32f10x.h::BKP_DR40_D" ref="ga1e651d6a3294e88d021a4a71cf204ee9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e651d6a3294e88d021a4a71cf204ee9">BKP_DR40_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga681af509f6602773cee33a9a0ad73fc7"></a><!-- doxytag: member="stm32f10x.h::BKP_DR41_D" ref="ga681af509f6602773cee33a9a0ad73fc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga681af509f6602773cee33a9a0ad73fc7">BKP_DR41_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="gad4f23fbe1a7abde5516df64bcf2bbab4"></a><!-- doxytag: member="stm32f10x.h::BKP_DR42_D" ref="gad4f23fbe1a7abde5516df64bcf2bbab4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad4f23fbe1a7abde5516df64bcf2bbab4">BKP_DR42_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga28d8d13d7e78c9963fbd4efbfc176c55"></a><!-- doxytag: member="stm32f10x.h::BKP_DR4_D" ref="ga28d8d13d7e78c9963fbd4efbfc176c55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28d8d13d7e78c9963fbd4efbfc176c55">BKP_DR4_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga9fb21f36a74563bffacf9a47ec0b6cf3"></a><!-- doxytag: member="stm32f10x.h::BKP_DR5_D" ref="ga9fb21f36a74563bffacf9a47ec0b6cf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb21f36a74563bffacf9a47ec0b6cf3">BKP_DR5_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga38085c3926abbf483ba60ef9495eb8db"></a><!-- doxytag: member="stm32f10x.h::BKP_DR6_D" ref="ga38085c3926abbf483ba60ef9495eb8db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga38085c3926abbf483ba60ef9495eb8db">BKP_DR6_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga6e99b1b85bf33bf9f6ce79c3a30ae03b"></a><!-- doxytag: member="stm32f10x.h::BKP_DR7_D" ref="ga6e99b1b85bf33bf9f6ce79c3a30ae03b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99b1b85bf33bf9f6ce79c3a30ae03b">BKP_DR7_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga95495c00cbbaf0495fb42be0ca7ce633"></a><!-- doxytag: member="stm32f10x.h::BKP_DR8_D" ref="ga95495c00cbbaf0495fb42be0ca7ce633" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95495c00cbbaf0495fb42be0ca7ce633">BKP_DR8_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga4f5a18517f79bedaa6576a295285c0ad"></a><!-- doxytag: member="stm32f10x.h::BKP_DR9_D" ref="ga4f5a18517f79bedaa6576a295285c0ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5a18517f79bedaa6576a295285c0ad">BKP_DR9_D</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup data </p>

</div>
</div>
<a class="anchor" id="ga924692225ba4db945660687fe47f50b4"></a><!-- doxytag: member="stm32f10x.h::BKP_RTCCR_ASOE" ref="ga924692225ba4db945660687fe47f50b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga924692225ba4db945660687fe47f50b4">BKP_RTCCR_ASOE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm or Second Output Enable </p>

</div>
</div>
<a class="anchor" id="ga8d017e8f3c09696cd74e170a95966be4"></a><!-- doxytag: member="stm32f10x.h::BKP_RTCCR_ASOS" ref="ga8d017e8f3c09696cd74e170a95966be4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d017e8f3c09696cd74e170a95966be4">BKP_RTCCR_ASOS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm or Second Output Selection </p>

</div>
</div>
<a class="anchor" id="ga4f2eeeef42c2f7a59d28a9d5eb4c6857"></a><!-- doxytag: member="stm32f10x.h::BKP_RTCCR_CAL" ref="ga4f2eeeef42c2f7a59d28a9d5eb4c6857" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f2eeeef42c2f7a59d28a9d5eb4c6857">BKP_RTCCR_CAL</a>&#160;&#160;&#160;((uint16_t)0x007F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibration value </p>

</div>
</div>
<a class="anchor" id="ga639d569ffd9211519b910c1e6304f7b3"></a><!-- doxytag: member="stm32f10x.h::BKP_RTCCR_CCO" ref="ga639d569ffd9211519b910c1e6304f7b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga639d569ffd9211519b910c1e6304f7b3">BKP_RTCCR_CCO</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibration Clock Output </p>

</div>
</div>
<a class="anchor" id="ga96a5522b4c06551856f7185bdd448b02"></a><!-- doxytag: member="stm32f10x.h::CAN_BTR_BRP" ref="ga96a5522b4c06551856f7185bdd448b02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02">CAN_BTR_BRP</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Baud Rate Prescaler </p>

</div>
</div>
<a class="anchor" id="gac6c0a81d8dcde61a1f2772232f5343b8"></a><!-- doxytag: member="stm32f10x.h::CAN_BTR_LBKM" ref="gac6c0a81d8dcde61a1f2772232f5343b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8">CAN_BTR_LBKM</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Loop Back Mode (Debug) </p>

</div>
</div>
<a class="anchor" id="gaa36bc23e833190cbee9b8cf5cf49159d"></a><!-- doxytag: member="stm32f10x.h::CAN_BTR_SILM" ref="gaa36bc23e833190cbee9b8cf5cf49159d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d">CAN_BTR_SILM</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Silent Mode Mailbox registers </p>

</div>
</div>
<a class="anchor" id="ga04c8b91ddacdcbb779bae42398c94cf2"></a><!-- doxytag: member="stm32f10x.h::CAN_BTR_SJW" ref="ga04c8b91ddacdcbb779bae42398c94cf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2">CAN_BTR_SJW</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Resynchronization Jump Width </p>

</div>
</div>
<a class="anchor" id="ga4d7ae8f06f8fbbf5dcfbbbb887057be9"></a><!-- doxytag: member="stm32f10x.h::CAN_BTR_TS1" ref="ga4d7ae8f06f8fbbf5dcfbbbb887057be9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9">CAN_BTR_TS1</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Time Segment 1 </p>

</div>
</div>
<a class="anchor" id="gac006aa2ab26c50227ccaa18e0a79bff3"></a><!-- doxytag: member="stm32f10x.h::CAN_BTR_TS2" ref="gac006aa2ab26c50227ccaa18e0a79bff3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3">CAN_BTR_TS2</a>&#160;&#160;&#160;((uint32_t)0x00700000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Time Segment 2 </p>

</div>
</div>
<a class="anchor" id="ga619d49f67f1835a7efc457205fea1225"></a><!-- doxytag: member="stm32f10x.h::CAN_ESR_BOFF" ref="ga619d49f67f1835a7efc457205fea1225" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225">CAN_ESR_BOFF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus-Off Flag </p>

</div>
</div>
<a class="anchor" id="ga633c961d528cbf8093b0e05e92225ff0"></a><!-- doxytag: member="stm32f10x.h::CAN_ESR_EPVF" ref="ga633c961d528cbf8093b0e05e92225ff0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0">CAN_ESR_EPVF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Passive Flag </p>

</div>
</div>
<a class="anchor" id="ga2c0c02829fb41ac2a1b1852c19931de8"></a><!-- doxytag: member="stm32f10x.h::CAN_ESR_EWGF" ref="ga2c0c02829fb41ac2a1b1852c19931de8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8">CAN_ESR_EWGF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Warning Flag </p>

</div>
</div>
<a class="anchor" id="gab9f86741dd89034900e300499ae2272e"></a><!-- doxytag: member="stm32f10x.h::CAN_ESR_LEC" ref="gab9f86741dd89034900e300499ae2272e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e">CAN_ESR_LEC</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LEC[2:0] bits (Last Error Code) </p>

</div>
</div>
<a class="anchor" id="ga054ebb41578d890d4d9dffb4828f02e7"></a><!-- doxytag: member="stm32f10x.h::CAN_ESR_LEC_0" ref="ga054ebb41578d890d4d9dffb4828f02e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7">CAN_ESR_LEC_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae570e9ba39dbe11808db929392250cf4"></a><!-- doxytag: member="stm32f10x.h::CAN_ESR_LEC_1" ref="gae570e9ba39dbe11808db929392250cf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4">CAN_ESR_LEC_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4998e7bfd002999413c68107911c6e8c"></a><!-- doxytag: member="stm32f10x.h::CAN_ESR_LEC_2" ref="ga4998e7bfd002999413c68107911c6e8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c">CAN_ESR_LEC_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0df5b2ea3f419182e9bd885f55ee5dc9"></a><!-- doxytag: member="stm32f10x.h::CAN_ESR_REC" ref="ga0df5b2ea3f419182e9bd885f55ee5dc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9">CAN_ESR_REC</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Error Counter </p>

</div>
</div>
<a class="anchor" id="gae3de2080f48cc851c20d920acfd1737d"></a><!-- doxytag: member="stm32f10x.h::CAN_ESR_TEC" ref="gae3de2080f48cc851c20d920acfd1737d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d">CAN_ESR_TEC</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Least significant byte of the 9-bit Transmit Error Counter </p>

</div>
</div>
<a class="anchor" id="ga38014ea45b62975627f8e222390f6819"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB0" ref="ga38014ea45b62975627f8e222390f6819" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819">CAN_F0R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9e01c05df79304035c7aab1c7295bf3f"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB1" ref="ga9e01c05df79304035c7aab1c7295bf3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f">CAN_F0R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6b8a688856ca6b53417948f79932534d"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB10" ref="ga6b8a688856ca6b53417948f79932534d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d">CAN_F0R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga72b81011a2d626ac398a387c89055935"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB11" ref="ga72b81011a2d626ac398a387c89055935" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935">CAN_F0R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="gac178a6710aeb6c58f725dd7f00af5d5a"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB12" ref="gac178a6710aeb6c58f725dd7f00af5d5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a">CAN_F0R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga8aee1182bef65da056242c4ed49dd0ef"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB13" ref="ga8aee1182bef65da056242c4ed49dd0ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef">CAN_F0R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="gafe16c95f454da44949977e4225590658"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB14" ref="gafe16c95f454da44949977e4225590658" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658">CAN_F0R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="gabb07dca9fddf64a3476f25f227e33e1f"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB15" ref="gabb07dca9fddf64a3476f25f227e33e1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f">CAN_F0R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="gaf019423a4b07e564dfe917b859e68e80"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB16" ref="gaf019423a4b07e564dfe917b859e68e80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80">CAN_F0R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga6ee508d40637a9d558d2ab85753395bd"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB17" ref="ga6ee508d40637a9d558d2ab85753395bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd">CAN_F0R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga827a459cd51a193d571a16e1d38fac22"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB18" ref="ga827a459cd51a193d571a16e1d38fac22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22">CAN_F0R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga1ecfbfd6f5e129d690f1cb62ee344d78"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB19" ref="ga1ecfbfd6f5e129d690f1cb62ee344d78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78">CAN_F0R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga083282146d4db7f757fef86cf302eded"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB2" ref="ga083282146d4db7f757fef86cf302eded" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded">CAN_F0R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3a0568e276f245e1f167e673a1f5b92e"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB20" ref="ga3a0568e276f245e1f167e673a1f5b92e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e">CAN_F0R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gabb71599bae1e35e750524708ac5824f1"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB21" ref="gabb71599bae1e35e750524708ac5824f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1">CAN_F0R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga7589f9a62f9f5406934266820a265f3a"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB22" ref="ga7589f9a62f9f5406934266820a265f3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a">CAN_F0R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga7a0db2ff3fcf3ecd929d61e548905685"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB23" ref="ga7a0db2ff3fcf3ecd929d61e548905685" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685">CAN_F0R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga2161321c3b0857a9ca07bc45ac9cd1be"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB24" ref="ga2161321c3b0857a9ca07bc45ac9cd1be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be">CAN_F0R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="gaa85c1d5ccfd6241059822a3aadc1053d"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB25" ref="gaa85c1d5ccfd6241059822a3aadc1053d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d">CAN_F0R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga2d82ba565f065b4dec733d002c02498b"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB26" ref="ga2d82ba565f065b4dec733d002c02498b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b">CAN_F0R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga199d63d7155cb5212982d4902e31e70c"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB27" ref="ga199d63d7155cb5212982d4902e31e70c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c">CAN_F0R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="gac82d92ad6fb51b340e8a52da903e1009"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB28" ref="gac82d92ad6fb51b340e8a52da903e1009" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009">CAN_F0R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="gaaa0a651933135336bc14baa3e0a56ab1"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB29" ref="gaaa0a651933135336bc14baa3e0a56ab1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1">CAN_F0R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="gae4a1adc2e4e550a38649a2bfd3662680"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB3" ref="gae4a1adc2e4e550a38649a2bfd3662680" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680">CAN_F0R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="gaad2a1d8bb83dfcd9f13d25e8ed098b54"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB30" ref="gaad2a1d8bb83dfcd9f13d25e8ed098b54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54">CAN_F0R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga6c9745bc78a65538cbe0fb0d09911554"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB31" ref="ga6c9745bc78a65538cbe0fb0d09911554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554">CAN_F0R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="gaa0bfa15bf30fefb21f351228cde87981"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB4" ref="gaa0bfa15bf30fefb21f351228cde87981" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981">CAN_F0R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga5381c154ba89611bf4381657305ecb85"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB5" ref="ga5381c154ba89611bf4381657305ecb85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85">CAN_F0R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="gae224160853946732608f00ad008a6b1a"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB6" ref="gae224160853946732608f00ad008a6b1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a">CAN_F0R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gaa0c44034b5f42fa8250dbb8e46bc83eb"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB7" ref="gaa0c44034b5f42fa8250dbb8e46bc83eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb">CAN_F0R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga465e092af3e73882f9eaffad13f36dea"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB8" ref="ga465e092af3e73882f9eaffad13f36dea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea">CAN_F0R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gad1cb7ff6d513fec365eb5a830c3746f0"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R1_FB9" ref="gad1cb7ff6d513fec365eb5a830c3746f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0">CAN_F0R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga34282ddec559ecea4b613f2430334237"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB0" ref="ga34282ddec559ecea4b613f2430334237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237">CAN_F0R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6f23fc3814e0eb6af35c01e22c5dc6a7"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB1" ref="ga6f23fc3814e0eb6af35c01e22c5dc6a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7">CAN_F0R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa43bba65dd777c71e07130fde3fa6216"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB10" ref="gaa43bba65dd777c71e07130fde3fa6216" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216">CAN_F0R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga9077b9c35c6721d2a0e090a42af0eaaf"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB11" ref="ga9077b9c35c6721d2a0e090a42af0eaaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf">CAN_F0R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga23af8df7d4e843a6e196b1542421ef45"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB12" ref="ga23af8df7d4e843a6e196b1542421ef45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45">CAN_F0R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga0fe7776af3adce7d203aeb16d55d86d4"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB13" ref="ga0fe7776af3adce7d203aeb16d55d86d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4">CAN_F0R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga81168efb90a776e44a96d1fe5e3b88c3"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB14" ref="ga81168efb90a776e44a96d1fe5e3b88c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3">CAN_F0R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="gae9708e7cde70a19e8e8fa33291e1b9d5"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB15" ref="gae9708e7cde70a19e8e8fa33291e1b9d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5">CAN_F0R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="gab2f2154c3030cebcfc3f1e4aed74fbf1"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB16" ref="gab2f2154c3030cebcfc3f1e4aed74fbf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1">CAN_F0R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gae87c14b75911aa0a9d0349d02d342711"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB17" ref="gae87c14b75911aa0a9d0349d02d342711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711">CAN_F0R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga6fd7859cfc05300f68b175f520ddc31e"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB18" ref="ga6fd7859cfc05300f68b175f520ddc31e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e">CAN_F0R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="gaaea36db8fcada46357137efeea256457"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB19" ref="gaaea36db8fcada46357137efeea256457" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457">CAN_F0R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga82ee32b6ec44d763b4364fa032d3439c"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB2" ref="ga82ee32b6ec44d763b4364fa032d3439c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c">CAN_F0R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga57872dcfea1f8a56170640842edf9c1a"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB20" ref="ga57872dcfea1f8a56170640842edf9c1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a">CAN_F0R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gacc01e7f26d0e85da93ca78d0d71a4fed"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB21" ref="gacc01e7f26d0e85da93ca78d0d71a4fed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed">CAN_F0R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga07d8c3c8c3eb3c97b5979388c548e2fc"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB22" ref="ga07d8c3c8c3eb3c97b5979388c548e2fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc">CAN_F0R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="gade31bd75624afeaef9b5ab45a5057db9"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB23" ref="gade31bd75624afeaef9b5ab45a5057db9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9">CAN_F0R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="gaa78ff8fcfe0f14655aaf94ecc92d7532"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB24" ref="gaa78ff8fcfe0f14655aaf94ecc92d7532" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532">CAN_F0R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="gaad577ebd9a8cedd1b8b13d5a41d2fbab"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB25" ref="gaad577ebd9a8cedd1b8b13d5a41d2fbab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab">CAN_F0R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="gab814105bcd2a2c636c26197b21ead2b0"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB26" ref="gab814105bcd2a2c636c26197b21ead2b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0">CAN_F0R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="gaea82daeaa71ecddb187613df9517e51c"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB27" ref="gaea82daeaa71ecddb187613df9517e51c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c">CAN_F0R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="gaef5036edf5bd310e5e06f3ea5cb818a2"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB28" ref="gaef5036edf5bd310e5e06f3ea5cb818a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2">CAN_F0R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="gaa0c2db96ddbcfa1b838c283e20ca554b"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB29" ref="gaa0c2db96ddbcfa1b838c283e20ca554b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b">CAN_F0R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga7867b1d377088c63cdcc615932101997"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB3" ref="ga7867b1d377088c63cdcc615932101997" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997">CAN_F0R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5afb46a2d4ccb3f28e8579b26e2b2e2e"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB30" ref="ga5afb46a2d4ccb3f28e8579b26e2b2e2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e">CAN_F0R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga1ace83e798931f35c123507e1ef59fbb"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB31" ref="ga1ace83e798931f35c123507e1ef59fbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb">CAN_F0R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga37fc5c9115eb669f1ac493b1c7296250"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB4" ref="ga37fc5c9115eb669f1ac493b1c7296250" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250">CAN_F0R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="gae04b27aad09a3027f20a4eb48884c463"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB5" ref="gae04b27aad09a3027f20a4eb48884c463" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463">CAN_F0R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="gae58d87c9513c11593041c3d43b955e8b"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB6" ref="gae58d87c9513c11593041c3d43b955e8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b">CAN_F0R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga03a6328d408b8015bb472c76f96a4dd8"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB7" ref="ga03a6328d408b8015bb472c76f96a4dd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8">CAN_F0R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga92fd1acf48665f966b670a0457456deb"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB8" ref="ga92fd1acf48665f966b670a0457456deb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb">CAN_F0R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gaa853cff5493c4e857b7bb1ad28678ed4"></a><!-- doxytag: member="stm32f10x.h::CAN_F0R2_FB9" ref="gaa853cff5493c4e857b7bb1ad28678ed4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4">CAN_F0R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga1d5b5b7bc147da430d9c8fbe03679ca3"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB0" ref="ga1d5b5b7bc147da430d9c8fbe03679ca3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3">CAN_F10R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3ed7be0180fd7096f10cfde27261ecc9"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB1" ref="ga3ed7be0180fd7096f10cfde27261ecc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9">CAN_F10R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6d525825fe4bfc1d4ffccc21ab89a3fa"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB10" ref="ga6d525825fe4bfc1d4ffccc21ab89a3fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa">CAN_F10R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga33336e283eeee9b77f1f289d77f2304e"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB11" ref="ga33336e283eeee9b77f1f289d77f2304e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e">CAN_F10R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="gadf74ee01e72b3de69d6e8fcc092f7461"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB12" ref="gadf74ee01e72b3de69d6e8fcc092f7461" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461">CAN_F10R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga8ee416ff22b47bb289bab34afbc74f19"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB13" ref="ga8ee416ff22b47bb289bab34afbc74f19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19">CAN_F10R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga97a8d8586c64910b0f6c09fef44c4ea7"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB14" ref="ga97a8d8586c64910b0f6c09fef44c4ea7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7">CAN_F10R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="gab9e8e43adc56ba1e593b97e062c79075"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB15" ref="gab9e8e43adc56ba1e593b97e062c79075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075">CAN_F10R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="gaa64a0b16c073b51cb5e90b94c638fd95"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB16" ref="gaa64a0b16c073b51cb5e90b94c638fd95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95">CAN_F10R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga65f5cc396cfcf3bad71a71326e64f7d9"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB17" ref="ga65f5cc396cfcf3bad71a71326e64f7d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9">CAN_F10R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga424940f535aa9a1520e25df53673d01f"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB18" ref="ga424940f535aa9a1520e25df53673d01f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f">CAN_F10R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga166a4035770c58147d583c3dc571d10a"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB19" ref="ga166a4035770c58147d583c3dc571d10a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a">CAN_F10R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="gad099442eb6b71912a81d1f6fccbaec0a"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB2" ref="gad099442eb6b71912a81d1f6fccbaec0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a">CAN_F10R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga302214ece439e8913b47949bd07d118a"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB20" ref="ga302214ece439e8913b47949bd07d118a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a">CAN_F10R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gad9abe6ae1dcb2bd140e7e28d37fd8abb"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB21" ref="gad9abe6ae1dcb2bd140e7e28d37fd8abb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb">CAN_F10R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga99063956b41c4dcf6c78cc29305b1cd1"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB22" ref="ga99063956b41c4dcf6c78cc29305b1cd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1">CAN_F10R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga81ae64786c3a83bdd21cf72c560c7c1e"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB23" ref="ga81ae64786c3a83bdd21cf72c560c7c1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e">CAN_F10R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga0f9083faf8395701c892814694b45d2c"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB24" ref="ga0f9083faf8395701c892814694b45d2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c">CAN_F10R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="gaaeb6942affe306b407940fdf01534e4a"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB25" ref="gaaeb6942affe306b407940fdf01534e4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a">CAN_F10R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga1e4ee946a9614316f666852bc266c1f7"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB26" ref="ga1e4ee946a9614316f666852bc266c1f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7">CAN_F10R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga99153cddc8fc7e846fcc44383936541f"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB27" ref="ga99153cddc8fc7e846fcc44383936541f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f">CAN_F10R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga0e2ba1740577246368e60d94fd3d7c69"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB28" ref="ga0e2ba1740577246368e60d94fd3d7c69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69">CAN_F10R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="gaca062686821fba26a0e5e5b0a6c5b855"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB29" ref="gaca062686821fba26a0e5e5b0a6c5b855" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855">CAN_F10R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga4024c53b7b0cec550baed99ae92e3465"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB3" ref="ga4024c53b7b0cec550baed99ae92e3465" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465">CAN_F10R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga8981f420ef4c8fe1976a09f27a9c13f1"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB30" ref="ga8981f420ef4c8fe1976a09f27a9c13f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1">CAN_F10R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga0424bf38917058b166a8bfd861d22b40"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB31" ref="ga0424bf38917058b166a8bfd861d22b40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40">CAN_F10R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga1859eaac9ae1220c752218e5ad526179"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB4" ref="ga1859eaac9ae1220c752218e5ad526179" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179">CAN_F10R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga5683dc25f0aae9a802a5f57c88bec856"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB5" ref="ga5683dc25f0aae9a802a5f57c88bec856" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856">CAN_F10R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="gae83dd9ce8a2c7917e278ce4755f8f43e"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB6" ref="gae83dd9ce8a2c7917e278ce4755f8f43e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e">CAN_F10R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga93ad070c9f5abca3c9b9095e3a13db9c"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB7" ref="ga93ad070c9f5abca3c9b9095e3a13db9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c">CAN_F10R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gadd32db3ffec3536cd842e17c34c210d9"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB8" ref="gadd32db3ffec3536cd842e17c34c210d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9">CAN_F10R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga85673ce7a92ae8ca9a13ed2fb5574a76"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R1_FB9" ref="ga85673ce7a92ae8ca9a13ed2fb5574a76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76">CAN_F10R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga616898121d5befed0eb5ab61492872f2"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB0" ref="ga616898121d5befed0eb5ab61492872f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2">CAN_F10R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa24b6ba1e723098e55e4affc793558c5"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB1" ref="gaa24b6ba1e723098e55e4affc793558c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5">CAN_F10R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4da658bf0a044b327c5efcc592e0ebe1"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB10" ref="ga4da658bf0a044b327c5efcc592e0ebe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1">CAN_F10R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="gae6ec91db97da763ae1da98ef3a3f7fea"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB11" ref="gae6ec91db97da763ae1da98ef3a3f7fea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea">CAN_F10R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga62bba82d177602a29448acf481a7f691"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB12" ref="ga62bba82d177602a29448acf481a7f691" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691">CAN_F10R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga6ce79aa37f7a175695fb910f986b7d81"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB13" ref="ga6ce79aa37f7a175695fb910f986b7d81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81">CAN_F10R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="gadf31488587e33ea32b60a5c21f3e3aff"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB14" ref="gadf31488587e33ea32b60a5c21f3e3aff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff">CAN_F10R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="gad8c7c289c07afb023bb3eedfe4d5a9b1"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB15" ref="gad8c7c289c07afb023bb3eedfe4d5a9b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1">CAN_F10R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga74258ab493246fefc21ddc475dcfda4a"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB16" ref="ga74258ab493246fefc21ddc475dcfda4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a">CAN_F10R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gabcf9f2daaa27f340a8cd4e64533f5caf"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB17" ref="gabcf9f2daaa27f340a8cd4e64533f5caf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf">CAN_F10R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga2b8ad53931f4cb3bebb3f557d8686066"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB18" ref="ga2b8ad53931f4cb3bebb3f557d8686066" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066">CAN_F10R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga9f0b00c508bddf59fd290091e738a340"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB19" ref="ga9f0b00c508bddf59fd290091e738a340" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340">CAN_F10R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga1b7fc9db4e77e216f37bf088d7b7703c"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB2" ref="ga1b7fc9db4e77e216f37bf088d7b7703c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c">CAN_F10R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="gadb9db852d4bf1332f748a0cfc0063364"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB20" ref="gadb9db852d4bf1332f748a0cfc0063364" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364">CAN_F10R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga616164fcd20341e4eed5b10a8fd2837c"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB21" ref="ga616164fcd20341e4eed5b10a8fd2837c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c">CAN_F10R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="gae70893925ea53547e9ce780c0480587b"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB22" ref="gae70893925ea53547e9ce780c0480587b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b">CAN_F10R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="gaed74e80c74c6c5e12d26abbc0d923787"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB23" ref="gaed74e80c74c6c5e12d26abbc0d923787" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787">CAN_F10R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="gaecb5b90d073107f3c5612379aaffa7ce"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB24" ref="gaecb5b90d073107f3c5612379aaffa7ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce">CAN_F10R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga678702522f87f63edfcad21194be3c53"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB25" ref="ga678702522f87f63edfcad21194be3c53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53">CAN_F10R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="gaf4523c34e7f333636fade643b895b8f5"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB26" ref="gaf4523c34e7f333636fade643b895b8f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5">CAN_F10R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="gacf0e55fcb496970abe8fea481561f886"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB27" ref="gacf0e55fcb496970abe8fea481561f886" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886">CAN_F10R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga4e4683223d46d60897b2c46b02addec5"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB28" ref="ga4e4683223d46d60897b2c46b02addec5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5">CAN_F10R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga6df50371abf968f0638faf7e0bf76cc8"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB29" ref="ga6df50371abf968f0638faf7e0bf76cc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8">CAN_F10R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga2348cdfff622628147e2c1df0a35363c"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB3" ref="ga2348cdfff622628147e2c1df0a35363c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c">CAN_F10R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="gab294aa73a3fdfc60672b206bd57a1e08"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB30" ref="gab294aa73a3fdfc60672b206bd57a1e08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08">CAN_F10R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga2de1906dc4119b37b29bbe25e3e6dbe0"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB31" ref="ga2de1906dc4119b37b29bbe25e3e6dbe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0">CAN_F10R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="gaebde0ea1e0aaf38fdcf1584e9c9b2063"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB4" ref="gaebde0ea1e0aaf38fdcf1584e9c9b2063" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063">CAN_F10R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga3b5b32b71c86c6dc7040b3044be61af7"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB5" ref="ga3b5b32b71c86c6dc7040b3044be61af7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7">CAN_F10R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga9df7daa799c7c73d9a56de5f92285aca"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB6" ref="ga9df7daa799c7c73d9a56de5f92285aca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca">CAN_F10R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gaed755173b9d4375b40d73cab90396adc"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB7" ref="gaed755173b9d4375b40d73cab90396adc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc">CAN_F10R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga8a8d08fea6e7307f6d1d602e113a6d27"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB8" ref="ga8a8d08fea6e7307f6d1d602e113a6d27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27">CAN_F10R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga6aecdda55a484aa0e96c89f5d0f42aba"></a><!-- doxytag: member="stm32f10x.h::CAN_F10R2_FB9" ref="ga6aecdda55a484aa0e96c89f5d0f42aba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba">CAN_F10R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="gad059cc9b2fe5634b9330b44c37dadf06"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB0" ref="gad059cc9b2fe5634b9330b44c37dadf06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06">CAN_F11R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gad74b116cda63fcd1a662c4de835616e7"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB1" ref="gad74b116cda63fcd1a662c4de835616e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7">CAN_F11R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1e858dd29f741910c8ed8c512cae81b1"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB10" ref="ga1e858dd29f741910c8ed8c512cae81b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1">CAN_F11R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="gaf6ba167c6cd5bc080065430e24c3a866"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB11" ref="gaf6ba167c6cd5bc080065430e24c3a866" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866">CAN_F11R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga4629ab1e8632c82f3fb2648a574963b1"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB12" ref="ga4629ab1e8632c82f3fb2648a574963b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1">CAN_F11R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga833c408a165cc4ac87a242c08d4ba9b9"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB13" ref="ga833c408a165cc4ac87a242c08d4ba9b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9">CAN_F11R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="gabfecd6bbe1a15cd341942d1840b476cc"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB14" ref="gabfecd6bbe1a15cd341942d1840b476cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc">CAN_F11R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="gaf50e1747d1d9369b7b22c5d591ae82b9"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB15" ref="gaf50e1747d1d9369b7b22c5d591ae82b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9">CAN_F11R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga603d63333a621594a15696cb03f59eeb"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB16" ref="ga603d63333a621594a15696cb03f59eeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb">CAN_F11R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gadb361a00177e6aa2ee19aa5a2d1781aa"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB17" ref="gadb361a00177e6aa2ee19aa5a2d1781aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa">CAN_F11R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="gaf111110e0f5dbda31962f7732e3480c7"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB18" ref="gaf111110e0f5dbda31962f7732e3480c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7">CAN_F11R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="gabf2c4828b07b2b315d27b382818de285"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB19" ref="gabf2c4828b07b2b315d27b382818de285" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285">CAN_F11R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga4e05bb0c2a5bdcebb974f7dd409724bc"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB2" ref="ga4e05bb0c2a5bdcebb974f7dd409724bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc">CAN_F11R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5afa52941bb68a03ec9804b817d5a90e"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB20" ref="ga5afa52941bb68a03ec9804b817d5a90e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e">CAN_F11R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gac042471dbcb1a32ce161f38a144ac5aa"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB21" ref="gac042471dbcb1a32ce161f38a144ac5aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa">CAN_F11R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="gaac46f233c9692cb2a2e246daf6547a38"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB22" ref="gaac46f233c9692cb2a2e246daf6547a38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38">CAN_F11R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="gab8b379e3832482f2b18f01713d3338d5"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB23" ref="gab8b379e3832482f2b18f01713d3338d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5">CAN_F11R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga60eabd8db9ec6b439d60dbc2374ce84d"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB24" ref="ga60eabd8db9ec6b439d60dbc2374ce84d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d">CAN_F11R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga351a183cfab10d3daab415c85cc16203"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB25" ref="ga351a183cfab10d3daab415c85cc16203" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203">CAN_F11R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="gabb854a85c7a575a45cdade37efb4edee"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB26" ref="gabb854a85c7a575a45cdade37efb4edee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee">CAN_F11R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga131776c359f81500d3d2a97535d7e718"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB27" ref="ga131776c359f81500d3d2a97535d7e718" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718">CAN_F11R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga680d7e4c7ebc431a8c72c00e9f110563"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB28" ref="ga680d7e4c7ebc431a8c72c00e9f110563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563">CAN_F11R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga9c1fa00ee18804c169541d18995dc3c1"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB29" ref="ga9c1fa00ee18804c169541d18995dc3c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1">CAN_F11R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="gaa17242aed4365034dc660ef9e8b9f1bf"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB3" ref="gaa17242aed4365034dc660ef9e8b9f1bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf">CAN_F11R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="gaec35d8d1097816c5ef8e28ff61469669"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB30" ref="gaec35d8d1097816c5ef8e28ff61469669" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669">CAN_F11R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga96180b8c64aabd33f016fb97ba152f07"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB31" ref="ga96180b8c64aabd33f016fb97ba152f07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07">CAN_F11R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga450dbed19882423d70ed7606aada2453"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB4" ref="ga450dbed19882423d70ed7606aada2453" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453">CAN_F11R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="gad7ace73f2d3db1e2a1e55257d210fa04"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB5" ref="gad7ace73f2d3db1e2a1e55257d210fa04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04">CAN_F11R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga1459d395a3b08a948c3f5002e0914516"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB6" ref="ga1459d395a3b08a948c3f5002e0914516" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516">CAN_F11R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga30fc2236c2a18b7cb6e493fad36d8efe"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB7" ref="ga30fc2236c2a18b7cb6e493fad36d8efe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe">CAN_F11R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga74ab4a6f6b5a751acda410e0c39b87af"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB8" ref="ga74ab4a6f6b5a751acda410e0c39b87af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af">CAN_F11R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga4e69f7001534264fd027371fa188ac52"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R1_FB9" ref="ga4e69f7001534264fd027371fa188ac52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52">CAN_F11R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="gacad6560088b586891d446952bbd8fbbe"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB0" ref="gacad6560088b586891d446952bbd8fbbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe">CAN_F11R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gac81bc667cb0c63aa0448f6e0eb1d105d"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB1" ref="gac81bc667cb0c63aa0448f6e0eb1d105d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d">CAN_F11R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9dad5ea347a6a928997a0a1c149369ce"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB10" ref="ga9dad5ea347a6a928997a0a1c149369ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce">CAN_F11R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga9285109080a523012f27b3bdbabc6949"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB11" ref="ga9285109080a523012f27b3bdbabc6949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949">CAN_F11R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga65cdf759738f8b0cb8c4c3231453aad8"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB12" ref="ga65cdf759738f8b0cb8c4c3231453aad8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8">CAN_F11R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga24a40efa6debcdcfef0f7ab6d8b3eb04"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB13" ref="ga24a40efa6debcdcfef0f7ab6d8b3eb04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04">CAN_F11R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="gaa923634a3432436c4c84e65be1fd39d6"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB14" ref="gaa923634a3432436c4c84e65be1fd39d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6">CAN_F11R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga65bae4ee01f83fe051acee8ee4c8a10e"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB15" ref="ga65bae4ee01f83fe051acee8ee4c8a10e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e">CAN_F11R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga7b6762f3642ce7a06fff58270ac9f53f"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB16" ref="ga7b6762f3642ce7a06fff58270ac9f53f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f">CAN_F11R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga69c7d6a41708543278980035b64bd31b"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB17" ref="ga69c7d6a41708543278980035b64bd31b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b">CAN_F11R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga88d6d67020cbc5a4d5f0b7c5dc488aa6"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB18" ref="ga88d6d67020cbc5a4d5f0b7c5dc488aa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6">CAN_F11R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga07f4a8d606f2063be35b52e1fc5e4b58"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB19" ref="ga07f4a8d606f2063be35b52e1fc5e4b58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58">CAN_F11R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga8dab8868637d6d6fb707b6a37a5989b5"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB2" ref="ga8dab8868637d6d6fb707b6a37a5989b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5">CAN_F11R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga58c6e5b0076c31b7bee1c9aea94e11fb"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB20" ref="ga58c6e5b0076c31b7bee1c9aea94e11fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb">CAN_F11R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga93bf815d462dc3a40725f73e107e11f5"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB21" ref="ga93bf815d462dc3a40725f73e107e11f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5">CAN_F11R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="gaeebe934727476f5fde11c888c424c417"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB22" ref="gaeebe934727476f5fde11c888c424c417" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417">CAN_F11R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga8324877e56a61c15119f2ebf929894cc"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB23" ref="ga8324877e56a61c15119f2ebf929894cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc">CAN_F11R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="gadfd994c36da11529ac494df973b5759c"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB24" ref="gadfd994c36da11529ac494df973b5759c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c">CAN_F11R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga8f3e9d272b625f7d6269057aee5d7761"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB25" ref="ga8f3e9d272b625f7d6269057aee5d7761" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761">CAN_F11R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga5da4d794a9797d14536197679b7b2b14"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB26" ref="ga5da4d794a9797d14536197679b7b2b14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14">CAN_F11R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="gad9b9a815f36e7c2929f4313ca424c83a"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB27" ref="gad9b9a815f36e7c2929f4313ca424c83a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a">CAN_F11R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="gaf162471f4c070d13fa409d44467373fc"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB28" ref="gaf162471f4c070d13fa409d44467373fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc">CAN_F11R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga2c301fd37e3fa27d3bd28a1f3f553e77"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB29" ref="ga2c301fd37e3fa27d3bd28a1f3f553e77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77">CAN_F11R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga559246cfa4658a5adaa282e4a3b35dd5"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB3" ref="ga559246cfa4658a5adaa282e4a3b35dd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5">CAN_F11R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga2bdc4ba1d0e44ba4d7a03cfd3197b687"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB30" ref="ga2bdc4ba1d0e44ba4d7a03cfd3197b687" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687">CAN_F11R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga6525c1ff364a229c9ea1b353b11be8c3"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB31" ref="ga6525c1ff364a229c9ea1b353b11be8c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3">CAN_F11R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga499aebdfc0c14b9c399698e28fde3e50"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB4" ref="ga499aebdfc0c14b9c399698e28fde3e50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50">CAN_F11R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga1613d097fe5b7107ff36f97a9263bd38"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB5" ref="ga1613d097fe5b7107ff36f97a9263bd38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38">CAN_F11R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga9db1830185822d66619059a644d86ffe"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB6" ref="ga9db1830185822d66619059a644d86ffe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe">CAN_F11R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gab35bedade0c9f71455abfbbac2edee14"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB7" ref="gab35bedade0c9f71455abfbbac2edee14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14">CAN_F11R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gac79ac007ffed536eedddffdd2615c5f7"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB8" ref="gac79ac007ffed536eedddffdd2615c5f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7">CAN_F11R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gad5900c2273c405ce35b9bd52b189c102"></a><!-- doxytag: member="stm32f10x.h::CAN_F11R2_FB9" ref="gad5900c2273c405ce35b9bd52b189c102" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102">CAN_F11R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="gaccbe3637fb55f28496ca7f692a69f6ca"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB0" ref="gaccbe3637fb55f28496ca7f692a69f6ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca">CAN_F12R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gae625d21947ae82cc3509b06363ad0635"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB1" ref="gae625d21947ae82cc3509b06363ad0635" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635">CAN_F12R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1b8594ab0c5d9124accd2d6ca85cf4bd"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB10" ref="ga1b8594ab0c5d9124accd2d6ca85cf4bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd">CAN_F12R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga4025ed76892f23e5a63d0d8ac6a2be5f"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB11" ref="ga4025ed76892f23e5a63d0d8ac6a2be5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f">CAN_F12R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga6e2e318cc14828c118bd40d982922e14"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB12" ref="ga6e2e318cc14828c118bd40d982922e14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14">CAN_F12R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga4e0ff698b5e9f3f99a421166611b041d"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB13" ref="ga4e0ff698b5e9f3f99a421166611b041d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d">CAN_F12R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga6b0666538a7646ddc0fcd882a261f5d9"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB14" ref="ga6b0666538a7646ddc0fcd882a261f5d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9">CAN_F12R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga846d84b3d53e305b093198379f442528"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB15" ref="ga846d84b3d53e305b093198379f442528" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528">CAN_F12R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="gad7940c0898c2ef1d9f829bf1b6b5fcf3"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB16" ref="gad7940c0898c2ef1d9f829bf1b6b5fcf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3">CAN_F12R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga6bdc7bd4dbad1f8e3bb622343bd7c522"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB17" ref="ga6bdc7bd4dbad1f8e3bb622343bd7c522" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522">CAN_F12R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga7c870a6fbae41b4f1c6d66ab690789d6"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB18" ref="ga7c870a6fbae41b4f1c6d66ab690789d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6">CAN_F12R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga09e179b38460e47b81616c46a5f356f8"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB19" ref="ga09e179b38460e47b81616c46a5f356f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8">CAN_F12R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga9de7cc313f2b6b16a564b13b1bc30157"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB2" ref="ga9de7cc313f2b6b16a564b13b1bc30157" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157">CAN_F12R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="gad42e298d4d97c98cc5149bc552a598fa"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB20" ref="gad42e298d4d97c98cc5149bc552a598fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa">CAN_F12R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga318e2a6ae62d5172dcdb45e011d5e0c4"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB21" ref="ga318e2a6ae62d5172dcdb45e011d5e0c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4">CAN_F12R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga90e95cb0020289335acd5d7f4b62a880"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB22" ref="ga90e95cb0020289335acd5d7f4b62a880" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880">CAN_F12R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga2e2720e18fdff00c9fb75d5136e485dc"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB23" ref="ga2e2720e18fdff00c9fb75d5136e485dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc">CAN_F12R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="gae4a87123ae5ff76992162152fbb4c92a"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB24" ref="gae4a87123ae5ff76992162152fbb4c92a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a">CAN_F12R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga9582717e16455f97c7dff65f7beadd6e"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB25" ref="ga9582717e16455f97c7dff65f7beadd6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e">CAN_F12R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="gaf15e362beb5a3b733c08c8c2ab81efcb"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB26" ref="gaf15e362beb5a3b733c08c8c2ab81efcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb">CAN_F12R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga3d600a7a39c7069c216db511d3a5d866"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB27" ref="ga3d600a7a39c7069c216db511d3a5d866" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866">CAN_F12R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="gab9a6addc248c6db2118d1ce6e049d331"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB28" ref="gab9a6addc248c6db2118d1ce6e049d331" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331">CAN_F12R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga31d3a46845cd9ca6670472aae2aa2ebe"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB29" ref="ga31d3a46845cd9ca6670472aae2aa2ebe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe">CAN_F12R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="gac039cc1ce2281cf10be62cbc44748f5f"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB3" ref="gac039cc1ce2281cf10be62cbc44748f5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f">CAN_F12R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa06596dcbb545fbeea2ec20f629d9555"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB30" ref="gaa06596dcbb545fbeea2ec20f629d9555" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555">CAN_F12R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="gac441b11b1be9b3608b9a09c2b8069722"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB31" ref="gac441b11b1be9b3608b9a09c2b8069722" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722">CAN_F12R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="gabc3a35b6f6b3a46c176398ec322fd6fb"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB4" ref="gabc3a35b6f6b3a46c176398ec322fd6fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb">CAN_F12R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga4d005c10fe75169336104c3155294000"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB5" ref="ga4d005c10fe75169336104c3155294000" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000">CAN_F12R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga51256bfed734a95da3e7880e279432bf"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB6" ref="ga51256bfed734a95da3e7880e279432bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf">CAN_F12R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga2c967f124b03968372d801e1393fa209"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB7" ref="ga2c967f124b03968372d801e1393fa209" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209">CAN_F12R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga592f9953deeb56888144c72060d04e24"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB8" ref="ga592f9953deeb56888144c72060d04e24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24">CAN_F12R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga4d1613eac2aaeafda711cf3308ccd44c"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R1_FB9" ref="ga4d1613eac2aaeafda711cf3308ccd44c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c">CAN_F12R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="gac5fd095552b3108c685514e78e43e52d"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB0" ref="gac5fd095552b3108c685514e78e43e52d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d">CAN_F12R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga450e88e19b2e478e73cbc5eef74a72d2"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB1" ref="ga450e88e19b2e478e73cbc5eef74a72d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2">CAN_F12R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga854c2b7108e33d263cc8269648f8bbbe"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB10" ref="ga854c2b7108e33d263cc8269648f8bbbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe">CAN_F12R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga2ed3de0039e458bac5530d08c2e9af51"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB11" ref="ga2ed3de0039e458bac5530d08c2e9af51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51">CAN_F12R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="gadad0db6fe916794156f773e98b524b07"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB12" ref="gadad0db6fe916794156f773e98b524b07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07">CAN_F12R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB13" ref="gaa7a50bd0de8b4e85d9e90c1f48ef7bc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8">CAN_F12R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga2c5558cc37c62c5570a5e2716e30ed99"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB14" ref="ga2c5558cc37c62c5570a5e2716e30ed99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99">CAN_F12R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga9fa511d56f90a2ee10e44e56e378f7ed"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB15" ref="ga9fa511d56f90a2ee10e44e56e378f7ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed">CAN_F12R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga77ae08ea078773a1aecbf74e89dc2a5d"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB16" ref="ga77ae08ea078773a1aecbf74e89dc2a5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d">CAN_F12R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga3a94ac3d4ba5c16a98fc04144ae3bb86"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB17" ref="ga3a94ac3d4ba5c16a98fc04144ae3bb86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86">CAN_F12R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="gae9070c9b9eec5dea6b5c4cdbaa1d5918"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB18" ref="gae9070c9b9eec5dea6b5c4cdbaa1d5918" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918">CAN_F12R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga758cacc8b96577bb3663da1fae36040b"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB19" ref="ga758cacc8b96577bb3663da1fae36040b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b">CAN_F12R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga17875db304b98c38e627f7d7db339136"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB2" ref="ga17875db304b98c38e627f7d7db339136" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136">CAN_F12R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga80db4704807d6df4aaee2eebfcf5210a"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB20" ref="ga80db4704807d6df4aaee2eebfcf5210a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a">CAN_F12R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gac3d3fb3a9b4b6b90139024bef933bc3d"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB21" ref="gac3d3fb3a9b4b6b90139024bef933bc3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d">CAN_F12R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga24e87973f51235e81195d84f78489cb0"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB22" ref="ga24e87973f51235e81195d84f78489cb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0">CAN_F12R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga4e917f2a362569d86a75a34eddce636c"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB23" ref="ga4e917f2a362569d86a75a34eddce636c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c">CAN_F12R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="gad6e5f2c5de8981fbfc152926fc8fb057"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB24" ref="gad6e5f2c5de8981fbfc152926fc8fb057" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057">CAN_F12R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="gaaad1149501e8f926a247aa532405c0b9"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB25" ref="gaaad1149501e8f926a247aa532405c0b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9">CAN_F12R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga53538969afd7e43cc7fed4c400ab6f5a"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB26" ref="ga53538969afd7e43cc7fed4c400ab6f5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a">CAN_F12R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga74e04fa5d17a7cc7687c0ca40dd571ce"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB27" ref="ga74e04fa5d17a7cc7687c0ca40dd571ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce">CAN_F12R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="gadc1d97354c1649fa5ddc46f4271297d9"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB28" ref="gadc1d97354c1649fa5ddc46f4271297d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9">CAN_F12R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga71b870003e469dcb24979e835a2f81a4"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB29" ref="ga71b870003e469dcb24979e835a2f81a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4">CAN_F12R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga2960fee8bc56574e1b51975da7d2f041"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB3" ref="ga2960fee8bc56574e1b51975da7d2f041" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041">CAN_F12R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga2894b732a9683d32620fb90b06ba9f62"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB30" ref="ga2894b732a9683d32620fb90b06ba9f62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62">CAN_F12R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="gab11cddebcb4e1ab70b7222a999d0c58a"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB31" ref="gab11cddebcb4e1ab70b7222a999d0c58a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a">CAN_F12R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga6b3b6f518fae0cb1123aa187138d90b6"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB4" ref="ga6b3b6f518fae0cb1123aa187138d90b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6">CAN_F12R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga39cedc414fa80ef987825daf32e11ac4"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB5" ref="ga39cedc414fa80ef987825daf32e11ac4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4">CAN_F12R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga10aa07474c2e7cf7f2845d0d2b2bd383"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB6" ref="ga10aa07474c2e7cf7f2845d0d2b2bd383" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383">CAN_F12R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga227ef5f36f6e03969cd952d62a3bc0a9"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB7" ref="ga227ef5f36f6e03969cd952d62a3bc0a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9">CAN_F12R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga7a946c991cee617b322ff9a372af3512"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB8" ref="ga7a946c991cee617b322ff9a372af3512" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512">CAN_F12R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gad0ab582743e96fcd36662a9434b875bd"></a><!-- doxytag: member="stm32f10x.h::CAN_F12R2_FB9" ref="gad0ab582743e96fcd36662a9434b875bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd">CAN_F12R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="gaa20d063950ad122a1965527a17d93c37"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB0" ref="gaa20d063950ad122a1965527a17d93c37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37">CAN_F13R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf60decd61c8a8dc9e4342de8ad67ea76"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB1" ref="gaf60decd61c8a8dc9e4342de8ad67ea76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76">CAN_F13R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga14640c225c434428ef1870f462eb9bbd"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB10" ref="ga14640c225c434428ef1870f462eb9bbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd">CAN_F13R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga7d8c9f5879cc4e31fe2e63f82febbc69"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB11" ref="ga7d8c9f5879cc4e31fe2e63f82febbc69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69">CAN_F13R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga8e0e3cfe033bb34f62312cfe47d1b84a"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB12" ref="ga8e0e3cfe033bb34f62312cfe47d1b84a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a">CAN_F13R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga93d91a28c1ffca3f72f10e0b44040791"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB13" ref="ga93d91a28c1ffca3f72f10e0b44040791" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791">CAN_F13R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga355b438a5abccec89e13bdd00206b36f"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB14" ref="ga355b438a5abccec89e13bdd00206b36f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f">CAN_F13R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga89b23d147d2c040eb2317633b3ef46da"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB15" ref="ga89b23d147d2c040eb2317633b3ef46da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da">CAN_F13R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga81d184cd46306fe24b46087a90e8f8f2"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB16" ref="ga81d184cd46306fe24b46087a90e8f8f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2">CAN_F13R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga151a0e903046edc92bddcd0ef4a23449"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB17" ref="ga151a0e903046edc92bddcd0ef4a23449" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449">CAN_F13R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB18" ref="ga9e95e6d0d060fb2cfdf31e1b5fdfe3de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de">CAN_F13R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga1e0fb1cf032c57f954dd2679a05f8115"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB19" ref="ga1e0fb1cf032c57f954dd2679a05f8115" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115">CAN_F13R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga7863b3af06385d0e9037c57a5d2091e2"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB2" ref="ga7863b3af06385d0e9037c57a5d2091e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2">CAN_F13R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="gaeb775bb1ded6a8f55f2a0849bec2eeac"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB20" ref="gaeb775bb1ded6a8f55f2a0849bec2eeac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac">CAN_F13R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga8743dfb60255d98911ea66605efd3b2f"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB21" ref="ga8743dfb60255d98911ea66605efd3b2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f">CAN_F13R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga54b067c38f3be3ad6041ea12fec15700"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB22" ref="ga54b067c38f3be3ad6041ea12fec15700" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700">CAN_F13R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga00fe1942d9a8767a76f139bd74eafea0"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB23" ref="ga00fe1942d9a8767a76f139bd74eafea0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0">CAN_F13R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga05db1c0a2e6e051d616b59f386dc7b1e"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB24" ref="ga05db1c0a2e6e051d616b59f386dc7b1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e">CAN_F13R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga66dd0da9fd8ef27b30f1ad56a9982caf"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB25" ref="ga66dd0da9fd8ef27b30f1ad56a9982caf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf">CAN_F13R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="gaf3b8381bc6ce5ab107cc1a92e565387a"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB26" ref="gaf3b8381bc6ce5ab107cc1a92e565387a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a">CAN_F13R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga91c99de5ae099ecdee50ebd62e552df5"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB27" ref="ga91c99de5ae099ecdee50ebd62e552df5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5">CAN_F13R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga83713f9e2c3c90f001ab378d9ca1f488"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB28" ref="ga83713f9e2c3c90f001ab378d9ca1f488" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488">CAN_F13R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga050fb1e9555d0d24f81682e194677684"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB29" ref="ga050fb1e9555d0d24f81682e194677684" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684">CAN_F13R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga043282b30813ce88dbdb320936ff6aca"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB3" ref="ga043282b30813ce88dbdb320936ff6aca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca">CAN_F13R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga761164856a25bc246396c7c82fdeb447"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB30" ref="ga761164856a25bc246396c7c82fdeb447" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447">CAN_F13R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga1a750d71e94876d2f6e73a0e8b7217b2"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB31" ref="ga1a750d71e94876d2f6e73a0e8b7217b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2">CAN_F13R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga3bbc9e9866f20d9d2f3cea1c6777c673"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB4" ref="ga3bbc9e9866f20d9d2f3cea1c6777c673" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673">CAN_F13R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga885b36e017b013ab6deedd91d9ac2c66"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB5" ref="ga885b36e017b013ab6deedd91d9ac2c66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66">CAN_F13R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="gaa389b53582e5cacf326fff4512626d68"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB6" ref="gaa389b53582e5cacf326fff4512626d68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68">CAN_F13R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gad09b75feeda08b16962db7da6a32dc9b"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB7" ref="gad09b75feeda08b16962db7da6a32dc9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b">CAN_F13R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gaaba75675c019979882ecd8c6ef82d7a4"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB8" ref="gaaba75675c019979882ecd8c6ef82d7a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4">CAN_F13R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gac579473f666edec0e0fcce278b642a9d"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R1_FB9" ref="gac579473f666edec0e0fcce278b642a9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d">CAN_F13R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga0b6865be0c757b49a250a537d73ae85e"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB0" ref="ga0b6865be0c757b49a250a537d73ae85e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e">CAN_F13R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf18df9b2fd549b8991fdd9f8f94e7cbb"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB1" ref="gaf18df9b2fd549b8991fdd9f8f94e7cbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb">CAN_F13R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="gafb4be9c1da46b251c43c0aafe7b04497"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB10" ref="gafb4be9c1da46b251c43c0aafe7b04497" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497">CAN_F13R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga47f5215de00574378a489f90eb11eff4"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB11" ref="ga47f5215de00574378a489f90eb11eff4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4">CAN_F13R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="gac3bbd5350aeb18966e2a40e2dc4223e3"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB12" ref="gac3bbd5350aeb18966e2a40e2dc4223e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3">CAN_F13R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="gab2d97199e363dd56cd9a455aec75ef1c"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB13" ref="gab2d97199e363dd56cd9a455aec75ef1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c">CAN_F13R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga0731f4e60125130bebf88d33fd4ae3ca"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB14" ref="ga0731f4e60125130bebf88d33fd4ae3ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca">CAN_F13R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga1683c0cc3b3143a919f4dd59243eba9f"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB15" ref="ga1683c0cc3b3143a919f4dd59243eba9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f">CAN_F13R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="gad2ed74a0929c6d397c14f49f114f13bf"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB16" ref="gad2ed74a0929c6d397c14f49f114f13bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf">CAN_F13R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gafde6cdff22bf29d31b5be1b309fe4dde"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB17" ref="gafde6cdff22bf29d31b5be1b309fe4dde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde">CAN_F13R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="gabb873fa1c32fbf6c5a2f3be93ba2f2e6"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB18" ref="gabb873fa1c32fbf6c5a2f3be93ba2f2e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6">CAN_F13R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="gaf82a4dfd4d3c7a13232479be997ed1f9"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB19" ref="gaf82a4dfd4d3c7a13232479be997ed1f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9">CAN_F13R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga034e8f5b7675ce34eb2792531c7e174d"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB2" ref="ga034e8f5b7675ce34eb2792531c7e174d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d">CAN_F13R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="gaa7bf4384e44f002392339a71bc9c912c"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB20" ref="gaa7bf4384e44f002392339a71bc9c912c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c">CAN_F13R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gaa7023986be02dd8f736e04e658844061"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB21" ref="gaa7023986be02dd8f736e04e658844061" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061">CAN_F13R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="gafd059121f2a882342a409ebef8a96999"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB22" ref="gafd059121f2a882342a409ebef8a96999" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999">CAN_F13R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga5ef57f88bf1e6e34b0096013278926c0"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB23" ref="ga5ef57f88bf1e6e34b0096013278926c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0">CAN_F13R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga4847de9f5b54fc5ce00e0fba69564d2d"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB24" ref="ga4847de9f5b54fc5ce00e0fba69564d2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d">CAN_F13R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga2c415fa87c556bd8a4fc0f680d25f160"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB25" ref="ga2c415fa87c556bd8a4fc0f680d25f160" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160">CAN_F13R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga20487222c41a08fe68b9ce58dfd52fff"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB26" ref="ga20487222c41a08fe68b9ce58dfd52fff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff">CAN_F13R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="gaa0d5ca021778a6e84fd3c0ad8981255d"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB27" ref="gaa0d5ca021778a6e84fd3c0ad8981255d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d">CAN_F13R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga2f0c8c09be20a14f29ab46d53dd712ba"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB28" ref="ga2f0c8c09be20a14f29ab46d53dd712ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba">CAN_F13R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga26161b84a5fc507f959b620c8e380703"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB29" ref="ga26161b84a5fc507f959b620c8e380703" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703">CAN_F13R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="gaf19767c0892dffb6eff8c5a3b0e254f5"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB3" ref="gaf19767c0892dffb6eff8c5a3b0e254f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5">CAN_F13R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga1e753550a0a8547c7f64346e22925012"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB30" ref="ga1e753550a0a8547c7f64346e22925012" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012">CAN_F13R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga305ac04b1c5198a4f82c78c570ce7f97"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB31" ref="ga305ac04b1c5198a4f82c78c570ce7f97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97">CAN_F13R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="gad03b0ab4d686a1ad858f1ba4b679fff9"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB4" ref="gad03b0ab4d686a1ad858f1ba4b679fff9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9">CAN_F13R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8e37522978ae2e88c27f5604c5517d42"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB5" ref="ga8e37522978ae2e88c27f5604c5517d42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42">CAN_F13R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga2bf6fff2ca4adf6e093a13b2db77adbb"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB6" ref="ga2bf6fff2ca4adf6e093a13b2db77adbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb">CAN_F13R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gabca970c306c9c9b576ef3424f686f324"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB7" ref="gabca970c306c9c9b576ef3424f686f324" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324">CAN_F13R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gae44e1d120c773c9dc26f418acf3cb6de"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB8" ref="gae44e1d120c773c9dc26f418acf3cb6de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de">CAN_F13R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga891d1d97e1a57c4cfa1a714b61b083eb"></a><!-- doxytag: member="stm32f10x.h::CAN_F13R2_FB9" ref="ga891d1d97e1a57c4cfa1a714b61b083eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb">CAN_F13R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="gaf74bbd84aff2eb3891f6f6d0c418793c"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB0" ref="gaf74bbd84aff2eb3891f6f6d0c418793c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c">CAN_F1R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa2cb33663f4220e5a0d416cbddcec193"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB1" ref="gaa2cb33663f4220e5a0d416cbddcec193" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193">CAN_F1R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7f049fa606d557a8a468747c6d285357"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB10" ref="ga7f049fa606d557a8a468747c6d285357" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357">CAN_F1R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga43409866ee9e6ea1712f50679a4bb212"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB11" ref="ga43409866ee9e6ea1712f50679a4bb212" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212">CAN_F1R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga3f86fb2f2080f513d8392d389cdaa1fd"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB12" ref="ga3f86fb2f2080f513d8392d389cdaa1fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd">CAN_F1R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga2c1b7aeeb196a6564b2b3f049590520e"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB13" ref="ga2c1b7aeeb196a6564b2b3f049590520e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e">CAN_F1R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga45bad406315318f9cecb0c783ac7218d"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB14" ref="ga45bad406315318f9cecb0c783ac7218d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d">CAN_F1R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga9b105deaf668c0e04950be0de975bcde"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB15" ref="ga9b105deaf668c0e04950be0de975bcde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde">CAN_F1R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga84fabcf9736d7ef78587ff63cb6b1373"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB16" ref="ga84fabcf9736d7ef78587ff63cb6b1373" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373">CAN_F1R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga966d41aca2269fd8cb6830dbbd176140"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB17" ref="ga966d41aca2269fd8cb6830dbbd176140" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140">CAN_F1R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB18" ref="ga9a53cd0cf8722dc63b8ff26d4b0fa0f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7">CAN_F1R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga3fb64b2b59f73045b3ead12ab1211b4b"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB19" ref="ga3fb64b2b59f73045b3ead12ab1211b4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b">CAN_F1R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga86d75200e9ead1afbe88add086ac4bb4"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB2" ref="ga86d75200e9ead1afbe88add086ac4bb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4">CAN_F1R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="gad558faeeeaf748bdface31d4bd3ed5b6"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB20" ref="gad558faeeeaf748bdface31d4bd3ed5b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6">CAN_F1R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gab16bc53f206b1f318e5fe8c248294fec"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB21" ref="gab16bc53f206b1f318e5fe8c248294fec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec">CAN_F1R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga42841c82744146dc70e8e679b5904e02"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB22" ref="ga42841c82744146dc70e8e679b5904e02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02">CAN_F1R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="gad1f961b642e42faaaf495c9ec099c128"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB23" ref="gad1f961b642e42faaaf495c9ec099c128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128">CAN_F1R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga96670686c71a15631ec2f772973dd7d5"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB24" ref="ga96670686c71a15631ec2f772973dd7d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5">CAN_F1R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="gaa2d8b1a30c3a6ae1f75369abc445ab7d"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB25" ref="gaa2d8b1a30c3a6ae1f75369abc445ab7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d">CAN_F1R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="gaf027c958889ab93acfb1b86988269874"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB26" ref="gaf027c958889ab93acfb1b86988269874" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874">CAN_F1R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga32400e283bc0037da21f0c913bb860b6"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB27" ref="ga32400e283bc0037da21f0c913bb860b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6">CAN_F1R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="gadb0467d664f27b3ca8ef4ad220593c46"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB28" ref="gadb0467d664f27b3ca8ef4ad220593c46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46">CAN_F1R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga1c3e3090ab67a54830be208a628efd8f"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB29" ref="ga1c3e3090ab67a54830be208a628efd8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f">CAN_F1R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="gaa4dbe3b567fca94f5d5e4c877e0383d4"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB3" ref="gaa4dbe3b567fca94f5d5e4c877e0383d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4">CAN_F1R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga85034e026be1af5e45e5d15537449e6d"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB30" ref="ga85034e026be1af5e45e5d15537449e6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d">CAN_F1R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga6ddfc083d58a190057fb67e4eb31136b"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB31" ref="ga6ddfc083d58a190057fb67e4eb31136b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b">CAN_F1R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="gab74c1e5fba0af06b783289d56a8d743a"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB4" ref="gab74c1e5fba0af06b783289d56a8d743a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a">CAN_F1R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga163dda15630c6f057bac420a8cb393d8"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB5" ref="ga163dda15630c6f057bac420a8cb393d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8">CAN_F1R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="gadd27041e24d500c940abed9aaa53910d"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB6" ref="gadd27041e24d500c940abed9aaa53910d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d">CAN_F1R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gaadfffc15f309b85cc3abd7439ea4b8c6"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB7" ref="gaadfffc15f309b85cc3abd7439ea4b8c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6">CAN_F1R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gadf2588b13464de27f12768d33a75d2ba"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB8" ref="gadf2588b13464de27f12768d33a75d2ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba">CAN_F1R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga979839e5c63f94eb294a09b74f5c09bf"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R1_FB9" ref="ga979839e5c63f94eb294a09b74f5c09bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf">CAN_F1R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga7ea3c5d8ab8962d9cd0e2b067167d3d4"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB0" ref="ga7ea3c5d8ab8962d9cd0e2b067167d3d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4">CAN_F1R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gacfa5449488e7330d8f11f75fcf3e75cd"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB1" ref="gacfa5449488e7330d8f11f75fcf3e75cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd">CAN_F1R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga915236a6b5081c2c30bd4d49144bc463"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB10" ref="ga915236a6b5081c2c30bd4d49144bc463" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463">CAN_F1R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="gabf1aa2e62d4eede199196f81795d309c"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB11" ref="gabf1aa2e62d4eede199196f81795d309c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c">CAN_F1R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga7db0ae3dcaab35e4c496c8a800b5c994"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB12" ref="ga7db0ae3dcaab35e4c496c8a800b5c994" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994">CAN_F1R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga02cdb71c56a5d9994ecd2dee668c7184"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB13" ref="ga02cdb71c56a5d9994ecd2dee668c7184" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184">CAN_F1R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="gac66691ca840db6c861460d311a942a87"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB14" ref="gac66691ca840db6c861460d311a942a87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87">CAN_F1R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="gabcdd57022e26859db1f81f2df08c8725"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB15" ref="gabcdd57022e26859db1f81f2df08c8725" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725">CAN_F1R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga211795b36769a0b87044f0d82a7a72b1"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB16" ref="ga211795b36769a0b87044f0d82a7a72b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1">CAN_F1R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gabc8c427731f33c76fad0873bb29a4b4c"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB17" ref="gabc8c427731f33c76fad0873bb29a4b4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c">CAN_F1R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga10a3e6be9968b8007562e7afe6b3b342"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB18" ref="ga10a3e6be9968b8007562e7afe6b3b342" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342">CAN_F1R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga4aac6ab4bd4cdeecbe621adf1d11b95a"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB19" ref="ga4aac6ab4bd4cdeecbe621adf1d11b95a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a">CAN_F1R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="gafe49a3e224459f1bd9b3279ebfa8803b"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB2" ref="gafe49a3e224459f1bd9b3279ebfa8803b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b">CAN_F1R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga30140ced3da0d0a526c4f4f5881987c1"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB20" ref="ga30140ced3da0d0a526c4f4f5881987c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1">CAN_F1R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga49f36aec2e851ed18c5a382a0708bbcb"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB21" ref="ga49f36aec2e851ed18c5a382a0708bbcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb">CAN_F1R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga99ccab06a8a97616a2fc3e026f36351d"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB22" ref="ga99ccab06a8a97616a2fc3e026f36351d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d">CAN_F1R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="gaaa408889ff6478d6558d4c53c9114bde"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB23" ref="gaaa408889ff6478d6558d4c53c9114bde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde">CAN_F1R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga032dd8dc11aa9013cc0e824e31932951"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB24" ref="ga032dd8dc11aa9013cc0e824e31932951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951">CAN_F1R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga76f29020524ec6403a40de4e260a2ea8"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB25" ref="ga76f29020524ec6403a40de4e260a2ea8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8">CAN_F1R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga0bb51cd27fea671be51a59ce7a83008e"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB26" ref="ga0bb51cd27fea671be51a59ce7a83008e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e">CAN_F1R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga085c38b511aa4895b6c939a06070c916"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB27" ref="ga085c38b511aa4895b6c939a06070c916" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916">CAN_F1R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="gabe299378c771da8d7d8e72a6f6e41f7f"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB28" ref="gabe299378c771da8d7d8e72a6f6e41f7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f">CAN_F1R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="gaabc8bef79b09bcfcb0df6ba467ed906b"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB29" ref="gaabc8bef79b09bcfcb0df6ba467ed906b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b">CAN_F1R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga77cf2217ec29e2043bada827249dedd5"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB3" ref="ga77cf2217ec29e2043bada827249dedd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5">CAN_F1R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="gabc4aba2c95f27229987d9eb4cda9890c"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB30" ref="gabc4aba2c95f27229987d9eb4cda9890c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c">CAN_F1R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga21cbfc217d67062d265753964c871065"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB31" ref="ga21cbfc217d67062d265753964c871065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065">CAN_F1R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="gaf35643f0148ed0f93e3ba52e95a4cf6b"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB4" ref="gaf35643f0148ed0f93e3ba52e95a4cf6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b">CAN_F1R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="gae08798adabd9cc0fb2b07eaff6444878"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB5" ref="gae08798adabd9cc0fb2b07eaff6444878" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878">CAN_F1R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga06659c9a418d7f4a8729d87bc397be23"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB6" ref="ga06659c9a418d7f4a8729d87bc397be23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23">CAN_F1R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga36bb9ca8dadd6714052f8d31cb01cb7b"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB7" ref="ga36bb9ca8dadd6714052f8d31cb01cb7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b">CAN_F1R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga2d400044261146be3deb722d9cf3d5c1"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB8" ref="ga2d400044261146be3deb722d9cf3d5c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1">CAN_F1R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gab3e5769ea8faaed16c6cb2ce979d28a9"></a><!-- doxytag: member="stm32f10x.h::CAN_F1R2_FB9" ref="gab3e5769ea8faaed16c6cb2ce979d28a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9">CAN_F1R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="gaf17f4c3e553020ee893415796bd29d84"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB0" ref="gaf17f4c3e553020ee893415796bd29d84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84">CAN_F2R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gae97de172023462e5f40d4b420209809b"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB1" ref="gae97de172023462e5f40d4b420209809b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b">CAN_F2R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga022da7a86e8174aff1054eb1aef2c73c"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB10" ref="ga022da7a86e8174aff1054eb1aef2c73c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c">CAN_F2R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="gaedf715fa1ef43c8461408944e4aecec7"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB11" ref="gaedf715fa1ef43c8461408944e4aecec7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7">CAN_F2R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga47960a79c582cbc9bfef85c411a2be94"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB12" ref="ga47960a79c582cbc9bfef85c411a2be94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94">CAN_F2R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB13" ref="gae8c6e3cf3a4d1e9d722e820a3a0c1b6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a">CAN_F2R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga421a366074fb422686461a92abd1259e"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB14" ref="ga421a366074fb422686461a92abd1259e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e">CAN_F2R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga178a0308db954b97818401be1f28a990"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB15" ref="ga178a0308db954b97818401be1f28a990" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990">CAN_F2R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="gab60aef7e45f8d12777032321a33cdb38"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB16" ref="gab60aef7e45f8d12777032321a33cdb38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38">CAN_F2R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga0483dac5b6986246a3ba106fbeb8e3bd"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB17" ref="ga0483dac5b6986246a3ba106fbeb8e3bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd">CAN_F2R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga259b472c9c9f158e1701c8b8d5a940b9"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB18" ref="ga259b472c9c9f158e1701c8b8d5a940b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9">CAN_F2R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga23db612c79422bee815e437d6aaf5a6c"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB19" ref="ga23db612c79422bee815e437d6aaf5a6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c">CAN_F2R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga23008ac61893eb6a65ab9041c53a84ee"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB2" ref="ga23008ac61893eb6a65ab9041c53a84ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee">CAN_F2R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="gaef9a469e877bfa29f4edb66730c43d43"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB20" ref="gaef9a469e877bfa29f4edb66730c43d43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43">CAN_F2R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga4edc4a54cc13f63afe8dbe3aa37776a5"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB21" ref="ga4edc4a54cc13f63afe8dbe3aa37776a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5">CAN_F2R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga169f5fb3dd35ae2b048c8c05c3e202d7"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB22" ref="ga169f5fb3dd35ae2b048c8c05c3e202d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7">CAN_F2R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga0073b206235b3c33a9b831e5027e3bf0"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB23" ref="ga0073b206235b3c33a9b831e5027e3bf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0">CAN_F2R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga459caea38417d17c042e52ba38eb3c1b"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB24" ref="ga459caea38417d17c042e52ba38eb3c1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b">CAN_F2R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="gae0da8cd8657f6e67f1d86fc9f695bb4e"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB25" ref="gae0da8cd8657f6e67f1d86fc9f695bb4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e">CAN_F2R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga80c9ae7f2eca3db813737c49d49f2b08"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB26" ref="ga80c9ae7f2eca3db813737c49d49f2b08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08">CAN_F2R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga1d6b6c109e359e3d2a07e6626c2b4aff"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB27" ref="ga1d6b6c109e359e3d2a07e6626c2b4aff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff">CAN_F2R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga3c4d05997d8930291c8ab2bb19545714"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB28" ref="ga3c4d05997d8930291c8ab2bb19545714" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714">CAN_F2R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="gad5431f98aafd2a7f8158a335d65ebea1"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB29" ref="gad5431f98aafd2a7f8158a335d65ebea1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1">CAN_F2R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="gad559580b386d0c621a6bf7292c706e36"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB3" ref="gad559580b386d0c621a6bf7292c706e36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36">CAN_F2R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="gad79345a758898023543bd5384be09758"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB30" ref="gad79345a758898023543bd5384be09758" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758">CAN_F2R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="gaada8442f47c1fffb00c13e404d036122"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB31" ref="gaada8442f47c1fffb00c13e404d036122" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122">CAN_F2R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga0e52ca421788d68f3edb9a52434374dd"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB4" ref="ga0e52ca421788d68f3edb9a52434374dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd">CAN_F2R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga96a97a9711a0a53a7ee18907e95d8887"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB5" ref="ga96a97a9711a0a53a7ee18907e95d8887" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887">CAN_F2R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga6f73f1bd0d3246f27d7a91a620fb3cc7"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB6" ref="ga6f73f1bd0d3246f27d7a91a620fb3cc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7">CAN_F2R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga72bf4a6050af614eb1ac85c76feb95cc"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB7" ref="ga72bf4a6050af614eb1ac85c76feb95cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc">CAN_F2R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gad484c083bc2023deda5840facc549908"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB8" ref="gad484c083bc2023deda5840facc549908" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908">CAN_F2R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga0d0e05e4824f05e2cf12b3d0a0b7f319"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R1_FB9" ref="ga0d0e05e4824f05e2cf12b3d0a0b7f319" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319">CAN_F2R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga36964e4bf6aa10467b3d95781da56814"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB0" ref="ga36964e4bf6aa10467b3d95781da56814" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814">CAN_F2R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0d0541eb1a4f8ae0afe429ac0757de6a"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB1" ref="ga0d0541eb1a4f8ae0afe429ac0757de6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a">CAN_F2R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga360e02860472400a9000ef2fc8ba7bb1"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB10" ref="ga360e02860472400a9000ef2fc8ba7bb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1">CAN_F2R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga4c917a5b5e1a010229caaa5b3a41d7a6"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB11" ref="ga4c917a5b5e1a010229caaa5b3a41d7a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6">CAN_F2R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga0956873246e63b41c0a640bc8d117319"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB12" ref="ga0956873246e63b41c0a640bc8d117319" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319">CAN_F2R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga53202218de27d073d577c27427fe0cbe"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB13" ref="ga53202218de27d073d577c27427fe0cbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe">CAN_F2R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga960a1ffd4b153168494d91df69e30742"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB14" ref="ga960a1ffd4b153168494d91df69e30742" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742">CAN_F2R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="gafc81e9ab9ab926d1ca30c5b6060a126b"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB15" ref="gafc81e9ab9ab926d1ca30c5b6060a126b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b">CAN_F2R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="gaa5f9a5279398454a3a2493b3e1783f52"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB16" ref="gaa5f9a5279398454a3a2493b3e1783f52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52">CAN_F2R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga0275ec7527a223a33289118f9e0a2edd"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB17" ref="ga0275ec7527a223a33289118f9e0a2edd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd">CAN_F2R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga34028a240868ca7dd365ce98e31e84ca"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB18" ref="ga34028a240868ca7dd365ce98e31e84ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca">CAN_F2R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga807cfa122b6c74d85fdab233dd9ed502"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB19" ref="ga807cfa122b6c74d85fdab233dd9ed502" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502">CAN_F2R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga14fd5aff8767df509b396190ddf7fa28"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB2" ref="ga14fd5aff8767df509b396190ddf7fa28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28">CAN_F2R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1187f1ab7514c90af34b44eff80858fa"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB20" ref="ga1187f1ab7514c90af34b44eff80858fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa">CAN_F2R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gacecb18e779a44989b724901f6c2af84f"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB21" ref="gacecb18e779a44989b724901f6c2af84f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f">CAN_F2R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga3f2a6017895d8d139dcbc3d0e6e69e69"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB22" ref="ga3f2a6017895d8d139dcbc3d0e6e69e69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69">CAN_F2R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="gaceff2f283cbd4935ec5d45ceaa18efe0"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB23" ref="gaceff2f283cbd4935ec5d45ceaa18efe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0">CAN_F2R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga3086667a209f91ed6d6b496b83111044"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB24" ref="ga3086667a209f91ed6d6b496b83111044" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044">CAN_F2R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB25" ref="ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba">CAN_F2R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga51498379a1e3b81a83bf8d164c4f7e5e"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB26" ref="ga51498379a1e3b81a83bf8d164c4f7e5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e">CAN_F2R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="gaa1f78e7c530a3ef26d44b9353fa9ee36"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB27" ref="gaa1f78e7c530a3ef26d44b9353fa9ee36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36">CAN_F2R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga7e30d0e50fca346ca8cb427a6c85f9dc"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB28" ref="ga7e30d0e50fca346ca8cb427a6c85f9dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc">CAN_F2R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga77586d252cad5a0a866b1d9deb6835ba"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB29" ref="ga77586d252cad5a0a866b1d9deb6835ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba">CAN_F2R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga7283e2a71983078144fa9a8e5ae563a9"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB3" ref="ga7283e2a71983078144fa9a8e5ae563a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9">CAN_F2R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6a10903e507b35b7425b3ae98a8c6800"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB30" ref="ga6a10903e507b35b7425b3ae98a8c6800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800">CAN_F2R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="gac34bca92730b6f7cd0de8af1a2d0014f"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB31" ref="gac34bca92730b6f7cd0de8af1a2d0014f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f">CAN_F2R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="gaeba1324d32b084c477a0ece7b904a4cd"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB4" ref="gaeba1324d32b084c477a0ece7b904a4cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd">CAN_F2R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga1a367cf9f2f7e604e9f5e30b5ed30779"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB5" ref="ga1a367cf9f2f7e604e9f5e30b5ed30779" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779">CAN_F2R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga6b92ac9785e2f7c890130e9b7d792c79"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB6" ref="ga6b92ac9785e2f7c890130e9b7d792c79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79">CAN_F2R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gac969a33d20353d5cd7fb317f5fa71138"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB7" ref="gac969a33d20353d5cd7fb317f5fa71138" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138">CAN_F2R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gafeaac84fa5eec0173c531e9940327f86"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB8" ref="gafeaac84fa5eec0173c531e9940327f86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86">CAN_F2R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga532413ea309fa031e65397a5b31ac92c"></a><!-- doxytag: member="stm32f10x.h::CAN_F2R2_FB9" ref="ga532413ea309fa031e65397a5b31ac92c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c">CAN_F2R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga6bc065319a9862c1f5ca7326b790ef53"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB0" ref="ga6bc065319a9862c1f5ca7326b790ef53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53">CAN_F3R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga42e636521c72a20aa8380fe4fe150b91"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB1" ref="ga42e636521c72a20aa8380fe4fe150b91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91">CAN_F3R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="gadcfc2559b456c3af3804a22e0fb5c50d"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB10" ref="gadcfc2559b456c3af3804a22e0fb5c50d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d">CAN_F3R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga7df8031e3a2f661b45fdbde58a26c6b6"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB11" ref="ga7df8031e3a2f661b45fdbde58a26c6b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6">CAN_F3R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB12" ref="ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d">CAN_F3R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga95fc8c778ffa6deac5a202985fdd98ae"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB13" ref="ga95fc8c778ffa6deac5a202985fdd98ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae">CAN_F3R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga0c4a4998f2ddc12771da116b1c20d765"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB14" ref="ga0c4a4998f2ddc12771da116b1c20d765" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765">CAN_F3R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga5fb6157fc48147e6c74ed348d156bfa1"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB15" ref="ga5fb6157fc48147e6c74ed348d156bfa1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1">CAN_F3R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="gaadcf2a14e752519bf8a90129fb9d42b1"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB16" ref="gaadcf2a14e752519bf8a90129fb9d42b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1">CAN_F3R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga47c5296c991b481548302478df85e477"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB17" ref="ga47c5296c991b481548302478df85e477" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477">CAN_F3R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga657b8cda94fd736a4831ab4086ae746f"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB18" ref="ga657b8cda94fd736a4831ab4086ae746f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f">CAN_F3R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga435edc4b2055ac2d1c3ce616a9c1b236"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB19" ref="ga435edc4b2055ac2d1c3ce616a9c1b236" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236">CAN_F3R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga217f5b77e4fefb2d1135187ee2b5bbf2"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB2" ref="ga217f5b77e4fefb2d1135187ee2b5bbf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2">CAN_F3R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="gaaa508de7087eb832ecaf353a4b6821ef"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB20" ref="gaaa508de7087eb832ecaf353a4b6821ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef">CAN_F3R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga643ceb9293665b8307e63ae0e1700d91"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB21" ref="ga643ceb9293665b8307e63ae0e1700d91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91">CAN_F3R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga91f5887e884fcf423d680798f4e372bb"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB22" ref="ga91f5887e884fcf423d680798f4e372bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb">CAN_F3R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga6adc9c7706f39f7c33760fe6b8c5d17e"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB23" ref="ga6adc9c7706f39f7c33760fe6b8c5d17e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e">CAN_F3R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="gad7581186f0241f6db9f63a0a0db22919"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB24" ref="gad7581186f0241f6db9f63a0a0db22919" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919">CAN_F3R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga43b4c084e802398ad265ceb69cfd7519"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB25" ref="ga43b4c084e802398ad265ceb69cfd7519" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519">CAN_F3R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="gade732503a8d41e3f1bb338a2a8103bd2"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB26" ref="gade732503a8d41e3f1bb338a2a8103bd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2">CAN_F3R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga7539a7f651425a757a549205544e508c"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB27" ref="ga7539a7f651425a757a549205544e508c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c">CAN_F3R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga1ec25e4ba3ebaf53780e2b8da63e4a3b"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB28" ref="ga1ec25e4ba3ebaf53780e2b8da63e4a3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b">CAN_F3R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="gae8268be8b5477f813c165e851acd41a2"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB29" ref="gae8268be8b5477f813c165e851acd41a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2">CAN_F3R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga7693dcf6c0011bbeb19e0413a5ce1f56"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB3" ref="ga7693dcf6c0011bbeb19e0413a5ce1f56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56">CAN_F3R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga494ad7f35d8552b8494379916a987074"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB30" ref="ga494ad7f35d8552b8494379916a987074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074">CAN_F3R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga15bbe0d2d24dc95e10156c2541feb4c4"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB31" ref="ga15bbe0d2d24dc95e10156c2541feb4c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4">CAN_F3R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga0bffde5d3e1e2e75f4facc98903620f7"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB4" ref="ga0bffde5d3e1e2e75f4facc98903620f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7">CAN_F3R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga30ccdfd3676f314e749cc205ffcfe1cf"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB5" ref="ga30ccdfd3676f314e749cc205ffcfe1cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf">CAN_F3R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga2b2aa80397b4961a33b41303aa348ea1"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB6" ref="ga2b2aa80397b4961a33b41303aa348ea1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1">CAN_F3R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga7b7072c9b829c7df660eb2dea05ee8d8"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB7" ref="ga7b7072c9b829c7df660eb2dea05ee8d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8">CAN_F3R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gad016208d1aa9008aaba9a887a1e8b6fa"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB8" ref="gad016208d1aa9008aaba9a887a1e8b6fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa">CAN_F3R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gad4f4f0d2b56860e36f7777ab397e8609"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R1_FB9" ref="gad4f4f0d2b56860e36f7777ab397e8609" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609">CAN_F3R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga46730b7e64aa771087b6c9d5deb273e1"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB0" ref="ga46730b7e64aa771087b6c9d5deb273e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1">CAN_F3R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gaeb12b61624912b90382a4ad95281e7f4"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB1" ref="gaeb12b61624912b90382a4ad95281e7f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4">CAN_F3R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="gabb635843951fb42ffeb776d8564d7e14"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB10" ref="gabb635843951fb42ffeb776d8564d7e14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14">CAN_F3R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga5db557239646008004286de15847ced4"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB11" ref="ga5db557239646008004286de15847ced4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4">CAN_F3R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga118b2044dae4c93c66aaa4f28c5b695c"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB12" ref="ga118b2044dae4c93c66aaa4f28c5b695c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c">CAN_F3R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga8c041a2b8162a8055a1894d0a0b3d682"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB13" ref="ga8c041a2b8162a8055a1894d0a0b3d682" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682">CAN_F3R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="gafb6e0947fcb7594d12dcbca38d60c9f8"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB14" ref="gafb6e0947fcb7594d12dcbca38d60c9f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8">CAN_F3R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga1dae8addc6fa59e824e1a67fc8c91ddd"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB15" ref="ga1dae8addc6fa59e824e1a67fc8c91ddd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd">CAN_F3R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga992795c5e0b3b8a8c5d4d6e9eceb7366"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB16" ref="ga992795c5e0b3b8a8c5d4d6e9eceb7366" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366">CAN_F3R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga1637eff70416eb85d5d2a54e1f5d412e"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB17" ref="ga1637eff70416eb85d5d2a54e1f5d412e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e">CAN_F3R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga7bbfdfa29b84ea60e67d41f775c6ffc6"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB18" ref="ga7bbfdfa29b84ea60e67d41f775c6ffc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6">CAN_F3R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga827747e8cc66e4dcd22498c59e45c776"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB19" ref="ga827747e8cc66e4dcd22498c59e45c776" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776">CAN_F3R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga6621759dddc575c01f5bbaab43d1f04e"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB2" ref="ga6621759dddc575c01f5bbaab43d1f04e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e">CAN_F3R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="gabe0bb6919615ec6311e8c39f62bca618"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB20" ref="gabe0bb6919615ec6311e8c39f62bca618" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618">CAN_F3R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga3c3e4716d3e52ec99451a942dceb59de"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB21" ref="ga3c3e4716d3e52ec99451a942dceb59de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de">CAN_F3R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="gaffefb44a948d36dcd94248f63aa68d2b"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB22" ref="gaffefb44a948d36dcd94248f63aa68d2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b">CAN_F3R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga79ce25d44a38f520b4a93384d6f5ac40"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB23" ref="ga79ce25d44a38f520b4a93384d6f5ac40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40">CAN_F3R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga3fe1ced752dc811f9418181275c8c3fe"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB24" ref="ga3fe1ced752dc811f9418181275c8c3fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe">CAN_F3R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga9fb2f469246193f6fc9e4ade42192d28"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB25" ref="ga9fb2f469246193f6fc9e4ade42192d28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28">CAN_F3R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="gaae85be7f7d7a9ddb8a60edb30d2a5727"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB26" ref="gaae85be7f7d7a9ddb8a60edb30d2a5727" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727">CAN_F3R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga850c21b26100c68b9cb57608c0249543"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB27" ref="ga850c21b26100c68b9cb57608c0249543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543">CAN_F3R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga82ec6ad2ad1b6115496adcb3e66fae25"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB28" ref="ga82ec6ad2ad1b6115496adcb3e66fae25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25">CAN_F3R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="gaf4fa34cc998edfdd1b3db93395ee6500"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB29" ref="gaf4fa34cc998edfdd1b3db93395ee6500" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500">CAN_F3R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga29d052fc2597171767d8cf5d72388ad5"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB3" ref="ga29d052fc2597171767d8cf5d72388ad5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5">CAN_F3R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7f4fea5ecec28e7f47647067b75cb24e"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB30" ref="ga7f4fea5ecec28e7f47647067b75cb24e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e">CAN_F3R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga58a154f4d0cb787f23429b3f7cf70fd6"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB31" ref="ga58a154f4d0cb787f23429b3f7cf70fd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6">CAN_F3R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga731e9949d77054ba176340652083ad46"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB4" ref="ga731e9949d77054ba176340652083ad46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46">CAN_F3R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga93c52f51fe9eefe7f0cf094522a592b6"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB5" ref="ga93c52f51fe9eefe7f0cf094522a592b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6">CAN_F3R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="gad675c2d3f72d8bc42e0f3088ddbcc3c9"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB6" ref="gad675c2d3f72d8bc42e0f3088ddbcc3c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9">CAN_F3R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga1734cf6a5a72d403cd043eb704246c85"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB7" ref="ga1734cf6a5a72d403cd043eb704246c85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85">CAN_F3R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga97d82554ce38567e44cd87ed99175928"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB8" ref="ga97d82554ce38567e44cd87ed99175928" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928">CAN_F3R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga505f85fadba4397e6d9a241bbc9229bc"></a><!-- doxytag: member="stm32f10x.h::CAN_F3R2_FB9" ref="ga505f85fadba4397e6d9a241bbc9229bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc">CAN_F3R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga0eb0d4d21c082c8381271ab146431993"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB0" ref="ga0eb0d4d21c082c8381271ab146431993" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993">CAN_F4R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga91922c78bf92f051b8e8abbf9cc1f6e9"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB1" ref="ga91922c78bf92f051b8e8abbf9cc1f6e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9">CAN_F4R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="gad06bc748776a78f008895be9e0cc7a1d"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB10" ref="gad06bc748776a78f008895be9e0cc7a1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d">CAN_F4R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="gaf612f239dcf45bd933136a5c8c5909f9"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB11" ref="gaf612f239dcf45bd933136a5c8c5909f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9">CAN_F4R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga6dc611a52acf6dfa1df7ebf867bc7e2f"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB12" ref="ga6dc611a52acf6dfa1df7ebf867bc7e2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f">CAN_F4R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga1736bc2808a37aa82358fe1c36c963a6"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB13" ref="ga1736bc2808a37aa82358fe1c36c963a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6">CAN_F4R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga7d7ec466bbf196a41f6da2a7b506675d"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB14" ref="ga7d7ec466bbf196a41f6da2a7b506675d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d">CAN_F4R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="gad30ff7e7b0c0f7e56821ecbcd6fcc23c"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB15" ref="gad30ff7e7b0c0f7e56821ecbcd6fcc23c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c">CAN_F4R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga199bd29b6f3ff56150a9dcd71c8ea13f"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB16" ref="ga199bd29b6f3ff56150a9dcd71c8ea13f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f">CAN_F4R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga893837534cbc7a043fa995de4619e2da"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB17" ref="ga893837534cbc7a043fa995de4619e2da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da">CAN_F4R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga551e80c41958417cbcf1d0c53e4947a3"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB18" ref="ga551e80c41958417cbcf1d0c53e4947a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3">CAN_F4R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga80d9a946bd39dae4b0a862cf21f262ed"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB19" ref="ga80d9a946bd39dae4b0a862cf21f262ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed">CAN_F4R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="gae56f77f869114e69525353f96004f955"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB2" ref="gae56f77f869114e69525353f96004f955" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955">CAN_F4R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5646609987ce174cf3b94bb4538172f4"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB20" ref="ga5646609987ce174cf3b94bb4538172f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4">CAN_F4R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga356faa77de97c61e9b5f6b763173a987"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB21" ref="ga356faa77de97c61e9b5f6b763173a987" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987">CAN_F4R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="gac6b246b3df35cc1db06e8c809137562f"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB22" ref="gac6b246b3df35cc1db06e8c809137562f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f">CAN_F4R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga4882da3ee5be3aed3d5eb46923859674"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB23" ref="ga4882da3ee5be3aed3d5eb46923859674" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674">CAN_F4R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga1e178aa8c6f98a866aaae511b9da86c8"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB24" ref="ga1e178aa8c6f98a866aaae511b9da86c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8">CAN_F4R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga9a5ca327060530761d71362d39b2d364"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB25" ref="ga9a5ca327060530761d71362d39b2d364" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364">CAN_F4R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="gaeabe4836aed74af4adba72b2c7684a6e"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB26" ref="gaeabe4836aed74af4adba72b2c7684a6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e">CAN_F4R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="gaaa8e7d74919e74723f7df71357cc994a"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB27" ref="gaaa8e7d74919e74723f7df71357cc994a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a">CAN_F4R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga6e2b2b9bd5b397e58d57fb379546110b"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB28" ref="ga6e2b2b9bd5b397e58d57fb379546110b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b">CAN_F4R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="gaeb165ede225dc35a825647e5efcab437"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB29" ref="gaeb165ede225dc35a825647e5efcab437" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437">CAN_F4R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga951a8213e55b01ecedcef870c85841e7"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB3" ref="ga951a8213e55b01ecedcef870c85841e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7">CAN_F4R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7898b1f422424fd7fc0896b908748e7c"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB30" ref="ga7898b1f422424fd7fc0896b908748e7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c">CAN_F4R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga92d7e6a44e87911e9cc14f6bff854fa2"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB31" ref="ga92d7e6a44e87911e9cc14f6bff854fa2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2">CAN_F4R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga453f90cdd0b520b7d65e19af3868d4ec"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB4" ref="ga453f90cdd0b520b7d65e19af3868d4ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec">CAN_F4R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="gace348ba56c1f9676e5b605a6fe0cd52e"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB5" ref="gace348ba56c1f9676e5b605a6fe0cd52e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e">CAN_F4R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="gae99d36b50a16c38b2006fdba4683ddd9"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB6" ref="gae99d36b50a16c38b2006fdba4683ddd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9">CAN_F4R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga5d61ae4af9acc61476493b640cfb4745"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB7" ref="ga5d61ae4af9acc61476493b640cfb4745" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745">CAN_F4R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga89ded00ec0b6c0918b019457d6cf43f5"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB8" ref="ga89ded00ec0b6c0918b019457d6cf43f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5">CAN_F4R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gac658a1ced873fd9dff54833d8c413536"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R1_FB9" ref="gac658a1ced873fd9dff54833d8c413536" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536">CAN_F4R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga97250d3eed2504846f39c50dce71c9d0"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB0" ref="ga97250d3eed2504846f39c50dce71c9d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0">CAN_F4R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga145e11678ee6062df5164894ad8f80b1"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB1" ref="ga145e11678ee6062df5164894ad8f80b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1">CAN_F4R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="gad8794112fcbb0dca0c7d0316ac8725e8"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB10" ref="gad8794112fcbb0dca0c7d0316ac8725e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8">CAN_F4R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga0d22e782a9ca087f99ab9f53b2626aed"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB11" ref="ga0d22e782a9ca087f99ab9f53b2626aed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed">CAN_F4R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="gaaa8d5c2635a62bdfa6e3a5a12b127fc8"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB12" ref="gaaa8d5c2635a62bdfa6e3a5a12b127fc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8">CAN_F4R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="gad491689799985f0c8f17b270cd8873c4"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB13" ref="gad491689799985f0c8f17b270cd8873c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4">CAN_F4R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="gab1b80d40d87204de4687735de852f47f"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB14" ref="gab1b80d40d87204de4687735de852f47f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f">CAN_F4R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga0994b341ba8a73b950f01d83d012780d"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB15" ref="ga0994b341ba8a73b950f01d83d012780d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d">CAN_F4R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga6ae8b77d791ba7403618989a77e62922"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB16" ref="ga6ae8b77d791ba7403618989a77e62922" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922">CAN_F4R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gabc116988117a7e7fabc722855351d257"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB17" ref="gabc116988117a7e7fabc722855351d257" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257">CAN_F4R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga07b1fc6ee0dc4cc892d69ed496b59007"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB18" ref="ga07b1fc6ee0dc4cc892d69ed496b59007" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007">CAN_F4R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="gaa58785812f0d3e73a657426b81f0b78b"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB19" ref="gaa58785812f0d3e73a657426b81f0b78b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b">CAN_F4R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga9d19193baf5412ec2e38822d062196b8"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB2" ref="ga9d19193baf5412ec2e38822d062196b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8">CAN_F4R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga363da353073d7ee6421cf171688ef52b"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB20" ref="ga363da353073d7ee6421cf171688ef52b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b">CAN_F4R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga4f22695359aa9a1b07763aef44a9a1c4"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB21" ref="ga4f22695359aa9a1b07763aef44a9a1c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4">CAN_F4R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="gac0f8c1ef382225198407474f2b7fa073"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB22" ref="gac0f8c1ef382225198407474f2b7fa073" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073">CAN_F4R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga9476c54044db3182ee789e9df1d1aa19"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB23" ref="ga9476c54044db3182ee789e9df1d1aa19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19">CAN_F4R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga73158a3669d2ef96db84e4f196d040bf"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB24" ref="ga73158a3669d2ef96db84e4f196d040bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf">CAN_F4R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga17d36fcf8e08c76597a7b2c05e831f98"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB25" ref="ga17d36fcf8e08c76597a7b2c05e831f98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98">CAN_F4R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="gaa683635426f418ead45032c25e0179ee"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB26" ref="gaa683635426f418ead45032c25e0179ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee">CAN_F4R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga23c77145ea84805a785b49c0a7f31774"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB27" ref="ga23c77145ea84805a785b49c0a7f31774" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774">CAN_F4R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga18492e954ec07174a1b140104062f941"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB28" ref="ga18492e954ec07174a1b140104062f941" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941">CAN_F4R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="gaaf94626a8450c20e241ad6298660ec23"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB29" ref="gaaf94626a8450c20e241ad6298660ec23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23">CAN_F4R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga94b8b1428b640932aced6446f8b41f83"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB3" ref="ga94b8b1428b640932aced6446f8b41f83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83">CAN_F4R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga4d7da9aa234705aff3ddc9845b1589d4"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB30" ref="ga4d7da9aa234705aff3ddc9845b1589d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4">CAN_F4R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga70293ff8a71e353d84a3da134eb427d9"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB31" ref="ga70293ff8a71e353d84a3da134eb427d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9">CAN_F4R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga93164ec00412eb5eed168e8a30557f25"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB4" ref="ga93164ec00412eb5eed168e8a30557f25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25">CAN_F4R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga04e44c5a14e44c20f3b81044a915db13"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB5" ref="ga04e44c5a14e44c20f3b81044a915db13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13">CAN_F4R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga37e57dec99c33f462a2dbb6273df2f57"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB6" ref="ga37e57dec99c33f462a2dbb6273df2f57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57">CAN_F4R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gaf6c7d3ec0375e356192583142f7fccca"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB7" ref="gaf6c7d3ec0375e356192583142f7fccca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca">CAN_F4R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gad33f7d788aea161826a86bc2c5567450"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB8" ref="gad33f7d788aea161826a86bc2c5567450" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450">CAN_F4R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gaab998448b0bd20ff6384c26ad9e6baaf"></a><!-- doxytag: member="stm32f10x.h::CAN_F4R2_FB9" ref="gaab998448b0bd20ff6384c26ad9e6baaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf">CAN_F4R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga5cdf98e317662e286ad2a3344ee516df"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB0" ref="ga5cdf98e317662e286ad2a3344ee516df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df">CAN_F5R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gaac814c424ed2ccc11645da6e62f3fb81"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB1" ref="gaac814c424ed2ccc11645da6e62f3fb81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81">CAN_F5R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="gae7de15e73395473569a447023dae53c4"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB10" ref="gae7de15e73395473569a447023dae53c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4">CAN_F5R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga39b60e0befdf681694bc4123b4b7f7bd"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB11" ref="ga39b60e0befdf681694bc4123b4b7f7bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd">CAN_F5R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga0bc4598d0d603c802b7140f967d84e5c"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB12" ref="ga0bc4598d0d603c802b7140f967d84e5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c">CAN_F5R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="gac8b4439ac4bc79ff74d21060ff533b12"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB13" ref="gac8b4439ac4bc79ff74d21060ff533b12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12">CAN_F5R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga0d117ee64d9c1673f22f12f24bd481a4"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB14" ref="ga0d117ee64d9c1673f22f12f24bd481a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4">CAN_F5R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="gaf761c448bf29c4d93f4c2a75981fa049"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB15" ref="gaf761c448bf29c4d93f4c2a75981fa049" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049">CAN_F5R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga87543e5b7c48580ca9925402ab6ca5a7"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB16" ref="ga87543e5b7c48580ca9925402ab6ca5a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7">CAN_F5R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga9b9c39ec4649cd68a540c88c3c64d506"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB17" ref="ga9b9c39ec4649cd68a540c88c3c64d506" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506">CAN_F5R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga4992301536d388de215273769708b843"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB18" ref="ga4992301536d388de215273769708b843" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843">CAN_F5R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="gab21c0b793d7aff03497a95d5c6528ab2"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB19" ref="gab21c0b793d7aff03497a95d5c6528ab2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2">CAN_F5R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga4b0af1936dd43bd319614e3298fd28d1"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB2" ref="ga4b0af1936dd43bd319614e3298fd28d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1">CAN_F5R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf1c4c5d06a9da5f853aaede3470b07f4"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB20" ref="gaf1c4c5d06a9da5f853aaede3470b07f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4">CAN_F5R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga91214f1f7dbb4b75b0c425624640fd76"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB21" ref="ga91214f1f7dbb4b75b0c425624640fd76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76">CAN_F5R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga1b24151a68c59fe0f3aa15e498fdc739"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB22" ref="ga1b24151a68c59fe0f3aa15e498fdc739" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739">CAN_F5R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="gadea89ef2e5c3dafae174b671c8e083d2"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB23" ref="gadea89ef2e5c3dafae174b671c8e083d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2">CAN_F5R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga2acccf9ab5708116cd888f2d65da54cc"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB24" ref="ga2acccf9ab5708116cd888f2d65da54cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc">CAN_F5R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga3c0b9425117a2409b61032a9c746c2b5"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB25" ref="ga3c0b9425117a2409b61032a9c746c2b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5">CAN_F5R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga0a0d31d96e75ea32299e78845f584632"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB26" ref="ga0a0d31d96e75ea32299e78845f584632" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632">CAN_F5R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="gade5db4ad8b19580b895356fff66bb6be"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB27" ref="gade5db4ad8b19580b895356fff66bb6be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be">CAN_F5R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga4acec834c3eaf55af5e745d6988ddc1e"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB28" ref="ga4acec834c3eaf55af5e745d6988ddc1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e">CAN_F5R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga923a0086ada8e09a9202338b588f27d1"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB29" ref="ga923a0086ada8e09a9202338b588f27d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1">CAN_F5R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga013f84e3f3f0e148d3a9a071ccbf6738"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB3" ref="ga013f84e3f3f0e148d3a9a071ccbf6738" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738">CAN_F5R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga840d2b3f751753e9d21b2e23506e6995"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB30" ref="ga840d2b3f751753e9d21b2e23506e6995" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995">CAN_F5R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="gac8d28066798958e5730a95353690bcd0"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB31" ref="gac8d28066798958e5730a95353690bcd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0">CAN_F5R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga7cfc330921811d76ed6476d6935e84e7"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB4" ref="ga7cfc330921811d76ed6476d6935e84e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7">CAN_F5R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf9aebaa8e61198240c1564ce73acb1d2"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB5" ref="gaf9aebaa8e61198240c1564ce73acb1d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2">CAN_F5R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="gadea331fb6273fda80a8f5a3dc8eaf6f4"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB6" ref="gadea331fb6273fda80a8f5a3dc8eaf6f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4">CAN_F5R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gafc7dfaacfba6a42a17b16281f690f952"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB7" ref="gafc7dfaacfba6a42a17b16281f690f952" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952">CAN_F5R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gaba0938e0f55773406fd59c2a0bd7c46e"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB8" ref="gaba0938e0f55773406fd59c2a0bd7c46e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e">CAN_F5R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga9715c4445159d0068172309092e574e3"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R1_FB9" ref="ga9715c4445159d0068172309092e574e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3">CAN_F5R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga17b264aaa84a3c6ab5a35014eb5dfb09"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB0" ref="ga17b264aaa84a3c6ab5a35014eb5dfb09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09">CAN_F5R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa871f5bc692996efc8c1bad1d08b43c5"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB1" ref="gaa871f5bc692996efc8c1bad1d08b43c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5">CAN_F5R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga392844657c800d2e16e7916ed5fb9891"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB10" ref="ga392844657c800d2e16e7916ed5fb9891" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891">CAN_F5R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="gabb35a3bbc447c46929643115490e250d"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB11" ref="gabb35a3bbc447c46929643115490e250d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d">CAN_F5R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga974bae58f9819eee0377d709c985bcbe"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB12" ref="ga974bae58f9819eee0377d709c985bcbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe">CAN_F5R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga2823bb25e138cc52d11b154456947ab7"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB13" ref="ga2823bb25e138cc52d11b154456947ab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7">CAN_F5R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga98cf223bdcc1a106f7573b57f836f9ed"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB14" ref="ga98cf223bdcc1a106f7573b57f836f9ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed">CAN_F5R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga26bfd14720495dd180f1524f2fdb3743"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB15" ref="ga26bfd14720495dd180f1524f2fdb3743" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743">CAN_F5R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga41b457c721dc855d05b2f353c22a83a7"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB16" ref="ga41b457c721dc855d05b2f353c22a83a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7">CAN_F5R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga1bc89534aaf3f810a2151b04b0086717"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB17" ref="ga1bc89534aaf3f810a2151b04b0086717" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717">CAN_F5R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga070940536728fad3c0e5336926131b4b"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB18" ref="ga070940536728fad3c0e5336926131b4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b">CAN_F5R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="gaddf2e4aa8107150a86d37ce03a0e1c0e"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB19" ref="gaddf2e4aa8107150a86d37ce03a0e1c0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e">CAN_F5R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="gaf44a72156023a5889a1c22d77e188e2e"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB2" ref="gaf44a72156023a5889a1c22d77e188e2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e">CAN_F5R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1788704faad47f1d45017df41a35f053"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB20" ref="ga1788704faad47f1d45017df41a35f053" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053">CAN_F5R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga11c4aeffb6646643c412e19e6f5cc015"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB21" ref="ga11c4aeffb6646643c412e19e6f5cc015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015">CAN_F5R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="gaef348c2d37f96f5e5324368f90c80d42"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB22" ref="gaef348c2d37f96f5e5324368f90c80d42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42">CAN_F5R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga398d842cfcb2d441d999e1407fc54f83"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB23" ref="ga398d842cfcb2d441d999e1407fc54f83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83">CAN_F5R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga6575f8d4d154e2e8342b3f88352a9d52"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB24" ref="ga6575f8d4d154e2e8342b3f88352a9d52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52">CAN_F5R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="gae9e6ad77b1d8ac7303e920658aceb354"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB25" ref="gae9e6ad77b1d8ac7303e920658aceb354" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354">CAN_F5R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga911ade78e30d1a037d35dda5eb7cbd4b"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB26" ref="ga911ade78e30d1a037d35dda5eb7cbd4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b">CAN_F5R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga49542b9334bc4917e25d6808c78787d1"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB27" ref="ga49542b9334bc4917e25d6808c78787d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1">CAN_F5R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga255da64f4a66ff888f6633d6e51658c6"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB28" ref="ga255da64f4a66ff888f6633d6e51658c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6">CAN_F5R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga8335d23f9fd156f40dc7fd63ba6783cb"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB29" ref="ga8335d23f9fd156f40dc7fd63ba6783cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb">CAN_F5R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga3d8828885a79299bc65c2011f71240e2"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB3" ref="ga3d8828885a79299bc65c2011f71240e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2">CAN_F5R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf81786b7519b39f705729de2c55e4faa"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB30" ref="gaf81786b7519b39f705729de2c55e4faa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa">CAN_F5R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga4f7122b0ad8cb4fc1797d0dbecbb4a05"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB31" ref="ga4f7122b0ad8cb4fc1797d0dbecbb4a05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05">CAN_F5R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="gadfa978108927c827e3021499a20d0372"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB4" ref="gadfa978108927c827e3021499a20d0372" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372">CAN_F5R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf3b3c48011935170a9bd120b724030fe"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB5" ref="gaf3b3c48011935170a9bd120b724030fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe">CAN_F5R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga56cf7f6d0bf48847f3d8f72777774e58"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB6" ref="ga56cf7f6d0bf48847f3d8f72777774e58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58">CAN_F5R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga2cb8a5551d90c8d79b09b4d82f3f59c2"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB7" ref="ga2cb8a5551d90c8d79b09b4d82f3f59c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2">CAN_F5R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga423b7b77bfd5dd6791f1b1dd16e9807a"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB8" ref="ga423b7b77bfd5dd6791f1b1dd16e9807a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a">CAN_F5R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga9c50420a128a70341e63ad23b0bedba5"></a><!-- doxytag: member="stm32f10x.h::CAN_F5R2_FB9" ref="ga9c50420a128a70341e63ad23b0bedba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5">CAN_F5R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="gacb57fe42259bd37deffe11eded640c76"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB0" ref="gacb57fe42259bd37deffe11eded640c76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76">CAN_F6R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1de288e28d5547106645ecc5b0c47f2a"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB1" ref="ga1de288e28d5547106645ecc5b0c47f2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a">CAN_F6R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa63ca9ec114f553d68e0b0d38ae57ff0"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB10" ref="gaa63ca9ec114f553d68e0b0d38ae57ff0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0">CAN_F6R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="gadf3394a2675a7cb30556a40cc5b77c08"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB11" ref="gadf3394a2675a7cb30556a40cc5b77c08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08">CAN_F6R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="gae9c9c04edb492e48619de926196ab695"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB12" ref="gae9c9c04edb492e48619de926196ab695" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695">CAN_F6R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga070e91897e07ae11a9d2f60ff31e196a"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB13" ref="ga070e91897e07ae11a9d2f60ff31e196a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a">CAN_F6R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga3479321a85f1f55e24a1b56d13226a22"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB14" ref="ga3479321a85f1f55e24a1b56d13226a22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22">CAN_F6R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga9a998a2b37fde5207b286a58c115a9e8"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB15" ref="ga9a998a2b37fde5207b286a58c115a9e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8">CAN_F6R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga891ad3d341cee397d49fc982c509f7d5"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB16" ref="ga891ad3d341cee397d49fc982c509f7d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5">CAN_F6R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gac4a70606f1b07a6bbb5ae4fe8ad374e5"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB17" ref="gac4a70606f1b07a6bbb5ae4fe8ad374e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5">CAN_F6R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga1542ea54030e3052c8991b249cd0e504"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB18" ref="ga1542ea54030e3052c8991b249cd0e504" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504">CAN_F6R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga1e1a7c680bcfc57c6cc521cbaa0749d6"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB19" ref="ga1e1a7c680bcfc57c6cc521cbaa0749d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6">CAN_F6R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="gaaa8662caaa28aee37b2689f55400b75c"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB2" ref="gaaa8662caaa28aee37b2689f55400b75c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c">CAN_F6R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6fba31d938ab3492c8855c26bebfbef2"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB20" ref="ga6fba31d938ab3492c8855c26bebfbef2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2">CAN_F6R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga556f3b08cee839e038109e604e5bba4c"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB21" ref="ga556f3b08cee839e038109e604e5bba4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c">CAN_F6R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="gafdc41162219ed6f5be1b5ae7ba328754"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB22" ref="gafdc41162219ed6f5be1b5ae7ba328754" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754">CAN_F6R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga89f4fd5c28d2fd7475081b39b2b358c6"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB23" ref="ga89f4fd5c28d2fd7475081b39b2b358c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6">CAN_F6R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="gac5eb9d0f3cad0eeea398f2ba5fd83cf2"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB24" ref="gac5eb9d0f3cad0eeea398f2ba5fd83cf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2">CAN_F6R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="gaa3fa46e9d1fafcb3eb1189d6d43692cd"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB25" ref="gaa3fa46e9d1fafcb3eb1189d6d43692cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd">CAN_F6R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="gab9168b4d12ddb654b397ce3ffb66af4c"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB26" ref="gab9168b4d12ddb654b397ce3ffb66af4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c">CAN_F6R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga610fdf301fb1cff5af38f83b4e0c81b1"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB27" ref="ga610fdf301fb1cff5af38f83b4e0c81b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1">CAN_F6R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga8a3e033aae51ff31b75fb801599232f5"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB28" ref="ga8a3e033aae51ff31b75fb801599232f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5">CAN_F6R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga868ae6fc3bbe273b44d250791a80df58"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB29" ref="ga868ae6fc3bbe273b44d250791a80df58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58">CAN_F6R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="gae4ccedde67989fcbaa84cae9cae4b1eb"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB3" ref="gae4ccedde67989fcbaa84cae9cae4b1eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb">CAN_F6R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="gafe08696e215f9e8f1605e60e4817dd8b"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB30" ref="gafe08696e215f9e8f1605e60e4817dd8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b">CAN_F6R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga69b2dffd9969ff8658b45a7a2bb1c5ee"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB31" ref="ga69b2dffd9969ff8658b45a7a2bb1c5ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee">CAN_F6R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga45b063b3c14fd27bd63c03f878ac6cfc"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB4" ref="ga45b063b3c14fd27bd63c03f878ac6cfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc">CAN_F6R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga32f8566fab72dec6d52ad7262e67cbcc"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB5" ref="ga32f8566fab72dec6d52ad7262e67cbcc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc">CAN_F6R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga8636ecdacc3ca05d69e66737b7f2e7cf"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB6" ref="ga8636ecdacc3ca05d69e66737b7f2e7cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf">CAN_F6R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gadb555ddab4853625c9b48b24e88d0dd8"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB7" ref="gadb555ddab4853625c9b48b24e88d0dd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8">CAN_F6R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gaa1e7ca2d014d77152ff0e6bbb8d5fb63"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB8" ref="gaa1e7ca2d014d77152ff0e6bbb8d5fb63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63">CAN_F6R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gafe4dc5e57c209eb4d3c5ed94b3a2e897"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R1_FB9" ref="gafe4dc5e57c209eb4d3c5ed94b3a2e897" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897">CAN_F6R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga71ad6452660daed3d6c436533a25efc2"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB0" ref="ga71ad6452660daed3d6c436533a25efc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2">CAN_F6R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gac9e24abd8d2f0775661415b6565f4f6d"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB1" ref="gac9e24abd8d2f0775661415b6565f4f6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d">CAN_F6R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga47baa2c9c05c7c422a49994b8f80016f"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB10" ref="ga47baa2c9c05c7c422a49994b8f80016f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f">CAN_F6R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga55d7665b118e98586c2a9b1900ce7292"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB11" ref="ga55d7665b118e98586c2a9b1900ce7292" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292">CAN_F6R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga5095a203d07244e75dd6deca125b4468"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB12" ref="ga5095a203d07244e75dd6deca125b4468" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468">CAN_F6R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga533dbb10e8fce9aa6ec23573fb49c339"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB13" ref="ga533dbb10e8fce9aa6ec23573fb49c339" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339">CAN_F6R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga8b95be922291e534609302c0c833f1f7"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB14" ref="ga8b95be922291e534609302c0c833f1f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7">CAN_F6R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga17301d50c7b6ad30ffc05ee2c63f6171"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB15" ref="ga17301d50c7b6ad30ffc05ee2c63f6171" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171">CAN_F6R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="gaf23dfb03247544122ed01472b8a31b4d"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB16" ref="gaf23dfb03247544122ed01472b8a31b4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d">CAN_F6R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gadf8d35fbfa677fc446da68f4043b633e"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB17" ref="gadf8d35fbfa677fc446da68f4043b633e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e">CAN_F6R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga6c81a1972ec8d87421c6113bb9747c3e"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB18" ref="ga6c81a1972ec8d87421c6113bb9747c3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e">CAN_F6R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga11ea1bd4bae8b27a5fd73d210eb83d39"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB19" ref="ga11ea1bd4bae8b27a5fd73d210eb83d39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39">CAN_F6R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="gaf6dc3f6ce4dde435743aadbe17cc78b9"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB2" ref="gaf6dc3f6ce4dde435743aadbe17cc78b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9">CAN_F6R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga4c48dcd1ac5e23827813ed695bdff0d1"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB20" ref="ga4c48dcd1ac5e23827813ed695bdff0d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1">CAN_F6R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gacd115d29d9f0a8fddc13a32c013af26b"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB21" ref="gacd115d29d9f0a8fddc13a32c013af26b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b">CAN_F6R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="gaa3f116b2e31dd40bcdd6617fee83907e"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB22" ref="gaa3f116b2e31dd40bcdd6617fee83907e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e">CAN_F6R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga090da76d2d9379dbfc54f7c3fcf69fe4"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB23" ref="ga090da76d2d9379dbfc54f7c3fcf69fe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4">CAN_F6R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="gae9c8a59a8065400f4a75be49a78e2a9e"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB24" ref="gae9c8a59a8065400f4a75be49a78e2a9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e">CAN_F6R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga3854a1a11c72e64d3c4722494f463421"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB25" ref="ga3854a1a11c72e64d3c4722494f463421" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421">CAN_F6R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga7b5ceb9d7ae0c6e34490b8d8659919c9"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB26" ref="ga7b5ceb9d7ae0c6e34490b8d8659919c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9">CAN_F6R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="gac01a4accedd624ceccf8f8976a043177"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB27" ref="gac01a4accedd624ceccf8f8976a043177" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177">CAN_F6R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="gacc2d754207055a5a87696eb1bb7d8cae"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB28" ref="gacc2d754207055a5a87696eb1bb7d8cae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae">CAN_F6R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga471631ee112af3bde77d848c22d743ef"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB29" ref="ga471631ee112af3bde77d848c22d743ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef">CAN_F6R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="gae1f5163490dffe1f4d7c635458359c2f"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB3" ref="gae1f5163490dffe1f4d7c635458359c2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f">CAN_F6R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga9574ec7dddcea6b80368778c01f62598"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB30" ref="ga9574ec7dddcea6b80368778c01f62598" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598">CAN_F6R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga64bcb159347ad8e2a2609ce89ed030df"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB31" ref="ga64bcb159347ad8e2a2609ce89ed030df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df">CAN_F6R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga89e9191d214d05f4d90fbcd38daa73e1"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB4" ref="ga89e9191d214d05f4d90fbcd38daa73e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1">CAN_F6R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga97d29588281c546d98e09760cc5ef593"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB5" ref="ga97d29588281c546d98e09760cc5ef593" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593">CAN_F6R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga53f5717aca9932255049b133661765bf"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB6" ref="ga53f5717aca9932255049b133661765bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf">CAN_F6R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga7ec93958e936379d891bc3450dba3d1d"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB7" ref="ga7ec93958e936379d891bc3450dba3d1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d">CAN_F6R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga8f97c7eb9d6e69d589db38d745ae321c"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB8" ref="ga8f97c7eb9d6e69d589db38d745ae321c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c">CAN_F6R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga372ebb5d42d147d41688f7c0fcf467d2"></a><!-- doxytag: member="stm32f10x.h::CAN_F6R2_FB9" ref="ga372ebb5d42d147d41688f7c0fcf467d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2">CAN_F6R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga2217bcc5b82de25751d3984884b0e0c1"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB0" ref="ga2217bcc5b82de25751d3984884b0e0c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1">CAN_F7R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf71cbdd5cbe109fde119adb86d64f0a7"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB1" ref="gaf71cbdd5cbe109fde119adb86d64f0a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7">CAN_F7R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf56408d9914f566396d64609830e2d4f"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB10" ref="gaf56408d9914f566396d64609830e2d4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f">CAN_F7R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga65947100832111c7fb427d1982f801eb"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB11" ref="ga65947100832111c7fb427d1982f801eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb">CAN_F7R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga175ed9cdbbf756ec76b9c6fb1f69adff"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB12" ref="ga175ed9cdbbf756ec76b9c6fb1f69adff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff">CAN_F7R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga91af48b8cd11f119d257311dcf2cc291"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB13" ref="ga91af48b8cd11f119d257311dcf2cc291" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291">CAN_F7R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga7108bc449a6e328748dd8d2209b83753"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB14" ref="ga7108bc449a6e328748dd8d2209b83753" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753">CAN_F7R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="gacc47acac1bb59603f58d9aef661d9334"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB15" ref="gacc47acac1bb59603f58d9aef661d9334" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334">CAN_F7R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga7b07b4ebfaac9e60d6042b1bff98ec33"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB16" ref="ga7b07b4ebfaac9e60d6042b1bff98ec33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33">CAN_F7R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gad3328e95d8ae911adc0e5dd4128f8161"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB17" ref="gad3328e95d8ae911adc0e5dd4128f8161" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161">CAN_F7R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga473e4917f35772cd08b06e166d6e475e"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB18" ref="ga473e4917f35772cd08b06e166d6e475e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e">CAN_F7R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="gaf40a4dd0979fb7ffba4b4192fe6dde5f"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB19" ref="gaf40a4dd0979fb7ffba4b4192fe6dde5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f">CAN_F7R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="gaa0a7a004058a6b10b5cb3374eb82dd1d"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB2" ref="gaa0a7a004058a6b10b5cb3374eb82dd1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d">CAN_F7R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5854aa102655334a6242e43c0b25aede"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB20" ref="ga5854aa102655334a6242e43c0b25aede" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede">CAN_F7R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga505dbdeaf89d103795046fb689b81664"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB21" ref="ga505dbdeaf89d103795046fb689b81664" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664">CAN_F7R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga692f7a0bbc73be14e9d554394dceb176"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB22" ref="ga692f7a0bbc73be14e9d554394dceb176" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176">CAN_F7R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga5a93f243e7acf3f749f2b6ec8ae7bc5f"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB23" ref="ga5a93f243e7acf3f749f2b6ec8ae7bc5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f">CAN_F7R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga68815c969c231268a63c8809a55bc866"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB24" ref="ga68815c969c231268a63c8809a55bc866" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866">CAN_F7R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga7055881b4a6d9fe51e8dcfb99a546139"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB25" ref="ga7055881b4a6d9fe51e8dcfb99a546139" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139">CAN_F7R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga19ab918d9499635e8199a143833c6fdb"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB26" ref="ga19ab918d9499635e8199a143833c6fdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb">CAN_F7R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga8360f2a2ba21a1b2f361d4330026edfd"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB27" ref="ga8360f2a2ba21a1b2f361d4330026edfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd">CAN_F7R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga681e922052442801310265bab7356fc4"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB28" ref="ga681e922052442801310265bab7356fc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4">CAN_F7R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="gab12aa3a716a85bf96a1496ecaeae0cec"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB29" ref="gab12aa3a716a85bf96a1496ecaeae0cec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec">CAN_F7R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga2224329373b490c8dd4f0c148ef58997"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB3" ref="ga2224329373b490c8dd4f0c148ef58997" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997">CAN_F7R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6774583920f7cd42976daa4cf389eff3"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB30" ref="ga6774583920f7cd42976daa4cf389eff3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3">CAN_F7R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga9990b9fd20bbe0ff114acace0cb47ad7"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB31" ref="ga9990b9fd20bbe0ff114acace0cb47ad7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7">CAN_F7R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="gad3574ea4882319ac08e0df065bdd3566"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB4" ref="gad3574ea4882319ac08e0df065bdd3566" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566">CAN_F7R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga76f63e712a9a57dacab2874dd695254d"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB5" ref="ga76f63e712a9a57dacab2874dd695254d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d">CAN_F7R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga22d969f17f8a25a63cb056ee2cb622d3"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB6" ref="ga22d969f17f8a25a63cb056ee2cb622d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3">CAN_F7R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gaae89ec51b51c83c108880e361caf17ac"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB7" ref="gaae89ec51b51c83c108880e361caf17ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac">CAN_F7R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga67fca99c67cab6713605e14d96a9df62"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB8" ref="ga67fca99c67cab6713605e14d96a9df62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62">CAN_F7R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gaacd1ef8f0870bc5a5422a6bedbb61d40"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R1_FB9" ref="gaacd1ef8f0870bc5a5422a6bedbb61d40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40">CAN_F7R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="gaec0803330590bf9aba9d09342034b2c1"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB0" ref="gaec0803330590bf9aba9d09342034b2c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1">CAN_F7R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8c633d4cbfdf79f09ae1df5e75c98439"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB1" ref="ga8c633d4cbfdf79f09ae1df5e75c98439" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439">CAN_F7R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="gaae60d566699df87580584ed496681562"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB10" ref="gaae60d566699df87580584ed496681562" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562">CAN_F7R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga6325b37cc369b92b2334e482dbe3bf06"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB11" ref="ga6325b37cc369b92b2334e482dbe3bf06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06">CAN_F7R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="gace846d293ac11d535ee2aad17cf099bc"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB12" ref="gace846d293ac11d535ee2aad17cf099bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc">CAN_F7R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga91b26397a75fc4c0124e84903d31221e"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB13" ref="ga91b26397a75fc4c0124e84903d31221e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e">CAN_F7R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="gada2e01c05c216ba6ff4756d043297c0e"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB14" ref="gada2e01c05c216ba6ff4756d043297c0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e">CAN_F7R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="gaeef08aa6565ff24bd9863b4b8a9c2ff5"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB15" ref="gaeef08aa6565ff24bd9863b4b8a9c2ff5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5">CAN_F7R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga16c3ccb033b9541b57c338b9737f18dd"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB16" ref="ga16c3ccb033b9541b57c338b9737f18dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd">CAN_F7R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gad898ca382f57efb1842884d46217245c"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB17" ref="gad898ca382f57efb1842884d46217245c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c">CAN_F7R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="gaf419938e132cc1a0bf59a6c058e2c7c5"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB18" ref="gaf419938e132cc1a0bf59a6c058e2c7c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5">CAN_F7R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="gae991abb6f2e64443be7e39633f192aba"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB19" ref="gae991abb6f2e64443be7e39633f192aba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba">CAN_F7R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga31a0c4ece8b73760ad295344b8558ddb"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB2" ref="ga31a0c4ece8b73760ad295344b8558ddb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb">CAN_F7R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3738a42e2767c928de21a2f784ce6bce"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB20" ref="ga3738a42e2767c928de21a2f784ce6bce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce">CAN_F7R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gae5cb252582e6b7bd706b37447f71d6cd"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB21" ref="gae5cb252582e6b7bd706b37447f71d6cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd">CAN_F7R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="gae616e53b9d961571eea4ff2df31f8399"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB22" ref="gae616e53b9d961571eea4ff2df31f8399" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399">CAN_F7R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="gab2049c9bb27af3cde01334b1901aa417"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB23" ref="gab2049c9bb27af3cde01334b1901aa417" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417">CAN_F7R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga8e69c2fd32e2c523c9e939df825fc605"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB24" ref="ga8e69c2fd32e2c523c9e939df825fc605" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605">CAN_F7R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga659cc84b9186e279c37e88b94e1c9829"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB25" ref="ga659cc84b9186e279c37e88b94e1c9829" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829">CAN_F7R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga43c9da5ad4c2d261858f73b779cc3dae"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB26" ref="ga43c9da5ad4c2d261858f73b779cc3dae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae">CAN_F7R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga0a1ea8d66ada6cea7268fba151c00d91"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB27" ref="ga0a1ea8d66ada6cea7268fba151c00d91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91">CAN_F7R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="gabbd6032652515423412ad73b8a004bbb"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB28" ref="gabbd6032652515423412ad73b8a004bbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb">CAN_F7R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga3a991a0bb5a81748b091d6b96c59fc37"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB29" ref="ga3a991a0bb5a81748b091d6b96c59fc37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37">CAN_F7R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="gafe2fc15309540b87538ea3e8460d8d11"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB3" ref="gafe2fc15309540b87538ea3e8460d8d11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11">CAN_F7R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="gaedae5e816af0dd734311bf44be7571f2"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB30" ref="gaedae5e816af0dd734311bf44be7571f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2">CAN_F7R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga2f88a239b8a39ff3343b1cfe70b06139"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB31" ref="ga2f88a239b8a39ff3343b1cfe70b06139" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139">CAN_F7R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="gac81d4c021f4579021ddf9485472a84f5"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB4" ref="gac81d4c021f4579021ddf9485472a84f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5">CAN_F7R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga5dd6a00bb403a3e19e66c68f5ee308e2"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB5" ref="ga5dd6a00bb403a3e19e66c68f5ee308e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2">CAN_F7R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga9b5eaf37458d0426fd7f847775fd41e9"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB6" ref="ga9b5eaf37458d0426fd7f847775fd41e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9">CAN_F7R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga780440ce173cde12fd117b519419424c"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB7" ref="ga780440ce173cde12fd117b519419424c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c">CAN_F7R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga99ae0e27d14b42fef4551d83ee88b4ac"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB8" ref="ga99ae0e27d14b42fef4551d83ee88b4ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac">CAN_F7R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gace90c0624446480421fac233739413dc"></a><!-- doxytag: member="stm32f10x.h::CAN_F7R2_FB9" ref="gace90c0624446480421fac233739413dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc">CAN_F7R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga13cd870005a4712c3a8b9675a962c642"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB0" ref="ga13cd870005a4712c3a8b9675a962c642" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642">CAN_F8R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga49082d55960382ded8b2f7235dd3b33d"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB1" ref="ga49082d55960382ded8b2f7235dd3b33d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d">CAN_F8R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="gab5de7f304ca7bfcb9e78c9c2d346d300"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB10" ref="gab5de7f304ca7bfcb9e78c9c2d346d300" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300">CAN_F8R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga0d5a19fa7032ef2b68e2feebd0db15e6"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB11" ref="ga0d5a19fa7032ef2b68e2feebd0db15e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6">CAN_F8R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga943a685663474ed7aa509eaccbda2ffb"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB12" ref="ga943a685663474ed7aa509eaccbda2ffb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb">CAN_F8R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga668cb8a75c4166b5287a09ba98c8ec70"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB13" ref="ga668cb8a75c4166b5287a09ba98c8ec70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70">CAN_F8R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga84727d6a0fdcb2870529d7a371a0b660"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB14" ref="ga84727d6a0fdcb2870529d7a371a0b660" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660">CAN_F8R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga9eb9c851eb03c49bc02f686aee490a28"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB15" ref="ga9eb9c851eb03c49bc02f686aee490a28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28">CAN_F8R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga4ccc46770c70da8546bbbcf492bcdd95"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB16" ref="ga4ccc46770c70da8546bbbcf492bcdd95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95">CAN_F8R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gaf24b0628e89b2c27cb9e13b0492876eb"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB17" ref="gaf24b0628e89b2c27cb9e13b0492876eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb">CAN_F8R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga36b946c123c3c3f1cdbd1272db24c58b"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB18" ref="ga36b946c123c3c3f1cdbd1272db24c58b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b">CAN_F8R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="gab91129b8b7746111a31a968c1f1a8b19"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB19" ref="gab91129b8b7746111a31a968c1f1a8b19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19">CAN_F8R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="gafdb99f376b40d3933ce6a28ad31f496a"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB2" ref="gafdb99f376b40d3933ce6a28ad31f496a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a">CAN_F8R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga19663b29868ae926896961451768d748"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB20" ref="ga19663b29868ae926896961451768d748" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748">CAN_F8R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="ga19d8c89621a78de5177481d217bb5033"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB21" ref="ga19d8c89621a78de5177481d217bb5033" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033">CAN_F8R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="gab265fadfeb8674b869264ad25bedcac4"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB22" ref="gab265fadfeb8674b869264ad25bedcac4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4">CAN_F8R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga102fdb92fecd6aa86e5dbd2fea2b2e79"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB23" ref="ga102fdb92fecd6aa86e5dbd2fea2b2e79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79">CAN_F8R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga0b73f4ab4941e6d920e75f7197ed025b"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB24" ref="ga0b73f4ab4941e6d920e75f7197ed025b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b">CAN_F8R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="ga9d72a1b4728fa13d4a2a3f7478f8398b"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB25" ref="ga9d72a1b4728fa13d4a2a3f7478f8398b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b">CAN_F8R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga5826d272442cf9b69336172a039bc439"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB26" ref="ga5826d272442cf9b69336172a039bc439" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439">CAN_F8R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="gacdb656881f89c0da122383403a816ce1"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB27" ref="gacdb656881f89c0da122383403a816ce1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1">CAN_F8R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga2d8c536aab73553ff1913ba806be351c"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB28" ref="ga2d8c536aab73553ff1913ba806be351c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c">CAN_F8R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga8fb8328cdbf23c9982b769bd39a24113"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB29" ref="ga8fb8328cdbf23c9982b769bd39a24113" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113">CAN_F8R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga2cd97fc37fa6ffadbb7af4f9ddf1d014"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB3" ref="ga2cd97fc37fa6ffadbb7af4f9ddf1d014" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014">CAN_F8R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga78861665c78657330f9fcfc17283529f"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB30" ref="ga78861665c78657330f9fcfc17283529f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f">CAN_F8R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga6b2fa38175302b2d91f2b45ae16c5db7"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB31" ref="ga6b2fa38175302b2d91f2b45ae16c5db7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7">CAN_F8R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga5842614b55172086992fc085955168d7"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB4" ref="ga5842614b55172086992fc085955168d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7">CAN_F8R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga373c77cab88912e816a6e12195bd3205"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB5" ref="ga373c77cab88912e816a6e12195bd3205" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205">CAN_F8R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga5937607627dd44c4fb79f9063534e2b1"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB6" ref="ga5937607627dd44c4fb79f9063534e2b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1">CAN_F8R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga5b6765194a47f1a6d7dfbf78e0b4139c"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB7" ref="ga5b6765194a47f1a6d7dfbf78e0b4139c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c">CAN_F8R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gaa79159b413994d12b593cc4f1b23d1fa"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB8" ref="gaa79159b413994d12b593cc4f1b23d1fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa">CAN_F8R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga2b959e903cdac33f5da71aa5c7477a0d"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R1_FB9" ref="ga2b959e903cdac33f5da71aa5c7477a0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d">CAN_F8R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga3cfe399fb494ff6ab1d5b91258c42764"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB0" ref="ga3cfe399fb494ff6ab1d5b91258c42764" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764">CAN_F8R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9ca04b514b4d6a3b19619932513b8953"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB1" ref="ga9ca04b514b4d6a3b19619932513b8953" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953">CAN_F8R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga315a7e30b95c05db01b7f56f4d825e62"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB10" ref="ga315a7e30b95c05db01b7f56f4d825e62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62">CAN_F8R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga353aad2279bf6b72bd861f6c79253635"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB11" ref="ga353aad2279bf6b72bd861f6c79253635" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635">CAN_F8R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga25193c4b44d05db08ba40f0e0f2c45e1"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB12" ref="ga25193c4b44d05db08ba40f0e0f2c45e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1">CAN_F8R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga4469bfc90525f84d9d04d3a4996997e6"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB13" ref="ga4469bfc90525f84d9d04d3a4996997e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6">CAN_F8R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="ga3b17ebf3dd1e53d8417f955ebcf743b3"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB14" ref="ga3b17ebf3dd1e53d8417f955ebcf743b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3">CAN_F8R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga6db6c2262434fc76213a441d8ce2edf1"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB15" ref="ga6db6c2262434fc76213a441d8ce2edf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1">CAN_F8R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga8a1e1e9aa84af36845402d19236c1214"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB16" ref="ga8a1e1e9aa84af36845402d19236c1214" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214">CAN_F8R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gae0a9ee665444a6b42e98e0f988d1ba7a"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB17" ref="gae0a9ee665444a6b42e98e0f988d1ba7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a">CAN_F8R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga16cde37565a3d3ec3a8c41013df6f6f1"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB18" ref="ga16cde37565a3d3ec3a8c41013df6f6f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1">CAN_F8R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga57ca000fea3be225ddf5f295437b6e36"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB19" ref="ga57ca000fea3be225ddf5f295437b6e36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36">CAN_F8R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="gac4c3c099bf7db702b7bf5f71cddaaec2"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB2" ref="gac4c3c099bf7db702b7bf5f71cddaaec2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2">CAN_F8R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="gad60ee9ebdce23be6d2adca113ca918e8"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB20" ref="gad60ee9ebdce23be6d2adca113ca918e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8">CAN_F8R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gae186c9794783eb47b460532801afe43a"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB21" ref="gae186c9794783eb47b460532801afe43a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a">CAN_F8R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga106a5e5b8ae8d683fcec85b076688f34"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB22" ref="ga106a5e5b8ae8d683fcec85b076688f34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34">CAN_F8R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga1643a77c219a9b2706f438c5123bccc8"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB23" ref="ga1643a77c219a9b2706f438c5123bccc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8">CAN_F8R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="gab21aa6ed09bed09347e07dbcbd0e9e93"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB24" ref="gab21aa6ed09bed09347e07dbcbd0e9e93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93">CAN_F8R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="gab8267e4cdc484abd75634469f9b255c5"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB25" ref="gab8267e4cdc484abd75634469f9b255c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5">CAN_F8R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga697d286473e81666c91f28e853aab4ad"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB26" ref="ga697d286473e81666c91f28e853aab4ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad">CAN_F8R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga295c26638700a849ee3c6504caf6ceab"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB27" ref="ga295c26638700a849ee3c6504caf6ceab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab">CAN_F8R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga0f8469008983b405bfc5855258f4f6e6"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB28" ref="ga0f8469008983b405bfc5855258f4f6e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6">CAN_F8R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="gad18d894a75ebe73c0185d905cfb81dbf"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB29" ref="gad18d894a75ebe73c0185d905cfb81dbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf">CAN_F8R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="gae1e53037e7f7171d8a7358590f0e7420"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB3" ref="gae1e53037e7f7171d8a7358590f0e7420" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420">CAN_F8R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="gaccdf92a69572b56641ddd2967c034a7a"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB30" ref="gaccdf92a69572b56641ddd2967c034a7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a">CAN_F8R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga0636c9c9fd84e5e8d12e78f236f2a56c"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB31" ref="ga0636c9c9fd84e5e8d12e78f236f2a56c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c">CAN_F8R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga51e2af45725e06538c4d09ad07296316"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB4" ref="ga51e2af45725e06538c4d09ad07296316" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316">CAN_F8R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga2ee5e9d68190f0d41a5b8603d1933922"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB5" ref="ga2ee5e9d68190f0d41a5b8603d1933922" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922">CAN_F8R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga66c636150cfad43a32652dba3ded8383"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB6" ref="ga66c636150cfad43a32652dba3ded8383" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383">CAN_F8R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="ga0fc81a4ee32f76ce3a6fdbb3fc49425c"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB7" ref="ga0fc81a4ee32f76ce3a6fdbb3fc49425c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c">CAN_F8R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga68a36336242e8259c779f1c8f4544737"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB8" ref="ga68a36336242e8259c779f1c8f4544737" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737">CAN_F8R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="gad0014717b3c4c65afb7542308980803d"></a><!-- doxytag: member="stm32f10x.h::CAN_F8R2_FB9" ref="gad0014717b3c4c65afb7542308980803d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d">CAN_F8R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="ga930a17d830cb9a95a79531dac2220785"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB0" ref="ga930a17d830cb9a95a79531dac2220785" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785">CAN_F9R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8671eac978ebea75e6345adbcdf78026"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB1" ref="ga8671eac978ebea75e6345adbcdf78026" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026">CAN_F9R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3db445a3214057317d84269116c9a3de"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB10" ref="ga3db445a3214057317d84269116c9a3de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de">CAN_F9R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="gadf09c1d038af593122315a878c15f608"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB11" ref="gadf09c1d038af593122315a878c15f608" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608">CAN_F9R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga12b2a29143ddf47eb1eddf76f9289cb9"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB12" ref="ga12b2a29143ddf47eb1eddf76f9289cb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9">CAN_F9R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga691bc907b71c30dffdf246c95240ac9b"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB13" ref="ga691bc907b71c30dffdf246c95240ac9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b">CAN_F9R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="gaf8669ceaa46f5aecada88accedfb4dbb"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB14" ref="gaf8669ceaa46f5aecada88accedfb4dbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb">CAN_F9R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="ga35e8769a1e21c4cf3714667e07201804"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB15" ref="ga35e8769a1e21c4cf3714667e07201804" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804">CAN_F9R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="gad7060a1863aa5b08ce8469001d46c630"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB16" ref="gad7060a1863aa5b08ce8469001d46c630" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630">CAN_F9R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="gacf015fb7231bd315f82948019dcfc725"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB17" ref="gacf015fb7231bd315f82948019dcfc725" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725">CAN_F9R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="ga02c06b01abb3414394747a7cf8eac888"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB18" ref="ga02c06b01abb3414394747a7cf8eac888" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888">CAN_F9R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga99a1a20417252e33a4817c0530745239"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB19" ref="ga99a1a20417252e33a4817c0530745239" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239">CAN_F9R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="gaee3585fb5ee4081dffeb2a2dda1ce72f"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB2" ref="gaee3585fb5ee4081dffeb2a2dda1ce72f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f">CAN_F9R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="ga09c0f503e2ef85b3b6332ccbca7b0251"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB20" ref="ga09c0f503e2ef85b3b6332ccbca7b0251" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251">CAN_F9R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gacab12d06dee3d6dad5fd7c56c23c70d1"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB21" ref="gacab12d06dee3d6dad5fd7c56c23c70d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1">CAN_F9R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga5c72a8d17db1de69086f19579b169c04"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB22" ref="ga5c72a8d17db1de69086f19579b169c04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04">CAN_F9R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga4bb3ba674ec6c82ed108f6c0bfb2f854"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB23" ref="ga4bb3ba674ec6c82ed108f6c0bfb2f854" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854">CAN_F9R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="gaba13bd7fa1e4c2eaef3de31d933cbc10"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB24" ref="gaba13bd7fa1e4c2eaef3de31d933cbc10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10">CAN_F9R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="gaa72247fe16d8f777c26726063fa43536"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB25" ref="gaa72247fe16d8f777c26726063fa43536" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536">CAN_F9R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="ga32d7c1678449ff8f4e4b6f548ba85be4"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB26" ref="ga32d7c1678449ff8f4e4b6f548ba85be4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4">CAN_F9R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="ga678d4a0a39b379db5c2e0285782c686f"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB27" ref="ga678d4a0a39b379db5c2e0285782c686f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f">CAN_F9R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga6033aa5f4d140dc48ddb4a777583163c"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB28" ref="ga6033aa5f4d140dc48ddb4a777583163c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c">CAN_F9R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga9fda159c684d7361094da1883473b544"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB29" ref="ga9fda159c684d7361094da1883473b544" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544">CAN_F9R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="ga807e831fafa69e9df65618de855ea186"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB3" ref="ga807e831fafa69e9df65618de855ea186" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186">CAN_F9R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga83cf4080564c51a0123b97840576c0ab"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB30" ref="ga83cf4080564c51a0123b97840576c0ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab">CAN_F9R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga127c155bc5c5236f04cfdcf96ff66cc5"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB31" ref="ga127c155bc5c5236f04cfdcf96ff66cc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5">CAN_F9R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="gaddce646e28626a508b2f98c4f35148b3"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB4" ref="gaddce646e28626a508b2f98c4f35148b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3">CAN_F9R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga9ea72662e0243714ace5c0b48e7912f6"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB5" ref="ga9ea72662e0243714ace5c0b48e7912f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6">CAN_F9R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="ga6b08ddbc0bed91c6a1933e6485ded5e2"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB6" ref="ga6b08ddbc0bed91c6a1933e6485ded5e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2">CAN_F9R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gae21fd9c8c790d4bc229c7ccb6d99dd36"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB7" ref="gae21fd9c8c790d4bc229c7ccb6d99dd36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36">CAN_F9R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="gadf1a8f02576caccfddc12f2ead734762"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB8" ref="gadf1a8f02576caccfddc12f2ead734762" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762">CAN_F9R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga80a2594aaa275fd88225927e7115085b"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R1_FB9" ref="ga80a2594aaa275fd88225927e7115085b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b">CAN_F9R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="gaa1209cec0d1199b7f74bb2e2b1cca424"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB0" ref="gaa1209cec0d1199b7f74bb2e2b1cca424" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424">CAN_F9R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9fd983be0f74b7f183261f21cd2f6910"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB1" ref="ga9fd983be0f74b7f183261f21cd2f6910" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910">CAN_F9R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5adc0ffeba391461d887f5d176a9b5bd"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB10" ref="ga5adc0ffeba391461d887f5d176a9b5bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd">CAN_F9R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 10 </p>

</div>
</div>
<a class="anchor" id="ga989f1dea5a35e78b08649ac699955563"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB11" ref="ga989f1dea5a35e78b08649ac699955563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563">CAN_F9R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 11 </p>

</div>
</div>
<a class="anchor" id="ga0b71e1b7db02ef8c5853534921b33aee"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB12" ref="ga0b71e1b7db02ef8c5853534921b33aee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee">CAN_F9R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 12 </p>

</div>
</div>
<a class="anchor" id="ga48cff2713910823bbf9c8aeb399d6695"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB13" ref="ga48cff2713910823bbf9c8aeb399d6695" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695">CAN_F9R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 13 </p>

</div>
</div>
<a class="anchor" id="gab9e0057c4eb0f7238d2ec98ae0702ff3"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB14" ref="gab9e0057c4eb0f7238d2ec98ae0702ff3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3">CAN_F9R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 14 </p>

</div>
</div>
<a class="anchor" id="gacc16f71c9ee3bc56be17f7488c1df807"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB15" ref="gacc16f71c9ee3bc56be17f7488c1df807" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807">CAN_F9R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 15 </p>

</div>
</div>
<a class="anchor" id="ga3909a33262113171b7d4dc11fcf8c3b1"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB16" ref="ga3909a33262113171b7d4dc11fcf8c3b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1">CAN_F9R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 16 </p>

</div>
</div>
<a class="anchor" id="ga8cead3f8d10075aa34c9446859356e2d"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB17" ref="ga8cead3f8d10075aa34c9446859356e2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d">CAN_F9R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 17 </p>

</div>
</div>
<a class="anchor" id="gaf7730d43a2cf07a1568ed738a4f69692"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB18" ref="gaf7730d43a2cf07a1568ed738a4f69692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692">CAN_F9R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 18 </p>

</div>
</div>
<a class="anchor" id="ga6b2f5ba8403cbd679694cf9665e2690f"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB19" ref="ga6b2f5ba8403cbd679694cf9665e2690f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f">CAN_F9R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 19 </p>

</div>
</div>
<a class="anchor" id="ga2e363da951c1191e733a8bc603cda3f5"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB2" ref="ga2e363da951c1191e733a8bc603cda3f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5">CAN_F9R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 2 </p>

</div>
</div>
<a class="anchor" id="gaca5a17ed59696ed0572b80767c4bef81"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB20" ref="gaca5a17ed59696ed0572b80767c4bef81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81">CAN_F9R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 20 </p>

</div>
</div>
<a class="anchor" id="gac318672024cefb98843d473cbb2d46b2"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB21" ref="gac318672024cefb98843d473cbb2d46b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2">CAN_F9R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 21 </p>

</div>
</div>
<a class="anchor" id="ga3523d55c8cf0a308fea4837b00f89abb"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB22" ref="ga3523d55c8cf0a308fea4837b00f89abb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb">CAN_F9R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 22 </p>

</div>
</div>
<a class="anchor" id="ga21d8d812323030dd39f417318c36b8dc"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB23" ref="ga21d8d812323030dd39f417318c36b8dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc">CAN_F9R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 23 </p>

</div>
</div>
<a class="anchor" id="ga065bba6dde8a5b81b42c2618204bf0be"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB24" ref="ga065bba6dde8a5b81b42c2618204bf0be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be">CAN_F9R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 24 </p>

</div>
</div>
<a class="anchor" id="gade5290535026c192f7e94a4cb98e48b4"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB25" ref="gade5290535026c192f7e94a4cb98e48b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4">CAN_F9R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 25 </p>

</div>
</div>
<a class="anchor" id="gaac7e7544d60c3084da344ee20ab6a760"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB26" ref="gaac7e7544d60c3084da344ee20ab6a760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760">CAN_F9R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 26 </p>

</div>
</div>
<a class="anchor" id="gae965845f1e45d1f45831be60829e63bc"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB27" ref="gae965845f1e45d1f45831be60829e63bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc">CAN_F9R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 27 </p>

</div>
</div>
<a class="anchor" id="ga63bbecf009bf6bd61dc9e8fe0603da73"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB28" ref="ga63bbecf009bf6bd61dc9e8fe0603da73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73">CAN_F9R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 28 </p>

</div>
</div>
<a class="anchor" id="ga834cf606ef4b69b0c459b8cb9e836a9b"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB29" ref="ga834cf606ef4b69b0c459b8cb9e836a9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b">CAN_F9R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 29 </p>

</div>
</div>
<a class="anchor" id="gabab5a59d405ae1684853988e95ab9844"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB3" ref="gabab5a59d405ae1684853988e95ab9844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844">CAN_F9R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 3 </p>

</div>
</div>
<a class="anchor" id="ga9c833e07b7a842ba7425291f628c9a11"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB30" ref="ga9c833e07b7a842ba7425291f628c9a11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11">CAN_F9R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 30 </p>

</div>
</div>
<a class="anchor" id="ga18ef7c7bae75406a267e6a333c549a9f"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB31" ref="ga18ef7c7bae75406a267e6a333c549a9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f">CAN_F9R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 31 </p>

</div>
</div>
<a class="anchor" id="ga4b5b46878001f43618c726b3429e4b50"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB4" ref="ga4b5b46878001f43618c726b3429e4b50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50">CAN_F9R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 4 </p>

</div>
</div>
<a class="anchor" id="ga582895a48cfeb8d7ecf6c9757ba0aa39"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB5" ref="ga582895a48cfeb8d7ecf6c9757ba0aa39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39">CAN_F9R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 5 </p>

</div>
</div>
<a class="anchor" id="gafe18a44ac1a9c4cf2a6e94bb946af17f"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB6" ref="gafe18a44ac1a9c4cf2a6e94bb946af17f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f">CAN_F9R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 6 </p>

</div>
</div>
<a class="anchor" id="gae497ffa0ef246a52e57a394fa57e616d"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB7" ref="gae497ffa0ef246a52e57a394fa57e616d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d">CAN_F9R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 7 </p>

</div>
</div>
<a class="anchor" id="ga4eedc431183ceae7240d11afc05bacfa"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB8" ref="ga4eedc431183ceae7240d11afc05bacfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa">CAN_F9R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 8 </p>

</div>
</div>
<a class="anchor" id="ga71d1294050a77f52ecd4b00568cd7477"></a><!-- doxytag: member="stm32f10x.h::CAN_F9R2_FB9" ref="ga71d1294050a77f52ecd4b00568cd7477" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477">CAN_F9R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter bit 9 </p>

</div>
</div>
<a class="anchor" id="gaa571445875b08a9514e1d1b410a93ebd"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT" ref="gaa571445875b08a9514e1d1b410a93ebd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd">CAN_FA1R_FACT</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Active </p>

</div>
</div>
<a class="anchor" id="gab3ec1e2f9b9ccf2b4869cdf7c7328e60"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT0" ref="gab3ec1e2f9b9ccf2b4869cdf7c7328e60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60">CAN_FA1R_FACT0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 0 Active </p>

</div>
</div>
<a class="anchor" id="ga2457026460aecb52dba7ea17237b4dbe"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT1" ref="ga2457026460aecb52dba7ea17237b4dbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe">CAN_FA1R_FACT1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 1 Active </p>

</div>
</div>
<a class="anchor" id="ga19696d8b702b33eafe7f18aa0c6c1955"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT10" ref="ga19696d8b702b33eafe7f18aa0c6c1955" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955">CAN_FA1R_FACT10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 10 Active </p>

</div>
</div>
<a class="anchor" id="ga89e5e3ccd4250ad2360b91ef51248a66"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT11" ref="ga89e5e3ccd4250ad2360b91ef51248a66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66">CAN_FA1R_FACT11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 11 Active </p>

</div>
</div>
<a class="anchor" id="gae78ec392640f05b20a7c6877983588ae"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT12" ref="gae78ec392640f05b20a7c6877983588ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae">CAN_FA1R_FACT12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 12 Active </p>

</div>
</div>
<a class="anchor" id="gaa722eeef87f8a3f58ebfcb531645cc05"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT13" ref="gaa722eeef87f8a3f58ebfcb531645cc05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05">CAN_FA1R_FACT13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 13 Active </p>

</div>
</div>
<a class="anchor" id="ga66354c26d0252cc86729365b315a69ee"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT2" ref="ga66354c26d0252cc86729365b315a69ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee">CAN_FA1R_FACT2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 2 Active </p>

</div>
</div>
<a class="anchor" id="ga087dc5f2bdfe084eb98d2a0d06a29f1d"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT3" ref="ga087dc5f2bdfe084eb98d2a0d06a29f1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d">CAN_FA1R_FACT3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 3 Active </p>

</div>
</div>
<a class="anchor" id="ga6c46367b7e5ea831e34ba4cf824a63da"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT4" ref="ga6c46367b7e5ea831e34ba4cf824a63da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da">CAN_FA1R_FACT4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 4 Active </p>

</div>
</div>
<a class="anchor" id="ga548238c7babf34116fdb44b4575e2664"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT5" ref="ga548238c7babf34116fdb44b4575e2664" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664">CAN_FA1R_FACT5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 5 Active </p>

</div>
</div>
<a class="anchor" id="gae403370a70f9ea2b6f9b449cafa6a91c"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT6" ref="gae403370a70f9ea2b6f9b449cafa6a91c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c">CAN_FA1R_FACT6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 6 Active </p>

</div>
</div>
<a class="anchor" id="ga33e9f4334cf3bf9e7e30d5edf278a02b"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT7" ref="ga33e9f4334cf3bf9e7e30d5edf278a02b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b">CAN_FA1R_FACT7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 7 Active </p>

</div>
</div>
<a class="anchor" id="ga0ccbdd2932828bfa1d68777cb595f12e"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT8" ref="ga0ccbdd2932828bfa1d68777cb595f12e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e">CAN_FA1R_FACT8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 8 Active </p>

</div>
</div>
<a class="anchor" id="gaf8e4011791e551feeae33c47ef2b6a6a"></a><!-- doxytag: member="stm32f10x.h::CAN_FA1R_FACT9" ref="gaf8e4011791e551feeae33c47ef2b6a6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a">CAN_FA1R_FACT9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter 9 Active </p>

</div>
</div>
<a class="anchor" id="ga16fa4bf13579d29b57f7602489d043fe"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA" ref="ga16fa4bf13579d29b57f7602489d043fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe">CAN_FFA1R_FFA</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment </p>

</div>
</div>
<a class="anchor" id="ga4b1a0f95bac4fed1a801da0cdbf2a833"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA0" ref="ga4b1a0f95bac4fed1a801da0cdbf2a833" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833">CAN_FFA1R_FFA0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 0 </p>

</div>
</div>
<a class="anchor" id="gaba35e135e17431de861e57b550421386"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA1" ref="gaba35e135e17431de861e57b550421386" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386">CAN_FFA1R_FFA1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 1 </p>

</div>
</div>
<a class="anchor" id="ga8ac0384eab9b0cfdb491a960279fc438"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA10" ref="ga8ac0384eab9b0cfdb491a960279fc438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438">CAN_FFA1R_FFA10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 10 </p>

</div>
</div>
<a class="anchor" id="gaacd7e79ab503ec5143b5848edac71817"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA11" ref="gaacd7e79ab503ec5143b5848edac71817" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817">CAN_FFA1R_FFA11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 11 </p>

</div>
</div>
<a class="anchor" id="ga7873f1526050f5e666c22fb6a7e68b65"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA12" ref="ga7873f1526050f5e666c22fb6a7e68b65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65">CAN_FFA1R_FFA12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 12 </p>

</div>
</div>
<a class="anchor" id="gac74339b69a2e6f67df9b6e136089c0ee"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA13" ref="gac74339b69a2e6f67df9b6e136089c0ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee">CAN_FFA1R_FFA13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 13 </p>

</div>
</div>
<a class="anchor" id="ga5b64393197f5cd0bd6e4853828a98065"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA2" ref="ga5b64393197f5cd0bd6e4853828a98065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065">CAN_FFA1R_FFA2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 2 </p>

</div>
</div>
<a class="anchor" id="ga111ce1e4500e2c0f543128dddbe941e9"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA3" ref="ga111ce1e4500e2c0f543128dddbe941e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9">CAN_FFA1R_FFA3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 3 </p>

</div>
</div>
<a class="anchor" id="ga8a824c777e7fea25f580bc313ed2ece6"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA4" ref="ga8a824c777e7fea25f580bc313ed2ece6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6">CAN_FFA1R_FFA4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 4 </p>

</div>
</div>
<a class="anchor" id="gabd571c9c746225e9b856ce3a46c3bb2f"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA5" ref="gabd571c9c746225e9b856ce3a46c3bb2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f">CAN_FFA1R_FFA5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 5 </p>

</div>
</div>
<a class="anchor" id="gab2afec157fe9684f1fa4b4401500f035"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA6" ref="gab2afec157fe9684f1fa4b4401500f035" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035">CAN_FFA1R_FFA6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 6 </p>

</div>
</div>
<a class="anchor" id="ga2d70e150cfd4866ea6b0a264ad45f51b"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA7" ref="ga2d70e150cfd4866ea6b0a264ad45f51b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b">CAN_FFA1R_FFA7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 7 </p>

</div>
</div>
<a class="anchor" id="gafa802583aa70aadeb46366ff98eccaf1"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA8" ref="gafa802583aa70aadeb46366ff98eccaf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1">CAN_FFA1R_FFA8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 8 </p>

</div>
</div>
<a class="anchor" id="ga6ee7da4c7e42fa7576d965c4bf94c089"></a><!-- doxytag: member="stm32f10x.h::CAN_FFA1R_FFA9" ref="ga6ee7da4c7e42fa7576d965c4bf94c089" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089">CAN_FFA1R_FFA9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter FIFO Assignment for Filter 9 </p>

</div>
</div>
<a class="anchor" id="ga481099e17a895e92cfbcfca617d52860"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM" ref="ga481099e17a895e92cfbcfca617d52860" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860">CAN_FM1R_FBM</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Mode </p>

</div>
</div>
<a class="anchor" id="ga2d95ff05ed6ef9a38e9af9c0d3db3687"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM0" ref="ga2d95ff05ed6ef9a38e9af9c0d3db3687" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687">CAN_FM1R_FBM0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 0 </p>

</div>
</div>
<a class="anchor" id="gac2839d73344a7601aa22b5ed3fc0e5d1"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM1" ref="gac2839d73344a7601aa22b5ed3fc0e5d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1">CAN_FM1R_FBM1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0a98c6bde07c570463b6c0e32c0f6805"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM10" ref="ga0a98c6bde07c570463b6c0e32c0f6805" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805">CAN_FM1R_FBM10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 10 </p>

</div>
</div>
<a class="anchor" id="gab88796333c19954176ef77208cae4964"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM11" ref="gab88796333c19954176ef77208cae4964" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964">CAN_FM1R_FBM11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 11 </p>

</div>
</div>
<a class="anchor" id="ga858eaac0a8e23c03e13e5c1736bf9842"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM12" ref="ga858eaac0a8e23c03e13e5c1736bf9842" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842">CAN_FM1R_FBM12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 12 </p>

</div>
</div>
<a class="anchor" id="gaf03b553802edd3ae23b70e97228b6dcc"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM13" ref="gaf03b553802edd3ae23b70e97228b6dcc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc">CAN_FM1R_FBM13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 13 </p>

</div>
</div>
<a class="anchor" id="ga7ba7963ac4eb5b936c444258c13f8940"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM2" ref="ga7ba7963ac4eb5b936c444258c13f8940" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940">CAN_FM1R_FBM2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2d129b27c2af41ae39e606e802a53386"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM3" ref="ga2d129b27c2af41ae39e606e802a53386" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386">CAN_FM1R_FBM3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf0c94e5f4dcceea510fc72b86128aff3"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM4" ref="gaf0c94e5f4dcceea510fc72b86128aff3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3">CAN_FM1R_FBM4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 4 </p>

</div>
</div>
<a class="anchor" id="ga2d7fb7c366544a1ef7a85481d3e6325d"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM5" ref="ga2d7fb7c366544a1ef7a85481d3e6325d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d">CAN_FM1R_FBM5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 5 </p>

</div>
</div>
<a class="anchor" id="ga3ff70e74447679a0d1cde1aa69ea2db1"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM6" ref="ga3ff70e74447679a0d1cde1aa69ea2db1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1">CAN_FM1R_FBM6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 6 </p>

</div>
</div>
<a class="anchor" id="ga657fc12fd334bc626b2eb53fb03457b0"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM7" ref="ga657fc12fd334bc626b2eb53fb03457b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0">CAN_FM1R_FBM7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 7 </p>

</div>
</div>
<a class="anchor" id="gab6bc390ed9a658014fd09fd1073e3037"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM8" ref="gab6bc390ed9a658014fd09fd1073e3037" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037">CAN_FM1R_FBM8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 8 </p>

</div>
</div>
<a class="anchor" id="ga375758246b99234dda725b7c64daff32"></a><!-- doxytag: member="stm32f10x.h::CAN_FM1R_FBM9" ref="ga375758246b99234dda725b7c64daff32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32">CAN_FM1R_FBM9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode bit 9 </p>

</div>
</div>
<a class="anchor" id="ga5eb5b835ee11a78bd391b9d1049f2549"></a><!-- doxytag: member="stm32f10x.h::CAN_FMR_FINIT" ref="ga5eb5b835ee11a78bd391b9d1049f2549" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549">CAN_FMR_FINIT</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Init Mode </p>

</div>
</div>
<a class="anchor" id="gab41471f35878bcdff72d9cd05acf4714"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC" ref="gab41471f35878bcdff72d9cd05acf4714" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714">CAN_FS1R_FSC</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration </p>

</div>
</div>
<a class="anchor" id="gaab5ea9e0ed17df35894fff7828c89cad"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC0" ref="gaab5ea9e0ed17df35894fff7828c89cad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad">CAN_FS1R_FSC0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 0 </p>

</div>
</div>
<a class="anchor" id="ga83304e93d2e75c1cd8bfe7c2ec30c1c8"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC1" ref="ga83304e93d2e75c1cd8bfe7c2ec30c1c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8">CAN_FS1R_FSC1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 1 </p>

</div>
</div>
<a class="anchor" id="ga93162a66091ffd4829ed8265f53fe977"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC10" ref="ga93162a66091ffd4829ed8265f53fe977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977">CAN_FS1R_FSC10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 10 </p>

</div>
</div>
<a class="anchor" id="gaf2e0bf399ea9175123c95c7010ef527d"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC11" ref="gaf2e0bf399ea9175123c95c7010ef527d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d">CAN_FS1R_FSC11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 11 </p>

</div>
</div>
<a class="anchor" id="ga89ea9e9c914052e2aecab16d57f2569d"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC12" ref="ga89ea9e9c914052e2aecab16d57f2569d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d">CAN_FS1R_FSC12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 12 </p>

</div>
</div>
<a class="anchor" id="gaf2df1f2a554fc014529da34620739bc4"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC13" ref="gaf2df1f2a554fc014529da34620739bc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4">CAN_FS1R_FSC13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 13 </p>

</div>
</div>
<a class="anchor" id="ga0ba1fa61fcf851188a6f16323dda1358"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC2" ref="ga0ba1fa61fcf851188a6f16323dda1358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358">CAN_FS1R_FSC2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf2175f52f4308c088458f9e54a1f1354"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC3" ref="gaf2175f52f4308c088458f9e54a1f1354" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354">CAN_FS1R_FSC3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 3 </p>

</div>
</div>
<a class="anchor" id="ga791ac090d6a8f2c79cd72f9072aef30f"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC4" ref="ga791ac090d6a8f2c79cd72f9072aef30f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f">CAN_FS1R_FSC4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 4 </p>

</div>
</div>
<a class="anchor" id="gadb4ef2030ec70a4635ca4ac38cca76cb"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC5" ref="gadb4ef2030ec70a4635ca4ac38cca76cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb">CAN_FS1R_FSC5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 5 </p>

</div>
</div>
<a class="anchor" id="gaf015be41f803007b9d0b2f3371e3621b"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC6" ref="gaf015be41f803007b9d0b2f3371e3621b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b">CAN_FS1R_FSC6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 6 </p>

</div>
</div>
<a class="anchor" id="ga206d175417e2c787b44b0734708a5c9a"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC7" ref="ga206d175417e2c787b44b0734708a5c9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a">CAN_FS1R_FSC7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 7 </p>

</div>
</div>
<a class="anchor" id="ga7209f008874dadf147cb5357ee46c226"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC8" ref="ga7209f008874dadf147cb5357ee46c226" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226">CAN_FS1R_FSC8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 8 </p>

</div>
</div>
<a class="anchor" id="ga58b4d8fa56d898ad6bf66ba8a4e098eb"></a><!-- doxytag: member="stm32f10x.h::CAN_FS1R_FSC9" ref="ga58b4d8fa56d898ad6bf66ba8a4e098eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb">CAN_FS1R_FSC9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Scale Configuration bit 9 </p>

</div>
</div>
<a class="anchor" id="ga7d953fd5b625af04f95f5414259769ef"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_BOFIE" ref="ga7d953fd5b625af04f95f5414259769ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef">CAN_IER_BOFIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus-Off Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga9e3307992cabee858287305a64e5031b"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_EPVIE" ref="ga9e3307992cabee858287305a64e5031b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b">CAN_IER_EPVIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Passive Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga962968c3ee1f70c714a5b12442369d9a"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_ERRIE" ref="ga962968c3ee1f70c714a5b12442369d9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a">CAN_IER_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaa80103eca53d74a2b047f761336918e3"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_EWGIE" ref="gaa80103eca53d74a2b047f761336918e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3">CAN_IER_EWGIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Warning Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaf926ae29d98a8b72ef48f001fda07fc3"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_FFIE0" ref="gaf926ae29d98a8b72ef48f001fda07fc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3">CAN_IER_FFIE0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO Full Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaf5a7e9d13e8d96bef2ac1972520b1c4f"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_FFIE1" ref="gaf5a7e9d13e8d96bef2ac1972520b1c4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f">CAN_IER_FFIE1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO Full Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga59eecd1bb7d1d0e17422a26ae89cf39d"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_FMPIE0" ref="ga59eecd1bb7d1d0e17422a26ae89cf39d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d">CAN_IER_FMPIE0</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO Message Pending Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga4b8492d1b8ce13fead7869a0e4ef39ed"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_FMPIE1" ref="ga4b8492d1b8ce13fead7869a0e4ef39ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed">CAN_IER_FMPIE1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO Message Pending Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga0c423699fdcd2ddddb3046a368505679"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_FOVIE0" ref="ga0c423699fdcd2ddddb3046a368505679" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679">CAN_IER_FOVIE0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO Overrun Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga3734d9bf5cd08ff219b2d8c2f8300dbf"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_FOVIE1" ref="ga3734d9bf5cd08ff219b2d8c2f8300dbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf">CAN_IER_FOVIE1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO Overrun Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga81514ecf1b6596e9930906779c4bdf39"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_LECIE" ref="ga81514ecf1b6596e9930906779c4bdf39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39">CAN_IER_LECIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Last Error Code Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga82389b79f21410f5d5f6bef38d192812"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_SLKIE" ref="ga82389b79f21410f5d5f6bef38d192812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812">CAN_IER_SLKIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sleep Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gafe027af7acd051f5a52db78608a36e26"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_TMEIE" ref="gafe027af7acd051f5a52db78608a36e26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26">CAN_IER_TMEIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Mailbox Empty Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga37f3438e80288c1791de27042df9838e"></a><!-- doxytag: member="stm32f10x.h::CAN_IER_WKUIE" ref="ga37f3438e80288c1791de27042df9838e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e">CAN_IER_WKUIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wakeup Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gad7aff5c0a3ead7f937849ab66eba7490"></a><!-- doxytag: member="stm32f10x.h::CAN_MCR_ABOM" ref="gad7aff5c0a3ead7f937849ab66eba7490" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490">CAN_MCR_ABOM</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Automatic Bus-Off Management </p>

</div>
</div>
<a class="anchor" id="gaa2745f1a565c3f2ec5b16612d1fd66e0"></a><!-- doxytag: member="stm32f10x.h::CAN_MCR_AWUM" ref="gaa2745f1a565c3f2ec5b16612d1fd66e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0">CAN_MCR_AWUM</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Automatic Wakeup Mode </p>

</div>
</div>
<a class="anchor" id="ga0cf12be5661908dbe38aa14cd4c3a356"></a><!-- doxytag: member="stm32f10x.h::CAN_MCR_INRQ" ref="ga0cf12be5661908dbe38aa14cd4c3a356" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356">CAN_MCR_INRQ</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>&lt; CAN control and status registers Initialization Request </p>

</div>
</div>
<a class="anchor" id="ga2774f04e286942d36a5b6135c8028049"></a><!-- doxytag: member="stm32f10x.h::CAN_MCR_NART" ref="ga2774f04e286942d36a5b6135c8028049" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049">CAN_MCR_NART</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No Automatic Retransmission </p>

</div>
</div>
<a class="anchor" id="ga410fdbad37a9dbda508b8c437277e79f"></a><!-- doxytag: member="stm32f10x.h::CAN_MCR_RESET" ref="ga410fdbad37a9dbda508b8c437277e79f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f">CAN_MCR_RESET</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN software master reset </p>

</div>
</div>
<a class="anchor" id="ga501125ff257a7d02c35a0d6dcbaa2ba8"></a><!-- doxytag: member="stm32f10x.h::CAN_MCR_RFLM" ref="ga501125ff257a7d02c35a0d6dcbaa2ba8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8">CAN_MCR_RFLM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive FIFO Locked Mode </p>

</div>
</div>
<a class="anchor" id="gadf9602dfb2f95b481b6e642b95991176"></a><!-- doxytag: member="stm32f10x.h::CAN_MCR_SLEEP" ref="gadf9602dfb2f95b481b6e642b95991176" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176">CAN_MCR_SLEEP</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sleep Mode Request </p>

</div>
</div>
<a class="anchor" id="ga32b2eda9cad8a969c5d2349bd1d853bb"></a><!-- doxytag: member="stm32f10x.h::CAN_MCR_TTCM" ref="ga32b2eda9cad8a969c5d2349bd1d853bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb">CAN_MCR_TTCM</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Time Triggered Communication Mode </p>

</div>
</div>
<a class="anchor" id="ga35e7e66f9cd8cb6efa6a80367d2294a9"></a><!-- doxytag: member="stm32f10x.h::CAN_MCR_TXFP" ref="ga35e7e66f9cd8cb6efa6a80367d2294a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9">CAN_MCR_TXFP</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit FIFO Priority </p>

</div>
</div>
<a class="anchor" id="ga9c424768e9e963402f37cb95ae87a1ae"></a><!-- doxytag: member="stm32f10x.h::CAN_MSR_ERRI" ref="ga9c424768e9e963402f37cb95ae87a1ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae">CAN_MSR_ERRI</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt </p>

</div>
</div>
<a class="anchor" id="ga2871cee90ebecb760bab16e9c039b682"></a><!-- doxytag: member="stm32f10x.h::CAN_MSR_INAK" ref="ga2871cee90ebecb760bab16e9c039b682" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682">CAN_MSR_INAK</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initialization Acknowledge </p>

</div>
</div>
<a class="anchor" id="ga6564a1d2f23f246053188a454264eb4b"></a><!-- doxytag: member="stm32f10x.h::CAN_MSR_RX" ref="ga6564a1d2f23f246053188a454264eb4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b">CAN_MSR_RX</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN Rx Signal </p>

</div>
</div>
<a class="anchor" id="ga67f8e1140b0304930d5b4f2a041a7884"></a><!-- doxytag: member="stm32f10x.h::CAN_MSR_RXM" ref="ga67f8e1140b0304930d5b4f2a041a7884" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884">CAN_MSR_RXM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Mode </p>

</div>
</div>
<a class="anchor" id="gaf68038824bb78c4a5c4dee1730848f69"></a><!-- doxytag: member="stm32f10x.h::CAN_MSR_SAMP" ref="gaf68038824bb78c4a5c4dee1730848f69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69">CAN_MSR_SAMP</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Last Sample Point </p>

</div>
</div>
<a class="anchor" id="gaf1611badb362f0fd9047af965509f074"></a><!-- doxytag: member="stm32f10x.h::CAN_MSR_SLAK" ref="gaf1611badb362f0fd9047af965509f074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074">CAN_MSR_SLAK</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sleep Acknowledge </p>

</div>
</div>
<a class="anchor" id="ga47ab62ae123c791de27ad05dde5bee91"></a><!-- doxytag: member="stm32f10x.h::CAN_MSR_SLAKI" ref="ga47ab62ae123c791de27ad05dde5bee91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91">CAN_MSR_SLAKI</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sleep Acknowledge Interrupt </p>

</div>
</div>
<a class="anchor" id="ga651580d35b658e90ea831cb13b8a8988"></a><!-- doxytag: member="stm32f10x.h::CAN_MSR_TXM" ref="ga651580d35b658e90ea831cb13b8a8988" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988">CAN_MSR_TXM</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Mode </p>

</div>
</div>
<a class="anchor" id="ga0f4c753b96d21c5001b39ad5b08519fc"></a><!-- doxytag: member="stm32f10x.h::CAN_MSR_WKUI" ref="ga0f4c753b96d21c5001b39ad5b08519fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc">CAN_MSR_WKUI</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wakeup Interrupt </p>

</div>
</div>
<a class="anchor" id="ga4dc7309c31cda93d05bb1fe1c923646c"></a><!-- doxytag: member="stm32f10x.h::CAN_RDH0R_DATA4" ref="ga4dc7309c31cda93d05bb1fe1c923646c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c">CAN_RDH0R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 4 </p>

</div>
</div>
<a class="anchor" id="ga577eba5ab3a66283f5c0837e91f1776a"></a><!-- doxytag: member="stm32f10x.h::CAN_RDH0R_DATA5" ref="ga577eba5ab3a66283f5c0837e91f1776a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a">CAN_RDH0R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 5 </p>

</div>
</div>
<a class="anchor" id="ga27a0bd49dc24e59b776ad5a00aabb97b"></a><!-- doxytag: member="stm32f10x.h::CAN_RDH0R_DATA6" ref="ga27a0bd49dc24e59b776ad5a00aabb97b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b">CAN_RDH0R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 6 </p>

</div>
</div>
<a class="anchor" id="ga243b8a3632812b2f8c7b447ed635ce5f"></a><!-- doxytag: member="stm32f10x.h::CAN_RDH0R_DATA7" ref="ga243b8a3632812b2f8c7b447ed635ce5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f">CAN_RDH0R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 7 </p>

</div>
</div>
<a class="anchor" id="gafc2a55c1b5195cf043ef33e79d736255"></a><!-- doxytag: member="stm32f10x.h::CAN_RDH1R_DATA4" ref="gafc2a55c1b5195cf043ef33e79d736255" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255">CAN_RDH1R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 4 </p>

</div>
</div>
<a class="anchor" id="ga81d25a1ea5ad28e7db4a2adbb8a651ad"></a><!-- doxytag: member="stm32f10x.h::CAN_RDH1R_DATA5" ref="ga81d25a1ea5ad28e7db4a2adbb8a651ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad">CAN_RDH1R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 5 </p>

</div>
</div>
<a class="anchor" id="ga39212ea40388510bde1931f7b3a064ae"></a><!-- doxytag: member="stm32f10x.h::CAN_RDH1R_DATA6" ref="ga39212ea40388510bde1931f7b3a064ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae">CAN_RDH1R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 6 </p>

</div>
</div>
<a class="anchor" id="gafdfbb90b5ef2ac1e7f23a5f15c0287eb"></a><!-- doxytag: member="stm32f10x.h::CAN_RDH1R_DATA7" ref="gafdfbb90b5ef2ac1e7f23a5f15c0287eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb">CAN_RDH1R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 7 CAN filter registers </p>

</div>
</div>
<a class="anchor" id="ga44313106efc3a5a65633168a2ad1928d"></a><!-- doxytag: member="stm32f10x.h::CAN_RDL0R_DATA0" ref="ga44313106efc3a5a65633168a2ad1928d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d">CAN_RDL0R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 0 </p>

</div>
</div>
<a class="anchor" id="ga73d4025ce501af78db93761e8b8c3b9e"></a><!-- doxytag: member="stm32f10x.h::CAN_RDL0R_DATA1" ref="ga73d4025ce501af78db93761e8b8c3b9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e">CAN_RDL0R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 1 </p>

</div>
</div>
<a class="anchor" id="ga52b3c31ad72881e11a4d3cae073a0df8"></a><!-- doxytag: member="stm32f10x.h::CAN_RDL0R_DATA2" ref="ga52b3c31ad72881e11a4d3cae073a0df8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8">CAN_RDL0R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 2 </p>

</div>
</div>
<a class="anchor" id="gad637a53ae780998f95f2bb570d5cd05a"></a><!-- doxytag: member="stm32f10x.h::CAN_RDL0R_DATA3" ref="gad637a53ae780998f95f2bb570d5cd05a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a">CAN_RDL0R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 3 </p>

</div>
</div>
<a class="anchor" id="ga1e399fed282a5aac0b25b059fcf04020"></a><!-- doxytag: member="stm32f10x.h::CAN_RDL1R_DATA0" ref="ga1e399fed282a5aac0b25b059fcf04020" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020">CAN_RDL1R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 0 </p>

</div>
</div>
<a class="anchor" id="ga27ec34e08f87e8836f32bbfed52e860a"></a><!-- doxytag: member="stm32f10x.h::CAN_RDL1R_DATA1" ref="ga27ec34e08f87e8836f32bbfed52e860a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a">CAN_RDL1R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 1 </p>

</div>
</div>
<a class="anchor" id="gaea34eded40932d364743969643a598c4"></a><!-- doxytag: member="stm32f10x.h::CAN_RDL1R_DATA2" ref="gaea34eded40932d364743969643a598c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4">CAN_RDL1R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 2 </p>

</div>
</div>
<a class="anchor" id="ga80bfe3e724b28e8d2a5b7ac4393212cf"></a><!-- doxytag: member="stm32f10x.h::CAN_RDL1R_DATA3" ref="ga80bfe3e724b28e8d2a5b7ac4393212cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf">CAN_RDL1R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 3 </p>

</div>
</div>
<a class="anchor" id="ga17ca0af4afd89e6a1c43ffd1430359b7"></a><!-- doxytag: member="stm32f10x.h::CAN_RDT0R_DLC" ref="ga17ca0af4afd89e6a1c43ffd1430359b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7">CAN_RDT0R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Length Code </p>

</div>
</div>
<a class="anchor" id="ga5081739b6e21e033b95e68af9331a6d1"></a><!-- doxytag: member="stm32f10x.h::CAN_RDT0R_FMI" ref="ga5081739b6e21e033b95e68af9331a6d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1">CAN_RDT0R_FMI</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Match Index </p>

</div>
</div>
<a class="anchor" id="gae20b7a72690033591eeda7a511ac4a2e"></a><!-- doxytag: member="stm32f10x.h::CAN_RDT0R_TIME" ref="gae20b7a72690033591eeda7a511ac4a2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e">CAN_RDT0R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Message Time Stamp </p>

</div>
</div>
<a class="anchor" id="ga964b0fa7c70a24a74165c57b3486aae8"></a><!-- doxytag: member="stm32f10x.h::CAN_RDT1R_DLC" ref="ga964b0fa7c70a24a74165c57b3486aae8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8">CAN_RDT1R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Length Code </p>

</div>
</div>
<a class="anchor" id="gaf7f72aec91130a20e3a855e78eabb48b"></a><!-- doxytag: member="stm32f10x.h::CAN_RDT1R_FMI" ref="gaf7f72aec91130a20e3a855e78eabb48b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b">CAN_RDT1R_FMI</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Filter Match Index </p>

</div>
</div>
<a class="anchor" id="gac112cba5a4cd0b541c1150263132c68a"></a><!-- doxytag: member="stm32f10x.h::CAN_RDT1R_TIME" ref="gac112cba5a4cd0b541c1150263132c68a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a">CAN_RDT1R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Message Time Stamp </p>

</div>
</div>
<a class="anchor" id="ga9e23f3d7947e58531524d77b5c4741cc"></a><!-- doxytag: member="stm32f10x.h::CAN_RF0R_FMP0" ref="ga9e23f3d7947e58531524d77b5c4741cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc">CAN_RF0R_FMP0</a>&#160;&#160;&#160;((uint8_t)0x03)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO 0 Message Pending </p>

</div>
</div>
<a class="anchor" id="ga2a3d15b3abab8199c16e26a3dffdc8b8"></a><!-- doxytag: member="stm32f10x.h::CAN_RF0R_FOVR0" ref="ga2a3d15b3abab8199c16e26a3dffdc8b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8">CAN_RF0R_FOVR0</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO 0 Overrun </p>

</div>
</div>
<a class="anchor" id="gae934674f6e22a758e430f32cfc386d70"></a><!-- doxytag: member="stm32f10x.h::CAN_RF0R_FULL0" ref="gae934674f6e22a758e430f32cfc386d70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70">CAN_RF0R_FULL0</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO 0 Full </p>

</div>
</div>
<a class="anchor" id="ga74d2db4b9b7d52712e47557dcc61964d"></a><!-- doxytag: member="stm32f10x.h::CAN_RF0R_RFOM0" ref="ga74d2db4b9b7d52712e47557dcc61964d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d">CAN_RF0R_RFOM0</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Release FIFO 0 Output Mailbox </p>

</div>
</div>
<a class="anchor" id="ga8f9254d05043df6f21bf96234a03f72f"></a><!-- doxytag: member="stm32f10x.h::CAN_RF1R_FMP1" ref="ga8f9254d05043df6f21bf96234a03f72f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f">CAN_RF1R_FMP1</a>&#160;&#160;&#160;((uint8_t)0x03)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO 1 Message Pending </p>

</div>
</div>
<a class="anchor" id="gab5eeaabd4db3825bc53d860aca8d7590"></a><!-- doxytag: member="stm32f10x.h::CAN_RF1R_FOVR1" ref="gab5eeaabd4db3825bc53d860aca8d7590" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590">CAN_RF1R_FOVR1</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO 1 Overrun </p>

</div>
</div>
<a class="anchor" id="gabdaa12fe4d14254cc4a6a4de749a7d0a"></a><!-- doxytag: member="stm32f10x.h::CAN_RF1R_FULL1" ref="gabdaa12fe4d14254cc4a6a4de749a7d0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a">CAN_RF1R_FULL1</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO 1 Full </p>

</div>
</div>
<a class="anchor" id="ga6930f860de4a90e3344e63fbc209b9ab"></a><!-- doxytag: member="stm32f10x.h::CAN_RF1R_RFOM1" ref="ga6930f860de4a90e3344e63fbc209b9ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab">CAN_RF1R_RFOM1</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Release FIFO 1 Output Mailbox </p>

</div>
</div>
<a class="anchor" id="ga4d81487e8b340810e3193cd8f1386240"></a><!-- doxytag: member="stm32f10x.h::CAN_RI0R_EXID" ref="ga4d81487e8b340810e3193cd8f1386240" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240">CAN_RI0R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Identifier </p>

</div>
</div>
<a class="anchor" id="ga688074182caafff289c921548bc9afca"></a><!-- doxytag: member="stm32f10x.h::CAN_RI0R_IDE" ref="ga688074182caafff289c921548bc9afca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca">CAN_RI0R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Identifier Extension </p>

</div>
</div>
<a class="anchor" id="ga41f4780b822a42834bf1927eb92b4fba"></a><!-- doxytag: member="stm32f10x.h::CAN_RI0R_RTR" ref="ga41f4780b822a42834bf1927eb92b4fba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba">CAN_RI0R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remote Transmission Request </p>

</div>
</div>
<a class="anchor" id="ga101aa355c83b8c7d068f02b7dcc5b98f"></a><!-- doxytag: member="stm32f10x.h::CAN_RI0R_STID" ref="ga101aa355c83b8c7d068f02b7dcc5b98f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f">CAN_RI0R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Standard Identifier or Extended Identifier </p>

</div>
</div>
<a class="anchor" id="ga2ca45b282f2582c91450d4e1204121cf"></a><!-- doxytag: member="stm32f10x.h::CAN_RI1R_EXID" ref="ga2ca45b282f2582c91450d4e1204121cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf">CAN_RI1R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended identifier </p>

</div>
</div>
<a class="anchor" id="ga8dcedeb4250767a66a4d60c67e367cf8"></a><!-- doxytag: member="stm32f10x.h::CAN_RI1R_IDE" ref="ga8dcedeb4250767a66a4d60c67e367cf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8">CAN_RI1R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Identifier Extension </p>

</div>
</div>
<a class="anchor" id="gafbd0ecd9579a339bffb95ea3b7c9f1e8"></a><!-- doxytag: member="stm32f10x.h::CAN_RI1R_RTR" ref="gafbd0ecd9579a339bffb95ea3b7c9f1e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8">CAN_RI1R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remote Transmission Request </p>

</div>
</div>
<a class="anchor" id="ga7f3c3aab0f24533821188d14901b3980"></a><!-- doxytag: member="stm32f10x.h::CAN_RI1R_STID" ref="ga7f3c3aab0f24533821188d14901b3980" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980">CAN_RI1R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Standard Identifier or Extended Identifier </p>

</div>
</div>
<a class="anchor" id="ga0114ae75b33f978ca7825f7bcd836982"></a><!-- doxytag: member="stm32f10x.h::CAN_TDH0R_DATA4" ref="ga0114ae75b33f978ca7825f7bcd836982" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982">CAN_TDH0R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 4 </p>

</div>
</div>
<a class="anchor" id="gaf5b6a0742ac1bcd5ef0408cb0f92ef75"></a><!-- doxytag: member="stm32f10x.h::CAN_TDH0R_DATA5" ref="gaf5b6a0742ac1bcd5ef0408cb0f92ef75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75">CAN_TDH0R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 5 </p>

</div>
</div>
<a class="anchor" id="gac8ea7090da55c7cc9993235efa1c4a02"></a><!-- doxytag: member="stm32f10x.h::CAN_TDH0R_DATA6" ref="gac8ea7090da55c7cc9993235efa1c4a02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02">CAN_TDH0R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 6 </p>

</div>
</div>
<a class="anchor" id="ga6021a4045fbfd71817bf9aec6cbc731c"></a><!-- doxytag: member="stm32f10x.h::CAN_TDH0R_DATA7" ref="ga6021a4045fbfd71817bf9aec6cbc731c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c">CAN_TDH0R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 7 </p>

</div>
</div>
<a class="anchor" id="ga41c3f19eea0d63211f643833da984c90"></a><!-- doxytag: member="stm32f10x.h::CAN_TDH1R_DATA4" ref="ga41c3f19eea0d63211f643833da984c90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90">CAN_TDH1R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 4 </p>

</div>
</div>
<a class="anchor" id="ga35cbe73d2ce87b6aaf19510818610d16"></a><!-- doxytag: member="stm32f10x.h::CAN_TDH1R_DATA5" ref="ga35cbe73d2ce87b6aaf19510818610d16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16">CAN_TDH1R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 5 </p>

</div>
</div>
<a class="anchor" id="ga1b731ca095cbad8e56ba4147c14d7128"></a><!-- doxytag: member="stm32f10x.h::CAN_TDH1R_DATA6" ref="ga1b731ca095cbad8e56ba4147c14d7128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128">CAN_TDH1R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 6 </p>

</div>
</div>
<a class="anchor" id="gaec56ce4aba46e836d44e2c034a9ed817"></a><!-- doxytag: member="stm32f10x.h::CAN_TDH1R_DATA7" ref="gaec56ce4aba46e836d44e2c034a9ed817" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817">CAN_TDH1R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 7 </p>

</div>
</div>
<a class="anchor" id="ga23a93a13da2f302ecd2f0c462065428d"></a><!-- doxytag: member="stm32f10x.h::CAN_TDH2R_DATA4" ref="ga23a93a13da2f302ecd2f0c462065428d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d">CAN_TDH2R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 4 </p>

</div>
</div>
<a class="anchor" id="gab9f372328c8d1e4fe2503d45aed50fb6"></a><!-- doxytag: member="stm32f10x.h::CAN_TDH2R_DATA5" ref="gab9f372328c8d1e4fe2503d45aed50fb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6">CAN_TDH2R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 5 </p>

</div>
</div>
<a class="anchor" id="gae96248bcf102a3c6f39f72cdcf8e4fe5"></a><!-- doxytag: member="stm32f10x.h::CAN_TDH2R_DATA6" ref="gae96248bcf102a3c6f39f72cdcf8e4fe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5">CAN_TDH2R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 6 </p>

</div>
</div>
<a class="anchor" id="ga895341b943e4b01938857b84a0b0dbda"></a><!-- doxytag: member="stm32f10x.h::CAN_TDH2R_DATA7" ref="ga895341b943e4b01938857b84a0b0dbda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda">CAN_TDH2R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 7 </p>

</div>
</div>
<a class="anchor" id="gadec3350607b41410ddb6e00a71a4384e"></a><!-- doxytag: member="stm32f10x.h::CAN_TDL0R_DATA0" ref="gadec3350607b41410ddb6e00a71a4384e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e">CAN_TDL0R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 0 </p>

</div>
</div>
<a class="anchor" id="ga1cd20d218027e7432178c67414475830"></a><!-- doxytag: member="stm32f10x.h::CAN_TDL0R_DATA1" ref="ga1cd20d218027e7432178c67414475830" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830">CAN_TDL0R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 1 </p>

</div>
</div>
<a class="anchor" id="gaa04384f0a7c5026c91a33a005c755d68"></a><!-- doxytag: member="stm32f10x.h::CAN_TDL0R_DATA2" ref="gaa04384f0a7c5026c91a33a005c755d68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68">CAN_TDL0R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 2 </p>

</div>
</div>
<a class="anchor" id="ga283a1bfa52851ea4ee45f45817985752"></a><!-- doxytag: member="stm32f10x.h::CAN_TDL0R_DATA3" ref="ga283a1bfa52851ea4ee45f45817985752" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752">CAN_TDL0R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 3 </p>

</div>
</div>
<a class="anchor" id="ga21abc05257bcdfa47fc824b4d806a105"></a><!-- doxytag: member="stm32f10x.h::CAN_TDL1R_DATA0" ref="ga21abc05257bcdfa47fc824b4d806a105" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105">CAN_TDL1R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 0 </p>

</div>
</div>
<a class="anchor" id="ga0bf459dee1be706b38141722be67e4ab"></a><!-- doxytag: member="stm32f10x.h::CAN_TDL1R_DATA1" ref="ga0bf459dee1be706b38141722be67e4ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab">CAN_TDL1R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 1 </p>

</div>
</div>
<a class="anchor" id="gaeb92a65c225432fab0daa30808d5065c"></a><!-- doxytag: member="stm32f10x.h::CAN_TDL1R_DATA2" ref="gaeb92a65c225432fab0daa30808d5065c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c">CAN_TDL1R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 2 </p>

</div>
</div>
<a class="anchor" id="ga482506faa59360c6a48aa9bc55a024c4"></a><!-- doxytag: member="stm32f10x.h::CAN_TDL1R_DATA3" ref="ga482506faa59360c6a48aa9bc55a024c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4">CAN_TDL1R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 3 </p>

</div>
</div>
<a class="anchor" id="ga7a9852d0f6058c19f0e678228ea14a21"></a><!-- doxytag: member="stm32f10x.h::CAN_TDL2R_DATA0" ref="ga7a9852d0f6058c19f0e678228ea14a21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21">CAN_TDL2R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 0 </p>

</div>
</div>
<a class="anchor" id="gad5be1bcda68f562be669184b30727be1"></a><!-- doxytag: member="stm32f10x.h::CAN_TDL2R_DATA1" ref="gad5be1bcda68f562be669184b30727be1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1">CAN_TDL2R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 1 </p>

</div>
</div>
<a class="anchor" id="ga62cd5e7f3e98fe5b247998d39ebdd6fb"></a><!-- doxytag: member="stm32f10x.h::CAN_TDL2R_DATA2" ref="ga62cd5e7f3e98fe5b247998d39ebdd6fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb">CAN_TDL2R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 2 </p>

</div>
</div>
<a class="anchor" id="ga3d76ed3982f13fb34a54d62f0caa3fa2"></a><!-- doxytag: member="stm32f10x.h::CAN_TDL2R_DATA3" ref="ga3d76ed3982f13fb34a54d62f0caa3fa2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2">CAN_TDL2R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data byte 3 </p>

</div>
</div>
<a class="anchor" id="gacf812eaee11f12863773b3f8e95ae6e2"></a><!-- doxytag: member="stm32f10x.h::CAN_TDT0R_DLC" ref="gacf812eaee11f12863773b3f8e95ae6e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2">CAN_TDT0R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Length Code </p>

</div>
</div>
<a class="anchor" id="gad2d329960b527a62fab099a084bfa906"></a><!-- doxytag: member="stm32f10x.h::CAN_TDT0R_TGT" ref="gad2d329960b527a62fab099a084bfa906" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906">CAN_TDT0R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Global Time </p>

</div>
</div>
<a class="anchor" id="ga104ba91151bf88edd44593b1690b879a"></a><!-- doxytag: member="stm32f10x.h::CAN_TDT0R_TIME" ref="ga104ba91151bf88edd44593b1690b879a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a">CAN_TDT0R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Message Time Stamp </p>

</div>
</div>
<a class="anchor" id="ga68ef8b6cb43a80d29c5fc318a67acd3b"></a><!-- doxytag: member="stm32f10x.h::CAN_TDT1R_DLC" ref="ga68ef8b6cb43a80d29c5fc318a67acd3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b">CAN_TDT1R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Length Code </p>

</div>
</div>
<a class="anchor" id="ga35757787e6481553885fdf4fd2738c4b"></a><!-- doxytag: member="stm32f10x.h::CAN_TDT1R_TGT" ref="ga35757787e6481553885fdf4fd2738c4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b">CAN_TDT1R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Global Time </p>

</div>
</div>
<a class="anchor" id="gad28ac334a59a6679c362611d65666910"></a><!-- doxytag: member="stm32f10x.h::CAN_TDT1R_TIME" ref="gad28ac334a59a6679c362611d65666910" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910">CAN_TDT1R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Message Time Stamp </p>

</div>
</div>
<a class="anchor" id="ga52898eb9fa3bcf0b8086220971af49f5"></a><!-- doxytag: member="stm32f10x.h::CAN_TDT2R_DLC" ref="ga52898eb9fa3bcf0b8086220971af49f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5">CAN_TDT2R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Length Code </p>

</div>
</div>
<a class="anchor" id="ga4c51b43d309b56e8a64724ef1517033e"></a><!-- doxytag: member="stm32f10x.h::CAN_TDT2R_TGT" ref="ga4c51b43d309b56e8a64724ef1517033e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e">CAN_TDT2R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Global Time </p>

</div>
</div>
<a class="anchor" id="ga508aea584f7c81700b485916a13431fa"></a><!-- doxytag: member="stm32f10x.h::CAN_TDT2R_TIME" ref="ga508aea584f7c81700b485916a13431fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa">CAN_TDT2R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Message Time Stamp </p>

</div>
</div>
<a class="anchor" id="ga894df6ad0d2976fe643dcb77052672f5"></a><!-- doxytag: member="stm32f10x.h::CAN_TI0R_EXID" ref="ga894df6ad0d2976fe643dcb77052672f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5">CAN_TI0R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Identifier </p>

</div>
</div>
<a class="anchor" id="ga06f761a877f8ad39f878284f69119c0b"></a><!-- doxytag: member="stm32f10x.h::CAN_TI0R_IDE" ref="ga06f761a877f8ad39f878284f69119c0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b">CAN_TI0R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Identifier Extension </p>

</div>
</div>
<a class="anchor" id="gad5556f2ceb5b71b8afa76a18a31cbb6a"></a><!-- doxytag: member="stm32f10x.h::CAN_TI0R_RTR" ref="gad5556f2ceb5b71b8afa76a18a31cbb6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a">CAN_TI0R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remote Transmission Request </p>

</div>
</div>
<a class="anchor" id="ga4d3b5882e1f9f76f5cfebffb5bc2f717"></a><!-- doxytag: member="stm32f10x.h::CAN_TI0R_STID" ref="ga4d3b5882e1f9f76f5cfebffb5bc2f717" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717">CAN_TI0R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Standard Identifier or Extended Identifier </p>

</div>
</div>
<a class="anchor" id="ga7b79cbb7ebb7f3419aa6ac04bd76899a"></a><!-- doxytag: member="stm32f10x.h::CAN_TI0R_TXRQ" ref="ga7b79cbb7ebb7f3419aa6ac04bd76899a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a">CAN_TI0R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Mailbox Request </p>

</div>
</div>
<a class="anchor" id="ga6c660943fa3c70c4974c2dacd3e4ca2e"></a><!-- doxytag: member="stm32f10x.h::CAN_TI1R_EXID" ref="ga6c660943fa3c70c4974c2dacd3e4ca2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e">CAN_TI1R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Identifier </p>

</div>
</div>
<a class="anchor" id="ga8f338f3e295b7b512ed865b3f9a8d6de"></a><!-- doxytag: member="stm32f10x.h::CAN_TI1R_IDE" ref="ga8f338f3e295b7b512ed865b3f9a8d6de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de">CAN_TI1R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Identifier Extension </p>

</div>
</div>
<a class="anchor" id="ga476cde56b1a2a13cde8477d5178ba34b"></a><!-- doxytag: member="stm32f10x.h::CAN_TI1R_RTR" ref="ga476cde56b1a2a13cde8477d5178ba34b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b">CAN_TI1R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remote Transmission Request </p>

</div>
</div>
<a class="anchor" id="ga842071768c2f8f5eae11a764a77dd0dd"></a><!-- doxytag: member="stm32f10x.h::CAN_TI1R_STID" ref="ga842071768c2f8f5eae11a764a77dd0dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd">CAN_TI1R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Standard Identifier or Extended Identifier </p>

</div>
</div>
<a class="anchor" id="ga0adf4a08415673753fafedf463f93bee"></a><!-- doxytag: member="stm32f10x.h::CAN_TI1R_TXRQ" ref="ga0adf4a08415673753fafedf463f93bee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee">CAN_TI1R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Mailbox Request </p>

</div>
</div>
<a class="anchor" id="gae62678bd1dc39aae5a153e9c9b3c3f3b"></a><!-- doxytag: member="stm32f10x.h::CAN_TI2R_EXID" ref="gae62678bd1dc39aae5a153e9c9b3c3f3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b">CAN_TI2R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended identifier </p>

</div>
</div>
<a class="anchor" id="gac1d888a2225c77452f73bf66fb0e1b78"></a><!-- doxytag: member="stm32f10x.h::CAN_TI2R_IDE" ref="gac1d888a2225c77452f73bf66fb0e1b78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78">CAN_TI2R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Identifier Extension </p>

</div>
</div>
<a class="anchor" id="ga980cfab3daebb05da35b6166a051385d"></a><!-- doxytag: member="stm32f10x.h::CAN_TI2R_RTR" ref="ga980cfab3daebb05da35b6166a051385d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d">CAN_TI2R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remote Transmission Request </p>

</div>
</div>
<a class="anchor" id="ga41c8bd734dd29caa40d34ced3981443a"></a><!-- doxytag: member="stm32f10x.h::CAN_TI2R_STID" ref="ga41c8bd734dd29caa40d34ced3981443a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a">CAN_TI2R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Standard Identifier or Extended Identifier </p>

</div>
</div>
<a class="anchor" id="gab4edd8438a684e353c497f80cb37365f"></a><!-- doxytag: member="stm32f10x.h::CAN_TI2R_TXRQ" ref="gab4edd8438a684e353c497f80cb37365f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f">CAN_TI2R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Mailbox Request </p>

</div>
</div>
<a class="anchor" id="gafdac6b87a303b0d0ec9b0d94a54ae31f"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_ABRQ0" ref="gafdac6b87a303b0d0ec9b0d94a54ae31f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f">CAN_TSR_ABRQ0</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Abort Request for Mailbox0 </p>

</div>
</div>
<a class="anchor" id="ga4c44a4e585b3ab1c37a6c2c28c90d6cd"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_ABRQ1" ref="ga4c44a4e585b3ab1c37a6c2c28c90d6cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd">CAN_TSR_ABRQ1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Abort Request for Mailbox 1 </p>

</div>
</div>
<a class="anchor" id="ga2a3b7e4be7cebb35ad66cb85b82901bb"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_ABRQ2" ref="ga2a3b7e4be7cebb35ad66cb85b82901bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb">CAN_TSR_ABRQ2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Abort Request for Mailbox 2 </p>

</div>
</div>
<a class="anchor" id="ga9b94ea5001d70a26ec32d9dc6ff76e47"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_ALST0" ref="ga9b94ea5001d70a26ec32d9dc6ff76e47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47">CAN_TSR_ALST0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Arbitration Lost for Mailbox0 </p>

</div>
</div>
<a class="anchor" id="ga7a34d996177f23148c9b4cd6b0a80529"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_ALST1" ref="ga7a34d996177f23148c9b4cd6b0a80529" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529">CAN_TSR_ALST1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Arbitration Lost for Mailbox1 </p>

</div>
</div>
<a class="anchor" id="ga75db1172038ebd72db1ed2fedc6108ff"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_ALST2" ref="ga75db1172038ebd72db1ed2fedc6108ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff">CAN_TSR_ALST2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Arbitration Lost for mailbox 2 </p>

</div>
</div>
<a class="anchor" id="gac00145ea43822f362f3d473bba62fa13"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_CODE" ref="gac00145ea43822f362f3d473bba62fa13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13">CAN_TSR_CODE</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mailbox Code </p>

</div>
</div>
<a class="anchor" id="ga96c6453caa447cc4a9961d6ee5dea74e"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_LOW" ref="ga96c6453caa447cc4a9961d6ee5dea74e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e">CAN_TSR_LOW</a>&#160;&#160;&#160;((uint32_t)0xE0000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LOW[2:0] bits </p>

</div>
</div>
<a class="anchor" id="ga79ff582efea1d7be2d1de7a1fd1a2b65"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_LOW0" ref="ga79ff582efea1d7be2d1de7a1fd1a2b65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65">CAN_TSR_LOW0</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lowest Priority Flag for Mailbox 0 </p>

</div>
</div>
<a class="anchor" id="gac1e550c2e6a5f8425322f9943fd7c7ed"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_LOW1" ref="gac1e550c2e6a5f8425322f9943fd7c7ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed">CAN_TSR_LOW1</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lowest Priority Flag for Mailbox 1 </p>

</div>
</div>
<a class="anchor" id="gadd1db2c2ce76b732fdb71df65fb8124f"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_LOW2" ref="gadd1db2c2ce76b732fdb71df65fb8124f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f">CAN_TSR_LOW2</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lowest Priority Flag for Mailbox 2 </p>

</div>
</div>
<a class="anchor" id="ga4a4809b8908618df57e6393cc7fe0f52"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_RQCP0" ref="ga4a4809b8908618df57e6393cc7fe0f52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52">CAN_TSR_RQCP0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Request Completed Mailbox0 </p>

</div>
</div>
<a class="anchor" id="gabd3118dec59c3a45d2f262b090699538"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_RQCP1" ref="gabd3118dec59c3a45d2f262b090699538" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538">CAN_TSR_RQCP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Request Completed Mailbox1 </p>

</div>
</div>
<a class="anchor" id="ga3cf9e83cec96164f1dadf4e43411ebf0"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_RQCP2" ref="ga3cf9e83cec96164f1dadf4e43411ebf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0">CAN_TSR_RQCP2</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Request Completed Mailbox2 </p>

</div>
</div>
<a class="anchor" id="ga805d2dab5b1d4618492b1cf2a3f5e1e0"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_TERR0" ref="ga805d2dab5b1d4618492b1cf2a3f5e1e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0">CAN_TSR_TERR0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Error of Mailbox0 </p>

</div>
</div>
<a class="anchor" id="ga9b01eca562bdb60e5416840fca47fff6"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_TERR1" ref="ga9b01eca562bdb60e5416840fca47fff6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6">CAN_TSR_TERR1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Error of Mailbox1 </p>

</div>
</div>
<a class="anchor" id="ga26a85626eb26bf99413ba80c676d0af8"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_TERR2" ref="ga26a85626eb26bf99413ba80c676d0af8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8">CAN_TSR_TERR2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Error of Mailbox 2 </p>

</div>
</div>
<a class="anchor" id="ga61ab11e97b42c5210109516e30af9b05"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_TME" ref="ga61ab11e97b42c5210109516e30af9b05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05">CAN_TSR_TME</a>&#160;&#160;&#160;((uint32_t)0x1C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TME[2:0] bits </p>

</div>
</div>
<a class="anchor" id="gad7500e491fe82e67ed5d40759e8a50f0"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_TME0" ref="gad7500e491fe82e67ed5d40759e8a50f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0">CAN_TSR_TME0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Mailbox 0 Empty </p>

</div>
</div>
<a class="anchor" id="ga5ba2b51def4b1683fd050e43045306ea"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_TME1" ref="ga5ba2b51def4b1683fd050e43045306ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea">CAN_TSR_TME1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Mailbox 1 Empty </p>

</div>
</div>
<a class="anchor" id="gaf6523fac51d3aed2e36de4c2f07c2a21"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_TME2" ref="gaf6523fac51d3aed2e36de4c2f07c2a21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21">CAN_TSR_TME2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Mailbox 2 Empty </p>

</div>
</div>
<a class="anchor" id="gaacedb237b31d29aef7f38475e9a6b297"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_TXOK0" ref="gaacedb237b31d29aef7f38475e9a6b297" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297">CAN_TSR_TXOK0</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission OK of Mailbox0 </p>

</div>
</div>
<a class="anchor" id="gaea918e510c5471b1ac797350b7950151"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_TXOK1" ref="gaea918e510c5471b1ac797350b7950151" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151">CAN_TSR_TXOK1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission OK of Mailbox1 </p>

</div>
</div>
<a class="anchor" id="ga782c591bb204d751b470dd53a37d240e"></a><!-- doxytag: member="stm32f10x.h::CAN_TSR_TXOK2" ref="ga782c591bb204d751b470dd53a37d240e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e">CAN_TSR_TXOK2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission OK of Mailbox 2 </p>

</div>
</div>
<a class="anchor" id="ga48c747693ec4dac8e4288ae4c0949def"></a><!-- doxytag: member="stm32f10x.h::CEC_CFGR_BPEM" ref="ga48c747693ec4dac8e4288ae4c0949def" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga48c747693ec4dac8e4288ae4c0949def">CEC_CFGR_BPEM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit Period Error Mode </p>

</div>
</div>
<a class="anchor" id="ga8b06cd4e47f4235d8880e1ba0e56e2d7"></a><!-- doxytag: member="stm32f10x.h::CEC_CFGR_BTEM" ref="ga8b06cd4e47f4235d8880e1ba0e56e2d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b06cd4e47f4235d8880e1ba0e56e2d7">CEC_CFGR_BTEM</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit Timing Error Mode </p>

</div>
</div>
<a class="anchor" id="ga69eca6654f89f8b05bb296938678ac68"></a><!-- doxytag: member="stm32f10x.h::CEC_CFGR_IE" ref="ga69eca6654f89f8b05bb296938678ac68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga69eca6654f89f8b05bb296938678ac68">CEC_CFGR_IE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga57341732e9fca2df3bd9aa4ea53e14c7"></a><!-- doxytag: member="stm32f10x.h::CEC_CFGR_PE" ref="ga57341732e9fca2df3bd9aa4ea53e14c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57341732e9fca2df3bd9aa4ea53e14c7">CEC_CFGR_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Enable </p>

</div>
</div>
<a class="anchor" id="gaa325807f8f3d4bdf8e989eeef208ca5a"></a><!-- doxytag: member="stm32f10x.h::CEC_CSR_RBTF" ref="gaa325807f8f3d4bdf8e989eeef208ca5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa325807f8f3d4bdf8e989eeef208ca5a">CEC_CSR_RBTF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx Block Transfer Finished </p>

</div>
</div>
<a class="anchor" id="ga7f3291304e54d4f0b7e57cc5b8af4c8d"></a><!-- doxytag: member="stm32f10x.h::CEC_CSR_REOM" ref="ga7f3291304e54d4f0b7e57cc5b8af4c8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3291304e54d4f0b7e57cc5b8af4c8d">CEC_CSR_REOM</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx End Of Message </p>

</div>
</div>
<a class="anchor" id="ga2e33f1d4724efa45fce87ae2fcba6cff"></a><!-- doxytag: member="stm32f10x.h::CEC_CSR_RERR" ref="ga2e33f1d4724efa45fce87ae2fcba6cff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e33f1d4724efa45fce87ae2fcba6cff">CEC_CSR_RERR</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx Error </p>

</div>
</div>
<a class="anchor" id="ga41a286b098018a445b59aefc40372e5a"></a><!-- doxytag: member="stm32f10x.h::CEC_CSR_RSOM" ref="ga41a286b098018a445b59aefc40372e5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41a286b098018a445b59aefc40372e5a">CEC_CSR_RSOM</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx Start Of Message </p>

</div>
</div>
<a class="anchor" id="ga650bba50140fa01d98abe80bf004a9b6"></a><!-- doxytag: member="stm32f10x.h::CEC_CSR_TBTRF" ref="ga650bba50140fa01d98abe80bf004a9b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga650bba50140fa01d98abe80bf004a9b6">CEC_CSR_TBTRF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Byte Transfer Request or Block Transfer Finished </p>

</div>
</div>
<a class="anchor" id="ga3af6df3394c54bb06e82048c091524e8"></a><!-- doxytag: member="stm32f10x.h::CEC_CSR_TEOM" ref="ga3af6df3394c54bb06e82048c091524e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3af6df3394c54bb06e82048c091524e8">CEC_CSR_TEOM</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx End Of Message </p>

</div>
</div>
<a class="anchor" id="ga273caacb035cb2ec64c721fa6c747c35"></a><!-- doxytag: member="stm32f10x.h::CEC_CSR_TERR" ref="ga273caacb035cb2ec64c721fa6c747c35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga273caacb035cb2ec64c721fa6c747c35">CEC_CSR_TERR</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Error </p>

</div>
</div>
<a class="anchor" id="ga0614d5d57649b31b3c67b364dc85d5fd"></a><!-- doxytag: member="stm32f10x.h::CEC_CSR_TSOM" ref="ga0614d5d57649b31b3c67b364dc85d5fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0614d5d57649b31b3c67b364dc85d5fd">CEC_CSR_TSOM</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Start Of Message </p>

</div>
</div>
<a class="anchor" id="ga8872cc458e6dcdad0e035e40a032a0c9"></a><!-- doxytag: member="stm32f10x.h::CEC_ESR_ACKE" ref="ga8872cc458e6dcdad0e035e40a032a0c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8872cc458e6dcdad0e035e40a032a0c9">CEC_ESR_ACKE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Block Acknowledge Error </p>

</div>
</div>
<a class="anchor" id="ga8f50871fd72eb2e36cc5183964cda970"></a><!-- doxytag: member="stm32f10x.h::CEC_ESR_BPE" ref="ga8f50871fd72eb2e36cc5183964cda970" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f50871fd72eb2e36cc5183964cda970">CEC_ESR_BPE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit Period Error </p>

</div>
</div>
<a class="anchor" id="ga7650b5b89cdd9e209b4c4bd532f74390"></a><!-- doxytag: member="stm32f10x.h::CEC_ESR_BTE" ref="ga7650b5b89cdd9e209b4c4bd532f74390" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7650b5b89cdd9e209b4c4bd532f74390">CEC_ESR_BTE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit Timing Error </p>

</div>
</div>
<a class="anchor" id="ga6c1c0faf5849a25b87fcc39cb445c1e4"></a><!-- doxytag: member="stm32f10x.h::CEC_ESR_LINE" ref="ga6c1c0faf5849a25b87fcc39cb445c1e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c1c0faf5849a25b87fcc39cb445c1e4">CEC_ESR_LINE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Line Error </p>

</div>
</div>
<a class="anchor" id="ga3b75f5557eecd4526136f408c853beb0"></a><!-- doxytag: member="stm32f10x.h::CEC_ESR_RBTFE" ref="ga3b75f5557eecd4526136f408c853beb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b75f5557eecd4526136f408c853beb0">CEC_ESR_RBTFE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx Block Transfer Finished Error </p>

</div>
</div>
<a class="anchor" id="ga26159aa09e800f3fff5943ad7c2c9164"></a><!-- doxytag: member="stm32f10x.h::CEC_ESR_SBE" ref="ga26159aa09e800f3fff5943ad7c2c9164" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26159aa09e800f3fff5943ad7c2c9164">CEC_ESR_SBE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Bit Error </p>

</div>
</div>
<a class="anchor" id="ga439598667c9acbf8f9dcac180a57f790"></a><!-- doxytag: member="stm32f10x.h::CEC_ESR_TBTFE" ref="ga439598667c9acbf8f9dcac180a57f790" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga439598667c9acbf8f9dcac180a57f790">CEC_ESR_TBTFE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Block Transfer Finished Error </p>

</div>
</div>
<a class="anchor" id="gab595a306043fe57ad4f406f828e483a5"></a><!-- doxytag: member="stm32f10x.h::CEC_OAR_OA" ref="gab595a306043fe57ad4f406f828e483a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab595a306043fe57ad4f406f828e483a5">CEC_OAR_OA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OA[3:0]: Own Address </p>

</div>
</div>
<a class="anchor" id="gabc49513cee6e3c966d67819c7b589030"></a><!-- doxytag: member="stm32f10x.h::CEC_OAR_OA_0" ref="gabc49513cee6e3c966d67819c7b589030" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc49513cee6e3c966d67819c7b589030">CEC_OAR_OA_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae67025eb59c746c006768c62325bb8ca"></a><!-- doxytag: member="stm32f10x.h::CEC_OAR_OA_1" ref="gae67025eb59c746c006768c62325bb8ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae67025eb59c746c006768c62325bb8ca">CEC_OAR_OA_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5801ac8c40252b9561f4a171ba3eb6b7"></a><!-- doxytag: member="stm32f10x.h::CEC_OAR_OA_2" ref="ga5801ac8c40252b9561f4a171ba3eb6b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5801ac8c40252b9561f4a171ba3eb6b7">CEC_OAR_OA_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga75ba741d39e9aa86c1c54e379e90dd67"></a><!-- doxytag: member="stm32f10x.h::CEC_OAR_OA_3" ref="ga75ba741d39e9aa86c1c54e379e90dd67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75ba741d39e9aa86c1c54e379e90dd67">CEC_OAR_OA_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gacc6a97186c20fa01ef6439ec7081fdae"></a><!-- doxytag: member="stm32f10x.h::CEC_PRES_PRES" ref="gacc6a97186c20fa01ef6439ec7081fdae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc6a97186c20fa01ef6439ec7081fdae">CEC_PRES_PRES</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prescaler Counter Value </p>

</div>
</div>
<a class="anchor" id="ga51e626c018504658ba7515ad1693895b"></a><!-- doxytag: member="stm32f10x.h::CEC_RXD_RXD" ref="ga51e626c018504658ba7515ad1693895b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51e626c018504658ba7515ad1693895b">CEC_RXD_RXD</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx Data register </p>

</div>
</div>
<a class="anchor" id="ga1693b38f41ead796577ab031d46083d4"></a><!-- doxytag: member="stm32f10x.h::CEC_TXD_TXD" ref="ga1693b38f41ead796577ab031d46083d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1693b38f41ead796577ab031d46083d4">CEC_TXD_TXD</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Data register </p>

</div>
</div>
<a class="anchor" id="ga7d57481fb891a0964b40f721354c56d7"></a><!-- doxytag: member="stm32f10x.h::CRC_CR_RESET" ref="ga7d57481fb891a0964b40f721354c56d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RESET bit </p>

</div>
</div>
<a class="anchor" id="ga2bf4701d3b15924e657942ce3caa4105"></a><!-- doxytag: member="stm32f10x.h::CRC_DR_DR" ref="ga2bf4701d3b15924e657942ce3caa4105" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data register bits </p>

</div>
</div>
<a class="anchor" id="gae9a0feb3cf1d8c5871e663ca4a174cc0"></a><!-- doxytag: member="stm32f10x.h::CRC_IDR_IDR" ref="gae9a0feb3cf1d8c5871e663ca4a174cc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>General-purpose 8-bit data register bits </p>

</div>
</div>
<a class="anchor" id="ga0b1e2b83ae1ab889cb1e34a99746c9d8"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_BOFF1" ref="ga0b1e2b83ae1ab889cb1e34a99746c9d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 output buffer disable </p>

</div>
</div>
<a class="anchor" id="gadd6f660a5f15262beca06b9098a559e9"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_BOFF2" ref="gadd6f660a5f15262beca06b9098a559e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 output buffer disable </p>

</div>
</div>
<a class="anchor" id="ga995c19d8c8de9ee09057ec6151154e17"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_DMAEN1" ref="ga995c19d8c8de9ee09057ec6151154e17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 DMA enable </p>

</div>
</div>
<a class="anchor" id="ga6f905c2ac89f976df6c4beffdde58b53"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_DMAEN2" ref="ga6f905c2ac89f976df6c4beffdde58b53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 DMA enabled </p>

</div>
</div>
<a class="anchor" id="gabd8cedbb3dda03d56ac0ba92d2d9cefd"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_EN1" ref="gabd8cedbb3dda03d56ac0ba92d2d9cefd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 enable </p>

</div>
</div>
<a class="anchor" id="gaa65db2420e02fc6813842f57134d898f"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_EN2" ref="gaa65db2420e02fc6813842f57134d898f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 enable </p>

</div>
</div>
<a class="anchor" id="ga3bcf611b2f0b975513325895bf16e085"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_MAMP1" ref="ga3bcf611b2f0b975513325895bf16e085" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) </p>

</div>
</div>
<a class="anchor" id="ga4225dcce22b440fcd3a8ad96c5f2baec"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_MAMP1_0" ref="ga4225dcce22b440fcd3a8ad96c5f2baec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6cc15817842cb7992d449c448684f68d"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_MAMP1_1" ref="ga6cc15817842cb7992d449c448684f68d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0fefef1d798a2685b03e44bd9fdac06b"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_MAMP1_2" ref="ga0fefef1d798a2685b03e44bd9fdac06b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gafdc83b4feb742c632ba66f55d102432b"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_MAMP1_3" ref="gafdc83b4feb742c632ba66f55d102432b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7cf03fe2359cb0f11c33f793c2e92bdd"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_MAMP2" ref="ga7cf03fe2359cb0f11c33f793c2e92bdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) </p>

</div>
</div>
<a class="anchor" id="gae8d952192721dbdcea8d707d43096454"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_MAMP2_0" ref="gae8d952192721dbdcea8d707d43096454" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga860032e8196838cd36a655c1749139d6"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_MAMP2_1" ref="ga860032e8196838cd36a655c1749139d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2147ffa3282e9ff22475e5d6040f269e"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_MAMP2_2" ref="ga2147ffa3282e9ff22475e5d6040f269e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaa0fe77a2029873111cbe723a5cba9c57"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_MAMP2_3" ref="gaa0fe77a2029873111cbe723a5cba9c57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga998aa4fd791ea2f4626df6ddc8fc7109"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_TEN1" ref="ga998aa4fd791ea2f4626df6ddc8fc7109" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 Trigger enable </p>

</div>
</div>
<a class="anchor" id="gab8fc527f6ddb787123da09d2085b772f"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_TEN2" ref="gab8fc527f6ddb787123da09d2085b772f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 Trigger enable </p>

</div>
</div>
<a class="anchor" id="gaf951c1a57a1a19e356df57d908f09c6c"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_TSEL1" ref="gaf951c1a57a1a19e356df57d908f09c6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TSEL1[2:0] (DAC channel1 Trigger selection) </p>

</div>
</div>
<a class="anchor" id="ga8dfa13ec123c583136e24b7890add45b"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_TSEL1_0" ref="ga8dfa13ec123c583136e24b7890add45b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga265e32c4fc43310acdf3ebea01376766"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_TSEL1_1" ref="ga265e32c4fc43310acdf3ebea01376766" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa625d7638422e90a616ac93edd4bf408"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_TSEL1_2" ref="gaa625d7638422e90a616ac93edd4bf408" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga73b4d0ccff78f7c3862903e7b0e66302"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_TSEL2" ref="ga73b4d0ccff78f7c3862903e7b0e66302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</a>&#160;&#160;&#160;((uint32_t)0x00380000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TSEL2[2:0] (DAC channel2 Trigger selection) </p>

</div>
</div>
<a class="anchor" id="ga9753b87f31e7106ecf77b2f01a99b237"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_TSEL2_0" ref="ga9753b87f31e7106ecf77b2f01a99b237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac79323a6c81bfa5c8239b23cd3db737a"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_TSEL2_1" ref="gac79323a6c81bfa5c8239b23cd3db737a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9ad3da8a9c5fe9566d8ffe38916caaff"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_TSEL2_2" ref="ga9ad3da8a9c5fe9566d8ffe38916caaff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga90491f31219d07175629eecdcdc9271e"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_WAVE1" ref="ga90491f31219d07175629eecdcdc9271e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) </p>

</div>
</div>
<a class="anchor" id="ga0871e6466e3a7378103c431832ae525a"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_WAVE1_0" ref="ga0871e6466e3a7378103c431832ae525a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga48e167ae02d2ad5bc9fd30c2f8ea5b37"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_WAVE1_1" ref="ga48e167ae02d2ad5bc9fd30c2f8ea5b37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacf24e48cf288db4a4643057dd09e3a7b"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_WAVE2" ref="gacf24e48cf288db4a4643057dd09e3a7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) </p>

</div>
</div>
<a class="anchor" id="ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_WAVE2_0" ref="ga55d97d8bcbfdd72d5aeb9e9fbc0d592d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4798bf254010b442b4ac4288c2f1b65f"></a><!-- doxytag: member="stm32f10x.h::DAC_CR_WAVE2_1" ref="ga4798bf254010b442b4ac4288c2f1b65f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0d34667f8f4b753689c8c936c28471c5"></a><!-- doxytag: member="stm32f10x.h::DAC_DHR12L1_DACC1DHR" ref="ga0d34667f8f4b753689c8c936c28471c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 12-bit Left aligned data </p>

</div>
</div>
<a class="anchor" id="ga0f66bd794202221e1a55547673b7abab"></a><!-- doxytag: member="stm32f10x.h::DAC_DHR12L2_DACC2DHR" ref="ga0f66bd794202221e1a55547673b7abab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 12-bit Left aligned data </p>

</div>
</div>
<a class="anchor" id="ga203db656bfef6fedee17b99fb77b1bdd"></a><!-- doxytag: member="stm32f10x.h::DAC_DHR12LD_DACC1DHR" ref="ga203db656bfef6fedee17b99fb77b1bdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 12-bit Left aligned data </p>

</div>
</div>
<a class="anchor" id="ga8421d613b182aab8d6c58592bcda6c17"></a><!-- doxytag: member="stm32f10x.h::DAC_DHR12LD_DACC2DHR" ref="ga8421d613b182aab8d6c58592bcda6c17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0xFFF00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 12-bit Left aligned data </p>

</div>
</div>
<a class="anchor" id="ga5295b5cb7f5d71ed2e8a310deb00013d"></a><!-- doxytag: member="stm32f10x.h::DAC_DHR12R1_DACC1DHR" ref="ga5295b5cb7f5d71ed2e8a310deb00013d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 12-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="ga7506e369b37d55826042b540b10e44c7"></a><!-- doxytag: member="stm32f10x.h::DAC_DHR12R2_DACC2DHR" ref="ga7506e369b37d55826042b540b10e44c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 12-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="gaca45719f3d365c9495bdcf6364ae59f8"></a><!-- doxytag: member="stm32f10x.h::DAC_DHR12RD_DACC1DHR" ref="gaca45719f3d365c9495bdcf6364ae59f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 12-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="ga3edd68db1697af93027e05f6b764c540"></a><!-- doxytag: member="stm32f10x.h::DAC_DHR12RD_DACC2DHR" ref="ga3edd68db1697af93027e05f6b764c540" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 12-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="gae1fc9f022fe4a08f67c51646177b26cb"></a><!-- doxytag: member="stm32f10x.h::DAC_DHR8R1_DACC1DHR" ref="gae1fc9f022fe4a08f67c51646177b26cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 8-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="ga7da94dc053e6637efb9ccb57b7ae481c"></a><!-- doxytag: member="stm32f10x.h::DAC_DHR8R2_DACC2DHR" ref="ga7da94dc053e6637efb9ccb57b7ae481c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 8-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="ga9aee01ad181fa5b541864ed62907d70d"></a><!-- doxytag: member="stm32f10x.h::DAC_DHR8RD_DACC1DHR" ref="ga9aee01ad181fa5b541864ed62907d70d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 8-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="gae31631eaac76ebecb059918c351ef3c9"></a><!-- doxytag: member="stm32f10x.h::DAC_DHR8RD_DACC2DHR" ref="gae31631eaac76ebecb059918c351ef3c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 8-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="ga5b4192938e039dc25a7df8fcc5f3932a"></a><!-- doxytag: member="stm32f10x.h::DAC_DOR1_DACC1DOR" ref="ga5b4192938e039dc25a7df8fcc5f3932a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 data output </p>

</div>
</div>
<a class="anchor" id="gacaaa39c1e82279918918b072fd56db04"></a><!-- doxytag: member="stm32f10x.h::DAC_DOR2_DACC2DOR" ref="gacaaa39c1e82279918918b072fd56db04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 data output </p>

</div>
</div>
<a class="anchor" id="ga7d2048d6b521fb0946dc8c4e577a49c0"></a><!-- doxytag: member="stm32f10x.h::DAC_SR_DMAUDR1" ref="ga7d2048d6b521fb0946dc8c4e577a49c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 DMA underrun flag </p>

</div>
</div>
<a class="anchor" id="gaf16e48ab85d9261c5b599c56b14aea5d"></a><!-- doxytag: member="stm32f10x.h::DAC_SR_DMAUDR2" ref="gaf16e48ab85d9261c5b599c56b14aea5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 DMA underrun flag </p>

</div>
</div>
<a class="anchor" id="ga970ef02dffaceb35ff1dd7aceb67acdd"></a><!-- doxytag: member="stm32f10x.h::DAC_SWTRIGR_SWTRIG1" ref="ga970ef02dffaceb35ff1dd7aceb67acdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 software trigger </p>

</div>
</div>
<a class="anchor" id="gaf0e53585b505d21f5c457476bd5a18f8"></a><!-- doxytag: member="stm32f10x.h::DAC_SWTRIGR_SWTRIG2" ref="gaf0e53585b505d21f5c457476bd5a18f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 software trigger </p>

</div>
</div>
<a class="anchor" id="gac503a3c7cb5acef966dc5b0b645944eb"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_CAN1_STOP" ref="gac503a3c7cb5acef966dc5b0b645944eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac503a3c7cb5acef966dc5b0b645944eb">DBGMCU_CR_DBG_CAN1_STOP</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug CAN1 stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="gab66d79e9b95ef54e109aa7b069201b58"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_CAN2_STOP" ref="gab66d79e9b95ef54e109aa7b069201b58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab66d79e9b95ef54e109aa7b069201b58">DBGMCU_CR_DBG_CAN2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug CAN2 stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga74c71dedb4221750d7e3d8237c8b7846"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT" ref="ga74c71dedb4221750d7e3d8237c8b7846" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga74c71dedb4221750d7e3d8237c8b7846">DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBUS timeout mode stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="gac13c4459ef41174c5f40b7f3f96bc075"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT" ref="gac13c4459ef41174c5f40b7f3f96bc075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac13c4459ef41174c5f40b7f3f96bc075">DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBUS timeout mode stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga06e02885e11d05135dd967b33fad68f1"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_IWDG_STOP" ref="ga06e02885e11d05135dd967b33fad68f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga06e02885e11d05135dd967b33fad68f1">DBGMCU_CR_DBG_IWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug Independent Watchdog stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga037c80fe1d7308cee68245715ef6cd9a"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_SLEEP" ref="ga037c80fe1d7308cee68245715ef6cd9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug Sleep Mode </p>

</div>
</div>
<a class="anchor" id="ga107a9396d63c892a8e614897c9d0b132"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_STANDBY" ref="ga107a9396d63c892a8e614897c9d0b132" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug Standby mode </p>

</div>
</div>
<a class="anchor" id="gaf511f21a8de5b0b66c862915eee8bf75"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_STOP" ref="gaf511f21a8de5b0b66c862915eee8bf75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug Stop Mode </p>

</div>
</div>
<a class="anchor" id="ga44df04d2075cec31b160df59357168de"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM10_STOP" ref="ga44df04d2075cec31b160df59357168de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44df04d2075cec31b160df59357168de">DBGMCU_CR_DBG_TIM10_STOP</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug TIM10 stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="gaa1e4ff4e5582e146f1fc6f6731fddc58"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM11_STOP" ref="gaa1e4ff4e5582e146f1fc6f6731fddc58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1e4ff4e5582e146f1fc6f6731fddc58">DBGMCU_CR_DBG_TIM11_STOP</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug TIM11 stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="gac0c0745ffe127802d59aa73b483dc744"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM12_STOP" ref="gac0c0745ffe127802d59aa73b483dc744" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac0c0745ffe127802d59aa73b483dc744">DBGMCU_CR_DBG_TIM12_STOP</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug TIM12 stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga3a25f2fb948b645c00ed9f986aaa535a"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM13_STOP" ref="ga3a25f2fb948b645c00ed9f986aaa535a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a25f2fb948b645c00ed9f986aaa535a">DBGMCU_CR_DBG_TIM13_STOP</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug TIM13 stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga24da33fc97703f7fb374615dbb0c705c"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM14_STOP" ref="ga24da33fc97703f7fb374615dbb0c705c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga24da33fc97703f7fb374615dbb0c705c">DBGMCU_CR_DBG_TIM14_STOP</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug TIM14 stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga923048ee6f3ae804ae377d2d259456e4"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM15_STOP" ref="ga923048ee6f3ae804ae377d2d259456e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga923048ee6f3ae804ae377d2d259456e4">DBGMCU_CR_DBG_TIM15_STOP</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug TIM15 stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga69023f8b781539ccb233f76de6284ce3"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM16_STOP" ref="ga69023f8b781539ccb233f76de6284ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga69023f8b781539ccb233f76de6284ce3">DBGMCU_CR_DBG_TIM16_STOP</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug TIM16 stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga7a617b659cc61d947515e2d52f1f2f92"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM17_STOP" ref="ga7a617b659cc61d947515e2d52f1f2f92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a617b659cc61d947515e2d52f1f2f92">DBGMCU_CR_DBG_TIM17_STOP</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug TIM17 stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga5a786a8fa8a1c85e30265e76cdea814d"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM1_STOP" ref="ga5a786a8fa8a1c85e30265e76cdea814d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a786a8fa8a1c85e30265e76cdea814d">DBGMCU_CR_DBG_TIM1_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM1 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="gaaa1ee73c14e640c4e97041a9ce3e221a"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM2_STOP" ref="gaaa1ee73c14e640c4e97041a9ce3e221a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1ee73c14e640c4e97041a9ce3e221a">DBGMCU_CR_DBG_TIM2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM2 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="gac6801756368b597301f4098b69bce4e7"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM3_STOP" ref="gac6801756368b597301f4098b69bce4e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6801756368b597301f4098b69bce4e7">DBGMCU_CR_DBG_TIM3_STOP</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM3 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="ga7d562f812de81b99c6701d74812818fa"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM4_STOP" ref="ga7d562f812de81b99c6701d74812818fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d562f812de81b99c6701d74812818fa">DBGMCU_CR_DBG_TIM4_STOP</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM4 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="ga81d1915feb949e71f129ace7519abfee"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM5_STOP" ref="ga81d1915feb949e71f129ace7519abfee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81d1915feb949e71f129ace7519abfee">DBGMCU_CR_DBG_TIM5_STOP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM5 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="ga583b3b400b2ebf72da6cee21226d00e5"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM6_STOP" ref="ga583b3b400b2ebf72da6cee21226d00e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga583b3b400b2ebf72da6cee21226d00e5">DBGMCU_CR_DBG_TIM6_STOP</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM6 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="ga26379796d6900f536c1860e252d195f5"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM7_STOP" ref="ga26379796d6900f536c1860e252d195f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26379796d6900f536c1860e252d195f5">DBGMCU_CR_DBG_TIM7_STOP</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM7 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="gade7b4ae5a5e402aa66af991fb174b83a"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM8_STOP" ref="gade7b4ae5a5e402aa66af991fb174b83a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade7b4ae5a5e402aa66af991fb174b83a">DBGMCU_CR_DBG_TIM8_STOP</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM8 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="gaaa53454227eeb503a681d32049b07b74"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_TIM9_STOP" ref="gaaa53454227eeb503a681d32049b07b74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa53454227eeb503a681d32049b07b74">DBGMCU_CR_DBG_TIM9_STOP</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug TIM9 stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga626bea771c7fdb87e515685104d3a562"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_DBG_WWDG_STOP" ref="ga626bea771c7fdb87e515685104d3a562" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga626bea771c7fdb87e515685104d3a562">DBGMCU_CR_DBG_WWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug Window Watchdog stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga9034b6eb9d4dceadffc6a1d1959056c9"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_TRACE_IOEN" ref="ga9034b6eb9d4dceadffc6a1d1959056c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trace Pin Assignment Control </p>

</div>
</div>
<a class="anchor" id="gaa1395189e10bdbc37bce9ea480e22d10"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_TRACE_MODE" ref="gaa1395189e10bdbc37bce9ea480e22d10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TRACE_MODE[1:0] bits (Trace Pin Assignment Control) </p>

</div>
</div>
<a class="anchor" id="ga2d41a4027853783633d929a43f8d6d85"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_TRACE_MODE_0" ref="ga2d41a4027853783633d929a43f8d6d85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7ba3a830051b53d43d850768242c503e"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_CR_TRACE_MODE_1" ref="ga7ba3a830051b53d43d850768242c503e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafd961fcddc40341a817a9ec85b7c80ac"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_DEV_ID" ref="gafd961fcddc40341a817a9ec85b7c80ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Identifier </p>

</div>
</div>
<a class="anchor" id="ga887eb26364a8693355024ca203323165"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID" ref="ga887eb26364a8693355024ca203323165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>REV_ID[15:0] bits (Revision Identifier) </p>

</div>
</div>
<a class="anchor" id="ga223ec71b13697d1d94ac910d74dda1a4"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_0" ref="ga223ec71b13697d1d94ac910d74dda1a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2c43be5f3bf427d9e5c5cb53c71c56c5"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_1" ref="ga2c43be5f3bf427d9e5c5cb53c71c56c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0770975f537cee88759c533cce1985c7"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_10" ref="ga0770975f537cee88759c533cce1985c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 10 </p>

</div>
</div>
<a class="anchor" id="ga217da836fc3089b44a9d9c3daff40c75"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_11" ref="ga217da836fc3089b44a9d9c3daff40c75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 11 </p>

</div>
</div>
<a class="anchor" id="gae27909354dd0b18756072ab3a3939e91"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_12" ref="gae27909354dd0b18756072ab3a3939e91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 12 </p>

</div>
</div>
<a class="anchor" id="ga300efe7db3358b63a83133901ab507ac"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_13" ref="ga300efe7db3358b63a83133901ab507ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 13 </p>

</div>
</div>
<a class="anchor" id="gaf7664e599c06b8f00398d9c84deec607"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_14" ref="gaf7664e599c06b8f00398d9c84deec607" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 14 </p>

</div>
</div>
<a class="anchor" id="ga027015a672a0e61e0b8494b2f3d04c74"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_15" ref="ga027015a672a0e61e0b8494b2f3d04c74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 15 </p>

</div>
</div>
<a class="anchor" id="gafd0c09bab9658d492fadbb6d8e926ead"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_2" ref="gafd0c09bab9658d492fadbb6d8e926ead" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1591e5e3e0ac1cf9a677e4ee7de14736"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_3" ref="ga1591e5e3e0ac1cf9a677e4ee7de14736" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae6c2934497d6e9611d0f0de63705a45d"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_4" ref="gae6c2934497d6e9611d0f0de63705a45d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga2c2b20d6c7ba5ec12ed0aa8aacade921"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_5" ref="ga2c2b20d6c7ba5ec12ed0aa8aacade921" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga777e36bfca8dbb754b1407be5d0f712b"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_6" ref="ga777e36bfca8dbb754b1407be5d0f712b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga7ebea4db4ccddeeacfecb181ec8763e3"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_7" ref="ga7ebea4db4ccddeeacfecb181ec8763e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga1fb637a05555ad0cf9f1308184822c0a"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_8" ref="ga1fb637a05555ad0cf9f1308184822c0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a class="anchor" id="gaf24a517f96a59284e5b7c27c521050f7"></a><!-- doxytag: member="stm32f10x.h::DBGMCU_IDCODE_REV_ID_9" ref="gaf24a517f96a59284e5b7c27c521050f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a class="anchor" id="ga2c008055878f08bc33b006847890ac53"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_CIRC" ref="ga2c008055878f08bc33b006847890ac53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c008055878f08bc33b006847890ac53">DMA_CCR1_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="ga9512b76e871908af4777604e42676be4"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_DIR" ref="ga9512b76e871908af4777604e42676be4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9512b76e871908af4777604e42676be4">DMA_CCR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="ga387640bb30564cbc9479b9e4207d75a9"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_EN" ref="ga387640bb30564cbc9479b9e4207d75a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9">DMA_CCR1_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="ga3f14fe0da3c0d3252002b194097108a9"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_HTIE" ref="ga3f14fe0da3c0d3252002b194097108a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f14fe0da3c0d3252002b194097108a9">DMA_CCR1_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga274c65bc7120061ed73fb4aca02bc1a8"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_MEM2MEM" ref="ga274c65bc7120061ed73fb4aca02bc1a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga274c65bc7120061ed73fb4aca02bc1a8">DMA_CCR1_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode </p>

</div>
</div>
<a class="anchor" id="gac0af4a5f4c3e3dab2b6d06f3c11b2882"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_MINC" ref="gac0af4a5f4c3e3dab2b6d06f3c11b2882" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac0af4a5f4c3e3dab2b6d06f3c11b2882">DMA_CCR1_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="gaf5f99b77927f2266f275dbbb21b1470f"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_MSIZE" ref="gaf5f99b77927f2266f275dbbb21b1470f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f99b77927f2266f275dbbb21b1470f">DMA_CCR1_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="gad55531c87343e2c7a0a7b463903525bc"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_MSIZE_0" ref="gad55531c87343e2c7a0a7b463903525bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad55531c87343e2c7a0a7b463903525bc">DMA_CCR1_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1be46e87afa09b40f2efd0b00ea552cb"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_MSIZE_1" ref="ga1be46e87afa09b40f2efd0b00ea552cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1be46e87afa09b40f2efd0b00ea552cb">DMA_CCR1_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga03421fb76491fccc4b1e6b469570b995"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_PINC" ref="ga03421fb76491fccc4b1e6b469570b995" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03421fb76491fccc4b1e6b469570b995">DMA_CCR1_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="ga60b17026db327aaaf6368f13e6f2d358"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_PL" ref="ga60b17026db327aaaf6368f13e6f2d358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60b17026db327aaaf6368f13e6f2d358">DMA_CCR1_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits(Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="gabcfa498b39ded500e6d2c895b26cda70"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_PL_0" ref="gabcfa498b39ded500e6d2c895b26cda70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabcfa498b39ded500e6d2c895b26cda70">DMA_CCR1_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf158a0849c5c1cb8ff35f29770c71375"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_PL_1" ref="gaf158a0849c5c1cb8ff35f29770c71375" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf158a0849c5c1cb8ff35f29770c71375">DMA_CCR1_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5e7e53a0b94fa38dc14f2f9d4f99c768"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_PSIZE" ref="ga5e7e53a0b94fa38dc14f2f9d4f99c768" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e53a0b94fa38dc14f2f9d4f99c768">DMA_CCR1_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="ga4c5e8b15368d6baca1f74fabde8dab06"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_PSIZE_0" ref="ga4c5e8b15368d6baca1f74fabde8dab06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5e8b15368d6baca1f74fabde8dab06">DMA_CCR1_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga87f1e7b62988eea6758b482ab3deb707"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_PSIZE_1" ref="ga87f1e7b62988eea6758b482ab3deb707" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87f1e7b62988eea6758b482ab3deb707">DMA_CCR1_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gace00470cb24c0cf4e8c92541a3cc695c"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_TCIE" ref="gace00470cb24c0cf4e8c92541a3cc695c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace00470cb24c0cf4e8c92541a3cc695c">DMA_CCR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga2cf72c1527c7610bcecb03816338b262"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR1_TEIE" ref="ga2cf72c1527c7610bcecb03816338b262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cf72c1527c7610bcecb03816338b262">DMA_CCR1_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga8419395c2413c1c5a39293fe3c51b043"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_CIRC" ref="ga8419395c2413c1c5a39293fe3c51b043" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8419395c2413c1c5a39293fe3c51b043">DMA_CCR2_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="ga5bbde7db83e7bc9df673acffb5d1c6d3"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_DIR" ref="ga5bbde7db83e7bc9df673acffb5d1c6d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbde7db83e7bc9df673acffb5d1c6d3">DMA_CCR2_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="gacfb96436a038c7077828511d100d4a47"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_EN" ref="gacfb96436a038c7077828511d100d4a47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacfb96436a038c7077828511d100d4a47">DMA_CCR2_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="gab10c029da9cab8f0166fc0a4d386a6e1"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_HTIE" ref="gab10c029da9cab8f0166fc0a4d386a6e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab10c029da9cab8f0166fc0a4d386a6e1">DMA_CCR2_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga24c6020357c18552920f3a581459f9e8"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_MEM2MEM" ref="ga24c6020357c18552920f3a581459f9e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga24c6020357c18552920f3a581459f9e8">DMA_CCR2_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode </p>

</div>
</div>
<a class="anchor" id="gaae69693512a969cb7d71ffb697cc89fb"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_MINC" ref="gaae69693512a969cb7d71ffb697cc89fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae69693512a969cb7d71ffb697cc89fb">DMA_CCR2_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="ga62b4a55399708faa6abad771fd3cff5a"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_MSIZE" ref="ga62b4a55399708faa6abad771fd3cff5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga62b4a55399708faa6abad771fd3cff5a">DMA_CCR2_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="ga590d9af747a3b70102c0899abbbd2930"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_MSIZE_0" ref="ga590d9af747a3b70102c0899abbbd2930" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga590d9af747a3b70102c0899abbbd2930">DMA_CCR2_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3a602816e76397bf90f4394193065984"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_MSIZE_1" ref="ga3a602816e76397bf90f4394193065984" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a602816e76397bf90f4394193065984">DMA_CCR2_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga662ac6a62bd2759b8e254d979b94fd34"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_PINC" ref="ga662ac6a62bd2759b8e254d979b94fd34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga662ac6a62bd2759b8e254d979b94fd34">DMA_CCR2_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="ga03e599da7a5da32129aaeb7b123e5c87"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_PL" ref="ga03e599da7a5da32129aaeb7b123e5c87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03e599da7a5da32129aaeb7b123e5c87">DMA_CCR2_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="gaead3fb380db524c848a31d49d7dbedcd"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_PL_0" ref="gaead3fb380db524c848a31d49d7dbedcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaead3fb380db524c848a31d49d7dbedcd">DMA_CCR2_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga80cbce6e70c5ffdf03c885791b35c116"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_PL_1" ref="ga80cbce6e70c5ffdf03c885791b35c116" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80cbce6e70c5ffdf03c885791b35c116">DMA_CCR2_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0f7159145fe396545b94eab4449c6487"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_PSIZE" ref="ga0f7159145fe396545b94eab4449c6487" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f7159145fe396545b94eab4449c6487">DMA_CCR2_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="ga9493e150e5c1946483530b346744a6f5"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_PSIZE_0" ref="ga9493e150e5c1946483530b346744a6f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9493e150e5c1946483530b346744a6f5">DMA_CCR2_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga60acc9d4a361d491459dba62f820d9a4"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_PSIZE_1" ref="ga60acc9d4a361d491459dba62f820d9a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60acc9d4a361d491459dba62f820d9a4">DMA_CCR2_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga72231403a4703c8f9b30c31519905f17"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_TCIE" ref="ga72231403a4703c8f9b30c31519905f17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72231403a4703c8f9b30c31519905f17">DMA_CCR2_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga39ce03a92cd76c66d01555d2a7565005"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR2_TEIE" ref="ga39ce03a92cd76c66d01555d2a7565005" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39ce03a92cd76c66d01555d2a7565005">DMA_CCR2_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga95188ea292b73cead43bc83578818499"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_CIRC" ref="ga95188ea292b73cead43bc83578818499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95188ea292b73cead43bc83578818499">DMA_CCR3_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="ga678a5d91e74ce581cba96143eff3e6f7"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_DIR" ref="ga678a5d91e74ce581cba96143eff3e6f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga678a5d91e74ce581cba96143eff3e6f7">DMA_CCR3_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="ga0fa49b0ad3de90cc1c426b10cf1c191f"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_EN" ref="ga0fa49b0ad3de90cc1c426b10cf1c191f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fa49b0ad3de90cc1c426b10cf1c191f">DMA_CCR3_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="ga8119a569028b6a6ff49db72f88be1c3b"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_HTIE" ref="ga8119a569028b6a6ff49db72f88be1c3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8119a569028b6a6ff49db72f88be1c3b">DMA_CCR3_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga70d1178c083a156368dc20af8f45c2e8"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_MEM2MEM" ref="ga70d1178c083a156368dc20af8f45c2e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70d1178c083a156368dc20af8f45c2e8">DMA_CCR3_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode ****************** Bit definition for DMA_CCR4 register </p>

</div>
</div>
<a class="anchor" id="ga3e2abdd06dc67e7ce3eb58e2c1173708"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_MINC" ref="ga3e2abdd06dc67e7ce3eb58e2c1173708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2abdd06dc67e7ce3eb58e2c1173708">DMA_CCR3_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="gadcb2577046f5e8dbae1752bd399c1635"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_MSIZE" ref="gadcb2577046f5e8dbae1752bd399c1635" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcb2577046f5e8dbae1752bd399c1635">DMA_CCR3_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="gaee6efcb54d1fec2de2dd5dfc06d56203"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_MSIZE_0" ref="gaee6efcb54d1fec2de2dd5dfc06d56203" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee6efcb54d1fec2de2dd5dfc06d56203">DMA_CCR3_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga13f2bbe729a55547ae88af0d898615ca"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_MSIZE_1" ref="ga13f2bbe729a55547ae88af0d898615ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13f2bbe729a55547ae88af0d898615ca">DMA_CCR3_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga68902d94629100d88a45d0367f802f64"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_PINC" ref="ga68902d94629100d88a45d0367f802f64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68902d94629100d88a45d0367f802f64">DMA_CCR3_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="ga3882481a886166b84696ec3747a5185f"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_PL" ref="ga3882481a886166b84696ec3747a5185f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3882481a886166b84696ec3747a5185f">DMA_CCR3_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="ga946f5281d2b10185b79ad216a3a0c6bd"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_PL_0" ref="ga946f5281d2b10185b79ad216a3a0c6bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga946f5281d2b10185b79ad216a3a0c6bd">DMA_CCR3_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga31df7655887ca23e40918b6c73f0e79a"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_PL_1" ref="ga31df7655887ca23e40918b6c73f0e79a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31df7655887ca23e40918b6c73f0e79a">DMA_CCR3_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaaae55191f69fc976c45423422fe05855"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_PSIZE" ref="gaaae55191f69fc976c45423422fe05855" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaae55191f69fc976c45423422fe05855">DMA_CCR3_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="ga61d6c70b2dc2a536356135e5de21bbee"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_PSIZE_0" ref="ga61d6c70b2dc2a536356135e5de21bbee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga61d6c70b2dc2a536356135e5de21bbee">DMA_CCR3_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1deb51665fb2061411534cedd06dbbb9"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_PSIZE_1" ref="ga1deb51665fb2061411534cedd06dbbb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1deb51665fb2061411534cedd06dbbb9">DMA_CCR3_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadc09c8f9356f8a0d6443d7403a4d405c"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_TCIE" ref="gadc09c8f9356f8a0d6443d7403a4d405c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc09c8f9356f8a0d6443d7403a4d405c">DMA_CCR3_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga8dd2fcd28d0aa8df1ca1bdd3211d455d"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR3_TEIE" ref="ga8dd2fcd28d0aa8df1ca1bdd3211d455d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd2fcd28d0aa8df1ca1bdd3211d455d">DMA_CCR3_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga275ab42b13b8a78755581808efea0fdb"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_CIRC" ref="ga275ab42b13b8a78755581808efea0fdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga275ab42b13b8a78755581808efea0fdb">DMA_CCR4_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="ga8205d7602eb7d732726b9e52011e6c72"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_DIR" ref="ga8205d7602eb7d732726b9e52011e6c72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8205d7602eb7d732726b9e52011e6c72">DMA_CCR4_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="ga03ba637aa09839dd4866d9b79da64271"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_EN" ref="ga03ba637aa09839dd4866d9b79da64271" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03ba637aa09839dd4866d9b79da64271">DMA_CCR4_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="ga07b1143740ddbb57e6a88a0c1efe6f67"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_HTIE" ref="ga07b1143740ddbb57e6a88a0c1efe6f67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07b1143740ddbb57e6a88a0c1efe6f67">DMA_CCR4_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="gabd5dfffd772e5efa02bf7206f9d01011"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_MEM2MEM" ref="gabd5dfffd772e5efa02bf7206f9d01011" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd5dfffd772e5efa02bf7206f9d01011">DMA_CCR4_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode </p>

</div>
</div>
<a class="anchor" id="ga390c755f21506c08ff22795ba294eb1b"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_MINC" ref="ga390c755f21506c08ff22795ba294eb1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga390c755f21506c08ff22795ba294eb1b">DMA_CCR4_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="gaca0c3bc34f23d75850aa05254d4a43d9"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_MSIZE" ref="gaca0c3bc34f23d75850aa05254d4a43d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca0c3bc34f23d75850aa05254d4a43d9">DMA_CCR4_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="ga6bb8ec64346554aa20529e059816ec51"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_MSIZE_0" ref="ga6bb8ec64346554aa20529e059816ec51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb8ec64346554aa20529e059816ec51">DMA_CCR4_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaeb05890600e52d6a7bcac29858ae53b7"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_MSIZE_1" ref="gaeb05890600e52d6a7bcac29858ae53b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb05890600e52d6a7bcac29858ae53b7">DMA_CCR4_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9a3f35660940e5f9b21bfbcde24a963b"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_PINC" ref="ga9a3f35660940e5f9b21bfbcde24a963b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3f35660940e5f9b21bfbcde24a963b">DMA_CCR4_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="ga438f94eb5444944e340bb5be9b4abdb0"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_PL" ref="ga438f94eb5444944e340bb5be9b4abdb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga438f94eb5444944e340bb5be9b4abdb0">DMA_CCR4_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="ga14772bf86f8d00386f824a974d0930e7"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_PL_0" ref="ga14772bf86f8d00386f824a974d0930e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14772bf86f8d00386f824a974d0930e7">DMA_CCR4_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae28029a2215d23ef03ef29e0b096594b"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_PL_1" ref="gae28029a2215d23ef03ef29e0b096594b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae28029a2215d23ef03ef29e0b096594b">DMA_CCR4_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf0234f5972817bd3f211a4418b960992"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_PSIZE" ref="gaf0234f5972817bd3f211a4418b960992" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0234f5972817bd3f211a4418b960992">DMA_CCR4_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="ga291a24527a4fd15fbb4bde1b86a9d1a1"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_PSIZE_0" ref="ga291a24527a4fd15fbb4bde1b86a9d1a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga291a24527a4fd15fbb4bde1b86a9d1a1">DMA_CCR4_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab59a122427b47da8917ec847c2a11a6d"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_PSIZE_1" ref="gab59a122427b47da8917ec847c2a11a6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab59a122427b47da8917ec847c2a11a6d">DMA_CCR4_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0ecd535728f0a5e20acd4ca40a6e385a"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_TCIE" ref="ga0ecd535728f0a5e20acd4ca40a6e385a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ecd535728f0a5e20acd4ca40a6e385a">DMA_CCR4_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga352bfbd9d24983387b21755f6680e63b"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR4_TEIE" ref="ga352bfbd9d24983387b21755f6680e63b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga352bfbd9d24983387b21755f6680e63b">DMA_CCR4_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga2cdbfb907f2b03485e5555d986245595"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_CIRC" ref="ga2cdbfb907f2b03485e5555d986245595" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdbfb907f2b03485e5555d986245595">DMA_CCR5_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="gaf68005a27ead66cb968d430edaa766ee"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_DIR" ref="gaf68005a27ead66cb968d430edaa766ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf68005a27ead66cb968d430edaa766ee">DMA_CCR5_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="ga4b326a9a20d8f2ede71a1230cfc6e037"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_EN" ref="ga4b326a9a20d8f2ede71a1230cfc6e037" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b326a9a20d8f2ede71a1230cfc6e037">DMA_CCR5_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="ga707914f7d14246d7c993d24ba5d29f7f"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_HTIE" ref="ga707914f7d14246d7c993d24ba5d29f7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga707914f7d14246d7c993d24ba5d29f7f">DMA_CCR5_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga07bea0e12e0ac706a6f7c448124ef9a4"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_MEM2MEM" ref="ga07bea0e12e0ac706a6f7c448124ef9a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07bea0e12e0ac706a6f7c448124ef9a4">DMA_CCR5_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode enable </p>

</div>
</div>
<a class="anchor" id="ga96c1a50b68634e208e1635bb58abf11d"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_MINC" ref="ga96c1a50b68634e208e1635bb58abf11d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1a50b68634e208e1635bb58abf11d">DMA_CCR5_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="gafbd29cd4f313c5bdd5977263443fa669"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_MSIZE" ref="gafbd29cd4f313c5bdd5977263443fa669" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafbd29cd4f313c5bdd5977263443fa669">DMA_CCR5_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="ga078b357481a99e295deccf8fcdf47cf7"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_MSIZE_0" ref="ga078b357481a99e295deccf8fcdf47cf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga078b357481a99e295deccf8fcdf47cf7">DMA_CCR5_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4cf8c01c46bfbaa062fc98cf15ea25f7"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_MSIZE_1" ref="ga4cf8c01c46bfbaa062fc98cf15ea25f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4cf8c01c46bfbaa062fc98cf15ea25f7">DMA_CCR5_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga762ef78adaa655d9f18da462d7f80e16"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_PINC" ref="ga762ef78adaa655d9f18da462d7f80e16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga762ef78adaa655d9f18da462d7f80e16">DMA_CCR5_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="ga0ff8c18d3a085e78a44f45edc0b1db14"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_PL" ref="ga0ff8c18d3a085e78a44f45edc0b1db14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff8c18d3a085e78a44f45edc0b1db14">DMA_CCR5_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="gacb8a9b336b448ef4cb5cc0d1bbb5ae6e"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_PL_0" ref="gacb8a9b336b448ef4cb5cc0d1bbb5ae6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb8a9b336b448ef4cb5cc0d1bbb5ae6e">DMA_CCR5_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga518692360d821bb30cf836e8c9558c5c"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_PL_1" ref="ga518692360d821bb30cf836e8c9558c5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga518692360d821bb30cf836e8c9558c5c">DMA_CCR5_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1ee4f4f04c32985ad1797f9cb3164519"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_PSIZE" ref="ga1ee4f4f04c32985ad1797f9cb3164519" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee4f4f04c32985ad1797f9cb3164519">DMA_CCR5_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="ga2c7ca44fb42b772ff1f75b6481a75c9c"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_PSIZE_0" ref="ga2c7ca44fb42b772ff1f75b6481a75c9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c7ca44fb42b772ff1f75b6481a75c9c">DMA_CCR5_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1295ed99d6e5ff626a3929ac4f79ff9d"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_PSIZE_1" ref="ga1295ed99d6e5ff626a3929ac4f79ff9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1295ed99d6e5ff626a3929ac4f79ff9d">DMA_CCR5_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7bc3e08b6c055364158cfdbf53a18344"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_TCIE" ref="ga7bc3e08b6c055364158cfdbf53a18344" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc3e08b6c055364158cfdbf53a18344">DMA_CCR5_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga8976e26126b10cb911e81890b94e09cb"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR5_TEIE" ref="ga8976e26126b10cb911e81890b94e09cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8976e26126b10cb911e81890b94e09cb">DMA_CCR5_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="gab3f17ba2bc4e54fd8f7aab802ab700c8"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_CIRC" ref="gab3f17ba2bc4e54fd8f7aab802ab700c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3f17ba2bc4e54fd8f7aab802ab700c8">DMA_CCR6_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="ga99cafc3705aa4f224d1a4f804756c9f5"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_DIR" ref="ga99cafc3705aa4f224d1a4f804756c9f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99cafc3705aa4f224d1a4f804756c9f5">DMA_CCR6_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="gaa390cdfed63dd4e80b9b36ff509a5e62"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_EN" ref="gaa390cdfed63dd4e80b9b36ff509a5e62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa390cdfed63dd4e80b9b36ff509a5e62">DMA_CCR6_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="ga23bae5accea3b2a305debbc7469c7863"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_HTIE" ref="ga23bae5accea3b2a305debbc7469c7863" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23bae5accea3b2a305debbc7469c7863">DMA_CCR6_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="gaf83d9d61b227309201fc9c6662c294d7"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_MEM2MEM" ref="gaf83d9d61b227309201fc9c6662c294d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf83d9d61b227309201fc9c6662c294d7">DMA_CCR6_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode </p>

</div>
</div>
<a class="anchor" id="ga2da9ce010cf743a549c20cd545beb1d8"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_MINC" ref="ga2da9ce010cf743a549c20cd545beb1d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2da9ce010cf743a549c20cd545beb1d8">DMA_CCR6_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="ga05ae53e204d28c22aab4e4065cf836c8"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_MSIZE" ref="ga05ae53e204d28c22aab4e4065cf836c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05ae53e204d28c22aab4e4065cf836c8">DMA_CCR6_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="ga3aabd7ba4fb157fd7ee98986330a5d4c"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_MSIZE_0" ref="ga3aabd7ba4fb157fd7ee98986330a5d4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3aabd7ba4fb157fd7ee98986330a5d4c">DMA_CCR6_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1338ae6c9e4c7b8795796136c98670a9"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_MSIZE_1" ref="ga1338ae6c9e4c7b8795796136c98670a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1338ae6c9e4c7b8795796136c98670a9">DMA_CCR6_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga772b475bf4486556456f0c915433a078"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_PINC" ref="ga772b475bf4486556456f0c915433a078" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga772b475bf4486556456f0c915433a078">DMA_CCR6_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="ga9450899a6841c10c33c6de7b6ef517f9"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_PL" ref="ga9450899a6841c10c33c6de7b6ef517f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9450899a6841c10c33c6de7b6ef517f9">DMA_CCR6_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="ga32b6403dbb0eb6c75a0eb947ef8140c7"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_PL_0" ref="ga32b6403dbb0eb6c75a0eb947ef8140c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga32b6403dbb0eb6c75a0eb947ef8140c7">DMA_CCR6_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0b07ce0ad36a27a76d5c2738cfdac7ab"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_PL_1" ref="ga0b07ce0ad36a27a76d5c2738cfdac7ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b07ce0ad36a27a76d5c2738cfdac7ab">DMA_CCR6_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga709ecd29ac92652352442978d19c0d18"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_PSIZE" ref="ga709ecd29ac92652352442978d19c0d18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga709ecd29ac92652352442978d19c0d18">DMA_CCR6_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="ga01f57663551eb1644c8dbd114f6614a0"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_PSIZE_0" ref="ga01f57663551eb1644c8dbd114f6614a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga01f57663551eb1644c8dbd114f6614a0">DMA_CCR6_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac737faa55be44e20c09343be2152538b"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_PSIZE_1" ref="gac737faa55be44e20c09343be2152538b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac737faa55be44e20c09343be2152538b">DMA_CCR6_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac7c284e6d04517cb47fd401bb02fc152"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_TCIE" ref="gac7c284e6d04517cb47fd401bb02fc152" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7c284e6d04517cb47fd401bb02fc152">DMA_CCR6_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR6_TEIE" ref="ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5">DMA_CCR6_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga666b8d997ea29a9a6a1543fa66881a87"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_CIRC" ref="ga666b8d997ea29a9a6a1543fa66881a87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga666b8d997ea29a9a6a1543fa66881a87">DMA_CCR7_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="ga171e60ec8ec8d40bd7ede02394fe462a"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_DIR" ref="ga171e60ec8ec8d40bd7ede02394fe462a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga171e60ec8ec8d40bd7ede02394fe462a">DMA_CCR7_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="gadd71615f84eb85443ca3c5a346ad941a"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_EN" ref="gadd71615f84eb85443ca3c5a346ad941a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd71615f84eb85443ca3c5a346ad941a">DMA_CCR7_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="ga00add0c51b7f2be5216b4d9c9bfb482d"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_HTIE" ref="ga00add0c51b7f2be5216b4d9c9bfb482d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00add0c51b7f2be5216b4d9c9bfb482d">DMA_CCR7_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="gad7aec8d57e5f2c62be5cae2f8d134948"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_MEM2MEM" ref="gad7aec8d57e5f2c62be5cae2f8d134948" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7aec8d57e5f2c62be5cae2f8d134948">DMA_CCR7_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode enable </p>

</div>
</div>
<a class="anchor" id="ga72f4c74798d6e3389ababb9b1c70375d"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_MINC" ref="ga72f4c74798d6e3389ababb9b1c70375d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72f4c74798d6e3389ababb9b1c70375d">DMA_CCR7_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="ga980efc51623b9dc2bc7377a6fa340a6b"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_MSIZE" ref="ga980efc51623b9dc2bc7377a6fa340a6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga980efc51623b9dc2bc7377a6fa340a6b">DMA_CCR7_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="ga78a8c4240d456e518aaf7524e06c9c54"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_MSIZE_0" ref="ga78a8c4240d456e518aaf7524e06c9c54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a8c4240d456e518aaf7524e06c9c54">DMA_CCR7_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4bdd0a51f96b2bfd2bf9c9259e93a506"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_MSIZE_1" ref="ga4bdd0a51f96b2bfd2bf9c9259e93a506" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdd0a51f96b2bfd2bf9c9259e93a506">DMA_CCR7_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1db13905f5813f7e63009c463d9784cf"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_PINC" ref="ga1db13905f5813f7e63009c463d9784cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1db13905f5813f7e63009c463d9784cf">DMA_CCR7_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="gacfb0ffacc49baf0a87ec97964c29a801"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_PL" ref="gacfb0ffacc49baf0a87ec97964c29a801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacfb0ffacc49baf0a87ec97964c29a801">DMA_CCR7_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="ga1ea041c610341674d5f3c0dec6474769"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_PL_0" ref="ga1ea041c610341674d5f3c0dec6474769" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea041c610341674d5f3c0dec6474769">DMA_CCR7_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad83de368de49aee0b03a5b180671974c"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_PL_1" ref="gad83de368de49aee0b03a5b180671974c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad83de368de49aee0b03a5b180671974c">DMA_CCR7_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga543e1c261e0338c6353ce200db71ca16"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_PSIZE" ref="ga543e1c261e0338c6353ce200db71ca16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga543e1c261e0338c6353ce200db71ca16">DMA_CCR7_PSIZE</a>&#160;&#160;&#160;,         ((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="gac22fc178469ac49b63892b777d01bf18"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_PSIZE_0" ref="gac22fc178469ac49b63892b777d01bf18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac22fc178469ac49b63892b777d01bf18">DMA_CCR7_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga17b93563b085e30086a6959311ef8556"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_PSIZE_1" ref="ga17b93563b085e30086a6959311ef8556" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga17b93563b085e30086a6959311ef8556">DMA_CCR7_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9ee626e57a25d83365bb9977473fac64"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_TCIE" ref="ga9ee626e57a25d83365bb9977473fac64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ee626e57a25d83365bb9977473fac64">DMA_CCR7_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="gaeb8b8909af2a6f397cfa9a0db25578e9"></a><!-- doxytag: member="stm32f10x.h::DMA_CCR7_TEIE" ref="gaeb8b8909af2a6f397cfa9a0db25578e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8b8909af2a6f397cfa9a0db25578e9">DMA_CCR7_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga4dc4e0220aa1355af31da320adc46e19"></a><!-- doxytag: member="stm32f10x.h::DMA_CMAR1_MA" ref="ga4dc4e0220aa1355af31da320adc46e19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc4e0220aa1355af31da320adc46e19">DMA_CMAR1_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga87bdf41371b8840c67eef7d9709e251e"></a><!-- doxytag: member="stm32f10x.h::DMA_CMAR2_MA" ref="ga87bdf41371b8840c67eef7d9709e251e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87bdf41371b8840c67eef7d9709e251e">DMA_CMAR2_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga28ac1f8f47528eab9454472a30998285"></a><!-- doxytag: member="stm32f10x.h::DMA_CMAR3_MA" ref="ga28ac1f8f47528eab9454472a30998285" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285">DMA_CMAR3_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga579544b63b9c56bd70218902594313f6"></a><!-- doxytag: member="stm32f10x.h::DMA_CMAR4_MA" ref="ga579544b63b9c56bd70218902594313f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga579544b63b9c56bd70218902594313f6">DMA_CMAR4_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga76beec8af3bd0ceb2905c24fa00a957c"></a><!-- doxytag: member="stm32f10x.h::DMA_CMAR5_MA" ref="ga76beec8af3bd0ceb2905c24fa00a957c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76beec8af3bd0ceb2905c24fa00a957c">DMA_CMAR5_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga88187cb1bd9385601fce4fe69a420cad"></a><!-- doxytag: member="stm32f10x.h::DMA_CMAR6_MA" ref="ga88187cb1bd9385601fce4fe69a420cad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88187cb1bd9385601fce4fe69a420cad">DMA_CMAR6_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga511636b3a71aaa2ae4ced1b30b3e805a"></a><!-- doxytag: member="stm32f10x.h::DMA_CMAR7_MA" ref="ga511636b3a71aaa2ae4ced1b30b3e805a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a">DMA_CMAR7_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga4a8da69a5631e89e54b5d138b8c0a139"></a><!-- doxytag: member="stm32f10x.h::DMA_CNDTR1_NDT" ref="ga4a8da69a5631e89e54b5d138b8c0a139" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8da69a5631e89e54b5d138b8c0a139">DMA_CNDTR1_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="ga5c9b2052eb35128233d719f6b4ec995d"></a><!-- doxytag: member="stm32f10x.h::DMA_CNDTR2_NDT" ref="ga5c9b2052eb35128233d719f6b4ec995d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9b2052eb35128233d719f6b4ec995d">DMA_CNDTR2_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="ga10d1cb5b77051c2e845033d77970fe61"></a><!-- doxytag: member="stm32f10x.h::DMA_CNDTR3_NDT" ref="ga10d1cb5b77051c2e845033d77970fe61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d1cb5b77051c2e845033d77970fe61">DMA_CNDTR3_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="gab5c5291e36f5610b6fbc06a9a28baa2b"></a><!-- doxytag: member="stm32f10x.h::DMA_CNDTR4_NDT" ref="gab5c5291e36f5610b6fbc06a9a28baa2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab5c5291e36f5610b6fbc06a9a28baa2b">DMA_CNDTR4_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="gaffaace354e7c939d6b199d639a24bbb6"></a><!-- doxytag: member="stm32f10x.h::DMA_CNDTR5_NDT" ref="gaffaace354e7c939d6b199d639a24bbb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaffaace354e7c939d6b199d639a24bbb6">DMA_CNDTR5_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="ga35dcc846e8e088220e6555d7388b8199"></a><!-- doxytag: member="stm32f10x.h::DMA_CNDTR6_NDT" ref="ga35dcc846e8e088220e6555d7388b8199" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga35dcc846e8e088220e6555d7388b8199">DMA_CNDTR6_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="ga7063058cc300e14d1b90c0469eb4688a"></a><!-- doxytag: member="stm32f10x.h::DMA_CNDTR7_NDT" ref="ga7063058cc300e14d1b90c0469eb4688a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7063058cc300e14d1b90c0469eb4688a">DMA_CNDTR7_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="ga110deb1459d00898cbf29d06405cc09e"></a><!-- doxytag: member="stm32f10x.h::DMA_CPAR1_PA" ref="ga110deb1459d00898cbf29d06405cc09e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga110deb1459d00898cbf29d06405cc09e">DMA_CPAR1_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="gadf0272feeaba4aaf2dc745d21c6dab22"></a><!-- doxytag: member="stm32f10x.h::DMA_CPAR2_PA" ref="gadf0272feeaba4aaf2dc745d21c6dab22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf0272feeaba4aaf2dc745d21c6dab22">DMA_CPAR2_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="gafb41094cbcf1cac82c20e55433bba245"></a><!-- doxytag: member="stm32f10x.h::DMA_CPAR3_PA" ref="gafb41094cbcf1cac82c20e55433bba245" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245">DMA_CPAR3_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="ga5d96976601824fef159e69bf0c96f6ff"></a><!-- doxytag: member="stm32f10x.h::DMA_CPAR4_PA" ref="ga5d96976601824fef159e69bf0c96f6ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d96976601824fef159e69bf0c96f6ff">DMA_CPAR4_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="ga26c22b129c9ca957e053d69c7b01dc94"></a><!-- doxytag: member="stm32f10x.h::DMA_CPAR5_PA" ref="ga26c22b129c9ca957e053d69c7b01dc94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26c22b129c9ca957e053d69c7b01dc94">DMA_CPAR5_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="ga545c0999ca0bdb03c3e7e1cbc48959ee"></a><!-- doxytag: member="stm32f10x.h::DMA_CPAR6_PA" ref="ga545c0999ca0bdb03c3e7e1cbc48959ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee">DMA_CPAR6_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="ga0d017e6632afe7a578d1206009cccc26"></a><!-- doxytag: member="stm32f10x.h::DMA_CPAR7_PA" ref="ga0d017e6632afe7a578d1206009cccc26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d017e6632afe7a578d1206009cccc26">DMA_CPAR7_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="ga75ad797334d9fb70750ace14b16e0122"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CGIF1" ref="ga75ad797334d9fb70750ace14b16e0122" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="gab907e446bbf1e1400dc5fdbd929d0e5f"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CGIF2" ref="gab907e446bbf1e1400dc5fdbd929d0e5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="ga0d98e88c334091e20e931372646a6b0d"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CGIF3" ref="ga0d98e88c334091e20e931372646a6b0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="ga73d22139e4567c89e2afcb4aef71104c"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CGIF4" ref="ga73d22139e4567c89e2afcb4aef71104c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="ga943245d2a8300854d53fd07bb957a6fc"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CGIF5" ref="ga943245d2a8300854d53fd07bb957a6fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="ga7fc61098c5cf9a7d53ddcb155e34c984"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CGIF6" ref="ga7fc61098c5cf9a7d53ddcb155e34c984" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="gaad9f01dfeb289156448f5a5a0ad54099"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CGIF7" ref="gaad9f01dfeb289156448f5a5a0ad54099" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="ga66e9aa2475130fbf63db304ceea019eb"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CHTIF1" ref="ga66e9aa2475130fbf63db304ceea019eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="ga3e769c78024a22b4d1f528ce03ccc760"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CHTIF2" ref="ga3e769c78024a22b4d1f528ce03ccc760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="ga2dea86ca2ec8aa945b840f2c1866e1f6"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CHTIF3" ref="ga2dea86ca2ec8aa945b840f2c1866e1f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="ga950664b81ec2d4d843f89ef102107d7b"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CHTIF4" ref="ga950664b81ec2d4d843f89ef102107d7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="ga3c23c727a4dbbc45a356c8418299275d"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CHTIF5" ref="ga3c23c727a4dbbc45a356c8418299275d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="gae67273db02ffd8f2bfe0a5c93e9282a4"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CHTIF6" ref="gae67273db02ffd8f2bfe0a5c93e9282a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="gaa7378f7a26730bfd5c950b7c7efb9272"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CHTIF7" ref="gaa7378f7a26730bfd5c950b7c7efb9272" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="ga60085fa798cf77f80365839e7d88c8f1"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTCIF1" ref="ga60085fa798cf77f80365839e7d88c8f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="ga8505b947a04834750e164dc320dfae09"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTCIF2" ref="ga8505b947a04834750e164dc320dfae09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="gaccb4c0c5e0f2e01dec12ba366b83cb4d"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTCIF3" ref="gaccb4c0c5e0f2e01dec12ba366b83cb4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="ga34b431fd4e034f8333e44594712f75eb"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTCIF4" ref="ga34b431fd4e034f8333e44594712f75eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="gaae4c7d1d10beb535aec39de9a8bdc327"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTCIF5" ref="gaae4c7d1d10beb535aec39de9a8bdc327" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="gac3dca486df2f235aac8f3975f5f4ab75"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTCIF6" ref="gac3dca486df2f235aac8f3975f5f4ab75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="gac26181e8c2bd1fddc1e774cb7b621e5b"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTCIF7" ref="gac26181e8c2bd1fddc1e774cb7b621e5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="ga989699cace2fa87efa867b825c1deb29"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTEIF1" ref="ga989699cace2fa87efa867b825c1deb29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga4abb0afb7dbe362c150bf80c4c751a67"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTEIF2" ref="ga4abb0afb7dbe362c150bf80c4c751a67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga59bad79f1ae37b69b048834808e8d067"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTEIF3" ref="ga59bad79f1ae37b69b048834808e8d067" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga6fdda8f7f2507c1d3988c7310a35d46c"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTEIF4" ref="ga6fdda8f7f2507c1d3988c7310a35d46c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga6ec6326d337a773b4ced9d8a680c05a9"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTEIF5" ref="ga6ec6326d337a773b4ced9d8a680c05a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga1e523c5cbf5594ffe8540c317bce6933"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTEIF6" ref="ga1e523c5cbf5594ffe8540c317bce6933" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga4076bf1ed67fb39d4a0175e5943d5f2d"></a><!-- doxytag: member="stm32f10x.h::DMA_IFCR_CTEIF7" ref="ga4076bf1ed67fb39d4a0175e5943d5f2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga3475228c998897d0f408a4c5da066186"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_GIF1" ref="ga3475228c998897d0f408a4c5da066186" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga44fa823dbb15b829621961efc60d6a95"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_GIF2" ref="ga44fa823dbb15b829621961efc60d6a95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="gacb0bd8fb0e580688c5cf617b618bbc17"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_GIF3" ref="gacb0bd8fb0e580688c5cf617b618bbc17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="gaf4f69823d44810c353af1f0a89eaf180"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_GIF4" ref="gaf4f69823d44810c353af1f0a89eaf180" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga83d4d9cba635d1e33e3477b773379cfd"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_GIF5" ref="ga83d4d9cba635d1e33e3477b773379cfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="gac55f4836aa8e6cfc9bdcadfabf65b5d8"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_GIF6" ref="gac55f4836aa8e6cfc9bdcadfabf65b5d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga86f178e879b2d8ceeea351e4750272dd"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_GIF7" ref="ga86f178e879b2d8ceeea351e4750272dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga5f83359698adf05854b55705f78d8a5c"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_HTIF1" ref="ga5f83359698adf05854b55705f78d8a5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga8ee1947aef188f437f37d3ff444f8646"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_HTIF2" ref="ga8ee1947aef188f437f37d3ff444f8646" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga53bb9a00737c52faffaaa91ff08b34a1"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_HTIF3" ref="ga53bb9a00737c52faffaaa91ff08b34a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga684cf326c770f1ab21c604a5f62907ad"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_HTIF4" ref="ga684cf326c770f1ab21c604a5f62907ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga3d1f2b8c82b1e20b4311af8ca9576736"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_HTIF5" ref="ga3d1f2b8c82b1e20b4311af8ca9576736" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga41b6d9787aeff76a51581d9488b4604f"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_HTIF6" ref="ga41b6d9787aeff76a51581d9488b4604f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga769016c2b0bf22ff3ad6967b3dc0e2bb"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_HTIF7" ref="ga769016c2b0bf22ff3ad6967b3dc0e2bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga1a1522414af27c7fff2cc27edac1d680"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TCIF1" ref="ga1a1522414af27c7fff2cc27edac1d680" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="ga631741eb4843eda3578808a3d8b527b2"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TCIF2" ref="ga631741eb4843eda3578808a3d8b527b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="ga28664595df654d9d8052fb6f9cc48495"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TCIF3" ref="ga28664595df654d9d8052fb6f9cc48495" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="gad7d4e46949a35cf037a303bd65a0c87a"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TCIF4" ref="gad7d4e46949a35cf037a303bd65a0c87a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="ga5ea57d09f13edbd6ad8afe9465e0fa70"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TCIF5" ref="ga5ea57d09f13edbd6ad8afe9465e0fa70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="ga2d76395cf6c6ef50e05c96d7ae723058"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TCIF6" ref="ga2d76395cf6c6ef50e05c96d7ae723058" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="ga4528af54928542c09502c01827418732"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TCIF7" ref="ga4528af54928542c09502c01827418732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="ga26bfd55e965445ae253a5c5fa8f1769a"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TEIF1" ref="ga26bfd55e965445ae253a5c5fa8f1769a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="ga5bcd07efcadd5fef598edec1cca70e38"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TEIF2" ref="ga5bcd07efcadd5fef598edec1cca70e38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="gaa624379143a2535d7a60d87d59834d10"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TEIF3" ref="gaa624379143a2535d7a60d87d59834d10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="ga12fcc1471918f3e7b293b2d825177253"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TEIF4" ref="ga12fcc1471918f3e7b293b2d825177253" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="ga42f9b12c4c80cbb7cd0f94f139c73de3"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TEIF5" ref="ga42f9b12c4c80cbb7cd0f94f139c73de3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="gae47d914969922381708ae06c1c71123a"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TEIF6" ref="gae47d914969922381708ae06c1c71123a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="gaf8333b3c78b7d0a07bd4b1e91e902b31"></a><!-- doxytag: member="stm32f10x.h::DMA_ISR_TEIF7" ref="gaf8333b3c78b7d0a07bd4b1e91e902b31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="ga515c0dc6d2472e06a89e4bb19725e8f3"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR0" ref="ga515c0dc6d2472e06a89e4bb19725e8f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 0 </p>

</div>
</div>
<a class="anchor" id="ga6d88e7c10e5985fa425ea7ab4fe4c3e5"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR1" ref="ga6d88e7c10e5985fa425ea7ab4fe4c3e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 1 </p>

</div>
</div>
<a class="anchor" id="gaf342d34ed1b8e4aa916bf49e30c2a234"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR10" ref="gaf342d34ed1b8e4aa916bf49e30c2a234" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 10 </p>

</div>
</div>
<a class="anchor" id="ga9ec516af1de770c82c3c9c458cbc0172"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR11" ref="ga9ec516af1de770c82c3c9c458cbc0172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 11 </p>

</div>
</div>
<a class="anchor" id="ga15732553e5b0de9f58180a0b024d4cad"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR12" ref="ga15732553e5b0de9f58180a0b024d4cad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 12 </p>

</div>
</div>
<a class="anchor" id="ga9fd2ec6472e46869956acb28f5e1b55f"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR13" ref="ga9fd2ec6472e46869956acb28f5e1b55f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 13 </p>

</div>
</div>
<a class="anchor" id="gaecf5890ea71eea034ec1cd9e96284f89"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR14" ref="gaecf5890ea71eea034ec1cd9e96284f89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 14 </p>

</div>
</div>
<a class="anchor" id="ga7a7bacc32351a36aefcd5614abc76ae3"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR15" ref="ga7a7bacc32351a36aefcd5614abc76ae3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 15 </p>

</div>
</div>
<a class="anchor" id="ga34b1a6934265da759bc061f73d5d1374"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR16" ref="ga34b1a6934265da759bc061f73d5d1374" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 16 </p>

</div>
</div>
<a class="anchor" id="ga6a30aa20cf475eecf7e15171e83035e4"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR17" ref="ga6a30aa20cf475eecf7e15171e83035e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 17 </p>

</div>
</div>
<a class="anchor" id="ga25eee729b57b4c78a0613c184fc539e5"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR18" ref="ga25eee729b57b4c78a0613c184fc539e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 18 </p>

</div>
</div>
<a class="anchor" id="gaaeababa85e5ebe6aa93d011d83fd7994"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR19" ref="gaaeababa85e5ebe6aa93d011d83fd7994" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 19 </p>

</div>
</div>
<a class="anchor" id="ga460d5d4c0b53bcc04d5804e1204ded21"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR2" ref="ga460d5d4c0b53bcc04d5804e1204ded21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 2 </p>

</div>
</div>
<a class="anchor" id="ga73944983ce5a6bde9dc172b4f483898c"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR3" ref="ga73944983ce5a6bde9dc172b4f483898c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 3 </p>

</div>
</div>
<a class="anchor" id="gab80f809ead83e747677a31c80c6aae03"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR4" ref="gab80f809ead83e747677a31c80c6aae03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 4 </p>

</div>
</div>
<a class="anchor" id="ga65976f75b703f740dea3562ba3b8db59"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR5" ref="ga65976f75b703f740dea3562ba3b8db59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 5 </p>

</div>
</div>
<a class="anchor" id="gaea480bd932cd1fa0904f5eb1caee9a12"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR6" ref="gaea480bd932cd1fa0904f5eb1caee9a12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 6 </p>

</div>
</div>
<a class="anchor" id="gadbb27ff8664928994ef96f87052d14be"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR7" ref="gadbb27ff8664928994ef96f87052d14be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 7 </p>

</div>
</div>
<a class="anchor" id="ga4ed4b371da871ffd0cc12ee00147282f"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR8" ref="ga4ed4b371da871ffd0cc12ee00147282f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 8 </p>

</div>
</div>
<a class="anchor" id="ga109af342179fff1fccfdde582834867a"></a><!-- doxytag: member="stm32f10x.h::EXTI_EMR_MR9" ref="ga109af342179fff1fccfdde582834867a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 9 </p>

</div>
</div>
<a class="anchor" id="gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR0" ref="gacfb6fa5ae3fcaf08aec6d86c3bfefa4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 0 </p>

</div>
</div>
<a class="anchor" id="gac287be3bd3bad84aed48603dbe8bd4ed"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR1" ref="gac287be3bd3bad84aed48603dbe8bd4ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 1 </p>

</div>
</div>
<a class="anchor" id="gac9a2b80699a213f0d2b03658f21ad643"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR10" ref="gac9a2b80699a213f0d2b03658f21ad643" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 10 </p>

</div>
</div>
<a class="anchor" id="ga6c74d4d520406a14c517784cdd5fc6ef"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR11" ref="ga6c74d4d520406a14c517784cdd5fc6ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 11 </p>

</div>
</div>
<a class="anchor" id="ga3992511ec1785bdf107873b139d74245"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR12" ref="ga3992511ec1785bdf107873b139d74245" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 12 </p>

</div>
</div>
<a class="anchor" id="ga0714519a1edcba4695f92f1bba70e825"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR13" ref="ga0714519a1edcba4695f92f1bba70e825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 13 </p>

</div>
</div>
<a class="anchor" id="ga5b92577e64a95ef2069f1a56176d35ff"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR14" ref="ga5b92577e64a95ef2069f1a56176d35ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 14 </p>

</div>
</div>
<a class="anchor" id="ga2a6cc515f13ffe1a3620d06fa08addc7"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR15" ref="ga2a6cc515f13ffe1a3620d06fa08addc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 15 </p>

</div>
</div>
<a class="anchor" id="gaa1b4b850094ccc48790a1e4616ceebd2"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR16" ref="gaa1b4b850094ccc48790a1e4616ceebd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 16 </p>

</div>
</div>
<a class="anchor" id="ga009e618c9563b3a8dcaec493006115c7"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR17" ref="ga009e618c9563b3a8dcaec493006115c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 17 </p>

</div>
</div>
<a class="anchor" id="ga405285cdc474ee20085b17ef1f61517e"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR18" ref="ga405285cdc474ee20085b17ef1f61517e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 18 </p>

</div>
</div>
<a class="anchor" id="ga1277527e2fa727fdec2dcc7a300ea1af"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR19" ref="ga1277527e2fa727fdec2dcc7a300ea1af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 19 </p>

</div>
</div>
<a class="anchor" id="ga9c4503803cbe1933cd35519cfc809041"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR2" ref="ga9c4503803cbe1933cd35519cfc809041" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 2 </p>

</div>
</div>
<a class="anchor" id="ga23593d2b8a9ec0147bab28765af30e1f"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR3" ref="ga23593d2b8a9ec0147bab28765af30e1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 3 </p>

</div>
</div>
<a class="anchor" id="gaa77211bfa8f4d77cf373296954dad6b2"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR4" ref="gaa77211bfa8f4d77cf373296954dad6b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 4 </p>

</div>
</div>
<a class="anchor" id="ga903f9b080c5971dd5d7935e5b87886e2"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR5" ref="ga903f9b080c5971dd5d7935e5b87886e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 5 </p>

</div>
</div>
<a class="anchor" id="gae8527cce22f69e02a08ed67a67f8e5ca"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR6" ref="gae8527cce22f69e02a08ed67a67f8e5ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 6 </p>

</div>
</div>
<a class="anchor" id="gaf408315e497b902922a9bf40a4c6f567"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR7" ref="gaf408315e497b902922a9bf40a4c6f567" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 7 </p>

</div>
</div>
<a class="anchor" id="ga00f1bded4d121e21116627b8e80784fc"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR8" ref="ga00f1bded4d121e21116627b8e80784fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 8 </p>

</div>
</div>
<a class="anchor" id="ga89f0c4de2b6acb75302d206b697f83ef"></a><!-- doxytag: member="stm32f10x.h::EXTI_FTSR_TR9" ref="ga89f0c4de2b6acb75302d206b697f83ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 9 </p>

</div>
</div>
<a class="anchor" id="gad03b2ba6cde99065627fccabd54ac097"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR0" ref="gad03b2ba6cde99065627fccabd54ac097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 0 </p>

</div>
</div>
<a class="anchor" id="gaaaf3f9a86c620149893db38c83f8ba58"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR1" ref="gaaaf3f9a86c620149893db38c83f8ba58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 1 </p>

</div>
</div>
<a class="anchor" id="ga5fd7db9a1ce82c152ca7bc6fddf31366"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR10" ref="ga5fd7db9a1ce82c152ca7bc6fddf31366" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 10 </p>

</div>
</div>
<a class="anchor" id="ga68cfe8fe938fcb0fc6925bf493ccfaa7"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR11" ref="ga68cfe8fe938fcb0fc6925bf493ccfaa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 11 </p>

</div>
</div>
<a class="anchor" id="gad21caf923d2083fb106852493667c16e"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR12" ref="gad21caf923d2083fb106852493667c16e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 12 </p>

</div>
</div>
<a class="anchor" id="ga5e1938a063c48d7d6504cb32f7965c0e"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR13" ref="ga5e1938a063c48d7d6504cb32f7965c0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 13 </p>

</div>
</div>
<a class="anchor" id="gab8827cee06670f256bc8f6301bea9cab"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR14" ref="gab8827cee06670f256bc8f6301bea9cab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 14 </p>

</div>
</div>
<a class="anchor" id="ga88d9990be7f8f9e530a9f930a365fa44"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR15" ref="ga88d9990be7f8f9e530a9f930a365fa44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 15 </p>

</div>
</div>
<a class="anchor" id="ga7419f78ed9044bdd237b452ef49e1b7f"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR16" ref="ga7419f78ed9044bdd237b452ef49e1b7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 16 </p>

</div>
</div>
<a class="anchor" id="ga4489fa85d1552b8f40faed93483a5d35"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR17" ref="ga4489fa85d1552b8f40faed93483a5d35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 17 </p>

</div>
</div>
<a class="anchor" id="ga05e16f2cda40cca58a45458cc44d510f"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR18" ref="ga05e16f2cda40cca58a45458cc44d510f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 18 </p>

</div>
</div>
<a class="anchor" id="gad47f7a023cbba165dfb95845d3c8c55c"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR19" ref="gad47f7a023cbba165dfb95845d3c8c55c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 19 </p>

</div>
</div>
<a class="anchor" id="ga71604d1c29973c5e2bf69c8e94e89f67"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR2" ref="ga71604d1c29973c5e2bf69c8e94e89f67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 2 </p>

</div>
</div>
<a class="anchor" id="ga5edd42f9b2129c18cfa3c3598dcd1134"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR3" ref="ga5edd42f9b2129c18cfa3c3598dcd1134" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 3 </p>

</div>
</div>
<a class="anchor" id="ga23e920ad334439cd2ad4d683054914e3"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR4" ref="ga23e920ad334439cd2ad4d683054914e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 4 </p>

</div>
</div>
<a class="anchor" id="ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR5" ref="ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 5 </p>

</div>
</div>
<a class="anchor" id="ga5533c8ec796e3bbc9dc4474376056e06"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR6" ref="ga5533c8ec796e3bbc9dc4474376056e06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 6 </p>

</div>
</div>
<a class="anchor" id="gab620165d3fea1c564fcf1016805a1a8e"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR7" ref="gab620165d3fea1c564fcf1016805a1a8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 7 </p>

</div>
</div>
<a class="anchor" id="ga88e8b274e4398fdcb1c68da2b6320d5b"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR8" ref="ga88e8b274e4398fdcb1c68da2b6320d5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 8 </p>

</div>
</div>
<a class="anchor" id="gaf4d177dcf33bb9a34f8590ec509746e8"></a><!-- doxytag: member="stm32f10x.h::EXTI_IMR_MR9" ref="gaf4d177dcf33bb9a34f8590ec509746e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 9 </p>

</div>
</div>
<a class="anchor" id="ga6da1c8a465606de1f90a74d369fbf25a"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR0" ref="ga6da1c8a465606de1f90a74d369fbf25a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 0 </p>

</div>
</div>
<a class="anchor" id="ga4b9b5f97edeccf442998a65b19e77f25"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR1" ref="ga4b9b5f97edeccf442998a65b19e77f25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 1 </p>

</div>
</div>
<a class="anchor" id="ga1ef8e9c691b95763007ed228e98fa108"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR10" ref="ga1ef8e9c691b95763007ed228e98fa108" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 10 </p>

</div>
</div>
<a class="anchor" id="ga144f1a41abb7b87a1619c15ba5fb548b"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR11" ref="ga144f1a41abb7b87a1619c15ba5fb548b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 11 </p>

</div>
</div>
<a class="anchor" id="gae1a68025056b8c84bb13635af5e2a07c"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR12" ref="gae1a68025056b8c84bb13635af5e2a07c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 12 </p>

</div>
</div>
<a class="anchor" id="ga3471c79d5b19813785387504a1a5f0c4"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR13" ref="ga3471c79d5b19813785387504a1a5f0c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 13 </p>

</div>
</div>
<a class="anchor" id="gae5396ec2dbbee9d7585224fa12273598"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR14" ref="gae5396ec2dbbee9d7585224fa12273598" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 14 </p>

</div>
</div>
<a class="anchor" id="ga149f9d9d6c1aab867734b59db1117c41"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR15" ref="ga149f9d9d6c1aab867734b59db1117c41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 15 </p>

</div>
</div>
<a class="anchor" id="gaa47e5b07d5a407198e09f05262f18bba"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR16" ref="gaa47e5b07d5a407198e09f05262f18bba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 16 </p>

</div>
</div>
<a class="anchor" id="gadbc7d82eb61e2adf0a955ef0cc97690f"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR17" ref="gadbc7d82eb61e2adf0a955ef0cc97690f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 17 </p>

</div>
</div>
<a class="anchor" id="ga541810a93fbf4cdd9b39f2717f37240d"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR18" ref="ga541810a93fbf4cdd9b39f2717f37240d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 18 </p>

</div>
</div>
<a class="anchor" id="ga41e43af631a30492e09e5fd5c50f47f5"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR19" ref="ga41e43af631a30492e09e5fd5c50f47f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 19 </p>

</div>
</div>
<a class="anchor" id="ga085d2105381752a0aadc9be5a93ea665"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR2" ref="ga085d2105381752a0aadc9be5a93ea665" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 2 </p>

</div>
</div>
<a class="anchor" id="ga064dab3e0d5689b92125713100555ce0"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR3" ref="ga064dab3e0d5689b92125713100555ce0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 3 </p>

</div>
</div>
<a class="anchor" id="ga14f73b3693b3353a006d360cb8fd2ddc"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR4" ref="ga14f73b3693b3353a006d360cb8fd2ddc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 4 </p>

</div>
</div>
<a class="anchor" id="ga319e167fa6e112061997d9a8d79f02f8"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR5" ref="ga319e167fa6e112061997d9a8d79f02f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 5 </p>

</div>
</div>
<a class="anchor" id="gaf6f47cd1f602692258985784ed5e8e76"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR6" ref="gaf6f47cd1f602692258985784ed5e8e76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 6 </p>

</div>
</div>
<a class="anchor" id="gaa17ea7e3fb89e98fd6a232f453fcff9e"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR7" ref="gaa17ea7e3fb89e98fd6a232f453fcff9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 7 </p>

</div>
</div>
<a class="anchor" id="gaa82e0dcb4961a32a9b7ebdf30493156d"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR8" ref="gaa82e0dcb4961a32a9b7ebdf30493156d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 8 </p>

</div>
</div>
<a class="anchor" id="ga2fcc64f03d79af531febc077f45c48eb"></a><!-- doxytag: member="stm32f10x.h::EXTI_PR_PR9" ref="ga2fcc64f03d79af531febc077f45c48eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit for line 9 </p>

</div>
</div>
<a class="anchor" id="gadb1823a87cd797a6066681a3256cecc6"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR0" ref="gadb1823a87cd797a6066681a3256cecc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 0 </p>

</div>
</div>
<a class="anchor" id="ga1c42cc3763c52d1061b32219fc441566"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR1" ref="ga1c42cc3763c52d1061b32219fc441566" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 1 </p>

</div>
</div>
<a class="anchor" id="gaa29df7ddbd067889992eb60ecddce0e4"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR10" ref="gaa29df7ddbd067889992eb60ecddce0e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 10 </p>

</div>
</div>
<a class="anchor" id="ga8cf7a92cdb61b3f8cf6eec9513317ab7"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR11" ref="ga8cf7a92cdb61b3f8cf6eec9513317ab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 11 </p>

</div>
</div>
<a class="anchor" id="ga0423be12bfb13f34eec9656d6d274e04"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR12" ref="ga0423be12bfb13f34eec9656d6d274e04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 12 </p>

</div>
</div>
<a class="anchor" id="ga5d5ef451fd76dc0fa9c76d7c520d8f12"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR13" ref="ga5d5ef451fd76dc0fa9c76d7c520d8f12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 13 </p>

</div>
</div>
<a class="anchor" id="ga95b0d883fa0fbc49105bda5596463cda"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR14" ref="ga95b0d883fa0fbc49105bda5596463cda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 14 </p>

</div>
</div>
<a class="anchor" id="ga4fe54b09102a18676829c0bafb0aead2"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR15" ref="ga4fe54b09102a18676829c0bafb0aead2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 15 </p>

</div>
</div>
<a class="anchor" id="gae8e4fb52990f0fa3fb9bed5b74f1a589"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR16" ref="gae8e4fb52990f0fa3fb9bed5b74f1a589" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 16 </p>

</div>
</div>
<a class="anchor" id="gad0a8fcb63516a4ed0d91b556f696f806"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR17" ref="gad0a8fcb63516a4ed0d91b556f696f806" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 17 </p>

</div>
</div>
<a class="anchor" id="gaca4223b8c4bc8726ac96ec64837f7b62"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR18" ref="gaca4223b8c4bc8726ac96ec64837f7b62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 18 </p>

</div>
</div>
<a class="anchor" id="ga40a722b0c36e832f619b2136f1510b3e"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR19" ref="ga40a722b0c36e832f619b2136f1510b3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 19 </p>

</div>
</div>
<a class="anchor" id="ga1c073b519f09b130e4ab4039823e290c"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR2" ref="ga1c073b519f09b130e4ab4039823e290c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 2 </p>

</div>
</div>
<a class="anchor" id="ga090f295579a774c215585a55e5066b11"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR3" ref="ga090f295579a774c215585a55e5066b11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 3 </p>

</div>
</div>
<a class="anchor" id="gabce4722e99e3f44d40bfb6afb63444cc"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR4" ref="gabce4722e99e3f44d40bfb6afb63444cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 4 </p>

</div>
</div>
<a class="anchor" id="gac57b970ebc88f7bb015119ece9dd32de"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR5" ref="gac57b970ebc88f7bb015119ece9dd32de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 5 </p>

</div>
</div>
<a class="anchor" id="gaccc2212ce653d34cf48446ae0a68bed6"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR6" ref="gaccc2212ce653d34cf48446ae0a68bed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 6 </p>

</div>
</div>
<a class="anchor" id="gad380a0bc59524f4a0846a0b91d3c65c1"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR7" ref="gad380a0bc59524f4a0846a0b91d3c65c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 7 </p>

</div>
</div>
<a class="anchor" id="ga26cd6a5115b0bbe113f39545bff1ee39"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR8" ref="ga26cd6a5115b0bbe113f39545bff1ee39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 8 </p>

</div>
</div>
<a class="anchor" id="ga3127246b2db3571b00c6af2453941d17"></a><!-- doxytag: member="stm32f10x.h::EXTI_RTSR_TR9" ref="ga3127246b2db3571b00c6af2453941d17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 9 </p>

</div>
</div>
<a class="anchor" id="gaa6df16d2e8010a2897888a4acf19cee3"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER0" ref="gaa6df16d2e8010a2897888a4acf19cee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 0 </p>

</div>
</div>
<a class="anchor" id="gaeb0c3fa5a03204d743ae92ff925421ae"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER1" ref="gaeb0c3fa5a03204d743ae92ff925421ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 1 </p>

</div>
</div>
<a class="anchor" id="gae9d8691936b6cd80ff8e18c0bfe271d7"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER10" ref="gae9d8691936b6cd80ff8e18c0bfe271d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 10 </p>

</div>
</div>
<a class="anchor" id="ga7ab9fea9935608ec8ee7fb1e1ae049e7"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER11" ref="ga7ab9fea9935608ec8ee7fb1e1ae049e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 11 </p>

</div>
</div>
<a class="anchor" id="ga5d67869db50c848f57633ebf00566539"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER12" ref="ga5d67869db50c848f57633ebf00566539" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 12 </p>

</div>
</div>
<a class="anchor" id="ga930a1d03fe3c32bd65a336ccee418826"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER13" ref="ga930a1d03fe3c32bd65a336ccee418826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 13 </p>

</div>
</div>
<a class="anchor" id="gad5d645db667cd63d1a9b91963c543a4b"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER14" ref="gad5d645db667cd63d1a9b91963c543a4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 14 </p>

</div>
</div>
<a class="anchor" id="ga0b9e64d5a1779371fa4678713ab18e08"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER15" ref="ga0b9e64d5a1779371fa4678713ab18e08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 15 </p>

</div>
</div>
<a class="anchor" id="ga55b528743b11f4ab93ae97ee2e639b5b"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER16" ref="ga55b528743b11f4ab93ae97ee2e639b5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 16 </p>

</div>
</div>
<a class="anchor" id="ga0da944251419887af3a87c86080fb455"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER17" ref="ga0da944251419887af3a87c86080fb455" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 17 </p>

</div>
</div>
<a class="anchor" id="gab07aefbb7a8a18c9338b49d3b10ff068"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER18" ref="gab07aefbb7a8a18c9338b49d3b10ff068" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 18 </p>

</div>
</div>
<a class="anchor" id="gaab7c48ac5522385cdb1d7882985f909b"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER19" ref="gaab7c48ac5522385cdb1d7882985f909b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 19 </p>

</div>
</div>
<a class="anchor" id="ga6bea1dbaf71e830dd357135524166f4c"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER2" ref="ga6bea1dbaf71e830dd357135524166f4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 2 </p>

</div>
</div>
<a class="anchor" id="ga37395ac6729647ab5ee1fa4ca086c08a"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER3" ref="ga37395ac6729647ab5ee1fa4ca086c08a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 3 </p>

</div>
</div>
<a class="anchor" id="gab051808f7a1ed9aaf43a3df90fc6a575"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER4" ref="gab051808f7a1ed9aaf43a3df90fc6a575" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 4 </p>

</div>
</div>
<a class="anchor" id="gaa5b4ace22acacac13ce106b2063a3977"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER5" ref="gaa5b4ace22acacac13ce106b2063a3977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 5 </p>

</div>
</div>
<a class="anchor" id="gad8ad0142288597993852e4cf350f61ed"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER6" ref="gad8ad0142288597993852e4cf350f61ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 6 </p>

</div>
</div>
<a class="anchor" id="gabdf8eab3e32cc03ca71f519a9111e28f"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER7" ref="gabdf8eab3e32cc03ca71f519a9111e28f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 7 </p>

</div>
</div>
<a class="anchor" id="ga5e83a373926804449d500b115e9090ce"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER8" ref="ga5e83a373926804449d500b115e9090ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 8 </p>

</div>
</div>
<a class="anchor" id="gab102aa929ffe463ffe9f2db651704a61"></a><!-- doxytag: member="stm32f10x.h::EXTI_SWIER_SWIER9" ref="gab102aa929ffe463ffe9f2db651704a61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 9 </p>

</div>
</div>
<a class="anchor" id="ga6e66d0fa94c019e9c27a3d79e8228cd9"></a><!-- doxytag: member="stm32f10x.h::FLASH_ACR_HLFCYA" ref="ga6e66d0fa94c019e9c27a3d79e8228cd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9">FLASH_ACR_HLFCYA</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash Half Cycle Access Enable </p>

</div>
</div>
<a class="anchor" id="gaef5e44cbb084160a6004ca9951ec7318"></a><!-- doxytag: member="stm32f10x.h::FLASH_ACR_LATENCY" ref="gaef5e44cbb084160a6004ca9951ec7318" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;((uint8_t)0x03)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LATENCY[2:0] bits (Latency) </p>

</div>
</div>
<a class="anchor" id="ga6560c1d58df18c8740d70591bf7bc1ad"></a><!-- doxytag: member="stm32f10x.h::FLASH_ACR_LATENCY_0" ref="ga6560c1d58df18c8740d70591bf7bc1ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad">FLASH_ACR_LATENCY_0</a>&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga85155f5d3f34ebe83989513793498c72"></a><!-- doxytag: member="stm32f10x.h::FLASH_ACR_LATENCY_1" ref="ga85155f5d3f34ebe83989513793498c72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga61b5089d0c86db787ebef496c9057918"></a><!-- doxytag: member="stm32f10x.h::FLASH_ACR_LATENCY_2" ref="ga61b5089d0c86db787ebef496c9057918" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918">FLASH_ACR_LATENCY_2</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5285ab198307213dce0629f9b7c6fc86"></a><!-- doxytag: member="stm32f10x.h::FLASH_ACR_PRFTBE" ref="ga5285ab198307213dce0629f9b7c6fc86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prefetch Buffer Enable </p>

</div>
</div>
<a class="anchor" id="ga1e73d25ffe7e7a258a873e1fbef17445"></a><!-- doxytag: member="stm32f10x.h::FLASH_ACR_PRFTBS" ref="ga1e73d25ffe7e7a258a873e1fbef17445" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445">FLASH_ACR_PRFTBS</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prefetch Buffer Status </p>

</div>
</div>
<a class="anchor" id="gaafc00fde8118ce03602d00d34a80fec4"></a><!-- doxytag: member="stm32f10x.h::FLASH_AR_FAR" ref="gaafc00fde8118ce03602d00d34a80fec4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4">FLASH_AR_FAR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash Address </p>

</div>
</div>
<a class="anchor" id="gab9e69856f654ec430a42791a34799db0"></a><!-- doxytag: member="stm32f10x.h::FLASH_CR_EOPIE" ref="gab9e69856f654ec430a42791a34799db0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>End of operation interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga930897cecdaa9dbef8c640b84acbd8c2"></a><!-- doxytag: member="stm32f10x.h::FLASH_CR_ERRIE" ref="ga930897cecdaa9dbef8c640b84acbd8c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2">FLASH_CR_ERRIE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gab25f1fa4127fa015361b61a6f3180784"></a><!-- doxytag: member="stm32f10x.h::FLASH_CR_LOCK" ref="gab25f1fa4127fa015361b61a6f3180784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lock </p>

</div>
</div>
<a class="anchor" id="ga4a287aa5a625125301306a02fb69c53a"></a><!-- doxytag: member="stm32f10x.h::FLASH_CR_MER" ref="ga4a287aa5a625125301306a02fb69c53a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mass Erase </p>

</div>
</div>
<a class="anchor" id="ga19fbf5dc4339b1ec8630675f03ad6fe0"></a><!-- doxytag: member="stm32f10x.h::FLASH_CR_OPTER" ref="ga19fbf5dc4339b1ec8630675f03ad6fe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0">FLASH_CR_OPTER</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Option Byte Erase </p>

</div>
</div>
<a class="anchor" id="ga6736a5478a87f35a6a0cb66d8784a5ab"></a><!-- doxytag: member="stm32f10x.h::FLASH_CR_OPTPG" ref="ga6736a5478a87f35a6a0cb66d8784a5ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab">FLASH_CR_OPTPG</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Option Byte Programming </p>

</div>
</div>
<a class="anchor" id="ga27d44bc9617cc430de9413b385dfe0c3"></a><!-- doxytag: member="stm32f10x.h::FLASH_CR_OPTWRE" ref="ga27d44bc9617cc430de9413b385dfe0c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3">FLASH_CR_OPTWRE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Option Bytes Write Enable </p>

</div>
</div>
<a class="anchor" id="gad845355ade49d56cf70ad0ff09595a23"></a><!-- doxytag: member="stm32f10x.h::FLASH_CR_PER" ref="gad845355ade49d56cf70ad0ff09595a23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23">FLASH_CR_PER</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Page Erase </p>

</div>
</div>
<a class="anchor" id="ga47754b39bd7a7c79c251d6376f97f661"></a><!-- doxytag: member="stm32f10x.h::FLASH_CR_PG" ref="ga47754b39bd7a7c79c251d6376f97f661" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Programming </p>

</div>
</div>
<a class="anchor" id="gafe4dd28134f93f52b1d4ec5b36a99864"></a><!-- doxytag: member="stm32f10x.h::FLASH_CR_STRT" ref="gafe4dd28134f93f52b1d4ec5b36a99864" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start </p>

</div>
</div>
<a class="anchor" id="ga09070b36e22fdb41e470c8a5a575f9a6"></a><!-- doxytag: member="stm32f10x.h::FLASH_Data0_Data0" ref="ga09070b36e22fdb41e470c8a5a575f9a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga09070b36e22fdb41e470c8a5a575f9a6">FLASH_Data0_Data0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User data storage option byte </p>

</div>
</div>
<a class="anchor" id="gae80c9345106d12db361ecd7a1b01900a"></a><!-- doxytag: member="stm32f10x.h::FLASH_Data0_nData0" ref="gae80c9345106d12db361ecd7a1b01900a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae80c9345106d12db361ecd7a1b01900a">FLASH_Data0_nData0</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User data storage complemented option byte </p>

</div>
</div>
<a class="anchor" id="gabe3394f74718c6f4d811b1e3c43aca5a"></a><!-- doxytag: member="stm32f10x.h::FLASH_Data1_Data1" ref="gabe3394f74718c6f4d811b1e3c43aca5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe3394f74718c6f4d811b1e3c43aca5a">FLASH_Data1_Data1</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User data storage option byte </p>

</div>
</div>
<a class="anchor" id="ga26ef6801f38525d6fdda034a130e5ee9"></a><!-- doxytag: member="stm32f10x.h::FLASH_Data1_nData1" ref="ga26ef6801f38525d6fdda034a130e5ee9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26ef6801f38525d6fdda034a130e5ee9">FLASH_Data1_nData1</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User data storage complemented option byte </p>

</div>
</div>
<a class="anchor" id="ga8a55ea632082aac5b60c62cc0eb0d556"></a><!-- doxytag: member="stm32f10x.h::FLASH_KEYR_FKEYR" ref="ga8a55ea632082aac5b60c62cc0eb0d556" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556">FLASH_KEYR_FKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FPEC Key </p>

</div>
</div>
<a class="anchor" id="gaf8df650a29c19a5792097cd14872f31b"></a><!-- doxytag: member="stm32f10x.h::FLASH_OBR_BFB2" ref="gaf8df650a29c19a5792097cd14872f31b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8df650a29c19a5792097cd14872f31b">FLASH_OBR_BFB2</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BFB2 </p>

</div>
</div>
<a class="anchor" id="ga3d863a776a1d5a136e267bac209f6a85"></a><!-- doxytag: member="stm32f10x.h::FLASH_OBR_nRST_STDBY" ref="ga3d863a776a1d5a136e267bac209f6a85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">FLASH_OBR_nRST_STDBY</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>nRST_STDBY </p>

</div>
</div>
<a class="anchor" id="ga8e84d6c706420de2335619043a06760d"></a><!-- doxytag: member="stm32f10x.h::FLASH_OBR_nRST_STOP" ref="ga8e84d6c706420de2335619043a06760d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">FLASH_OBR_nRST_STOP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>nRST_STOP </p>

</div>
</div>
<a class="anchor" id="gab52c27d6657bd72f1860fa25a1faf8e3"></a><!-- doxytag: member="stm32f10x.h::FLASH_OBR_OPTERR" ref="gab52c27d6657bd72f1860fa25a1faf8e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3">FLASH_OBR_OPTERR</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Option Byte Error </p>

</div>
</div>
<a class="anchor" id="ga052763d6c2daf0a422577a6c8a0be977"></a><!-- doxytag: member="stm32f10x.h::FLASH_OBR_RDPRT" ref="ga052763d6c2daf0a422577a6c8a0be977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977">FLASH_OBR_RDPRT</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read protection </p>

</div>
</div>
<a class="anchor" id="ga1585552c59923cb1e1979cdfdc77b991"></a><!-- doxytag: member="stm32f10x.h::FLASH_OBR_USER" ref="ga1585552c59923cb1e1979cdfdc77b991" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</a>&#160;&#160;&#160;((uint16_t)0x03FC)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User Option Bytes </p>

</div>
</div>
<a class="anchor" id="ga5a18df54a9254985b1ee69c5666e68b6"></a><!-- doxytag: member="stm32f10x.h::FLASH_OBR_WDG_SW" ref="ga5a18df54a9254985b1ee69c5666e68b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a18df54a9254985b1ee69c5666e68b6">FLASH_OBR_WDG_SW</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>WDG_SW </p>

</div>
</div>
<a class="anchor" id="ga8b8c555ae65817c33733f3bbbacf111d"></a><!-- doxytag: member="stm32f10x.h::FLASH_OPTKEYR_OPTKEYR" ref="ga8b8c555ae65817c33733f3bbbacf111d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Option Byte Key </p>

</div>
</div>
<a class="anchor" id="ga1145e521145389b9072e85252e54ca3d"></a><!-- doxytag: member="stm32f10x.h::FLASH_RDP_nRDP" ref="ga1145e521145389b9072e85252e54ca3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1145e521145389b9072e85252e54ca3d">FLASH_RDP_nRDP</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read protection complemented option byte </p>

</div>
</div>
<a class="anchor" id="gaebd716ae96657c56919fe5047cc0d65d"></a><!-- doxytag: member="stm32f10x.h::FLASH_RDP_RDP" ref="gaebd716ae96657c56919fe5047cc0d65d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaebd716ae96657c56919fe5047cc0d65d">FLASH_RDP_RDP</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read protection option byte </p>

</div>
</div>
<a class="anchor" id="ga4b86181a96fd2f1cc3828e9d8d83d368"></a><!-- doxytag: member="stm32f10x.h::FLASH_SR_BSY" ref="ga4b86181a96fd2f1cc3828e9d8d83d368" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Busy </p>

</div>
</div>
<a class="anchor" id="gae1301c6b487cfefa247c54a576a0c12b"></a><!-- doxytag: member="stm32f10x.h::FLASH_SR_EOP" ref="gae1301c6b487cfefa247c54a576a0c12b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>End of operation </p>

</div>
</div>
<a class="anchor" id="ga60f40ca765714598a62aa216a5ccd8e4"></a><!-- doxytag: member="stm32f10x.h::FLASH_SR_PGERR" ref="ga60f40ca765714598a62aa216a5ccd8e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4">FLASH_SR_PGERR</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Programming Error </p>

</div>
</div>
<a class="anchor" id="ga2e403606e5ac23cb07701aeebc1f73e5"></a><!-- doxytag: member="stm32f10x.h::FLASH_SR_WRPRTERR" ref="ga2e403606e5ac23cb07701aeebc1f73e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">FLASH_SR_WRPRTERR</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write Protection Error </p>

</div>
</div>
<a class="anchor" id="ga6f0334d45dfeb5ab7fd84311ddd0379e"></a><!-- doxytag: member="stm32f10x.h::FLASH_USER_nUSER" ref="ga6f0334d45dfeb5ab7fd84311ddd0379e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f0334d45dfeb5ab7fd84311ddd0379e">FLASH_USER_nUSER</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User complemented option byte </p>

</div>
</div>
<a class="anchor" id="gaab0317a3e9f0e692213011164fb0d2de"></a><!-- doxytag: member="stm32f10x.h::FLASH_USER_USER" ref="gaab0317a3e9f0e692213011164fb0d2de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab0317a3e9f0e692213011164fb0d2de">FLASH_USER_USER</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User option byte </p>

</div>
</div>
<a class="anchor" id="gaff06814ffdd40e0f41b8abfb58a94533"></a><!-- doxytag: member="stm32f10x.h::FLASH_WRP0_nWRP0" ref="gaff06814ffdd40e0f41b8abfb58a94533" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff06814ffdd40e0f41b8abfb58a94533">FLASH_WRP0_nWRP0</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash memory write protection complemented option bytes </p>

</div>
</div>
<a class="anchor" id="gaa956fef145edf00d54046e44305a005a"></a><!-- doxytag: member="stm32f10x.h::FLASH_WRP0_WRP0" ref="gaa956fef145edf00d54046e44305a005a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa956fef145edf00d54046e44305a005a">FLASH_WRP0_WRP0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash memory write protection option bytes </p>

</div>
</div>
<a class="anchor" id="ga4b856e9d7bb136f77c185cdf7a778810"></a><!-- doxytag: member="stm32f10x.h::FLASH_WRP1_nWRP1" ref="ga4b856e9d7bb136f77c185cdf7a778810" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b856e9d7bb136f77c185cdf7a778810">FLASH_WRP1_nWRP1</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash memory write protection complemented option bytes </p>

</div>
</div>
<a class="anchor" id="gae6e79cb6593a9aac4cf4ac87903502bb"></a><!-- doxytag: member="stm32f10x.h::FLASH_WRP1_WRP1" ref="gae6e79cb6593a9aac4cf4ac87903502bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6e79cb6593a9aac4cf4ac87903502bb">FLASH_WRP1_WRP1</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash memory write protection option bytes </p>

</div>
</div>
<a class="anchor" id="gab31b050ba2b32d47ba500a9b2968790f"></a><!-- doxytag: member="stm32f10x.h::FLASH_WRP2_nWRP2" ref="gab31b050ba2b32d47ba500a9b2968790f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab31b050ba2b32d47ba500a9b2968790f">FLASH_WRP2_nWRP2</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash memory write protection complemented option bytes </p>

</div>
</div>
<a class="anchor" id="ga1e05a6cccc474ddd580c89ca35fab8f6"></a><!-- doxytag: member="stm32f10x.h::FLASH_WRP2_WRP2" ref="ga1e05a6cccc474ddd580c89ca35fab8f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e05a6cccc474ddd580c89ca35fab8f6">FLASH_WRP2_WRP2</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash memory write protection option bytes </p>

</div>
</div>
<a class="anchor" id="ga73b1ae40a4a63c467a202d505afd0beb"></a><!-- doxytag: member="stm32f10x.h::FLASH_WRP3_nWRP3" ref="ga73b1ae40a4a63c467a202d505afd0beb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73b1ae40a4a63c467a202d505afd0beb">FLASH_WRP3_nWRP3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash memory write protection complemented option bytes </p>

</div>
</div>
<a class="anchor" id="ga5c60a5c1b02b5edb3e4ad04de3dea4c1"></a><!-- doxytag: member="stm32f10x.h::FLASH_WRP3_WRP3" ref="ga5c60a5c1b02b5edb3e4ad04de3dea4c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c60a5c1b02b5edb3e4ad04de3dea4c1">FLASH_WRP3_WRP3</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash memory write protection option bytes </p>

</div>
</div>
<a class="anchor" id="ga1d3842e780ec47c1127de0ed4a93821d"></a><!-- doxytag: member="stm32f10x.h::FLASH_WRPR_WRP" ref="ga1d3842e780ec47c1127de0ed4a93821d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">FLASH_WRPR_WRP</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write Protect </p>

</div>
</div>
<a class="anchor" id="gaf5673d96c0fb27c7faed335e05ad41c1"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_ASYNCWAIT" ref="gaf5673d96c0fb27c7faed335e05ad41c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Asynchronous wait </p>

</div>
</div>
<a class="anchor" id="ga94857a0177ae12f1172da65d8708ae97"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_BURSTEN" ref="ga94857a0177ae12f1172da65d8708ae97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Burst enable bit </p>

</div>
</div>
<a class="anchor" id="ga015672f5aa2132a55e316f5b7a577174"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_CBURSTRW" ref="ga015672f5aa2132a55e316f5b7a577174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write burst enable </p>

</div>
</div>
<a class="anchor" id="ga7936ff74a1cfba880a9b5bc943dc8661"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_EXTMOD" ref="ga7936ff74a1cfba880a9b5bc943dc8661" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended mode enable </p>

</div>
</div>
<a class="anchor" id="ga14aaca2a8bccab73c7726cf73ee9be16"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_FACCEN" ref="ga14aaca2a8bccab73c7726cf73ee9be16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash access enable </p>

</div>
</div>
<a class="anchor" id="gad154cab86ce34cebfe1f76e5c2f78e61"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_MBKEN" ref="gad154cab86ce34cebfe1f76e5c2f78e61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory bank enable bit </p>

</div>
</div>
<a class="anchor" id="ga9bab7a47703902d187502ac765ebb05d"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_MTYP" ref="ga9bab7a47703902d187502ac765ebb05d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

</div>
</div>
<a class="anchor" id="ga29b921567bd5a422c51f9a0f426ac3f6"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_MTYP_0" ref="ga29b921567bd5a422c51f9a0f426ac3f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29b921567bd5a422c51f9a0f426ac3f6">FSMC_BCR1_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3fe2fd14b3c0d88aecfb9cf5b44995a0"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_MTYP_1" ref="ga3fe2fd14b3c0d88aecfb9cf5b44995a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe2fd14b3c0d88aecfb9cf5b44995a0">FSMC_BCR1_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga28dd9f93d8687cdc08745df9fcc38e89"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_MUXEN" ref="ga28dd9f93d8687cdc08745df9fcc38e89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address/data multiplexing enable bit </p>

</div>
</div>
<a class="anchor" id="gaa12297787a0580fedbd5244f0caa0a76"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_MWID" ref="gaa12297787a0580fedbd5244f0caa0a76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

</div>
</div>
<a class="anchor" id="ga1a6fe3b4b28a31c4bbf26a838695fd0c"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_MWID_0" ref="ga1a6fe3b4b28a31c4bbf26a838695fd0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6fe3b4b28a31c4bbf26a838695fd0c">FSMC_BCR1_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga65592a6a20efa6aed5b59fe1eba508d8"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_MWID_1" ref="ga65592a6a20efa6aed5b59fe1eba508d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65592a6a20efa6aed5b59fe1eba508d8">FSMC_BCR1_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga141a337e3f1479e79d62b567ba685bcf"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_WAITCFG" ref="ga141a337e3f1479e79d62b567ba685bcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait timing configuration </p>

</div>
</div>
<a class="anchor" id="gabe4611a02a4fa635b66d5b5e52328fc5"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_WAITEN" ref="gabe4611a02a4fa635b66d5b5e52328fc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait enable bit </p>

</div>
</div>
<a class="anchor" id="ga57dbc565fbc7d8ec20fda7ef0da30df4"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_WAITPOL" ref="ga57dbc565fbc7d8ec20fda7ef0da30df4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait signal polarity bit </p>

</div>
</div>
<a class="anchor" id="gad215e95feee8339393bd93a2bcea11f1"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_WRAPMOD" ref="gad215e95feee8339393bd93a2bcea11f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wrapped burst mode support </p>

</div>
</div>
<a class="anchor" id="gaa7349a91da7ba38277a068f4e8eea314"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR1_WREN" ref="gaa7349a91da7ba38277a068f4e8eea314" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write enable bit </p>

</div>
</div>
<a class="anchor" id="gad45d1b552ba61ccbb1dc4ebfc556285a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_ASYNCWAIT" ref="gad45d1b552ba61ccbb1dc4ebfc556285a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad45d1b552ba61ccbb1dc4ebfc556285a">FSMC_BCR2_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Asynchronous wait </p>

</div>
</div>
<a class="anchor" id="ga0d8202b9b40d3912a6294fe2a0e28ebf"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_BURSTEN" ref="ga0d8202b9b40d3912a6294fe2a0e28ebf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8202b9b40d3912a6294fe2a0e28ebf">FSMC_BCR2_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Burst enable bit </p>

</div>
</div>
<a class="anchor" id="gae64b1874f1ab83a1d0224cb66e504dff"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_CBURSTRW" ref="gae64b1874f1ab83a1d0224cb66e504dff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae64b1874f1ab83a1d0224cb66e504dff">FSMC_BCR2_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write burst enable </p>

</div>
</div>
<a class="anchor" id="ga76d3e5d899ba2399d3318da577d58ac6"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_EXTMOD" ref="ga76d3e5d899ba2399d3318da577d58ac6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76d3e5d899ba2399d3318da577d58ac6">FSMC_BCR2_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended mode enable </p>

</div>
</div>
<a class="anchor" id="ga7a4e1ad30533ab54b45987cab30d51a0"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_FACCEN" ref="ga7a4e1ad30533ab54b45987cab30d51a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4e1ad30533ab54b45987cab30d51a0">FSMC_BCR2_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash access enable </p>

</div>
</div>
<a class="anchor" id="gad9c99df3c6cebc68f6695ad7bc13f717"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_MBKEN" ref="gad9c99df3c6cebc68f6695ad7bc13f717" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9c99df3c6cebc68f6695ad7bc13f717">FSMC_BCR2_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory bank enable bit </p>

</div>
</div>
<a class="anchor" id="gabdf82247710aaeff72fb37113bff3daf"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_MTYP" ref="gabdf82247710aaeff72fb37113bff3daf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabdf82247710aaeff72fb37113bff3daf">FSMC_BCR2_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

</div>
</div>
<a class="anchor" id="gac595e1e3045aad0b379367f47bf10a84"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_MTYP_0" ref="gac595e1e3045aad0b379367f47bf10a84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac595e1e3045aad0b379367f47bf10a84">FSMC_BCR2_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8b9e5b00171ea739ba67a627a2484f47"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_MTYP_1" ref="ga8b9e5b00171ea739ba67a627a2484f47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9e5b00171ea739ba67a627a2484f47">FSMC_BCR2_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9f65c4348ab55c12695730bde8be8986"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_MUXEN" ref="ga9f65c4348ab55c12695730bde8be8986" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f65c4348ab55c12695730bde8be8986">FSMC_BCR2_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address/data multiplexing enable bit </p>

</div>
</div>
<a class="anchor" id="ga4099746e30f71a98ea71d1048a5d028a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_MWID" ref="ga4099746e30f71a98ea71d1048a5d028a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4099746e30f71a98ea71d1048a5d028a">FSMC_BCR2_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

</div>
</div>
<a class="anchor" id="ga8501d3ce728f6a074061294a9e5a54cf"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_MWID_0" ref="ga8501d3ce728f6a074061294a9e5a54cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8501d3ce728f6a074061294a9e5a54cf">FSMC_BCR2_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga74276c5828d545cf4b2db2d568c60627"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_MWID_1" ref="ga74276c5828d545cf4b2db2d568c60627" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga74276c5828d545cf4b2db2d568c60627">FSMC_BCR2_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5141640b4dcb78a524740b681819f9f1"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_WAITCFG" ref="ga5141640b4dcb78a524740b681819f9f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5141640b4dcb78a524740b681819f9f1">FSMC_BCR2_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait timing configuration </p>

</div>
</div>
<a class="anchor" id="gad015d2aa1c58b48681f35a4f92eaf7f7"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_WAITEN" ref="gad015d2aa1c58b48681f35a4f92eaf7f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad015d2aa1c58b48681f35a4f92eaf7f7">FSMC_BCR2_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait enable bit </p>

</div>
</div>
<a class="anchor" id="gaa0f59e7aa2664f9c767ce22bec369698"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_WAITPOL" ref="gaa0f59e7aa2664f9c767ce22bec369698" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f59e7aa2664f9c767ce22bec369698">FSMC_BCR2_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait signal polarity bit </p>

</div>
</div>
<a class="anchor" id="ga9e93e4e902a636d4d75a1fd7e884afea"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_WRAPMOD" ref="ga9e93e4e902a636d4d75a1fd7e884afea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e93e4e902a636d4d75a1fd7e884afea">FSMC_BCR2_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wrapped burst mode support </p>

</div>
</div>
<a class="anchor" id="gad446f2fcb7909b80a8c1731141be5186"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR2_WREN" ref="gad446f2fcb7909b80a8c1731141be5186" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad446f2fcb7909b80a8c1731141be5186">FSMC_BCR2_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write enable bit </p>

</div>
</div>
<a class="anchor" id="ga9e16fb6b68a8adb7722871ccdd2d9a44"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_ASYNCWAIT" ref="ga9e16fb6b68a8adb7722871ccdd2d9a44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e16fb6b68a8adb7722871ccdd2d9a44">FSMC_BCR3_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Asynchronous wait </p>

</div>
</div>
<a class="anchor" id="gad9badf60f5caa010e041d66d40af596a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_BURSTEN" ref="gad9badf60f5caa010e041d66d40af596a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9badf60f5caa010e041d66d40af596a">FSMC_BCR3_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Burst enable bit </p>

</div>
</div>
<a class="anchor" id="ga70c6da37696af84767f82efd0df3a7da"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_CBURSTRW" ref="ga70c6da37696af84767f82efd0df3a7da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70c6da37696af84767f82efd0df3a7da">FSMC_BCR3_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write burst enable </p>

</div>
</div>
<a class="anchor" id="ga6ab23550b17dca7ede57f8b5ef05f2e7"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_EXTMOD" ref="ga6ab23550b17dca7ede57f8b5ef05f2e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab23550b17dca7ede57f8b5ef05f2e7">FSMC_BCR3_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended mode enable </p>

</div>
</div>
<a class="anchor" id="ga380c39b95426ac9a18c70e3f56016c81"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_FACCEN" ref="ga380c39b95426ac9a18c70e3f56016c81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga380c39b95426ac9a18c70e3f56016c81">FSMC_BCR3_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash access enable </p>

</div>
</div>
<a class="anchor" id="ga0d7810ad338086a1ec9b15f339ed6f4d"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_MBKEN" ref="ga0d7810ad338086a1ec9b15f339ed6f4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7810ad338086a1ec9b15f339ed6f4d">FSMC_BCR3_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory bank enable bit </p>

</div>
</div>
<a class="anchor" id="ga319fb6069b651eb947b4d0ba3c9f6196"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_MTYP" ref="ga319fb6069b651eb947b4d0ba3c9f6196" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga319fb6069b651eb947b4d0ba3c9f6196">FSMC_BCR3_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

</div>
</div>
<a class="anchor" id="gaf33b80510e653dd32de2ae1ec1a1dfb5"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_MTYP_0" ref="gaf33b80510e653dd32de2ae1ec1a1dfb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf33b80510e653dd32de2ae1ec1a1dfb5">FSMC_BCR3_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2a038553e3a30df4b6e331cad504069b"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_MTYP_1" ref="ga2a038553e3a30df4b6e331cad504069b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a038553e3a30df4b6e331cad504069b">FSMC_BCR3_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadaae648c8591e7650cba828910638d3d"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_MUXEN" ref="gadaae648c8591e7650cba828910638d3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadaae648c8591e7650cba828910638d3d">FSMC_BCR3_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address/data multiplexing enable bit </p>

</div>
</div>
<a class="anchor" id="ga51097cfe8d4263a30d292e7e9dc73cd2"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_MWID" ref="ga51097cfe8d4263a30d292e7e9dc73cd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51097cfe8d4263a30d292e7e9dc73cd2">FSMC_BCR3_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

</div>
</div>
<a class="anchor" id="ga373b764c1a4104300eb587aa4510c1f1"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_MWID_0" ref="ga373b764c1a4104300eb587aa4510c1f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga373b764c1a4104300eb587aa4510c1f1">FSMC_BCR3_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga43c7292c185269cc11d986f3ae0ceb24"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_MWID_1" ref="ga43c7292c185269cc11d986f3ae0ceb24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43c7292c185269cc11d986f3ae0ceb24">FSMC_BCR3_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab845515c37adae28d0e1452596cca7ea"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_WAITCFG" ref="gab845515c37adae28d0e1452596cca7ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab845515c37adae28d0e1452596cca7ea">FSMC_BCR3_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait timing configuration </p>

</div>
</div>
<a class="anchor" id="ga9665b36b791862c464f07ad49dea315c"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_WAITEN" ref="ga9665b36b791862c464f07ad49dea315c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9665b36b791862c464f07ad49dea315c">FSMC_BCR3_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait enable bit </p>

</div>
</div>
<a class="anchor" id="gabbca3d0aa315f3e9bc6bacf244bdb747"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_WAITPOL" ref="gabbca3d0aa315f3e9bc6bacf244bdb747" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabbca3d0aa315f3e9bc6bacf244bdb747">FSMC_BCR3_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait signal polarity bit. </p>

</div>
</div>
<a class="anchor" id="ga44fc6e205695d39b63c0f5b18c3cd214"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_WRAPMOD" ref="ga44fc6e205695d39b63c0f5b18c3cd214" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44fc6e205695d39b63c0f5b18c3cd214">FSMC_BCR3_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wrapped burst mode support </p>

</div>
</div>
<a class="anchor" id="ga22c9b0145aa62cafd915a4c7da1931b5"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR3_WREN" ref="ga22c9b0145aa62cafd915a4c7da1931b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22c9b0145aa62cafd915a4c7da1931b5">FSMC_BCR3_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write enable bit </p>

</div>
</div>
<a class="anchor" id="ga158eeaca2258bc25beae918d01e01dd8"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_ASYNCWAIT" ref="ga158eeaca2258bc25beae918d01e01dd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga158eeaca2258bc25beae918d01e01dd8">FSMC_BCR4_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Asynchronous wait </p>

</div>
</div>
<a class="anchor" id="ga2c6ffdcee5dc3de1402bd8b644d6ecf4"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_BURSTEN" ref="ga2c6ffdcee5dc3de1402bd8b644d6ecf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6ffdcee5dc3de1402bd8b644d6ecf4">FSMC_BCR4_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Burst enable bit </p>

</div>
</div>
<a class="anchor" id="ga19293300b8230e38afa1c16c526b3f29"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_CBURSTRW" ref="ga19293300b8230e38afa1c16c526b3f29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19293300b8230e38afa1c16c526b3f29">FSMC_BCR4_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write burst enable </p>

</div>
</div>
<a class="anchor" id="ga6794966a05855913923294f5c2ab69ed"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_EXTMOD" ref="ga6794966a05855913923294f5c2ab69ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6794966a05855913923294f5c2ab69ed">FSMC_BCR4_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended mode enable </p>

</div>
</div>
<a class="anchor" id="gabf769d7958a8c610ccca912600e61f30"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_FACCEN" ref="gabf769d7958a8c610ccca912600e61f30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf769d7958a8c610ccca912600e61f30">FSMC_BCR4_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash access enable </p>

</div>
</div>
<a class="anchor" id="ga9a1ea2c2967cda7ef1597c4fb1a9dd9a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_MBKEN" ref="ga9a1ea2c2967cda7ef1597c4fb1a9dd9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a">FSMC_BCR4_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory bank enable bit </p>

</div>
</div>
<a class="anchor" id="ga1f9bf2c236b772e76174aff4388a1b6f"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_MTYP" ref="ga1f9bf2c236b772e76174aff4388a1b6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9bf2c236b772e76174aff4388a1b6f">FSMC_BCR4_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

</div>
</div>
<a class="anchor" id="ga66d358ec27a34fe13131d852b950643e"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_MTYP_0" ref="ga66d358ec27a34fe13131d852b950643e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66d358ec27a34fe13131d852b950643e">FSMC_BCR4_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaac5abffefdc124215182346aba701183"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_MTYP_1" ref="gaac5abffefdc124215182346aba701183" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac5abffefdc124215182346aba701183">FSMC_BCR4_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga92d644d34b59762d0b48f7784d3aed4b"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_MUXEN" ref="ga92d644d34b59762d0b48f7784d3aed4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d644d34b59762d0b48f7784d3aed4b">FSMC_BCR4_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address/data multiplexing enable bit </p>

</div>
</div>
<a class="anchor" id="ga5c4ce32ca454c42344cfe73f71abd274"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_MWID" ref="ga5c4ce32ca454c42344cfe73f71abd274" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4ce32ca454c42344cfe73f71abd274">FSMC_BCR4_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

</div>
</div>
<a class="anchor" id="ga1c8f397cfb1f07421abeaf3060f7a329"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_MWID_0" ref="ga1c8f397cfb1f07421abeaf3060f7a329" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8f397cfb1f07421abeaf3060f7a329">FSMC_BCR4_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf5cd3a31190eb0cea8a72b55d8369970"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_MWID_1" ref="gaf5cd3a31190eb0cea8a72b55d8369970" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cd3a31190eb0cea8a72b55d8369970">FSMC_BCR4_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga11c35ab0ee9ee23a5352218b4b84a258"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_WAITCFG" ref="ga11c35ab0ee9ee23a5352218b4b84a258" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11c35ab0ee9ee23a5352218b4b84a258">FSMC_BCR4_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait timing configuration </p>

</div>
</div>
<a class="anchor" id="ga458727d27c2bc7cede05f6537bfc1bd8"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_WAITEN" ref="ga458727d27c2bc7cede05f6537bfc1bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga458727d27c2bc7cede05f6537bfc1bd8">FSMC_BCR4_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait enable bit </p>

</div>
</div>
<a class="anchor" id="ga485976f8857949064d060374031cad3d"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_WAITPOL" ref="ga485976f8857949064d060374031cad3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga485976f8857949064d060374031cad3d">FSMC_BCR4_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait signal polarity bit </p>

</div>
</div>
<a class="anchor" id="gaa35333cfffc35c7948ee0aa0e5672c3c"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_WRAPMOD" ref="gaa35333cfffc35c7948ee0aa0e5672c3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa35333cfffc35c7948ee0aa0e5672c3c">FSMC_BCR4_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wrapped burst mode support </p>

</div>
</div>
<a class="anchor" id="gadf2eef4eb8e6bb99cace5145b6ad09ee"></a><!-- doxytag: member="stm32f10x.h::FSMC_BCR4_WREN" ref="gadf2eef4eb8e6bb99cace5145b6ad09ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf2eef4eb8e6bb99cace5145b6ad09ee">FSMC_BCR4_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write enable bit </p>

</div>
</div>
<a class="anchor" id="ga027548b6b5971a2c56558932c956fa4c"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ACCMOD" ref="ga027548b6b5971a2c56558932c956fa4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c">FSMC_BTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="gaf77aa4936dc4f35d1b426d147c643c80"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ACCMOD_0" ref="gaf77aa4936dc4f35d1b426d147c643c80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf77aa4936dc4f35d1b426d147c643c80">FSMC_BTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7b336cf3ae23cfda19895927b63af558"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ACCMOD_1" ref="ga7b336cf3ae23cfda19895927b63af558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b336cf3ae23cfda19895927b63af558">FSMC_BTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadc4a3860c48a62ff0290622e1937072d"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ADDHLD" ref="gadc4a3860c48a62ff0290622e1937072d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d">FSMC_BTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="ga222a16d5a1a8deebaf39a96d94d3c3f0"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ADDHLD_0" ref="ga222a16d5a1a8deebaf39a96d94d3c3f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga222a16d5a1a8deebaf39a96d94d3c3f0">FSMC_BTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga5ad1f9164644c4ff4c6ae5a655478abc"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ADDHLD_1" ref="ga5ad1f9164644c4ff4c6ae5a655478abc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ad1f9164644c4ff4c6ae5a655478abc">FSMC_BTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3f9d68df0fd84b77342a565e9faad929"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ADDHLD_2" ref="ga3f9d68df0fd84b77342a565e9faad929" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f9d68df0fd84b77342a565e9faad929">FSMC_BTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6e88e45163e76f529b5a94937526f45c"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ADDHLD_3" ref="ga6e88e45163e76f529b5a94937526f45c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e88e45163e76f529b5a94937526f45c">FSMC_BTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab457e5d3a33d80db3ad070b1cf57669a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ADDSET" ref="gab457e5d3a33d80db3ad070b1cf57669a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a">FSMC_BTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="gae29ca17c63df62cc12c06e6cfa3429e3"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ADDSET_0" ref="gae29ca17c63df62cc12c06e6cfa3429e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae29ca17c63df62cc12c06e6cfa3429e3">FSMC_BTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaefb98ce348ba665f122e44ddc0390b45"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ADDSET_1" ref="gaefb98ce348ba665f122e44ddc0390b45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaefb98ce348ba665f122e44ddc0390b45">FSMC_BTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa5e5c5b00c91aca1cc266622d3f30bf0"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ADDSET_2" ref="gaa5e5c5b00c91aca1cc266622d3f30bf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5e5c5b00c91aca1cc266622d3f30bf0">FSMC_BTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2f0105afe671cd62730cf879072c80f3"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_ADDSET_3" ref="ga2f0105afe671cd62730cf879072c80f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0105afe671cd62730cf879072c80f3">FSMC_BTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7ec9346bbaf845f1dffe33c4a625c0ac"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_BUSTURN" ref="ga7ec9346bbaf845f1dffe33c4a625c0ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac">FSMC_BTR1_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

</div>
</div>
<a class="anchor" id="ga6c1578a85c4f2cef9e034c7b5da6d454"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_BUSTURN_0" ref="ga6c1578a85c4f2cef9e034c7b5da6d454" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c1578a85c4f2cef9e034c7b5da6d454">FSMC_BTR1_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf873cbfe4827496215eb08bb33ae4784"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_BUSTURN_1" ref="gaf873cbfe4827496215eb08bb33ae4784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf873cbfe4827496215eb08bb33ae4784">FSMC_BTR1_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad768d3ff0a5159e552663c9489b977f6"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_BUSTURN_2" ref="gad768d3ff0a5159e552663c9489b977f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad768d3ff0a5159e552663c9489b977f6">FSMC_BTR1_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf3ecfd25fb64efb3745ee96b2877a017"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_BUSTURN_3" ref="gaf3ecfd25fb64efb3745ee96b2877a017" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ecfd25fb64efb3745ee96b2877a017">FSMC_BTR1_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gac7c4dbd43df84559e30a9c332b265ad5"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_CLKDIV" ref="gac7c4dbd43df84559e30a9c332b265ad5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="gabe9c9e09de00afad666ace28c608032f"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_CLKDIV_0" ref="gabe9c9e09de00afad666ace28c608032f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe9c9e09de00afad666ace28c608032f">FSMC_BTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafffebd7a0cf6e6d80b65804c2c50ce62"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_CLKDIV_1" ref="gafffebd7a0cf6e6d80b65804c2c50ce62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafffebd7a0cf6e6d80b65804c2c50ce62">FSMC_BTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga43afa754305cc1a7ff3075cdd4309990"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_CLKDIV_2" ref="ga43afa754305cc1a7ff3075cdd4309990" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43afa754305cc1a7ff3075cdd4309990">FSMC_BTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga68a146aec5d723a84945ae6da6c0692f"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_CLKDIV_3" ref="ga68a146aec5d723a84945ae6da6c0692f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68a146aec5d723a84945ae6da6c0692f">FSMC_BTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae39175370a991b500962fd084230e389"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_DATAST" ref="gae39175370a991b500962fd084230e389" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389">FSMC_BTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="ga4488a428f33d96263a00a30af42b849b"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_DATAST_0" ref="ga4488a428f33d96263a00a30af42b849b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4488a428f33d96263a00a30af42b849b">FSMC_BTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad53bd6a1decfafdb420a37453b3b5545"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_DATAST_1" ref="gad53bd6a1decfafdb420a37453b3b5545" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad53bd6a1decfafdb420a37453b3b5545">FSMC_BTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacce8f6cf5a9ba24943b3e762bde00aee"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_DATAST_2" ref="gacce8f6cf5a9ba24943b3e762bde00aee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacce8f6cf5a9ba24943b3e762bde00aee">FSMC_BTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga99638cc2cbe0dead029c201e5f30c3a8"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_DATAST_3" ref="ga99638cc2cbe0dead029c201e5f30c3a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99638cc2cbe0dead029c201e5f30c3a8">FSMC_BTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga4ef6dcccdb11a1b094966be0c019124b"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_DATLAT" ref="ga4ef6dcccdb11a1b094966be0c019124b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b">FSMC_BTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="gae2d832593697ba108d99a97e4fdfd159"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_DATLAT_0" ref="gae2d832593697ba108d99a97e4fdfd159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae2d832593697ba108d99a97e4fdfd159">FSMC_BTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2a7e4efc546c1c9d16c750a4542e1c55"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_DATLAT_1" ref="ga2a7e4efc546c1c9d16c750a4542e1c55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7e4efc546c1c9d16c750a4542e1c55">FSMC_BTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga22e7d41e0f94ab896c6eea199eb0aef1"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_DATLAT_2" ref="ga22e7d41e0f94ab896c6eea199eb0aef1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22e7d41e0f94ab896c6eea199eb0aef1">FSMC_BTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga8b42f22fc488e0ed0d06832118773123"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR1_DATLAT_3" ref="ga8b42f22fc488e0ed0d06832118773123" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42f22fc488e0ed0d06832118773123">FSMC_BTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga07b93600977cde6e31a9464f87606043"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ACCMOD" ref="ga07b93600977cde6e31a9464f87606043" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07b93600977cde6e31a9464f87606043">FSMC_BTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="ga9383d89d5e557a166f6b8290892b89b3"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ACCMOD_0" ref="ga9383d89d5e557a166f6b8290892b89b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9383d89d5e557a166f6b8290892b89b3">FSMC_BTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad200e1dc2d1835e3dc0fa8f0483eb2c0"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ACCMOD_1" ref="gad200e1dc2d1835e3dc0fa8f0483eb2c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad200e1dc2d1835e3dc0fa8f0483eb2c0">FSMC_BTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac37c974d0260ba1dbd1acaf6fceb425c"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ADDHLD" ref="gac37c974d0260ba1dbd1acaf6fceb425c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac37c974d0260ba1dbd1acaf6fceb425c">FSMC_BTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="gabbf56fc3a549d1e68d56e1587123bd27"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ADDHLD_0" ref="gabbf56fc3a549d1e68d56e1587123bd27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabbf56fc3a549d1e68d56e1587123bd27">FSMC_BTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0b7d19f02444ce8b3286d44258c6caef"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ADDHLD_1" ref="ga0b7d19f02444ce8b3286d44258c6caef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7d19f02444ce8b3286d44258c6caef">FSMC_BTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7e9433e15e301d5d3f0dd6b73c9db2f7"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ADDHLD_2" ref="ga7e9433e15e301d5d3f0dd6b73c9db2f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e9433e15e301d5d3f0dd6b73c9db2f7">FSMC_BTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gacc538e46145ed4947194f3ad63e211b7"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ADDHLD_3" ref="gacc538e46145ed4947194f3ad63e211b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc538e46145ed4947194f3ad63e211b7">FSMC_BTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga23697810b99730ddf52834a5066c1ba5"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ADDSET" ref="ga23697810b99730ddf52834a5066c1ba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23697810b99730ddf52834a5066c1ba5">FSMC_BTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="ga827398dc098f2d08bb77a04b2e7d6ba3"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ADDSET_0" ref="ga827398dc098f2d08bb77a04b2e7d6ba3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga827398dc098f2d08bb77a04b2e7d6ba3">FSMC_BTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1b40f47f2db0db78de6fe2df58b5d591"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ADDSET_1" ref="ga1b40f47f2db0db78de6fe2df58b5d591" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40f47f2db0db78de6fe2df58b5d591">FSMC_BTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga558185a28aeedbb098890348a041a74d"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ADDSET_2" ref="ga558185a28aeedbb098890348a041a74d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga558185a28aeedbb098890348a041a74d">FSMC_BTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gadbd4d42459a990825b61962d9118cd7b"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_ADDSET_3" ref="gadbd4d42459a990825b61962d9118cd7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbd4d42459a990825b61962d9118cd7b">FSMC_BTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5ae7c94522af51d2f96a0fa715dfa9b0"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_BUSTURN" ref="ga5ae7c94522af51d2f96a0fa715dfa9b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae7c94522af51d2f96a0fa715dfa9b0">FSMC_BTR2_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

</div>
</div>
<a class="anchor" id="ga2617a99e5eab8b31ff168557f93852a3"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_BUSTURN_0" ref="ga2617a99e5eab8b31ff168557f93852a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2617a99e5eab8b31ff168557f93852a3">FSMC_BTR2_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga83871fa5cde9d72ec840d29d43aa2e57"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_BUSTURN_1" ref="ga83871fa5cde9d72ec840d29d43aa2e57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83871fa5cde9d72ec840d29d43aa2e57">FSMC_BTR2_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacada2902f8612df1e5ac6e224bcf8d3c"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_BUSTURN_2" ref="gacada2902f8612df1e5ac6e224bcf8d3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacada2902f8612df1e5ac6e224bcf8d3c">FSMC_BTR2_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga66ad543195f36fdb3efdf7550381f982"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_BUSTURN_3" ref="ga66ad543195f36fdb3efdf7550381f982" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66ad543195f36fdb3efdf7550381f982">FSMC_BTR2_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga37fdb25c494cf314cb680f84c5e0a503"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_CLKDIV" ref="ga37fdb25c494cf314cb680f84c5e0a503" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga37fdb25c494cf314cb680f84c5e0a503">FSMC_BTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="ga1ac8729c8ac330f6ade93a6a15a4ba70"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_CLKDIV_0" ref="ga1ac8729c8ac330f6ade93a6a15a4ba70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac8729c8ac330f6ade93a6a15a4ba70">FSMC_BTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga31920e8bf2d83ad3c2849f8e942bb6e4"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_CLKDIV_1" ref="ga31920e8bf2d83ad3c2849f8e942bb6e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31920e8bf2d83ad3c2849f8e942bb6e4">FSMC_BTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf5ba3172687049c687e3a38ec08d6c5a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_CLKDIV_2" ref="gaf5ba3172687049c687e3a38ec08d6c5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5ba3172687049c687e3a38ec08d6c5a">FSMC_BTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga453c2a90dc3340596c9d34672cede6a0"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_CLKDIV_3" ref="ga453c2a90dc3340596c9d34672cede6a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga453c2a90dc3340596c9d34672cede6a0">FSMC_BTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gabe1d3fe096ea53ea073b78bd6ddbff58"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_DATAST" ref="gabe1d3fe096ea53ea073b78bd6ddbff58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe1d3fe096ea53ea073b78bd6ddbff58">FSMC_BTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="gaa066dab45a22ebd3a7102b92dcd251bd"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_DATAST_0" ref="gaa066dab45a22ebd3a7102b92dcd251bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa066dab45a22ebd3a7102b92dcd251bd">FSMC_BTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga68c15ca5fdd13efb5499f0e86bd5bc88"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_DATAST_1" ref="ga68c15ca5fdd13efb5499f0e86bd5bc88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68c15ca5fdd13efb5499f0e86bd5bc88">FSMC_BTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga36cfe553d431ca6976f0d36c73045836"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_DATAST_2" ref="ga36cfe553d431ca6976f0d36c73045836" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36cfe553d431ca6976f0d36c73045836">FSMC_BTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga874499b29d2b72a75265f16a2d8ed834"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_DATAST_3" ref="ga874499b29d2b72a75265f16a2d8ed834" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga874499b29d2b72a75265f16a2d8ed834">FSMC_BTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae3247db1653b31df0c34ab7898400bb5"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_DATLAT" ref="gae3247db1653b31df0c34ab7898400bb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3247db1653b31df0c34ab7898400bb5">FSMC_BTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="ga0510047c932d2833f6cbe0a4a5d7b9b5"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_DATLAT_0" ref="ga0510047c932d2833f6cbe0a4a5d7b9b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0510047c932d2833f6cbe0a4a5d7b9b5">FSMC_BTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4e1852b706b3c719c0eab8ef863b39e0"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_DATLAT_1" ref="ga4e1852b706b3c719c0eab8ef863b39e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1852b706b3c719c0eab8ef863b39e0">FSMC_BTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7ace24f50d1c51c978af55d47c13c0e9"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_DATLAT_2" ref="ga7ace24f50d1c51c978af55d47c13c0e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ace24f50d1c51c978af55d47c13c0e9">FSMC_BTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga99389b63c4dee3c54aa1de36a4119add"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR2_DATLAT_3" ref="ga99389b63c4dee3c54aa1de36a4119add" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99389b63c4dee3c54aa1de36a4119add">FSMC_BTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga56c8f213e437ceed2140f2c16a0416cd"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ACCMOD" ref="ga56c8f213e437ceed2140f2c16a0416cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56c8f213e437ceed2140f2c16a0416cd">FSMC_BTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="ga4d50e71940995d42c5f9fadcb7cd61f2"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ACCMOD_0" ref="ga4d50e71940995d42c5f9fadcb7cd61f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d50e71940995d42c5f9fadcb7cd61f2">FSMC_BTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac8bbfd5e08b73d1c5de53ee0ff0ddb9a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ACCMOD_1" ref="gac8bbfd5e08b73d1c5de53ee0ff0ddb9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a">FSMC_BTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7833ee760b2400e6fb483b1d83cbdff3"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ADDHLD" ref="ga7833ee760b2400e6fb483b1d83cbdff3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7833ee760b2400e6fb483b1d83cbdff3">FSMC_BTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="gad417ccae1c4018d0ff5c76c942aeb2ca"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ADDHLD_0" ref="gad417ccae1c4018d0ff5c76c942aeb2ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad417ccae1c4018d0ff5c76c942aeb2ca">FSMC_BTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga60d0ae6af13ef088367cef06c7f207d3"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ADDHLD_1" ref="ga60d0ae6af13ef088367cef06c7f207d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60d0ae6af13ef088367cef06c7f207d3">FSMC_BTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac029aaed48e2a3e2eedf767fe0ce0b92"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ADDHLD_2" ref="gac029aaed48e2a3e2eedf767fe0ce0b92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac029aaed48e2a3e2eedf767fe0ce0b92">FSMC_BTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5b6aab5907bc42e140ca5a4d60fcd64c"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ADDHLD_3" ref="ga5b6aab5907bc42e140ca5a4d60fcd64c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6aab5907bc42e140ca5a4d60fcd64c">FSMC_BTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf3e55daf436a25fadae7384611aa0f89"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ADDSET" ref="gaf3e55daf436a25fadae7384611aa0f89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55daf436a25fadae7384611aa0f89">FSMC_BTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="gab6a21211dd7a3445e944af0fe1a4b600"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ADDSET_0" ref="gab6a21211dd7a3445e944af0fe1a4b600" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab6a21211dd7a3445e944af0fe1a4b600">FSMC_BTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga51c23d36fa8e7e38048d94830bf0f74f"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ADDSET_1" ref="ga51c23d36fa8e7e38048d94830bf0f74f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51c23d36fa8e7e38048d94830bf0f74f">FSMC_BTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga93be4171cb7d0b66d8d4d12e61b07b88"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ADDSET_2" ref="ga93be4171cb7d0b66d8d4d12e61b07b88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93be4171cb7d0b66d8d4d12e61b07b88">FSMC_BTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gab01cf0b1c88857669d10fee8d7ba4d85"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_ADDSET_3" ref="gab01cf0b1c88857669d10fee8d7ba4d85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab01cf0b1c88857669d10fee8d7ba4d85">FSMC_BTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae8a3ad9f940c6942682d8d97b1eb0ca4"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_BUSTURN" ref="gae8a3ad9f940c6942682d8d97b1eb0ca4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8a3ad9f940c6942682d8d97b1eb0ca4">FSMC_BTR3_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

</div>
</div>
<a class="anchor" id="ga739f2db66e52626aa9a5ee02c11d7a34"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_BUSTURN_0" ref="ga739f2db66e52626aa9a5ee02c11d7a34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga739f2db66e52626aa9a5ee02c11d7a34">FSMC_BTR3_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7e4c4102ea6e6cf2082e78168edfc18e"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_BUSTURN_1" ref="ga7e4c4102ea6e6cf2082e78168edfc18e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4c4102ea6e6cf2082e78168edfc18e">FSMC_BTR3_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad5eab2601ae3cd040bf44feb3e70c459"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_BUSTURN_2" ref="gad5eab2601ae3cd040bf44feb3e70c459" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5eab2601ae3cd040bf44feb3e70c459">FSMC_BTR3_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gacf61e23804e0fa3ca45f851ca98de371"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_BUSTURN_3" ref="gacf61e23804e0fa3ca45f851ca98de371" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf61e23804e0fa3ca45f851ca98de371">FSMC_BTR3_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga47a8d8e279c50995143ecf4124580703"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_CLKDIV" ref="ga47a8d8e279c50995143ecf4124580703" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga47a8d8e279c50995143ecf4124580703">FSMC_BTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="gadd9c93b0ee64856981394a63d6a3a964"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_CLKDIV_0" ref="gadd9c93b0ee64856981394a63d6a3a964" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd9c93b0ee64856981394a63d6a3a964">FSMC_BTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga98fa7611b4ae197ab25cdf1cae9f8ee1"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_CLKDIV_1" ref="ga98fa7611b4ae197ab25cdf1cae9f8ee1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga98fa7611b4ae197ab25cdf1cae9f8ee1">FSMC_BTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf806c044b2a3d1417acc79907dcaef4b"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_CLKDIV_2" ref="gaf806c044b2a3d1417acc79907dcaef4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf806c044b2a3d1417acc79907dcaef4b">FSMC_BTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaa9bf0683d046f9bcfb0d55a065ae69ab"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_CLKDIV_3" ref="gaa9bf0683d046f9bcfb0d55a065ae69ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bf0683d046f9bcfb0d55a065ae69ab">FSMC_BTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga1e9ac671a510ee06e86c41d7876ffe10"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_DATAST" ref="ga1e9ac671a510ee06e86c41d7876ffe10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9ac671a510ee06e86c41d7876ffe10">FSMC_BTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="ga65fe87d29c1a4ee0b08014ed8e0423e1"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_DATAST_0" ref="ga65fe87d29c1a4ee0b08014ed8e0423e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65fe87d29c1a4ee0b08014ed8e0423e1">FSMC_BTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad33e3df5c80255cb5e11ba427e9c224f"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_DATAST_1" ref="gad33e3df5c80255cb5e11ba427e9c224f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad33e3df5c80255cb5e11ba427e9c224f">FSMC_BTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4a31f070e41c6785ebc606d4f25d103a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_DATAST_2" ref="ga4a31f070e41c6785ebc606d4f25d103a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a31f070e41c6785ebc606d4f25d103a">FSMC_BTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gad220fbd264261a37eac09d4f6c0b79a2"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_DATAST_3" ref="gad220fbd264261a37eac09d4f6c0b79a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad220fbd264261a37eac09d4f6c0b79a2">FSMC_BTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa88a80458ddd56b0dfa7cf3599b986dd"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_DATLAT" ref="gaa88a80458ddd56b0dfa7cf3599b986dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa88a80458ddd56b0dfa7cf3599b986dd">FSMC_BTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="ga655083fdb0e563b9a4d6ea589194ba02"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_DATLAT_0" ref="ga655083fdb0e563b9a4d6ea589194ba02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga655083fdb0e563b9a4d6ea589194ba02">FSMC_BTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga486280713c8f07d7033bce4e74825130"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_DATLAT_1" ref="ga486280713c8f07d7033bce4e74825130" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga486280713c8f07d7033bce4e74825130">FSMC_BTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8314e30c84dccd983de04fdeeb57c360"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_DATLAT_2" ref="ga8314e30c84dccd983de04fdeeb57c360" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8314e30c84dccd983de04fdeeb57c360">FSMC_BTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac7e7da5269a2dac164c9d1d01da2bc28"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR3_DATLAT_3" ref="gac7e7da5269a2dac164c9d1d01da2bc28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7e7da5269a2dac164c9d1d01da2bc28">FSMC_BTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gabbf731d99007936586f9e15f17c3c771"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ACCMOD" ref="gabbf731d99007936586f9e15f17c3c771" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabbf731d99007936586f9e15f17c3c771">FSMC_BTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="ga8e69759ab89b16573bafd2f6ded95bfb"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ACCMOD_0" ref="ga8e69759ab89b16573bafd2f6ded95bfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e69759ab89b16573bafd2f6ded95bfb">FSMC_BTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3e486b11f6af0f566f8843a5c95c6a6c"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ACCMOD_1" ref="ga3e486b11f6af0f566f8843a5c95c6a6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e486b11f6af0f566f8843a5c95c6a6c">FSMC_BTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1e52ae9a5d59507bdf9f4f9da19444ed"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ADDHLD" ref="ga1e52ae9a5d59507bdf9f4f9da19444ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e52ae9a5d59507bdf9f4f9da19444ed">FSMC_BTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="gadf6200f13c3eed1e9646750897a987a2"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ADDHLD_0" ref="gadf6200f13c3eed1e9646750897a987a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf6200f13c3eed1e9646750897a987a2">FSMC_BTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0803bc2ad60138e0eef53a53ca5bf537"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ADDHLD_1" ref="ga0803bc2ad60138e0eef53a53ca5bf537" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0803bc2ad60138e0eef53a53ca5bf537">FSMC_BTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga893711250b9d3ea2e5e48ca53d1e0147"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ADDHLD_2" ref="ga893711250b9d3ea2e5e48ca53d1e0147" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga893711250b9d3ea2e5e48ca53d1e0147">FSMC_BTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga75c73d4bb0ddcac383ca610a604d95b3"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ADDHLD_3" ref="ga75c73d4bb0ddcac383ca610a604d95b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75c73d4bb0ddcac383ca610a604d95b3">FSMC_BTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab44cc2146b4cf6bc8f43292512fd8cf8"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ADDSET" ref="gab44cc2146b4cf6bc8f43292512fd8cf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab44cc2146b4cf6bc8f43292512fd8cf8">FSMC_BTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="gaa0ee1ab3716b0ab1a4e7b51234af7c63"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ADDSET_0" ref="gaa0ee1ab3716b0ab1a4e7b51234af7c63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ee1ab3716b0ab1a4e7b51234af7c63">FSMC_BTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacd427c001c5b17a3e083c81f6b228a50"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ADDSET_1" ref="gacd427c001c5b17a3e083c81f6b228a50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd427c001c5b17a3e083c81f6b228a50">FSMC_BTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae722fdaa69bfb7622aa80c82e3772949"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ADDSET_2" ref="gae722fdaa69bfb7622aa80c82e3772949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae722fdaa69bfb7622aa80c82e3772949">FSMC_BTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0f8ab4a1c7fe6e7dc2b093add88c274e"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_ADDSET_3" ref="ga0f8ab4a1c7fe6e7dc2b093add88c274e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8ab4a1c7fe6e7dc2b093add88c274e">FSMC_BTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga207a9eedfc1b244c393be3c34ea60a15"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_BUSTURN" ref="ga207a9eedfc1b244c393be3c34ea60a15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga207a9eedfc1b244c393be3c34ea60a15">FSMC_BTR4_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

</div>
</div>
<a class="anchor" id="ga4dec1fa50fca6639be7179d445aacfe4"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_BUSTURN_0" ref="ga4dec1fa50fca6639be7179d445aacfe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dec1fa50fca6639be7179d445aacfe4">FSMC_BTR4_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab1db211382068251dc5cfe44a175e639"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_BUSTURN_1" ref="gab1db211382068251dc5cfe44a175e639" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1db211382068251dc5cfe44a175e639">FSMC_BTR4_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa5391a8c2a1e8cd6abb81fa5b2836464"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_BUSTURN_2" ref="gaa5391a8c2a1e8cd6abb81fa5b2836464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5391a8c2a1e8cd6abb81fa5b2836464">FSMC_BTR4_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gadbfd74790a1e25339151de440e3a93e5"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_BUSTURN_3" ref="gadbfd74790a1e25339151de440e3a93e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbfd74790a1e25339151de440e3a93e5">FSMC_BTR4_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7ac39964e3792653e454538407b11504"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_CLKDIV" ref="ga7ac39964e3792653e454538407b11504" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac39964e3792653e454538407b11504">FSMC_BTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="gaacee394c98ac568fe1d6df61c887ed53"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_CLKDIV_0" ref="gaacee394c98ac568fe1d6df61c887ed53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaacee394c98ac568fe1d6df61c887ed53">FSMC_BTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9c7cd1d1a4954d494bd107400925f86f"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_CLKDIV_1" ref="ga9c7cd1d1a4954d494bd107400925f86f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c7cd1d1a4954d494bd107400925f86f">FSMC_BTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga93b0ab3235ffacca24e6b285460c5dd3"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_CLKDIV_2" ref="ga93b0ab3235ffacca24e6b285460c5dd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93b0ab3235ffacca24e6b285460c5dd3">FSMC_BTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga931463443390c5a706303e87a538d1ce"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_CLKDIV_3" ref="ga931463443390c5a706303e87a538d1ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga931463443390c5a706303e87a538d1ce">FSMC_BTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga2c28625ee031527a29f7cb7db1bb97cf"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_DATAST" ref="ga2c28625ee031527a29f7cb7db1bb97cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c28625ee031527a29f7cb7db1bb97cf">FSMC_BTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="gabdb0212604c6c58c9524adc7931e2897"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_DATAST_0" ref="gabdb0212604c6c58c9524adc7931e2897" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabdb0212604c6c58c9524adc7931e2897">FSMC_BTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2353d753ca5532703b4f822b7d2a7382"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_DATAST_1" ref="ga2353d753ca5532703b4f822b7d2a7382" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2353d753ca5532703b4f822b7d2a7382">FSMC_BTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8d82a6f3fcf69d6b96968118db7b8216"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_DATAST_2" ref="ga8d82a6f3fcf69d6b96968118db7b8216" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d82a6f3fcf69d6b96968118db7b8216">FSMC_BTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3e0860f92bb204c4b5902d3e34b8b30a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_DATAST_3" ref="ga3e0860f92bb204c4b5902d3e34b8b30a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e0860f92bb204c4b5902d3e34b8b30a">FSMC_BTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa53cb7c299e794915d3aba803374adca"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_DATLAT" ref="gaa53cb7c299e794915d3aba803374adca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa53cb7c299e794915d3aba803374adca">FSMC_BTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="gad2315f17d1cd7dd9da1b0ee2f7e4ea29"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_DATLAT_0" ref="gad2315f17d1cd7dd9da1b0ee2f7e4ea29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2315f17d1cd7dd9da1b0ee2f7e4ea29">FSMC_BTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga808a7d758e6ca75c573d08ee92228745"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_DATLAT_1" ref="ga808a7d758e6ca75c573d08ee92228745" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga808a7d758e6ca75c573d08ee92228745">FSMC_BTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac376a62779292d64bfac24d572b743e9"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_DATLAT_2" ref="gac376a62779292d64bfac24d572b743e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac376a62779292d64bfac24d572b743e9">FSMC_BTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gadfc558894dcb263451dbac13f48fffe1"></a><!-- doxytag: member="stm32f10x.h::FSMC_BTR4_DATLAT_3" ref="gadfc558894dcb263451dbac13f48fffe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadfc558894dcb263451dbac13f48fffe1">FSMC_BTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa676b8e4f48602c27ea8edab61ce5db0"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ACCMOD" ref="gaa676b8e4f48602c27ea8edab61ce5db0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0">FSMC_BWTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="gae87cae14e6bb4403b420fc9e4084d6e2"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ACCMOD_0" ref="gae87cae14e6bb4403b420fc9e4084d6e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae87cae14e6bb4403b420fc9e4084d6e2">FSMC_BWTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac0cddde5db2e0bb09f1c8938afd6ac98"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ACCMOD_1" ref="gac0cddde5db2e0bb09f1c8938afd6ac98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac0cddde5db2e0bb09f1c8938afd6ac98">FSMC_BWTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafa3d8ff62f87ab6aeb5170dd67de15cf"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ADDHLD" ref="gafa3d8ff62f87ab6aeb5170dd67de15cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf">FSMC_BWTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="ga1e24880c23375636d7504d42077a400a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ADDHLD_0" ref="ga1e24880c23375636d7504d42077a400a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e24880c23375636d7504d42077a400a">FSMC_BWTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafb90dec93198b1d3077feb5fe508f004"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ADDHLD_1" ref="gafb90dec93198b1d3077feb5fe508f004" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb90dec93198b1d3077feb5fe508f004">FSMC_BWTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga26ef7d6cd5ec547a349462e4f31963b6"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ADDHLD_2" ref="ga26ef7d6cd5ec547a349462e4f31963b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26ef7d6cd5ec547a349462e4f31963b6">FSMC_BWTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac4a961ecd844e14a90d1b2f6c5d59196"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ADDHLD_3" ref="gac4a961ecd844e14a90d1b2f6c5d59196" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4a961ecd844e14a90d1b2f6c5d59196">FSMC_BWTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga4aa5ee153cb4bf79f0d4ae2c47f365c4"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ADDSET" ref="ga4aa5ee153cb4bf79f0d4ae2c47f365c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4">FSMC_BWTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="gaacb80aeedb6d0d9cb09e7b4d3ff8b541"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ADDSET_0" ref="gaacb80aeedb6d0d9cb09e7b4d3ff8b541" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaacb80aeedb6d0d9cb09e7b4d3ff8b541">FSMC_BWTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga20dbbdff1e2f1d57727dabbc4b03c840"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ADDSET_1" ref="ga20dbbdff1e2f1d57727dabbc4b03c840" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dbbdff1e2f1d57727dabbc4b03c840">FSMC_BWTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga411f0d164c26dda8132ff22856757470"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ADDSET_2" ref="ga411f0d164c26dda8132ff22856757470" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga411f0d164c26dda8132ff22856757470">FSMC_BWTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3e2bc67999e8d2b63771fa223ffa8e4d"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_ADDSET_3" ref="ga3e2bc67999e8d2b63771fa223ffa8e4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2bc67999e8d2b63771fa223ffa8e4d">FSMC_BWTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gacab3c524b3e47327b24fa560feb93487"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_CLKDIV" ref="gacab3c524b3e47327b24fa560feb93487" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacab3c524b3e47327b24fa560feb93487">FSMC_BWTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="gaa16b4376e693343cf65ab05808398b7f"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_CLKDIV_0" ref="gaa16b4376e693343cf65ab05808398b7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4376e693343cf65ab05808398b7f">FSMC_BWTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga632860254f0019e87c2e73c872d8d0c3"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_CLKDIV_1" ref="ga632860254f0019e87c2e73c872d8d0c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga632860254f0019e87c2e73c872d8d0c3">FSMC_BWTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9debedb9d28dc78574eafc829cde91fe"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_CLKDIV_2" ref="ga9debedb9d28dc78574eafc829cde91fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9debedb9d28dc78574eafc829cde91fe">FSMC_BWTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga67c483e37ed994b71337a0e0777c1290"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_CLKDIV_3" ref="ga67c483e37ed994b71337a0e0777c1290" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67c483e37ed994b71337a0e0777c1290">FSMC_BWTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaee2641a6f415d03df324667662bd3dcf"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_DATAST" ref="gaee2641a6f415d03df324667662bd3dcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf">FSMC_BWTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="ga162800452847dd98d27a4078370518b2"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_DATAST_0" ref="ga162800452847dd98d27a4078370518b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga162800452847dd98d27a4078370518b2">FSMC_BWTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga16476bfbbcb9726c1fbc593d3568a514"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_DATAST_1" ref="ga16476bfbbcb9726c1fbc593d3568a514" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16476bfbbcb9726c1fbc593d3568a514">FSMC_BWTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga623de376d9f5189d73068d0865a5049e"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_DATAST_2" ref="ga623de376d9f5189d73068d0865a5049e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga623de376d9f5189d73068d0865a5049e">FSMC_BWTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gade0627f53e3df25fdaa973db6159bd70"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_DATAST_3" ref="gade0627f53e3df25fdaa973db6159bd70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade0627f53e3df25fdaa973db6159bd70">FSMC_BWTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5f05e337758cdb98cfc833e43bd6d674"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_DATLAT" ref="ga5f05e337758cdb98cfc833e43bd6d674" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f05e337758cdb98cfc833e43bd6d674">FSMC_BWTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="gadd6a7a7678ef3afbbed587cf318d1540"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_DATLAT_0" ref="gadd6a7a7678ef3afbbed587cf318d1540" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd6a7a7678ef3afbbed587cf318d1540">FSMC_BWTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga515ba99da829728fa7128161786c933d"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_DATLAT_1" ref="ga515ba99da829728fa7128161786c933d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga515ba99da829728fa7128161786c933d">FSMC_BWTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga13d22659082e66df3f0497057cf7dda5"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_DATLAT_2" ref="ga13d22659082e66df3f0497057cf7dda5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13d22659082e66df3f0497057cf7dda5">FSMC_BWTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3af303f1131ff3de0894ec908de252c4"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR1_DATLAT_3" ref="ga3af303f1131ff3de0894ec908de252c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3af303f1131ff3de0894ec908de252c4">FSMC_BWTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga320be3e2e266dc25bd02e10787b2ba0d"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ACCMOD" ref="ga320be3e2e266dc25bd02e10787b2ba0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga320be3e2e266dc25bd02e10787b2ba0d">FSMC_BWTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="gaabe5419d99a7ad4d4eb761c82077d958"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ACCMOD_0" ref="gaabe5419d99a7ad4d4eb761c82077d958" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabe5419d99a7ad4d4eb761c82077d958">FSMC_BWTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab6cdd284ad94abfef0f24fcb813b4558"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ACCMOD_1" ref="gab6cdd284ad94abfef0f24fcb813b4558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab6cdd284ad94abfef0f24fcb813b4558">FSMC_BWTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae879db1879650f99b1c75635884bda17"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ADDHLD" ref="gae879db1879650f99b1c75635884bda17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae879db1879650f99b1c75635884bda17">FSMC_BWTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="gaf5826c5d5c544cd59210c071358fb8e9"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ADDHLD_0" ref="gaf5826c5d5c544cd59210c071358fb8e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5826c5d5c544cd59210c071358fb8e9">FSMC_BWTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga258acf47f7706a1cd0b0a914e63cbe17"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ADDHLD_1" ref="ga258acf47f7706a1cd0b0a914e63cbe17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga258acf47f7706a1cd0b0a914e63cbe17">FSMC_BWTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga39f1a9ccc80d1218935936539a000b84"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ADDHLD_2" ref="ga39f1a9ccc80d1218935936539a000b84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f1a9ccc80d1218935936539a000b84">FSMC_BWTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga81de376a21fc25a7e1c31db341dfcd3f"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ADDHLD_3" ref="ga81de376a21fc25a7e1c31db341dfcd3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81de376a21fc25a7e1c31db341dfcd3f">FSMC_BWTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7b6553bd9ad305aa42341e08b1736260"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ADDSET" ref="ga7b6553bd9ad305aa42341e08b1736260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6553bd9ad305aa42341e08b1736260">FSMC_BWTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="ga593fe1987e8c6052cdb992e629f1d059"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ADDSET_0" ref="ga593fe1987e8c6052cdb992e629f1d059" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga593fe1987e8c6052cdb992e629f1d059">FSMC_BWTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6dc23a2314a44b6ad9f293716f0c8a11"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ADDSET_1" ref="ga6dc23a2314a44b6ad9f293716f0c8a11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc23a2314a44b6ad9f293716f0c8a11">FSMC_BWTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1e9c799b36f45cad86a3f98d262baa6d"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ADDSET_2" ref="ga1e9c799b36f45cad86a3f98d262baa6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9c799b36f45cad86a3f98d262baa6d">FSMC_BWTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga95abc246eb528275d894346c0665e930"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_ADDSET_3" ref="ga95abc246eb528275d894346c0665e930" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95abc246eb528275d894346c0665e930">FSMC_BWTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf62bb3c772353b551de22915814115b6"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_CLKDIV" ref="gaf62bb3c772353b551de22915814115b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf62bb3c772353b551de22915814115b6">FSMC_BWTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="ga7d5aaffe4b4c549b247c31dead5585c6"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_CLKDIV_0" ref="ga7d5aaffe4b4c549b247c31dead5585c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5aaffe4b4c549b247c31dead5585c6">FSMC_BWTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6caca8a04c9768a84bcd958656ea8209"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_CLKDIV_1" ref="ga6caca8a04c9768a84bcd958656ea8209" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6caca8a04c9768a84bcd958656ea8209">FSMC_BWTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae608705cf36abaf22e96e9c4c63d4363"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_CLKDIV_2" ref="gae608705cf36abaf22e96e9c4c63d4363" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae608705cf36abaf22e96e9c4c63d4363">FSMC_BWTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf3cb607738f2c3aa4dae4990d0754f73"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_CLKDIV_3" ref="gaf3cb607738f2c3aa4dae4990d0754f73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cb607738f2c3aa4dae4990d0754f73">FSMC_BWTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab280652524006fbb3820597112136f14"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_DATAST" ref="gab280652524006fbb3820597112136f14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab280652524006fbb3820597112136f14">FSMC_BWTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="ga78a0f0466162848135313296ebf44890"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_DATAST_0" ref="ga78a0f0466162848135313296ebf44890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a0f0466162848135313296ebf44890">FSMC_BWTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga51e43e17e99141c9009c779cc359323a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_DATAST_1" ref="ga51e43e17e99141c9009c779cc359323a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51e43e17e99141c9009c779cc359323a">FSMC_BWTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1f8791c2a33f740f905d45e3754e3353"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_DATAST_2" ref="ga1f8791c2a33f740f905d45e3754e3353" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f8791c2a33f740f905d45e3754e3353">FSMC_BWTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga8a2a5797dd14b5b89581c5fb08872fae"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_DATAST_3" ref="ga8a2a5797dd14b5b89581c5fb08872fae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2a5797dd14b5b89581c5fb08872fae">FSMC_BWTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7f04b7ebcecadd4b515cac94159ea8d3"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_DATLAT" ref="ga7f04b7ebcecadd4b515cac94159ea8d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04b7ebcecadd4b515cac94159ea8d3">FSMC_BWTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="gaac5b453a7316f378f6bf222d5de5b515"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_DATLAT_0" ref="gaac5b453a7316f378f6bf222d5de5b515" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac5b453a7316f378f6bf222d5de5b515">FSMC_BWTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6f5e6363ecbd1c23b1f49a9cfb3301d2"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_DATLAT_1" ref="ga6f5e6363ecbd1c23b1f49a9cfb3301d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5e6363ecbd1c23b1f49a9cfb3301d2">FSMC_BWTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf028fc0c3148bf9075c09ad311afee65"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_DATLAT_2" ref="gaf028fc0c3148bf9075c09ad311afee65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf028fc0c3148bf9075c09ad311afee65">FSMC_BWTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9984c8161469dd0922de2d8c4cd9dbe5"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR2_DATLAT_3" ref="ga9984c8161469dd0922de2d8c4cd9dbe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9984c8161469dd0922de2d8c4cd9dbe5">FSMC_BWTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa32a792c0c93d854a90bfbc36fa1329b"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ACCMOD" ref="gaa32a792c0c93d854a90bfbc36fa1329b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa32a792c0c93d854a90bfbc36fa1329b">FSMC_BWTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="ga64d4e414ea73b47e07364e1a121af6a4"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ACCMOD_0" ref="ga64d4e414ea73b47e07364e1a121af6a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga64d4e414ea73b47e07364e1a121af6a4">FSMC_BWTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gada733b2bda718299345fd0191b25b49f"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ACCMOD_1" ref="gada733b2bda718299345fd0191b25b49f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada733b2bda718299345fd0191b25b49f">FSMC_BWTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae3d031a0d71677932a68639ba88bd13e"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ADDHLD" ref="gae3d031a0d71677932a68639ba88bd13e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3d031a0d71677932a68639ba88bd13e">FSMC_BWTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="ga5b3948c407a5a4be6a21cccad0a8d12d"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ADDHLD_0" ref="ga5b3948c407a5a4be6a21cccad0a8d12d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3948c407a5a4be6a21cccad0a8d12d">FSMC_BWTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaea21d05228f7771c6306726af5da5a4a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ADDHLD_1" ref="gaea21d05228f7771c6306726af5da5a4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea21d05228f7771c6306726af5da5a4a">FSMC_BWTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa574b3a1efe581d195789dcc8bba01f8"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ADDHLD_2" ref="gaa574b3a1efe581d195789dcc8bba01f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa574b3a1efe581d195789dcc8bba01f8">FSMC_BWTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaae8216cf865785468af58dbce0002a7c"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ADDHLD_3" ref="gaae8216cf865785468af58dbce0002a7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae8216cf865785468af58dbce0002a7c">FSMC_BWTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga455ba53d0f18173b0694d71757a084ff"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ADDSET" ref="ga455ba53d0f18173b0694d71757a084ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga455ba53d0f18173b0694d71757a084ff">FSMC_BWTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="ga9dddd5ba924b56867c9cb39484ef498d"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ADDSET_0" ref="ga9dddd5ba924b56867c9cb39484ef498d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9dddd5ba924b56867c9cb39484ef498d">FSMC_BWTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacd242d768da1f9ab4304e91e5dabb5a9"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ADDSET_1" ref="gacd242d768da1f9ab4304e91e5dabb5a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd242d768da1f9ab4304e91e5dabb5a9">FSMC_BWTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaef99967dc66814cf5d732365c40daebb"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ADDSET_2" ref="gaef99967dc66814cf5d732365c40daebb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef99967dc66814cf5d732365c40daebb">FSMC_BWTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga471ebb2d47fb951340df6ba22b40a788"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_ADDSET_3" ref="ga471ebb2d47fb951340df6ba22b40a788" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga471ebb2d47fb951340df6ba22b40a788">FSMC_BWTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5a270daf60bba0a4a9de6607635b0264"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_CLKDIV" ref="ga5a270daf60bba0a4a9de6607635b0264" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a270daf60bba0a4a9de6607635b0264">FSMC_BWTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="gab0e2f5c1eb92f5dba7c2d76b6267805a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_CLKDIV_0" ref="gab0e2f5c1eb92f5dba7c2d76b6267805a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e2f5c1eb92f5dba7c2d76b6267805a">FSMC_BWTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad909c7569c4740c823bf4b31f93d4edb"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_CLKDIV_1" ref="gad909c7569c4740c823bf4b31f93d4edb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad909c7569c4740c823bf4b31f93d4edb">FSMC_BWTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab17fdae6a3e63acc21280497e0761d15"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_CLKDIV_2" ref="gab17fdae6a3e63acc21280497e0761d15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab17fdae6a3e63acc21280497e0761d15">FSMC_BWTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga56fbdeda5582325eb5eea0061209adc9"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_CLKDIV_3" ref="ga56fbdeda5582325eb5eea0061209adc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56fbdeda5582325eb5eea0061209adc9">FSMC_BWTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae93d9fee8a67491918526019b439a00f"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_DATAST" ref="gae93d9fee8a67491918526019b439a00f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae93d9fee8a67491918526019b439a00f">FSMC_BWTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="gaf1ec40c6360faeb133cb224a6789bb51"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_DATAST_0" ref="gaf1ec40c6360faeb133cb224a6789bb51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ec40c6360faeb133cb224a6789bb51">FSMC_BWTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacaf23316e44d731620f0cbde29ae9a93"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_DATAST_1" ref="gacaf23316e44d731620f0cbde29ae9a93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacaf23316e44d731620f0cbde29ae9a93">FSMC_BWTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga31686e755ef0f98078d96c08891cf8f4"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_DATAST_2" ref="ga31686e755ef0f98078d96c08891cf8f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31686e755ef0f98078d96c08891cf8f4">FSMC_BWTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5a291f74abf021a7fe66ce8afd714c39"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_DATAST_3" ref="ga5a291f74abf021a7fe66ce8afd714c39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a291f74abf021a7fe66ce8afd714c39">FSMC_BWTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga05b769f726e31038cfa6bf4897453088"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_DATLAT" ref="ga05b769f726e31038cfa6bf4897453088" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05b769f726e31038cfa6bf4897453088">FSMC_BWTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="ga900f347cf4b9debe88252ff1d453098e"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_DATLAT_0" ref="ga900f347cf4b9debe88252ff1d453098e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga900f347cf4b9debe88252ff1d453098e">FSMC_BWTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafb44640d0ccf25b8c8ec4b24b3600d26"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_DATLAT_1" ref="gafb44640d0ccf25b8c8ec4b24b3600d26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb44640d0ccf25b8c8ec4b24b3600d26">FSMC_BWTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4a6405794f28617802ba7bd3586a5f50"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_DATLAT_2" ref="ga4a6405794f28617802ba7bd3586a5f50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6405794f28617802ba7bd3586a5f50">FSMC_BWTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga974cf9ed84e54c78ee995b02cc605706"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR3_DATLAT_3" ref="ga974cf9ed84e54c78ee995b02cc605706" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga974cf9ed84e54c78ee995b02cc605706">FSMC_BWTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga1d13f46a945d5daf6ec339781d3926a9"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ACCMOD" ref="ga1d13f46a945d5daf6ec339781d3926a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13f46a945d5daf6ec339781d3926a9">FSMC_BWTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="ga5e30f51c68b4ac4f9efee2cd5a45943c"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ACCMOD_0" ref="ga5e30f51c68b4ac4f9efee2cd5a45943c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e30f51c68b4ac4f9efee2cd5a45943c">FSMC_BWTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf7ba26fb09f035addbe1e4c3b0d093c9"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ACCMOD_1" ref="gaf7ba26fb09f035addbe1e4c3b0d093c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ba26fb09f035addbe1e4c3b0d093c9">FSMC_BWTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaafe1198e70d843c883260d354b7ce7b5"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ADDHLD" ref="gaafe1198e70d843c883260d354b7ce7b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaafe1198e70d843c883260d354b7ce7b5">FSMC_BWTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="gac62786f538820baa3f0f8edb17ef1b74"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ADDHLD_0" ref="gac62786f538820baa3f0f8edb17ef1b74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac62786f538820baa3f0f8edb17ef1b74">FSMC_BWTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa69aa2d9cafe8f952721c88083c8a94e"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ADDHLD_1" ref="gaa69aa2d9cafe8f952721c88083c8a94e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa69aa2d9cafe8f952721c88083c8a94e">FSMC_BWTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4c6d991498c385991b461832fb093399"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ADDHLD_2" ref="ga4c6d991498c385991b461832fb093399" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6d991498c385991b461832fb093399">FSMC_BWTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac744bdeb5b9ae048b1fa1a07ce9ce9d1"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ADDHLD_3" ref="gac744bdeb5b9ae048b1fa1a07ce9ce9d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac744bdeb5b9ae048b1fa1a07ce9ce9d1">FSMC_BWTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa8c3c14faf87768beced4e297edc7bfd"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ADDSET" ref="gaa8c3c14faf87768beced4e297edc7bfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c3c14faf87768beced4e297edc7bfd">FSMC_BWTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="ga65ba73495f6192e409cc00f3e26e27e0"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ADDSET_0" ref="ga65ba73495f6192e409cc00f3e26e27e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65ba73495f6192e409cc00f3e26e27e0">FSMC_BWTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3cc9fa3c1ceae0724f5005bb1e101775"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ADDSET_1" ref="ga3cc9fa3c1ceae0724f5005bb1e101775" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc9fa3c1ceae0724f5005bb1e101775">FSMC_BWTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad2007941f4869504bfef23edbcc18bfa"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ADDSET_2" ref="gad2007941f4869504bfef23edbcc18bfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2007941f4869504bfef23edbcc18bfa">FSMC_BWTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gabcde23639f64241d95b02f5b950ef3cc"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_ADDSET_3" ref="gabcde23639f64241d95b02f5b950ef3cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabcde23639f64241d95b02f5b950ef3cc">FSMC_BWTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gace3c57c780586c96ef5756d642c3bd01"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_CLKDIV" ref="gace3c57c780586c96ef5756d642c3bd01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace3c57c780586c96ef5756d642c3bd01">FSMC_BWTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="ga8eae837a65cdce995c6fc43afd196e76"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_CLKDIV_0" ref="ga8eae837a65cdce995c6fc43afd196e76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8eae837a65cdce995c6fc43afd196e76">FSMC_BWTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga265d50716e1b6ae2395f0da696b4d12a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_CLKDIV_1" ref="ga265d50716e1b6ae2395f0da696b4d12a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga265d50716e1b6ae2395f0da696b4d12a">FSMC_BWTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga095f121a1739bcc61e40f2fbb5e8b6a0"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_CLKDIV_2" ref="ga095f121a1739bcc61e40f2fbb5e8b6a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga095f121a1739bcc61e40f2fbb5e8b6a0">FSMC_BWTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga11d5deb7f2aed21baeb4df3015440bc2"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_CLKDIV_3" ref="ga11d5deb7f2aed21baeb4df3015440bc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11d5deb7f2aed21baeb4df3015440bc2">FSMC_BWTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6656c89aac87fc226c0e80f8f753abeb"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_DATAST" ref="ga6656c89aac87fc226c0e80f8f753abeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6656c89aac87fc226c0e80f8f753abeb">FSMC_BWTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="ga5636aaec144530e1c46e819b62c95f09"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_DATAST_0" ref="ga5636aaec144530e1c46e819b62c95f09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5636aaec144530e1c46e819b62c95f09">FSMC_BWTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga19eb9fccff444a00caf75b9d20a143ed"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_DATAST_1" ref="ga19eb9fccff444a00caf75b9d20a143ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19eb9fccff444a00caf75b9d20a143ed">FSMC_BWTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa40f9fa60ddb69fdcdcdface743f2c26"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_DATAST_2" ref="gaa40f9fa60ddb69fdcdcdface743f2c26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa40f9fa60ddb69fdcdcdface743f2c26">FSMC_BWTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gafa173c5ff9a7d316cd67897f8e36dbf5"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_DATAST_3" ref="gafa173c5ff9a7d316cd67897f8e36dbf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa173c5ff9a7d316cd67897f8e36dbf5">FSMC_BWTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa6f7e16866ecede5f4258c05d95f571b"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_DATLAT" ref="gaa6f7e16866ecede5f4258c05d95f571b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f7e16866ecede5f4258c05d95f571b">FSMC_BWTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="ga9841723700d2b9611be2e7a7b0f19c33"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_DATLAT_0" ref="ga9841723700d2b9611be2e7a7b0f19c33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9841723700d2b9611be2e7a7b0f19c33">FSMC_BWTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad628c523ceee80e41c02dd4502baee2c"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_DATLAT_1" ref="gad628c523ceee80e41c02dd4502baee2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad628c523ceee80e41c02dd4502baee2c">FSMC_BWTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafee2951c0bea4329727767db1bb96a4f"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_DATLAT_2" ref="gafee2951c0bea4329727767db1bb96a4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafee2951c0bea4329727767db1bb96a4f">FSMC_BWTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1020e605f8a52d9fd857d3b91d23bf7a"></a><!-- doxytag: member="stm32f10x.h::FSMC_BWTR4_DATLAT_3" ref="ga1020e605f8a52d9fd857d3b91d23bf7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1020e605f8a52d9fd857d3b91d23bf7a">FSMC_BWTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga43da355ad2eb7d974488a02921b1b2ba"></a><!-- doxytag: member="stm32f10x.h::FSMC_ECCR2_ECC2" ref="ga43da355ad2eb7d974488a02921b1b2ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43da355ad2eb7d974488a02921b1b2ba">FSMC_ECCR2_ECC2</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC result </p>

</div>
</div>
<a class="anchor" id="ga798b288a17d84edc99ff1f5f81cf70be"></a><!-- doxytag: member="stm32f10x.h::FSMC_ECCR3_ECC3" ref="ga798b288a17d84edc99ff1f5f81cf70be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga798b288a17d84edc99ff1f5f81cf70be">FSMC_ECCR3_ECC3</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC result </p>

</div>
</div>
<a class="anchor" id="gae2726cd505612675158551fd9eed763f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHIZ2" ref="gae2726cd505612675158551fd9eed763f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae2726cd505612675158551fd9eed763f">FSMC_PATT2_ATTHIZ2</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) </p>

</div>
</div>
<a class="anchor" id="gae1ff9b8faa8372116ca931826d18a9c7"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHIZ2_0" ref="gae1ff9b8faa8372116ca931826d18a9c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1ff9b8faa8372116ca931826d18a9c7">FSMC_PATT2_ATTHIZ2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaac4081b55783073164985488c9d4d6b8"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHIZ2_1" ref="gaac4081b55783073164985488c9d4d6b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac4081b55783073164985488c9d4d6b8">FSMC_PATT2_ATTHIZ2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa3cc10b4217452bae11c69ed9f6f1844"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHIZ2_2" ref="gaa3cc10b4217452bae11c69ed9f6f1844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3cc10b4217452bae11c69ed9f6f1844">FSMC_PATT2_ATTHIZ2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga93e2929a1bcde578f374bbebaa9482d1"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHIZ2_3" ref="ga93e2929a1bcde578f374bbebaa9482d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93e2929a1bcde578f374bbebaa9482d1">FSMC_PATT2_ATTHIZ2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gac536419b5ef258fa3f9140387e2f134f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHIZ2_4" ref="gac536419b5ef258fa3f9140387e2f134f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac536419b5ef258fa3f9140387e2f134f">FSMC_PATT2_ATTHIZ2_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga5deab3153671ff06832dd651372f9ca7"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHIZ2_5" ref="ga5deab3153671ff06832dd651372f9ca7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5deab3153671ff06832dd651372f9ca7">FSMC_PATT2_ATTHIZ2_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga047723a357976aca5bdf6575327986d2"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHIZ2_6" ref="ga047723a357976aca5bdf6575327986d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga047723a357976aca5bdf6575327986d2">FSMC_PATT2_ATTHIZ2_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga859a5af02e12a11e7548085e9e186547"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHIZ2_7" ref="ga859a5af02e12a11e7548085e9e186547" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga859a5af02e12a11e7548085e9e186547">FSMC_PATT2_ATTHIZ2_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gad007c3c6fbef432a5e6bb08bd6e0b1ce"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHOLD2" ref="gad007c3c6fbef432a5e6bb08bd6e0b1ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad007c3c6fbef432a5e6bb08bd6e0b1ce">FSMC_PATT2_ATTHOLD2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ATTHOLD2[7:0] bits (Attribute memory 2 hold time) </p>

</div>
</div>
<a class="anchor" id="ga5b5e19eb38592e84b9c0f3f57df51892"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHOLD2_0" ref="ga5b5e19eb38592e84b9c0f3f57df51892" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b5e19eb38592e84b9c0f3f57df51892">FSMC_PATT2_ATTHOLD2_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga13dface112bf1300689a4f00ba31abac"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHOLD2_1" ref="ga13dface112bf1300689a4f00ba31abac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13dface112bf1300689a4f00ba31abac">FSMC_PATT2_ATTHOLD2_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaea0e1b34ac27f20c85db0f96eaeff994"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHOLD2_2" ref="gaea0e1b34ac27f20c85db0f96eaeff994" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea0e1b34ac27f20c85db0f96eaeff994">FSMC_PATT2_ATTHOLD2_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1582860673c5e72f9441095d5af7b8ad"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHOLD2_3" ref="ga1582860673c5e72f9441095d5af7b8ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1582860673c5e72f9441095d5af7b8ad">FSMC_PATT2_ATTHOLD2_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gacdd679f3b80617291639cafcdd8f77d1"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHOLD2_4" ref="gacdd679f3b80617291639cafcdd8f77d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacdd679f3b80617291639cafcdd8f77d1">FSMC_PATT2_ATTHOLD2_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga34e89cd935ec26279bc9876d9dd07b07"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHOLD2_5" ref="ga34e89cd935ec26279bc9876d9dd07b07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34e89cd935ec26279bc9876d9dd07b07">FSMC_PATT2_ATTHOLD2_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga12c42d6d5746ef8d763d36b04f6e4644"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHOLD2_6" ref="ga12c42d6d5746ef8d763d36b04f6e4644" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12c42d6d5746ef8d763d36b04f6e4644">FSMC_PATT2_ATTHOLD2_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga93558ba1372a3709316b4734160b3874"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTHOLD2_7" ref="ga93558ba1372a3709316b4734160b3874" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93558ba1372a3709316b4734160b3874">FSMC_PATT2_ATTHOLD2_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gaab6cd1418de73ee3b214be589912e45f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTSET2" ref="gaab6cd1418de73ee3b214be589912e45f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cd1418de73ee3b214be589912e45f">FSMC_PATT2_ATTSET2</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ATTSET2[7:0] bits (Attribute memory 2 setup time) </p>

</div>
</div>
<a class="anchor" id="gaab4718770edfb1b9b96df7410a58f79b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTSET2_0" ref="gaab4718770edfb1b9b96df7410a58f79b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab4718770edfb1b9b96df7410a58f79b">FSMC_PATT2_ATTSET2_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4cde8c8360b22a3fb63615b4274653c9"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTSET2_1" ref="ga4cde8c8360b22a3fb63615b4274653c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4cde8c8360b22a3fb63615b4274653c9">FSMC_PATT2_ATTSET2_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae80034b8760da9dd1faaf7e326b6002a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTSET2_2" ref="gae80034b8760da9dd1faaf7e326b6002a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae80034b8760da9dd1faaf7e326b6002a">FSMC_PATT2_ATTSET2_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga11924ff951b3e939d2d20807901a82bf"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTSET2_3" ref="ga11924ff951b3e939d2d20807901a82bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11924ff951b3e939d2d20807901a82bf">FSMC_PATT2_ATTSET2_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gad1b81efbb998d5e86685075396fd83b0"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTSET2_4" ref="gad1b81efbb998d5e86685075396fd83b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1b81efbb998d5e86685075396fd83b0">FSMC_PATT2_ATTSET2_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga3e89896b03049ad636484b44c7ecd670"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTSET2_5" ref="ga3e89896b03049ad636484b44c7ecd670" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e89896b03049ad636484b44c7ecd670">FSMC_PATT2_ATTSET2_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gac751391f5acb1f3229ca65a3424d316d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTSET2_6" ref="gac751391f5acb1f3229ca65a3424d316d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac751391f5acb1f3229ca65a3424d316d">FSMC_PATT2_ATTSET2_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gabb0f3115642332e5aef5cfa1b6b719d8"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTSET2_7" ref="gabb0f3115642332e5aef5cfa1b6b719d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb0f3115642332e5aef5cfa1b6b719d8">FSMC_PATT2_ATTSET2_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga6fda97184969b04e909ac97d31da48e6"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTWAIT2" ref="ga6fda97184969b04e909ac97d31da48e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fda97184969b04e909ac97d31da48e6">FSMC_PATT2_ATTWAIT2</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ATTWAIT2[7:0] bits (Attribute memory 2 wait time) </p>

</div>
</div>
<a class="anchor" id="gaf43a2874230fbe9b87f9495a736b9363"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTWAIT2_0" ref="gaf43a2874230fbe9b87f9495a736b9363" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf43a2874230fbe9b87f9495a736b9363">FSMC_PATT2_ATTWAIT2_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaad30fbb45343ced8deb9bbc062dba46b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTWAIT2_1" ref="gaad30fbb45343ced8deb9bbc062dba46b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad30fbb45343ced8deb9bbc062dba46b">FSMC_PATT2_ATTWAIT2_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae78c7794f66cd2063464ab2e6ef2bd07"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTWAIT2_2" ref="gae78c7794f66cd2063464ab2e6ef2bd07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae78c7794f66cd2063464ab2e6ef2bd07">FSMC_PATT2_ATTWAIT2_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga82c2de9009c75560a342122937b25853"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTWAIT2_3" ref="ga82c2de9009c75560a342122937b25853" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c2de9009c75560a342122937b25853">FSMC_PATT2_ATTWAIT2_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae80b6a2fc197435f6b50b4ba035fb5fe"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTWAIT2_4" ref="gae80b6a2fc197435f6b50b4ba035fb5fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae80b6a2fc197435f6b50b4ba035fb5fe">FSMC_PATT2_ATTWAIT2_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gac924773c5fcbee73186600247618d10b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTWAIT2_5" ref="gac924773c5fcbee73186600247618d10b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac924773c5fcbee73186600247618d10b">FSMC_PATT2_ATTWAIT2_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga70b22c0b9a32e473f0eb56952ba58d95"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTWAIT2_6" ref="ga70b22c0b9a32e473f0eb56952ba58d95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70b22c0b9a32e473f0eb56952ba58d95">FSMC_PATT2_ATTWAIT2_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga2ade8feb15ddcef159ccf3ff55fb0c24"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT2_ATTWAIT2_7" ref="ga2ade8feb15ddcef159ccf3ff55fb0c24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ade8feb15ddcef159ccf3ff55fb0c24">FSMC_PATT2_ATTWAIT2_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gaea9d34b131aa7db353eef060ca37788c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHIZ3" ref="gaea9d34b131aa7db353eef060ca37788c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea9d34b131aa7db353eef060ca37788c">FSMC_PATT3_ATTHIZ3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) </p>

</div>
</div>
<a class="anchor" id="ga5bc6736af23f6f033568e0085cd19964"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHIZ3_0" ref="ga5bc6736af23f6f033568e0085cd19964" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc6736af23f6f033568e0085cd19964">FSMC_PATT3_ATTHIZ3_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga41270d0ae8670f39b886b49e47e8195b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHIZ3_1" ref="ga41270d0ae8670f39b886b49e47e8195b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41270d0ae8670f39b886b49e47e8195b">FSMC_PATT3_ATTHIZ3_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga988ec453492aafacf205895c5398caf2"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHIZ3_2" ref="ga988ec453492aafacf205895c5398caf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga988ec453492aafacf205895c5398caf2">FSMC_PATT3_ATTHIZ3_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga48885375147c060687bbccc6a234ce39"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHIZ3_3" ref="ga48885375147c060687bbccc6a234ce39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga48885375147c060687bbccc6a234ce39">FSMC_PATT3_ATTHIZ3_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5ea193881223470d7b6a6ca3e3474a84"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHIZ3_4" ref="ga5ea193881223470d7b6a6ca3e3474a84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea193881223470d7b6a6ca3e3474a84">FSMC_PATT3_ATTHIZ3_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga7ab1f4cb68cfb8717d2b29e3a84987b1"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHIZ3_5" ref="ga7ab1f4cb68cfb8717d2b29e3a84987b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab1f4cb68cfb8717d2b29e3a84987b1">FSMC_PATT3_ATTHIZ3_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga44fd348b342ec248b821123f3310f475"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHIZ3_6" ref="ga44fd348b342ec248b821123f3310f475" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44fd348b342ec248b821123f3310f475">FSMC_PATT3_ATTHIZ3_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga0ff1a3acc9bbab229000d48845ea1863"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHIZ3_7" ref="ga0ff1a3acc9bbab229000d48845ea1863" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff1a3acc9bbab229000d48845ea1863">FSMC_PATT3_ATTHIZ3_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gab3a2e634d0f5e3c9716c0910e1efda60"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHOLD3" ref="gab3a2e634d0f5e3c9716c0910e1efda60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3a2e634d0f5e3c9716c0910e1efda60">FSMC_PATT3_ATTHOLD3</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ATTHOLD3[7:0] bits (Attribute memory 3 hold time) </p>

</div>
</div>
<a class="anchor" id="gad34a9f1b84d670c4132c56fa30ca26f0"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHOLD3_0" ref="gad34a9f1b84d670c4132c56fa30ca26f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad34a9f1b84d670c4132c56fa30ca26f0">FSMC_PATT3_ATTHOLD3_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga5b2ed392d654694fc330c6721bed5728"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHOLD3_1" ref="ga5b2ed392d654694fc330c6721bed5728" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2ed392d654694fc330c6721bed5728">FSMC_PATT3_ATTHOLD3_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga679d3ea50788981dac810ec62bc372f0"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHOLD3_2" ref="ga679d3ea50788981dac810ec62bc372f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga679d3ea50788981dac810ec62bc372f0">FSMC_PATT3_ATTHOLD3_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga75d74cf52f238826e87d3a3c27b52acc"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHOLD3_3" ref="ga75d74cf52f238826e87d3a3c27b52acc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75d74cf52f238826e87d3a3c27b52acc">FSMC_PATT3_ATTHOLD3_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa8d656d40279e1655a6682dcc2762e92"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHOLD3_4" ref="gaa8d656d40279e1655a6682dcc2762e92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d656d40279e1655a6682dcc2762e92">FSMC_PATT3_ATTHOLD3_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gafee75f2fcf37e20e983732f258f85371"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHOLD3_5" ref="gafee75f2fcf37e20e983732f258f85371" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafee75f2fcf37e20e983732f258f85371">FSMC_PATT3_ATTHOLD3_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga777b93e1e3c802ede605644d3ff3bba7"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHOLD3_6" ref="ga777b93e1e3c802ede605644d3ff3bba7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga777b93e1e3c802ede605644d3ff3bba7">FSMC_PATT3_ATTHOLD3_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga39acada8d54a7a14d3838d042397bd74"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTHOLD3_7" ref="ga39acada8d54a7a14d3838d042397bd74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39acada8d54a7a14d3838d042397bd74">FSMC_PATT3_ATTHOLD3_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gae0487c57e948411f16c3a35927e60dd5"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTSET3" ref="gae0487c57e948411f16c3a35927e60dd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae0487c57e948411f16c3a35927e60dd5">FSMC_PATT3_ATTSET3</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ATTSET3[7:0] bits (Attribute memory 3 setup time) </p>

</div>
</div>
<a class="anchor" id="ga0e68a5b1bb5996422eac084d586359d4"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTSET3_0" ref="ga0e68a5b1bb5996422eac084d586359d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e68a5b1bb5996422eac084d586359d4">FSMC_PATT3_ATTSET3_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2d8bd09ad36ab8cae67f87cb930ea428"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTSET3_1" ref="ga2d8bd09ad36ab8cae67f87cb930ea428" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8bd09ad36ab8cae67f87cb930ea428">FSMC_PATT3_ATTSET3_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga29b9389601899ce2731c612ad05d9a96"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTSET3_2" ref="ga29b9389601899ce2731c612ad05d9a96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29b9389601899ce2731c612ad05d9a96">FSMC_PATT3_ATTSET3_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga97893656a7b65ec5420382de0b264a11"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTSET3_3" ref="ga97893656a7b65ec5420382de0b264a11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97893656a7b65ec5420382de0b264a11">FSMC_PATT3_ATTSET3_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga9a6993a1cc304b9300bdc365c2827d43"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTSET3_4" ref="ga9a6993a1cc304b9300bdc365c2827d43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a6993a1cc304b9300bdc365c2827d43">FSMC_PATT3_ATTSET3_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8cf65f61ce823183c3866607cab6bd09"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTSET3_5" ref="ga8cf65f61ce823183c3866607cab6bd09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf65f61ce823183c3866607cab6bd09">FSMC_PATT3_ATTSET3_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gab2d5a3dd16094a6279766692694aa16b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTSET3_6" ref="gab2d5a3dd16094a6279766692694aa16b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2d5a3dd16094a6279766692694aa16b">FSMC_PATT3_ATTSET3_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga7668853b7956cdb13fd73ed10faf4526"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTSET3_7" ref="ga7668853b7956cdb13fd73ed10faf4526" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7668853b7956cdb13fd73ed10faf4526">FSMC_PATT3_ATTSET3_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gad8aaf4c77a663cab07ac6c365a271599"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTWAIT3" ref="gad8aaf4c77a663cab07ac6c365a271599" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad8aaf4c77a663cab07ac6c365a271599">FSMC_PATT3_ATTWAIT3</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ATTWAIT3[7:0] bits (Attribute memory 3 wait time) </p>

</div>
</div>
<a class="anchor" id="gac5c5500a07e7885de5c372c55f147836"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTWAIT3_0" ref="gac5c5500a07e7885de5c372c55f147836" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5c5500a07e7885de5c372c55f147836">FSMC_PATT3_ATTWAIT3_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaddddbd0a403b2aeefcfdb28a7da56bf0"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTWAIT3_1" ref="gaddddbd0a403b2aeefcfdb28a7da56bf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaddddbd0a403b2aeefcfdb28a7da56bf0">FSMC_PATT3_ATTWAIT3_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac34cbe7e282e1074e6c4b9645e48db2f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTWAIT3_2" ref="gac34cbe7e282e1074e6c4b9645e48db2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac34cbe7e282e1074e6c4b9645e48db2f">FSMC_PATT3_ATTWAIT3_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga771f2a5acde98a9760eb8a1338f416a3"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTWAIT3_3" ref="ga771f2a5acde98a9760eb8a1338f416a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga771f2a5acde98a9760eb8a1338f416a3">FSMC_PATT3_ATTWAIT3_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga1bcc944836a379b2b878d5129ff94ddb"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTWAIT3_4" ref="ga1bcc944836a379b2b878d5129ff94ddb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcc944836a379b2b878d5129ff94ddb">FSMC_PATT3_ATTWAIT3_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gacf722482193ca6a1bf90f17af567e019"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTWAIT3_5" ref="gacf722482193ca6a1bf90f17af567e019" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf722482193ca6a1bf90f17af567e019">FSMC_PATT3_ATTWAIT3_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gac2cc3ce135f309f7574f0c3d1a0ffe88"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTWAIT3_6" ref="gac2cc3ce135f309f7574f0c3d1a0ffe88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac2cc3ce135f309f7574f0c3d1a0ffe88">FSMC_PATT3_ATTWAIT3_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gaa66342cc1db5dcad99153b5a2f22140e"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT3_ATTWAIT3_7" ref="gaa66342cc1db5dcad99153b5a2f22140e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa66342cc1db5dcad99153b5a2f22140e">FSMC_PATT3_ATTWAIT3_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga35948e4e9e5ce9d674e9e70ca2aeafe3"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHIZ4" ref="ga35948e4e9e5ce9d674e9e70ca2aeafe3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga35948e4e9e5ce9d674e9e70ca2aeafe3">FSMC_PATT4_ATTHIZ4</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) </p>

</div>
</div>
<a class="anchor" id="ga5b746d7b655f6379af4dd4d5ba842492"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHIZ4_0" ref="ga5b746d7b655f6379af4dd4d5ba842492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b746d7b655f6379af4dd4d5ba842492">FSMC_PATT4_ATTHIZ4_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac2dd87929111fc0c888dd7c311f8eba3"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHIZ4_1" ref="gac2dd87929111fc0c888dd7c311f8eba3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac2dd87929111fc0c888dd7c311f8eba3">FSMC_PATT4_ATTHIZ4_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga353c0709e22a06998f05b908a597f525"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHIZ4_2" ref="ga353c0709e22a06998f05b908a597f525" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga353c0709e22a06998f05b908a597f525">FSMC_PATT4_ATTHIZ4_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaa777a5d42ac1e36044d7b18ffdd61a21"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHIZ4_3" ref="gaa777a5d42ac1e36044d7b18ffdd61a21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa777a5d42ac1e36044d7b18ffdd61a21">FSMC_PATT4_ATTHIZ4_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga65c1778d08bfe2a40961f6acf023b9d4"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHIZ4_4" ref="ga65c1778d08bfe2a40961f6acf023b9d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65c1778d08bfe2a40961f6acf023b9d4">FSMC_PATT4_ATTHIZ4_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaadb7001986c9a4c28052b46657ad7a7e"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHIZ4_5" ref="gaadb7001986c9a4c28052b46657ad7a7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaadb7001986c9a4c28052b46657ad7a7e">FSMC_PATT4_ATTHIZ4_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gaa11a8d896354bd1c6645ac096db8e065"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHIZ4_6" ref="gaa11a8d896354bd1c6645ac096db8e065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa11a8d896354bd1c6645ac096db8e065">FSMC_PATT4_ATTHIZ4_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga1a054f48705ec3fef0686c576f414f29"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHIZ4_7" ref="ga1a054f48705ec3fef0686c576f414f29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a054f48705ec3fef0686c576f414f29">FSMC_PATT4_ATTHIZ4_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga0bf06c395d55c775b4fbe202bac517a6"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHOLD4" ref="ga0bf06c395d55c775b4fbe202bac517a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf06c395d55c775b4fbe202bac517a6">FSMC_PATT4_ATTHOLD4</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ATTHOLD4[7:0] bits (Attribute memory 4 hold time) </p>

</div>
</div>
<a class="anchor" id="gad5c97b102bd1f2b61dcfb793c0d61d66"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHOLD4_0" ref="gad5c97b102bd1f2b61dcfb793c0d61d66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5c97b102bd1f2b61dcfb793c0d61d66">FSMC_PATT4_ATTHOLD4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga738c8d87ebcdff68725a54ff7f39675d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHOLD4_1" ref="ga738c8d87ebcdff68725a54ff7f39675d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga738c8d87ebcdff68725a54ff7f39675d">FSMC_PATT4_ATTHOLD4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6d9610198e4710ca394e3aeb32aa229f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHOLD4_2" ref="ga6d9610198e4710ca394e3aeb32aa229f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9610198e4710ca394e3aeb32aa229f">FSMC_PATT4_ATTHOLD4_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gadd14059e9f658f37b3a1f18786395717"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHOLD4_3" ref="gadd14059e9f658f37b3a1f18786395717" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd14059e9f658f37b3a1f18786395717">FSMC_PATT4_ATTHOLD4_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7a39fa40e2d4990097e31b47ad85283a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHOLD4_4" ref="ga7a39fa40e2d4990097e31b47ad85283a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a39fa40e2d4990097e31b47ad85283a">FSMC_PATT4_ATTHOLD4_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga239e412f20305d58416f10a79e253a87"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHOLD4_5" ref="ga239e412f20305d58416f10a79e253a87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga239e412f20305d58416f10a79e253a87">FSMC_PATT4_ATTHOLD4_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gaff1aac62acdf71077ee4a9e8e9e6d2d6"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHOLD4_6" ref="gaff1aac62acdf71077ee4a9e8e9e6d2d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff1aac62acdf71077ee4a9e8e9e6d2d6">FSMC_PATT4_ATTHOLD4_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga836fd2ad42b0c9f6d0eb651589d04123"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTHOLD4_7" ref="ga836fd2ad42b0c9f6d0eb651589d04123" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga836fd2ad42b0c9f6d0eb651589d04123">FSMC_PATT4_ATTHOLD4_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga7f4d8fb0d47b4a3fddf55c2532dd3159"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTSET4" ref="ga7f4d8fb0d47b4a3fddf55c2532dd3159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4d8fb0d47b4a3fddf55c2532dd3159">FSMC_PATT4_ATTSET4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ATTSET4[7:0] bits (Attribute memory 4 setup time) </p>

</div>
</div>
<a class="anchor" id="ga1dac8bcf03610eb2d43b557f4d81532a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTSET4_0" ref="ga1dac8bcf03610eb2d43b557f4d81532a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1dac8bcf03610eb2d43b557f4d81532a">FSMC_PATT4_ATTSET4_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaac2576c2a95871cbf9babd0778372571"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTSET4_1" ref="gaac2576c2a95871cbf9babd0778372571" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac2576c2a95871cbf9babd0778372571">FSMC_PATT4_ATTSET4_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga88e760bbe9714ac07f381de3af0abc36"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTSET4_2" ref="ga88e760bbe9714ac07f381de3af0abc36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88e760bbe9714ac07f381de3af0abc36">FSMC_PATT4_ATTSET4_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga4b472fd4848733a921998f0305b5bc02"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTSET4_3" ref="ga4b472fd4848733a921998f0305b5bc02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b472fd4848733a921998f0305b5bc02">FSMC_PATT4_ATTSET4_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae7d0c69190a0d78fedc875c3dc6b9037"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTSET4_4" ref="gae7d0c69190a0d78fedc875c3dc6b9037" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae7d0c69190a0d78fedc875c3dc6b9037">FSMC_PATT4_ATTSET4_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga168c6f16be9721a5ea0e31230bd1939b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTSET4_5" ref="ga168c6f16be9721a5ea0e31230bd1939b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga168c6f16be9721a5ea0e31230bd1939b">FSMC_PATT4_ATTSET4_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga72fe744c036b2acc4fff8733ac48b0ae"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTSET4_6" ref="ga72fe744c036b2acc4fff8733ac48b0ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72fe744c036b2acc4fff8733ac48b0ae">FSMC_PATT4_ATTSET4_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga4529b17de7cb4eeeff25496620978adc"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTSET4_7" ref="ga4529b17de7cb4eeeff25496620978adc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4529b17de7cb4eeeff25496620978adc">FSMC_PATT4_ATTSET4_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga01edeaedc31867997a188fa89cab2ec0"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTWAIT4" ref="ga01edeaedc31867997a188fa89cab2ec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga01edeaedc31867997a188fa89cab2ec0">FSMC_PATT4_ATTWAIT4</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ATTWAIT4[7:0] bits (Attribute memory 4 wait time) </p>

</div>
</div>
<a class="anchor" id="ga5da7db34cd23f3126f224a0b845a66a8"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTWAIT4_0" ref="ga5da7db34cd23f3126f224a0b845a66a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5da7db34cd23f3126f224a0b845a66a8">FSMC_PATT4_ATTWAIT4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga14644aa2ed55afe2094015d74843a994"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTWAIT4_1" ref="ga14644aa2ed55afe2094015d74843a994" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14644aa2ed55afe2094015d74843a994">FSMC_PATT4_ATTWAIT4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf1023d5ae8fab70e7fdfbaff4ed46657"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTWAIT4_2" ref="gaf1023d5ae8fab70e7fdfbaff4ed46657" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1023d5ae8fab70e7fdfbaff4ed46657">FSMC_PATT4_ATTWAIT4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga906c9684ffcd8f0f9222cbfd0e21885a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTWAIT4_3" ref="ga906c9684ffcd8f0f9222cbfd0e21885a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga906c9684ffcd8f0f9222cbfd0e21885a">FSMC_PATT4_ATTWAIT4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae8d341a7448f645a2f849e591515f020"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTWAIT4_4" ref="gae8d341a7448f645a2f849e591515f020" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8d341a7448f645a2f849e591515f020">FSMC_PATT4_ATTWAIT4_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf278272c5fdaa8fa7c84e1c095690632"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTWAIT4_5" ref="gaf278272c5fdaa8fa7c84e1c095690632" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf278272c5fdaa8fa7c84e1c095690632">FSMC_PATT4_ATTWAIT4_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga3126347e126717a761af0b6e44b9d72d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTWAIT4_6" ref="ga3126347e126717a761af0b6e44b9d72d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3126347e126717a761af0b6e44b9d72d">FSMC_PATT4_ATTWAIT4_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga34afb78710ca450ac7065f0bc263075c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PATT4_ATTWAIT4_7" ref="ga34afb78710ca450ac7065f0bc263075c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34afb78710ca450ac7065f0bc263075c">FSMC_PATT4_ATTWAIT4_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gafa528d578aec8bc0f77a2550d4e48438"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_ECCEN" ref="gafa528d578aec8bc0f77a2550d4e48438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC computation logic enable bit </p>

</div>
</div>
<a class="anchor" id="gaf2adbc7b4149193452b69bc55a968cd1"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_ECCPS" ref="gaf2adbc7b4149193452b69bc55a968cd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2adbc7b4149193452b69bc55a968cd1">FSMC_PCR2_ECCPS</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECCPS[1:0] bits (ECC page size) </p>

</div>
</div>
<a class="anchor" id="gae0e06e76b0dd7cc1f6b765b4c3ecfacb"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_ECCPS_0" ref="gae0e06e76b0dd7cc1f6b765b4c3ecfacb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae0e06e76b0dd7cc1f6b765b4c3ecfacb">FSMC_PCR2_ECCPS_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8b947299d05921085b531f12db860f41"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_ECCPS_1" ref="ga8b947299d05921085b531f12db860f41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b947299d05921085b531f12db860f41">FSMC_PCR2_ECCPS_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga199db72eae8707aba0b22ff18bd8bcd0"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_ECCPS_2" ref="ga199db72eae8707aba0b22ff18bd8bcd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga199db72eae8707aba0b22ff18bd8bcd0">FSMC_PCR2_ECCPS_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2a2bfd8de14f8c726439ba8f494b38a1"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_PBKEN" ref="ga2a2bfd8de14f8c726439ba8f494b38a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2bfd8de14f8c726439ba8f494b38a1">FSMC_PCR2_PBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC Card/NAND Flash memory bank enable bit </p>

</div>
</div>
<a class="anchor" id="ga175ab8f61bbc0bb5692fb62691db1ce3"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_PTYP" ref="ga175ab8f61bbc0bb5692fb62691db1ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga175ab8f61bbc0bb5692fb62691db1ce3">FSMC_PCR2_PTYP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory type </p>

</div>
</div>
<a class="anchor" id="ga26f3ae80c9bbede6929c20004804476d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_PWAITEN" ref="ga26f3ae80c9bbede6929c20004804476d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26f3ae80c9bbede6929c20004804476d">FSMC_PCR2_PWAITEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait feature enable bit </p>

</div>
</div>
<a class="anchor" id="ga656155275dc1c2f690687d07717e017a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_PWID" ref="ga656155275dc1c2f690687d07717e017a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga656155275dc1c2f690687d07717e017a">FSMC_PCR2_PWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PWID[1:0] bits (NAND Flash databus width) </p>

</div>
</div>
<a class="anchor" id="gae36f67be67a473c318fa937246c6de17"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_PWID_0" ref="gae36f67be67a473c318fa937246c6de17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae36f67be67a473c318fa937246c6de17">FSMC_PCR2_PWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6180d3899a37f7e518b1e4b8bf935baa"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_PWID_1" ref="ga6180d3899a37f7e518b1e4b8bf935baa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6180d3899a37f7e518b1e4b8bf935baa">FSMC_PCR2_PWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa6513b62e23afdbadc4b25697378a0f2"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_TAR" ref="gaa6513b62e23afdbadc4b25697378a0f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6513b62e23afdbadc4b25697378a0f2">FSMC_PCR2_TAR</a>&#160;&#160;&#160;((uint32_t)0x0001E000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TAR[3:0] bits (ALE to RE delay) </p>

</div>
</div>
<a class="anchor" id="gacd7e456c24f5978e8cb1078c633f0d23"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_TAR_0" ref="gacd7e456c24f5978e8cb1078c633f0d23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd7e456c24f5978e8cb1078c633f0d23">FSMC_PCR2_TAR_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8f0b2191750ab21af10f009e1a97ca13"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_TAR_1" ref="ga8f0b2191750ab21af10f009e1a97ca13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f0b2191750ab21af10f009e1a97ca13">FSMC_PCR2_TAR_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3de27b9eb559156b7ed87407206b7a17"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_TAR_2" ref="ga3de27b9eb559156b7ed87407206b7a17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de27b9eb559156b7ed87407206b7a17">FSMC_PCR2_TAR_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1c70f852bb8809e8ea4800a7dd616266"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_TAR_3" ref="ga1c70f852bb8809e8ea4800a7dd616266" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c70f852bb8809e8ea4800a7dd616266">FSMC_PCR2_TAR_3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa4f2c6c5ed8cd459a0822c35ea9e6800"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_TCLR" ref="gaa4f2c6c5ed8cd459a0822c35ea9e6800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2c6c5ed8cd459a0822c35ea9e6800">FSMC_PCR2_TCLR</a>&#160;&#160;&#160;((uint32_t)0x00001E00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TCLR[3:0] bits (CLE to RE delay) </p>

</div>
</div>
<a class="anchor" id="ga1edc7eec1b5a76a851175e5a7caa6c5c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_TCLR_0" ref="ga1edc7eec1b5a76a851175e5a7caa6c5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1edc7eec1b5a76a851175e5a7caa6c5c">FSMC_PCR2_TCLR_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf8baae9949bd0f294a698721da24808f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_TCLR_1" ref="gaf8baae9949bd0f294a698721da24808f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8baae9949bd0f294a698721da24808f">FSMC_PCR2_TCLR_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga01ba36d067efffcfe5ecea3af1411675"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_TCLR_2" ref="ga01ba36d067efffcfe5ecea3af1411675" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga01ba36d067efffcfe5ecea3af1411675">FSMC_PCR2_TCLR_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga4999b81ed8783cca5f3b25500183ff9a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR2_TCLR_3" ref="ga4999b81ed8783cca5f3b25500183ff9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4999b81ed8783cca5f3b25500183ff9a">FSMC_PCR2_TCLR_3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga723c4c8c3b97cd1ce18c3b5c888e5b4e"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_ECCEN" ref="ga723c4c8c3b97cd1ce18c3b5c888e5b4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga723c4c8c3b97cd1ce18c3b5c888e5b4e">FSMC_PCR3_ECCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC computation logic enable bit </p>

</div>
</div>
<a class="anchor" id="gaf8d92853ca6f97f72682c2f53f686998"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_ECCPS" ref="gaf8d92853ca6f97f72682c2f53f686998" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d92853ca6f97f72682c2f53f686998">FSMC_PCR3_ECCPS</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECCPS[2:0] bits (ECC page size) </p>

</div>
</div>
<a class="anchor" id="ga506daa911151e1b9de3ed2b5030d1a5a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_ECCPS_0" ref="ga506daa911151e1b9de3ed2b5030d1a5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga506daa911151e1b9de3ed2b5030d1a5a">FSMC_PCR3_ECCPS_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6403c557bd93b5297fa7fbbf8dc49cc9"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_ECCPS_1" ref="ga6403c557bd93b5297fa7fbbf8dc49cc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6403c557bd93b5297fa7fbbf8dc49cc9">FSMC_PCR3_ECCPS_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf041e921fb9af07e9c709d79bbfaec89"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_ECCPS_2" ref="gaf041e921fb9af07e9c709d79bbfaec89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf041e921fb9af07e9c709d79bbfaec89">FSMC_PCR3_ECCPS_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaac1334587ebb2f313078aab2c2f76cf7"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_PBKEN" ref="gaac1334587ebb2f313078aab2c2f76cf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac1334587ebb2f313078aab2c2f76cf7">FSMC_PCR3_PBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC Card/NAND Flash memory bank enable bit </p>

</div>
</div>
<a class="anchor" id="gade562589d0572ba223d2f6df265fe5b8"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_PTYP" ref="gade562589d0572ba223d2f6df265fe5b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade562589d0572ba223d2f6df265fe5b8">FSMC_PCR3_PTYP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory type </p>

</div>
</div>
<a class="anchor" id="gaae3f15324eb8692ddf3f294f358b1d8c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_PWAITEN" ref="gaae3f15324eb8692ddf3f294f358b1d8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae3f15324eb8692ddf3f294f358b1d8c">FSMC_PCR3_PWAITEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait feature enable bit </p>

</div>
</div>
<a class="anchor" id="gac6f9b4e4449f105aa9bd3630f0466b9f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_PWID" ref="gac6f9b4e4449f105aa9bd3630f0466b9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6f9b4e4449f105aa9bd3630f0466b9f">FSMC_PCR3_PWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PWID[1:0] bits (NAND Flash databus width) </p>

</div>
</div>
<a class="anchor" id="gae07191f4d5e3c3ec38b271b30cd1ee07"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_PWID_0" ref="gae07191f4d5e3c3ec38b271b30cd1ee07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae07191f4d5e3c3ec38b271b30cd1ee07">FSMC_PCR3_PWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa8819a742324c0523f3dc6b8959bcdd5"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_PWID_1" ref="gaa8819a742324c0523f3dc6b8959bcdd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8819a742324c0523f3dc6b8959bcdd5">FSMC_PCR3_PWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga199c4b0e690f0da0de46e372183da642"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_TAR" ref="ga199c4b0e690f0da0de46e372183da642" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga199c4b0e690f0da0de46e372183da642">FSMC_PCR3_TAR</a>&#160;&#160;&#160;((uint32_t)0x0001E000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TAR[3:0] bits (ALE to RE delay) </p>

</div>
</div>
<a class="anchor" id="gada0f17bcc683a5a6249348a63004e225"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_TAR_0" ref="gada0f17bcc683a5a6249348a63004e225" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada0f17bcc683a5a6249348a63004e225">FSMC_PCR3_TAR_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad4afb373f6f1cb1bedd653d8ea1dca78"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_TAR_1" ref="gad4afb373f6f1cb1bedd653d8ea1dca78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad4afb373f6f1cb1bedd653d8ea1dca78">FSMC_PCR3_TAR_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga597698c6059f70f61310456e83353738"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_TAR_2" ref="ga597698c6059f70f61310456e83353738" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga597698c6059f70f61310456e83353738">FSMC_PCR3_TAR_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga4bd7aaf7ffcad9f4477ac4f2927a0912"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_TAR_3" ref="ga4bd7aaf7ffcad9f4477ac4f2927a0912" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd7aaf7ffcad9f4477ac4f2927a0912">FSMC_PCR3_TAR_3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga478e4371d8baf2a0b2675b3113edb071"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_TCLR" ref="ga478e4371d8baf2a0b2675b3113edb071" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga478e4371d8baf2a0b2675b3113edb071">FSMC_PCR3_TCLR</a>&#160;&#160;&#160;((uint32_t)0x00001E00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TCLR[3:0] bits (CLE to RE delay) </p>

</div>
</div>
<a class="anchor" id="gadedb0d10b5b53656dc152b9264faffbd"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_TCLR_0" ref="gadedb0d10b5b53656dc152b9264faffbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadedb0d10b5b53656dc152b9264faffbd">FSMC_PCR3_TCLR_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab5536285f03b1732aed999d20c0e25aa"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_TCLR_1" ref="gab5536285f03b1732aed999d20c0e25aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab5536285f03b1732aed999d20c0e25aa">FSMC_PCR3_TCLR_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae7d40ba9c0f0da58948ee2cc546b634c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_TCLR_2" ref="gae7d40ba9c0f0da58948ee2cc546b634c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae7d40ba9c0f0da58948ee2cc546b634c">FSMC_PCR3_TCLR_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga63f96a640afa85d7521b05458f590a19"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR3_TCLR_3" ref="ga63f96a640afa85d7521b05458f590a19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga63f96a640afa85d7521b05458f590a19">FSMC_PCR3_TCLR_3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga646509f8bebb0d662c730ed4cabe741f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_ECCEN" ref="ga646509f8bebb0d662c730ed4cabe741f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga646509f8bebb0d662c730ed4cabe741f">FSMC_PCR4_ECCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC computation logic enable bit </p>

</div>
</div>
<a class="anchor" id="ga2308baba97f307b8beb6239702471038"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_ECCPS" ref="ga2308baba97f307b8beb6239702471038" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2308baba97f307b8beb6239702471038">FSMC_PCR4_ECCPS</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECCPS[2:0] bits (ECC page size) </p>

</div>
</div>
<a class="anchor" id="ga76514698225c0734c1e9be46b6dbd298"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_ECCPS_0" ref="ga76514698225c0734c1e9be46b6dbd298" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76514698225c0734c1e9be46b6dbd298">FSMC_PCR4_ECCPS_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1c43076003bbf01f95765125e19ab94d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_ECCPS_1" ref="ga1c43076003bbf01f95765125e19ab94d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c43076003bbf01f95765125e19ab94d">FSMC_PCR4_ECCPS_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac4ba96304e6618d4eb7672cdc3bd8f01"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_ECCPS_2" ref="gac4ba96304e6618d4eb7672cdc3bd8f01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4ba96304e6618d4eb7672cdc3bd8f01">FSMC_PCR4_ECCPS_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2f4a72bae5da27f8da23c13a54fe9622"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_PBKEN" ref="ga2f4a72bae5da27f8da23c13a54fe9622" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4a72bae5da27f8da23c13a54fe9622">FSMC_PCR4_PBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC Card/NAND Flash memory bank enable bit </p>

</div>
</div>
<a class="anchor" id="gabe2d6f4e9bdef35436d521ebbdca5e40"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_PTYP" ref="gabe2d6f4e9bdef35436d521ebbdca5e40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe2d6f4e9bdef35436d521ebbdca5e40">FSMC_PCR4_PTYP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory type </p>

</div>
</div>
<a class="anchor" id="gab07ce7c785eb296a615b2c50415de21b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_PWAITEN" ref="gab07ce7c785eb296a615b2c50415de21b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab07ce7c785eb296a615b2c50415de21b">FSMC_PCR4_PWAITEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait feature enable bit </p>

</div>
</div>
<a class="anchor" id="ga9486b2b7346570ecc5715f1d551c168a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_PWID" ref="ga9486b2b7346570ecc5715f1d551c168a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9486b2b7346570ecc5715f1d551c168a">FSMC_PCR4_PWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PWID[1:0] bits (NAND Flash databus width) </p>

</div>
</div>
<a class="anchor" id="ga0995cb320e6293ea435df275ce67359f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_PWID_0" ref="ga0995cb320e6293ea435df275ce67359f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0995cb320e6293ea435df275ce67359f">FSMC_PCR4_PWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8b6be32b3844a299a2c92089e81e27e9"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_PWID_1" ref="ga8b6be32b3844a299a2c92089e81e27e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b6be32b3844a299a2c92089e81e27e9">FSMC_PCR4_PWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0c583f305906f19b15ce3dc177fa21bd"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_TAR" ref="ga0c583f305906f19b15ce3dc177fa21bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c583f305906f19b15ce3dc177fa21bd">FSMC_PCR4_TAR</a>&#160;&#160;&#160;((uint32_t)0x0001E000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TAR[3:0] bits (ALE to RE delay) </p>

</div>
</div>
<a class="anchor" id="ga62fe4ede4c658b788596e8ea6f325c9f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_TAR_0" ref="ga62fe4ede4c658b788596e8ea6f325c9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga62fe4ede4c658b788596e8ea6f325c9f">FSMC_PCR4_TAR_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2a9958cbf815ac97c3500a46aaf573f5"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_TAR_1" ref="ga2a9958cbf815ac97c3500a46aaf573f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9958cbf815ac97c3500a46aaf573f5">FSMC_PCR4_TAR_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga669e16ecd48c92f65bd66f2da63fe53f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_TAR_2" ref="ga669e16ecd48c92f65bd66f2da63fe53f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga669e16ecd48c92f65bd66f2da63fe53f">FSMC_PCR4_TAR_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gad298ef64d36721696517ed0d4ac12d32"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_TAR_3" ref="gad298ef64d36721696517ed0d4ac12d32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad298ef64d36721696517ed0d4ac12d32">FSMC_PCR4_TAR_3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7c7164974019263cacbc7dda2fc14126"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_TCLR" ref="ga7c7164974019263cacbc7dda2fc14126" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7164974019263cacbc7dda2fc14126">FSMC_PCR4_TCLR</a>&#160;&#160;&#160;((uint32_t)0x00001E00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TCLR[3:0] bits (CLE to RE delay) </p>

</div>
</div>
<a class="anchor" id="ga0dd78ad0c755190a69b37ebac75a11dd"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_TCLR_0" ref="ga0dd78ad0c755190a69b37ebac75a11dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd78ad0c755190a69b37ebac75a11dd">FSMC_PCR4_TCLR_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf0ea2e2287999d3c7d6583aab492514d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_TCLR_1" ref="gaf0ea2e2287999d3c7d6583aab492514d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0ea2e2287999d3c7d6583aab492514d">FSMC_PCR4_TCLR_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga34dd56ee892fc187e105e4d820ce3b9a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_TCLR_2" ref="ga34dd56ee892fc187e105e4d820ce3b9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34dd56ee892fc187e105e4d820ce3b9a">FSMC_PCR4_TCLR_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0eb8dc60a469cfa96b3b3b7fad25ac92"></a><!-- doxytag: member="stm32f10x.h::FSMC_PCR4_TCLR_3" ref="ga0eb8dc60a469cfa96b3b3b7fad25ac92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb8dc60a469cfa96b3b3b7fad25ac92">FSMC_PCR4_TCLR_3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga4cce93379430df64fd697ad772bc477d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHIZ4" ref="ga4cce93379430df64fd697ad772bc477d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4cce93379430df64fd697ad772bc477d">FSMC_PIO4_IOHIZ4</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IOHIZ4[7:0] bits (I/O 4 databus HiZ time) </p>

</div>
</div>
<a class="anchor" id="gaaf3b5c59e3eb4e259ddb722b1e536e5c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHIZ4_0" ref="gaaf3b5c59e3eb4e259ddb722b1e536e5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf3b5c59e3eb4e259ddb722b1e536e5c">FSMC_PIO4_IOHIZ4_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3e8c66264d4ec7b69de613cb528cfee2"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHIZ4_1" ref="ga3e8c66264d4ec7b69de613cb528cfee2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8c66264d4ec7b69de613cb528cfee2">FSMC_PIO4_IOHIZ4_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab943b8acd274a8892e691ffab36a6a21"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHIZ4_2" ref="gab943b8acd274a8892e691ffab36a6a21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab943b8acd274a8892e691ffab36a6a21">FSMC_PIO4_IOHIZ4_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga4184c40fd57a850605ac12c73553b6ba"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHIZ4_3" ref="ga4184c40fd57a850605ac12c73553b6ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4184c40fd57a850605ac12c73553b6ba">FSMC_PIO4_IOHIZ4_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga9f966bdf26f7fa0f52076438219df7ee"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHIZ4_4" ref="ga9f966bdf26f7fa0f52076438219df7ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f966bdf26f7fa0f52076438219df7ee">FSMC_PIO4_IOHIZ4_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga9ba68883e73a331543a2990a76d1e91a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHIZ4_5" ref="ga9ba68883e73a331543a2990a76d1e91a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ba68883e73a331543a2990a76d1e91a">FSMC_PIO4_IOHIZ4_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga8b2c084a1dfbf7fb7bd922faa48bad8a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHIZ4_6" ref="ga8b2c084a1dfbf7fb7bd922faa48bad8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2c084a1dfbf7fb7bd922faa48bad8a">FSMC_PIO4_IOHIZ4_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gabc8aef29e6eaecd3ff2c13bae143b8b4"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHIZ4_7" ref="gabc8aef29e6eaecd3ff2c13bae143b8b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc8aef29e6eaecd3ff2c13bae143b8b4">FSMC_PIO4_IOHIZ4_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gab55064df0d9fab8a072da6baa7b85878"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHOLD4" ref="gab55064df0d9fab8a072da6baa7b85878" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab55064df0d9fab8a072da6baa7b85878">FSMC_PIO4_IOHOLD4</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IOHOLD4[7:0] bits (I/O 4 hold time) </p>

</div>
</div>
<a class="anchor" id="gadc1a288b385fcf83bfa95da479d387a4"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHOLD4_0" ref="gadc1a288b385fcf83bfa95da479d387a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc1a288b385fcf83bfa95da479d387a4">FSMC_PIO4_IOHOLD4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga402d7221ee27ce71d1b8bb18539d8307"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHOLD4_1" ref="ga402d7221ee27ce71d1b8bb18539d8307" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga402d7221ee27ce71d1b8bb18539d8307">FSMC_PIO4_IOHOLD4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga274c5b835ec95c97c4f1c6ebbf72a096"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHOLD4_2" ref="ga274c5b835ec95c97c4f1c6ebbf72a096" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga274c5b835ec95c97c4f1c6ebbf72a096">FSMC_PIO4_IOHOLD4_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga519b9b4ae5b136769278eb98eb10c3a6"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHOLD4_3" ref="ga519b9b4ae5b136769278eb98eb10c3a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga519b9b4ae5b136769278eb98eb10c3a6">FSMC_PIO4_IOHOLD4_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab2d013be2823d9ea9b81f8f76331c11d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHOLD4_4" ref="gab2d013be2823d9ea9b81f8f76331c11d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2d013be2823d9ea9b81f8f76331c11d">FSMC_PIO4_IOHOLD4_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga5a14c965f1ff993e0976aaefe638e2f6"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHOLD4_5" ref="ga5a14c965f1ff993e0976aaefe638e2f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a14c965f1ff993e0976aaefe638e2f6">FSMC_PIO4_IOHOLD4_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga49411f21445032ad8eaca19e89d204bc"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHOLD4_6" ref="ga49411f21445032ad8eaca19e89d204bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga49411f21445032ad8eaca19e89d204bc">FSMC_PIO4_IOHOLD4_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga323dcc3be986d57d14b794cca0038953"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOHOLD4_7" ref="ga323dcc3be986d57d14b794cca0038953" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga323dcc3be986d57d14b794cca0038953">FSMC_PIO4_IOHOLD4_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gaf14b77f09f496a1325b5384eef54dd4a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOSET4" ref="gaf14b77f09f496a1325b5384eef54dd4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf14b77f09f496a1325b5384eef54dd4a">FSMC_PIO4_IOSET4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IOSET4[7:0] bits (I/O 4 setup time) </p>

</div>
</div>
<a class="anchor" id="ga29c07a816f3065ae0c9287b6e3e0e967"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOSET4_0" ref="ga29c07a816f3065ae0c9287b6e3e0e967" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29c07a816f3065ae0c9287b6e3e0e967">FSMC_PIO4_IOSET4_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac31898a52e172935f354819c50d3ef8d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOSET4_1" ref="gac31898a52e172935f354819c50d3ef8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac31898a52e172935f354819c50d3ef8d">FSMC_PIO4_IOSET4_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf35797347825725faef495c676269927"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOSET4_2" ref="gaf35797347825725faef495c676269927" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35797347825725faef495c676269927">FSMC_PIO4_IOSET4_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gae45109e3dcc3c3a15efd13eddffdd8c9"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOSET4_3" ref="gae45109e3dcc3c3a15efd13eddffdd8c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae45109e3dcc3c3a15efd13eddffdd8c9">FSMC_PIO4_IOSET4_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga349e3a58f832fbc9de16955521355c29"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOSET4_4" ref="ga349e3a58f832fbc9de16955521355c29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga349e3a58f832fbc9de16955521355c29">FSMC_PIO4_IOSET4_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf3304545838a6e20742b0203e0cb023a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOSET4_5" ref="gaf3304545838a6e20742b0203e0cb023a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3304545838a6e20742b0203e0cb023a">FSMC_PIO4_IOSET4_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga800ab779078734ca86eedb6c9e77bc57"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOSET4_6" ref="ga800ab779078734ca86eedb6c9e77bc57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga800ab779078734ca86eedb6c9e77bc57">FSMC_PIO4_IOSET4_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga7e29b066726c486c6503d417d18904b1"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOSET4_7" ref="ga7e29b066726c486c6503d417d18904b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e29b066726c486c6503d417d18904b1">FSMC_PIO4_IOSET4_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga035a0645caab3851714123302dd0af1c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOWAIT4" ref="ga035a0645caab3851714123302dd0af1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga035a0645caab3851714123302dd0af1c">FSMC_PIO4_IOWAIT4</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IOWAIT4[7:0] bits (I/O 4 wait time) </p>

</div>
</div>
<a class="anchor" id="gafb868a5bf3d33997c782f296440cabf7"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOWAIT4_0" ref="gafb868a5bf3d33997c782f296440cabf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb868a5bf3d33997c782f296440cabf7">FSMC_PIO4_IOWAIT4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaaa48c96fedf31c6ab444828d60e471da"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOWAIT4_1" ref="gaaa48c96fedf31c6ab444828d60e471da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa48c96fedf31c6ab444828d60e471da">FSMC_PIO4_IOWAIT4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga342e42235a123ea11544b1a230b07a75"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOWAIT4_2" ref="ga342e42235a123ea11544b1a230b07a75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga342e42235a123ea11544b1a230b07a75">FSMC_PIO4_IOWAIT4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9c012d7c41f51516580766d6ac36d82f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOWAIT4_3" ref="ga9c012d7c41f51516580766d6ac36d82f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c012d7c41f51516580766d6ac36d82f">FSMC_PIO4_IOWAIT4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5331b528505a31a2b39deca7a5ddba02"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOWAIT4_4" ref="ga5331b528505a31a2b39deca7a5ddba02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5331b528505a31a2b39deca7a5ddba02">FSMC_PIO4_IOWAIT4_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaabbfbc377efde5170ac484795a0a4215"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOWAIT4_5" ref="gaabbfbc377efde5170ac484795a0a4215" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabbfbc377efde5170ac484795a0a4215">FSMC_PIO4_IOWAIT4_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga0be64ff24a6ccb7eef471ad2ad0e283b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOWAIT4_6" ref="ga0be64ff24a6ccb7eef471ad2ad0e283b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0be64ff24a6ccb7eef471ad2ad0e283b">FSMC_PIO4_IOWAIT4_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga3e3fc1b8cfa57116c0521cafd7e733cc"></a><!-- doxytag: member="stm32f10x.h::FSMC_PIO4_IOWAIT4_7" ref="ga3e3fc1b8cfa57116c0521cafd7e733cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e3fc1b8cfa57116c0521cafd7e733cc">FSMC_PIO4_IOWAIT4_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga8a7783e155a688bf79e68ebf570421c4"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHIZ2" ref="ga8a7783e155a688bf79e68ebf570421c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a7783e155a688bf79e68ebf570421c4">FSMC_PMEM2_MEMHIZ2</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) </p>

</div>
</div>
<a class="anchor" id="ga8bb51ecefa94c1ab3b91c7a14705b8c8"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHIZ2_0" ref="ga8bb51ecefa94c1ab3b91c7a14705b8c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb51ecefa94c1ab3b91c7a14705b8c8">FSMC_PMEM2_MEMHIZ2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4c0d8bf861d9918763b7391d4ad287b0"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHIZ2_1" ref="ga4c0d8bf861d9918763b7391d4ad287b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c0d8bf861d9918763b7391d4ad287b0">FSMC_PMEM2_MEMHIZ2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaebd6a4457fa0ac4f1b98fdc58bef9999"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHIZ2_2" ref="gaebd6a4457fa0ac4f1b98fdc58bef9999" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaebd6a4457fa0ac4f1b98fdc58bef9999">FSMC_PMEM2_MEMHIZ2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaded9a6b1b516fa2595988c84c5465f9b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHIZ2_3" ref="gaded9a6b1b516fa2595988c84c5465f9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaded9a6b1b516fa2595988c84c5465f9b">FSMC_PMEM2_MEMHIZ2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gad9b1831fb25422c7a126a7d029223394"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHIZ2_4" ref="gad9b1831fb25422c7a126a7d029223394" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9b1831fb25422c7a126a7d029223394">FSMC_PMEM2_MEMHIZ2_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gae828a4dde56e15f78ab156feeb329af9"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHIZ2_5" ref="gae828a4dde56e15f78ab156feeb329af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae828a4dde56e15f78ab156feeb329af9">FSMC_PMEM2_MEMHIZ2_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gacf5464a2e8aeec6eb06c58283168ef97"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHIZ2_6" ref="gacf5464a2e8aeec6eb06c58283168ef97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf5464a2e8aeec6eb06c58283168ef97">FSMC_PMEM2_MEMHIZ2_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga3c5ca1880a516478e1b8f1142066c004"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHIZ2_7" ref="ga3c5ca1880a516478e1b8f1142066c004" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5ca1880a516478e1b8f1142066c004">FSMC_PMEM2_MEMHIZ2_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gaad2c79ef9df8b619e93c15b506f4fd7d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHOLD2" ref="gaad2c79ef9df8b619e93c15b506f4fd7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad2c79ef9df8b619e93c15b506f4fd7d">FSMC_PMEM2_MEMHOLD2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMHOLD2[7:0] bits (Common memory 2 hold time) </p>

</div>
</div>
<a class="anchor" id="gadd16a720c69fcac1f6b798cf6f9bbb7e"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHOLD2_0" ref="gadd16a720c69fcac1f6b798cf6f9bbb7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd16a720c69fcac1f6b798cf6f9bbb7e">FSMC_PMEM2_MEMHOLD2_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4630e2bdb842914d0f7b53d4ed610122"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHOLD2_1" ref="ga4630e2bdb842914d0f7b53d4ed610122" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4630e2bdb842914d0f7b53d4ed610122">FSMC_PMEM2_MEMHOLD2_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacf699fd414971d0c52159c21652f5e58"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHOLD2_2" ref="gacf699fd414971d0c52159c21652f5e58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf699fd414971d0c52159c21652f5e58">FSMC_PMEM2_MEMHOLD2_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gad3e1f50389b82f8737a12ef6d1683c4f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHOLD2_3" ref="gad3e1f50389b82f8737a12ef6d1683c4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3e1f50389b82f8737a12ef6d1683c4f">FSMC_PMEM2_MEMHOLD2_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga00c7b1a8cbcbcbcc0495ebd7c877ca9e"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHOLD2_4" ref="ga00c7b1a8cbcbcbcc0495ebd7c877ca9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00c7b1a8cbcbcbcc0495ebd7c877ca9e">FSMC_PMEM2_MEMHOLD2_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga9cd7c5637824522c2bd0f2cd165ca218"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHOLD2_5" ref="ga9cd7c5637824522c2bd0f2cd165ca218" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cd7c5637824522c2bd0f2cd165ca218">FSMC_PMEM2_MEMHOLD2_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga52ee3806d174025ab98d6c9148f17ae2"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHOLD2_6" ref="ga52ee3806d174025ab98d6c9148f17ae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52ee3806d174025ab98d6c9148f17ae2">FSMC_PMEM2_MEMHOLD2_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gad1afae5788b827aebc3df92c74754b38"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMHOLD2_7" ref="gad1afae5788b827aebc3df92c74754b38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1afae5788b827aebc3df92c74754b38">FSMC_PMEM2_MEMHOLD2_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga50a34195ddb7ab7aebc2acac39b27536"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMSET2" ref="ga50a34195ddb7ab7aebc2acac39b27536" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga50a34195ddb7ab7aebc2acac39b27536">FSMC_PMEM2_MEMSET2</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMSET2[7:0] bits (Common memory 2 setup time) </p>

</div>
</div>
<a class="anchor" id="ga529858550113070878ce680da0a6bf7d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMSET2_0" ref="ga529858550113070878ce680da0a6bf7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga529858550113070878ce680da0a6bf7d">FSMC_PMEM2_MEMSET2_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga28517c1f5aeded21b3f0326247b0bbe1"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMSET2_1" ref="ga28517c1f5aeded21b3f0326247b0bbe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28517c1f5aeded21b3f0326247b0bbe1">FSMC_PMEM2_MEMSET2_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1f59339df091ad8a00d75c32b335b711"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMSET2_2" ref="ga1f59339df091ad8a00d75c32b335b711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f59339df091ad8a00d75c32b335b711">FSMC_PMEM2_MEMSET2_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga7715c089272c9709e8f94590b46be609"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMSET2_3" ref="ga7715c089272c9709e8f94590b46be609" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7715c089272c9709e8f94590b46be609">FSMC_PMEM2_MEMSET2_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga31a0e44106c1ec87375054be15b1cb84"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMSET2_4" ref="ga31a0e44106c1ec87375054be15b1cb84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31a0e44106c1ec87375054be15b1cb84">FSMC_PMEM2_MEMSET2_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga221edf50060c5dad91de3c0b877fdbfc"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMSET2_5" ref="ga221edf50060c5dad91de3c0b877fdbfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga221edf50060c5dad91de3c0b877fdbfc">FSMC_PMEM2_MEMSET2_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga5dc6beefe3ea22a84dbc44fd30843778"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMSET2_6" ref="ga5dc6beefe3ea22a84dbc44fd30843778" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5dc6beefe3ea22a84dbc44fd30843778">FSMC_PMEM2_MEMSET2_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gae14181cbd85100c2b3b104525c42ee6c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMSET2_7" ref="gae14181cbd85100c2b3b104525c42ee6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae14181cbd85100c2b3b104525c42ee6c">FSMC_PMEM2_MEMSET2_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga7affee760cfe5d04a58bda9cd7fc5f72"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMWAIT2" ref="ga7affee760cfe5d04a58bda9cd7fc5f72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7affee760cfe5d04a58bda9cd7fc5f72">FSMC_PMEM2_MEMWAIT2</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMWAIT2[7:0] bits (Common memory 2 wait time) </p>

</div>
</div>
<a class="anchor" id="ga7ee1c7f3347678dff204e6ac8c6eaf4f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMWAIT2_0" ref="ga7ee1c7f3347678dff204e6ac8c6eaf4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ee1c7f3347678dff204e6ac8c6eaf4f">FSMC_PMEM2_MEMWAIT2_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga56de464fa3f895e75f0ec2ff3f9e1e1e"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMWAIT2_1" ref="ga56de464fa3f895e75f0ec2ff3f9e1e1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56de464fa3f895e75f0ec2ff3f9e1e1e">FSMC_PMEM2_MEMWAIT2_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga922a823292054746923fb13b8f4c1b5c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMWAIT2_2" ref="ga922a823292054746923fb13b8f4c1b5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga922a823292054746923fb13b8f4c1b5c">FSMC_PMEM2_MEMWAIT2_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga44f9c0141f457b0ef0ff42c1645d7337"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMWAIT2_3" ref="ga44f9c0141f457b0ef0ff42c1645d7337" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44f9c0141f457b0ef0ff42c1645d7337">FSMC_PMEM2_MEMWAIT2_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga8d15645ffe422f3e35cc03efd93361cb"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMWAIT2_4" ref="ga8d15645ffe422f3e35cc03efd93361cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d15645ffe422f3e35cc03efd93361cb">FSMC_PMEM2_MEMWAIT2_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga640d5866b22b11924b7e4c9bfc608624"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMWAIT2_5" ref="ga640d5866b22b11924b7e4c9bfc608624" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga640d5866b22b11924b7e4c9bfc608624">FSMC_PMEM2_MEMWAIT2_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga51d69f501306eae03db719cb52065b3c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMWAIT2_6" ref="ga51d69f501306eae03db719cb52065b3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51d69f501306eae03db719cb52065b3c">FSMC_PMEM2_MEMWAIT2_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga127b0e01d15f1007cfa67247a99da26f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM2_MEMWAIT2_7" ref="ga127b0e01d15f1007cfa67247a99da26f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga127b0e01d15f1007cfa67247a99da26f">FSMC_PMEM2_MEMWAIT2_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga3a77d54c66589f233792d30fc83e7f12"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHIZ3" ref="ga3a77d54c66589f233792d30fc83e7f12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a77d54c66589f233792d30fc83e7f12">FSMC_PMEM3_MEMHIZ3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) </p>

</div>
</div>
<a class="anchor" id="ga2d8453ab8a7488ff13c681154bfd293c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHIZ3_0" ref="ga2d8453ab8a7488ff13c681154bfd293c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8453ab8a7488ff13c681154bfd293c">FSMC_PMEM3_MEMHIZ3_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf023951ad4fd31a691cc26fc3c27ec46"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHIZ3_1" ref="gaf023951ad4fd31a691cc26fc3c27ec46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf023951ad4fd31a691cc26fc3c27ec46">FSMC_PMEM3_MEMHIZ3_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaaf8d790834161e0224c878cd8eab190e"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHIZ3_2" ref="gaaf8d790834161e0224c878cd8eab190e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf8d790834161e0224c878cd8eab190e">FSMC_PMEM3_MEMHIZ3_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga26daeb039123824e2de5fdd64cb3a1ff"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHIZ3_3" ref="ga26daeb039123824e2de5fdd64cb3a1ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26daeb039123824e2de5fdd64cb3a1ff">FSMC_PMEM3_MEMHIZ3_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gafd06d96e44933ce665b2af8c2a4098e4"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHIZ3_4" ref="gafd06d96e44933ce665b2af8c2a4098e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd06d96e44933ce665b2af8c2a4098e4">FSMC_PMEM3_MEMHIZ3_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaef1254b2e2251da2b30aa297d1d0a1f8"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHIZ3_5" ref="gaef1254b2e2251da2b30aa297d1d0a1f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef1254b2e2251da2b30aa297d1d0a1f8">FSMC_PMEM3_MEMHIZ3_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gaf33c72c5ab0747d587a801835cf1a897"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHIZ3_6" ref="gaf33c72c5ab0747d587a801835cf1a897" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf33c72c5ab0747d587a801835cf1a897">FSMC_PMEM3_MEMHIZ3_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gaa7304d0d28edd32a70be474e656fbf8e"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHIZ3_7" ref="gaa7304d0d28edd32a70be474e656fbf8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7304d0d28edd32a70be474e656fbf8e">FSMC_PMEM3_MEMHIZ3_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gac8ef1e0f4db1e2792b0939f9058a149b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHOLD3" ref="gac8ef1e0f4db1e2792b0939f9058a149b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8ef1e0f4db1e2792b0939f9058a149b">FSMC_PMEM3_MEMHOLD3</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMHOLD3[7:0] bits (Common memory 3 hold time) </p>

</div>
</div>
<a class="anchor" id="gaa1abd4698bb45c784b23b8d431eb90f1"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHOLD3_0" ref="gaa1abd4698bb45c784b23b8d431eb90f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1abd4698bb45c784b23b8d431eb90f1">FSMC_PMEM3_MEMHOLD3_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0a93e71d784bdb1cd115805feac42d6b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHOLD3_1" ref="ga0a93e71d784bdb1cd115805feac42d6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a93e71d784bdb1cd115805feac42d6b">FSMC_PMEM3_MEMHOLD3_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga20a5443b5236e71b8dfe0620abffbd68"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHOLD3_2" ref="ga20a5443b5236e71b8dfe0620abffbd68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga20a5443b5236e71b8dfe0620abffbd68">FSMC_PMEM3_MEMHOLD3_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3b330eabb266b26cf6aa93b12bfe7b38"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHOLD3_3" ref="ga3b330eabb266b26cf6aa93b12bfe7b38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b330eabb266b26cf6aa93b12bfe7b38">FSMC_PMEM3_MEMHOLD3_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gac6d1864268bb87124d127d92e8db54dc"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHOLD3_4" ref="gac6d1864268bb87124d127d92e8db54dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6d1864268bb87124d127d92e8db54dc">FSMC_PMEM3_MEMHOLD3_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8968569a91c0b5d6c456074ddfc98aa3"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHOLD3_5" ref="ga8968569a91c0b5d6c456074ddfc98aa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8968569a91c0b5d6c456074ddfc98aa3">FSMC_PMEM3_MEMHOLD3_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gaf40967f9e19b41e2692b7fe1177b8629"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHOLD3_6" ref="gaf40967f9e19b41e2692b7fe1177b8629" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf40967f9e19b41e2692b7fe1177b8629">FSMC_PMEM3_MEMHOLD3_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gaf0da29e1e300e47aebb0bd47bf5f0563"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMHOLD3_7" ref="gaf0da29e1e300e47aebb0bd47bf5f0563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0da29e1e300e47aebb0bd47bf5f0563">FSMC_PMEM3_MEMHOLD3_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gaf69ac574f9be3c11ada1e2dc4c3abe4f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMSET3" ref="gaf69ac574f9be3c11ada1e2dc4c3abe4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf69ac574f9be3c11ada1e2dc4c3abe4f">FSMC_PMEM3_MEMSET3</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMSET3[7:0] bits (Common memory 3 setup time) </p>

</div>
</div>
<a class="anchor" id="gaee68bc7ff3e4cf11c2ca826541858c6a"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMSET3_0" ref="gaee68bc7ff3e4cf11c2ca826541858c6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee68bc7ff3e4cf11c2ca826541858c6a">FSMC_PMEM3_MEMSET3_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafa10132605ec4a4be1ab48ee6b36080e"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMSET3_1" ref="gafa10132605ec4a4be1ab48ee6b36080e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa10132605ec4a4be1ab48ee6b36080e">FSMC_PMEM3_MEMSET3_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacd867b06de7c7a49244b6a35570d2cd2"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMSET3_2" ref="gacd867b06de7c7a49244b6a35570d2cd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd867b06de7c7a49244b6a35570d2cd2">FSMC_PMEM3_MEMSET3_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga292a8826723614aa2504a376f4a2e5d5"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMSET3_3" ref="ga292a8826723614aa2504a376f4a2e5d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga292a8826723614aa2504a376f4a2e5d5">FSMC_PMEM3_MEMSET3_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga98703fee6465ba580b052ef76f2c63f2"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMSET3_4" ref="ga98703fee6465ba580b052ef76f2c63f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga98703fee6465ba580b052ef76f2c63f2">FSMC_PMEM3_MEMSET3_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaaea28a64fc9a7e0df35826b4ec372361"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMSET3_5" ref="gaaea28a64fc9a7e0df35826b4ec372361" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaea28a64fc9a7e0df35826b4ec372361">FSMC_PMEM3_MEMSET3_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gaea51bbe866574be10bdc1d2d16bb9810"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMSET3_6" ref="gaea51bbe866574be10bdc1d2d16bb9810" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea51bbe866574be10bdc1d2d16bb9810">FSMC_PMEM3_MEMSET3_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga702eeb8c3930ea564af728cc3bb9044b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMSET3_7" ref="ga702eeb8c3930ea564af728cc3bb9044b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga702eeb8c3930ea564af728cc3bb9044b">FSMC_PMEM3_MEMSET3_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga4243cb8b53a10143621872c0d0ed318b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMWAIT3" ref="ga4243cb8b53a10143621872c0d0ed318b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4243cb8b53a10143621872c0d0ed318b">FSMC_PMEM3_MEMWAIT3</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMWAIT3[7:0] bits (Common memory 3 wait time) </p>

</div>
</div>
<a class="anchor" id="ga30d8aad77f584d1c380b6d04d4984ac5"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMWAIT3_0" ref="ga30d8aad77f584d1c380b6d04d4984ac5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30d8aad77f584d1c380b6d04d4984ac5">FSMC_PMEM3_MEMWAIT3_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaacf4638838e3cf2dfa076ef795596967"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMWAIT3_1" ref="gaacf4638838e3cf2dfa076ef795596967" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaacf4638838e3cf2dfa076ef795596967">FSMC_PMEM3_MEMWAIT3_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa1c65a1027062f3fff04dfdd24c33e64"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMWAIT3_2" ref="gaa1c65a1027062f3fff04dfdd24c33e64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1c65a1027062f3fff04dfdd24c33e64">FSMC_PMEM3_MEMWAIT3_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gae23146168ddc8e06defd6e75390dde1d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMWAIT3_3" ref="gae23146168ddc8e06defd6e75390dde1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae23146168ddc8e06defd6e75390dde1d">FSMC_PMEM3_MEMWAIT3_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga79640d63c03f94bd4f38859c46bad820"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMWAIT3_4" ref="ga79640d63c03f94bd4f38859c46bad820" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79640d63c03f94bd4f38859c46bad820">FSMC_PMEM3_MEMWAIT3_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8d36841fa1730bbbc825278cffd623f3"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMWAIT3_5" ref="ga8d36841fa1730bbbc825278cffd623f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d36841fa1730bbbc825278cffd623f3">FSMC_PMEM3_MEMWAIT3_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga2bd34f98ee23b7a58ac63cd195c00d70"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMWAIT3_6" ref="ga2bd34f98ee23b7a58ac63cd195c00d70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd34f98ee23b7a58ac63cd195c00d70">FSMC_PMEM3_MEMWAIT3_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga0f485579592b7fdf2e480523ee220418"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM3_MEMWAIT3_7" ref="ga0f485579592b7fdf2e480523ee220418" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f485579592b7fdf2e480523ee220418">FSMC_PMEM3_MEMWAIT3_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga6b194500112e61e5dd41ded843bb08c6"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHIZ4" ref="ga6b194500112e61e5dd41ded843bb08c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b194500112e61e5dd41ded843bb08c6">FSMC_PMEM4_MEMHIZ4</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) </p>

</div>
</div>
<a class="anchor" id="ga9298e847d13d24cbe87a3c477af9f02c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHIZ4_0" ref="ga9298e847d13d24cbe87a3c477af9f02c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9298e847d13d24cbe87a3c477af9f02c">FSMC_PMEM4_MEMHIZ4_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga591eb0822bbb91c4ba12f80d35424c4c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHIZ4_1" ref="ga591eb0822bbb91c4ba12f80d35424c4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga591eb0822bbb91c4ba12f80d35424c4c">FSMC_PMEM4_MEMHIZ4_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6db858408154b3694bb1fdc995f7e069"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHIZ4_2" ref="ga6db858408154b3694bb1fdc995f7e069" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6db858408154b3694bb1fdc995f7e069">FSMC_PMEM4_MEMHIZ4_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0e38ef7ec628928bea867de00af9b206"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHIZ4_3" ref="ga0e38ef7ec628928bea867de00af9b206" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e38ef7ec628928bea867de00af9b206">FSMC_PMEM4_MEMHIZ4_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga81a86c24f41bd5363793953df972d941"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHIZ4_4" ref="ga81a86c24f41bd5363793953df972d941" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81a86c24f41bd5363793953df972d941">FSMC_PMEM4_MEMHIZ4_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga08a6ec2df1aa20cfcfacaed7e60417a0"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHIZ4_5" ref="ga08a6ec2df1aa20cfcfacaed7e60417a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga08a6ec2df1aa20cfcfacaed7e60417a0">FSMC_PMEM4_MEMHIZ4_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga443fff9e0a661cce0d3fe96886eceb0b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHIZ4_6" ref="ga443fff9e0a661cce0d3fe96886eceb0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga443fff9e0a661cce0d3fe96886eceb0b">FSMC_PMEM4_MEMHIZ4_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga90cf92af2475f9f7cadbb9553225260d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHIZ4_7" ref="ga90cf92af2475f9f7cadbb9553225260d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga90cf92af2475f9f7cadbb9553225260d">FSMC_PMEM4_MEMHIZ4_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga5028f0c2a642b7faedf602f0b2c0d64c"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHOLD4" ref="ga5028f0c2a642b7faedf602f0b2c0d64c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5028f0c2a642b7faedf602f0b2c0d64c">FSMC_PMEM4_MEMHOLD4</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMHOLD4[7:0] bits (Common memory 4 hold time) </p>

</div>
</div>
<a class="anchor" id="gaf07eef15a372886fda3182f49e2e912e"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHOLD4_0" ref="gaf07eef15a372886fda3182f49e2e912e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf07eef15a372886fda3182f49e2e912e">FSMC_PMEM4_MEMHOLD4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa05a691ca81b6fe6df07adb1c5142597"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHOLD4_1" ref="gaa05a691ca81b6fe6df07adb1c5142597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa05a691ca81b6fe6df07adb1c5142597">FSMC_PMEM4_MEMHOLD4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaafd4f50c33f4ec69e878983fb6065c73"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHOLD4_2" ref="gaafd4f50c33f4ec69e878983fb6065c73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaafd4f50c33f4ec69e878983fb6065c73">FSMC_PMEM4_MEMHOLD4_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac3cf67d6699d41fc042aed2be6d6aef0"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHOLD4_3" ref="gac3cf67d6699d41fc042aed2be6d6aef0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3cf67d6699d41fc042aed2be6d6aef0">FSMC_PMEM4_MEMHOLD4_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga963acb8aef1a1e3f7f369421a3f9bfd9"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHOLD4_4" ref="ga963acb8aef1a1e3f7f369421a3f9bfd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga963acb8aef1a1e3f7f369421a3f9bfd9">FSMC_PMEM4_MEMHOLD4_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gac3ca8c6eb5fde2be7d38bde8aedb5522"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHOLD4_5" ref="gac3ca8c6eb5fde2be7d38bde8aedb5522" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca8c6eb5fde2be7d38bde8aedb5522">FSMC_PMEM4_MEMHOLD4_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gae0352f9aa02c4037d690b516d7385d27"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHOLD4_6" ref="gae0352f9aa02c4037d690b516d7385d27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae0352f9aa02c4037d690b516d7385d27">FSMC_PMEM4_MEMHOLD4_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga880aa86c933687f7565b7ab79776923e"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMHOLD4_7" ref="ga880aa86c933687f7565b7ab79776923e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga880aa86c933687f7565b7ab79776923e">FSMC_PMEM4_MEMHOLD4_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga3b5cb5385ce2cef772ee4493c25617aa"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMSET4" ref="ga3b5cb5385ce2cef772ee4493c25617aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5cb5385ce2cef772ee4493c25617aa">FSMC_PMEM4_MEMSET4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMSET4[7:0] bits (Common memory 4 setup time) </p>

</div>
</div>
<a class="anchor" id="ga6df1a1190522593b71da113c7ea8cfab"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMSET4_0" ref="ga6df1a1190522593b71da113c7ea8cfab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6df1a1190522593b71da113c7ea8cfab">FSMC_PMEM4_MEMSET4_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6fa76a9c077f40e973df8fe6903c69c4"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMSET4_1" ref="ga6fa76a9c077f40e973df8fe6903c69c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa76a9c077f40e973df8fe6903c69c4">FSMC_PMEM4_MEMSET4_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga03ddc1ecb61313593976bf70aec06e9f"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMSET4_2" ref="ga03ddc1ecb61313593976bf70aec06e9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03ddc1ecb61313593976bf70aec06e9f">FSMC_PMEM4_MEMSET4_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga4280253a6049c7739c6b70a6d7940998"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMSET4_3" ref="ga4280253a6049c7739c6b70a6d7940998" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4280253a6049c7739c6b70a6d7940998">FSMC_PMEM4_MEMSET4_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga153d7b557dc40b797f93bf5593808279"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMSET4_4" ref="ga153d7b557dc40b797f93bf5593808279" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga153d7b557dc40b797f93bf5593808279">FSMC_PMEM4_MEMSET4_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gabc8fc6eadc2e952227c121b6d6114834"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMSET4_5" ref="gabc8fc6eadc2e952227c121b6d6114834" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc8fc6eadc2e952227c121b6d6114834">FSMC_PMEM4_MEMSET4_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gaecce633b6da6db82000f1d39dc23bb3b"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMSET4_6" ref="gaecce633b6da6db82000f1d39dc23bb3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaecce633b6da6db82000f1d39dc23bb3b">FSMC_PMEM4_MEMSET4_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga04c68698ff6f47551244ae5a26893059"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMSET4_7" ref="ga04c68698ff6f47551244ae5a26893059" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga04c68698ff6f47551244ae5a26893059">FSMC_PMEM4_MEMSET4_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga9673f81abf15ad70d09520db9ddfc58d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMWAIT4" ref="ga9673f81abf15ad70d09520db9ddfc58d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9673f81abf15ad70d09520db9ddfc58d">FSMC_PMEM4_MEMWAIT4</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MEMWAIT4[7:0] bits (Common memory 4 wait time) </p>

</div>
</div>
<a class="anchor" id="ga9c88b294c963e5be76da4bf3048af411"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMWAIT4_0" ref="ga9c88b294c963e5be76da4bf3048af411" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c88b294c963e5be76da4bf3048af411">FSMC_PMEM4_MEMWAIT4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga24d45891fa0a503d81f68f62f5fd18e5"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMWAIT4_1" ref="ga24d45891fa0a503d81f68f62f5fd18e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga24d45891fa0a503d81f68f62f5fd18e5">FSMC_PMEM4_MEMWAIT4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf1fa35a7722b6339a7cef85b5be2280d"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMWAIT4_2" ref="gaf1fa35a7722b6339a7cef85b5be2280d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fa35a7722b6339a7cef85b5be2280d">FSMC_PMEM4_MEMWAIT4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga929f7f1066e3f2d69c72126615d06cb0"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMWAIT4_3" ref="ga929f7f1066e3f2d69c72126615d06cb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga929f7f1066e3f2d69c72126615d06cb0">FSMC_PMEM4_MEMWAIT4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5282e3d9205f778b67ef00c27beb2918"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMWAIT4_4" ref="ga5282e3d9205f778b67ef00c27beb2918" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5282e3d9205f778b67ef00c27beb2918">FSMC_PMEM4_MEMWAIT4_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga1eed44a0b89a9f14b08c4ab2578ca5cc"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMWAIT4_5" ref="ga1eed44a0b89a9f14b08c4ab2578ca5cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eed44a0b89a9f14b08c4ab2578ca5cc">FSMC_PMEM4_MEMWAIT4_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gab2429913d3b7993dfda75413f0a72bf4"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMWAIT4_6" ref="gab2429913d3b7993dfda75413f0a72bf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2429913d3b7993dfda75413f0a72bf4">FSMC_PMEM4_MEMWAIT4_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga247eb296ad16d1c7f2ebea0ca85619f9"></a><!-- doxytag: member="stm32f10x.h::FSMC_PMEM4_MEMWAIT4_7" ref="ga247eb296ad16d1c7f2ebea0ca85619f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga247eb296ad16d1c7f2ebea0ca85619f9">FSMC_PMEM4_MEMWAIT4_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga6ae2e544a4a515303f49815cdbd5ebbb"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR2_FEMPT" ref="ga6ae2e544a4a515303f49815cdbd5ebbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae2e544a4a515303f49815cdbd5ebbb">FSMC_SR2_FEMPT</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO empty </p>

</div>
</div>
<a class="anchor" id="ga755c088c58b27f79108675f56ea9d196"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR2_IFEN" ref="ga755c088c58b27f79108675f56ea9d196" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga755c088c58b27f79108675f56ea9d196">FSMC_SR2_IFEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Falling Edge detection Enable bit </p>

</div>
</div>
<a class="anchor" id="gad6492ad6afe175283d07de38978936dc"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR2_IFS" ref="gad6492ad6afe175283d07de38978936dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad6492ad6afe175283d07de38978936dc">FSMC_SR2_IFS</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Falling Edge status </p>

</div>
</div>
<a class="anchor" id="ga1e9df0edd35d0ad6a35ff3a3b045b47c"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR2_ILEN" ref="ga1e9df0edd35d0ad6a35ff3a3b045b47c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9df0edd35d0ad6a35ff3a3b045b47c">FSMC_SR2_ILEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Level detection Enable bit </p>

</div>
</div>
<a class="anchor" id="ga664d6e1440c12e76dfa34f716af85ed1"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR2_ILS" ref="ga664d6e1440c12e76dfa34f716af85ed1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga664d6e1440c12e76dfa34f716af85ed1">FSMC_SR2_ILS</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Level status </p>

</div>
</div>
<a class="anchor" id="ga3216bd665a118239e6ef0b58ec5e8a8e"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR2_IREN" ref="ga3216bd665a118239e6ef0b58ec5e8a8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3216bd665a118239e6ef0b58ec5e8a8e">FSMC_SR2_IREN</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Rising Edge detection Enable bit </p>

</div>
</div>
<a class="anchor" id="ga19f1b90b2da89b68aa754d0a89d60de9"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR2_IRS" ref="ga19f1b90b2da89b68aa754d0a89d60de9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19f1b90b2da89b68aa754d0a89d60de9">FSMC_SR2_IRS</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Rising Edge status </p>

</div>
</div>
<a class="anchor" id="ga230562cf231dc79cd9354933b39ae7de"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR3_FEMPT" ref="ga230562cf231dc79cd9354933b39ae7de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga230562cf231dc79cd9354933b39ae7de">FSMC_SR3_FEMPT</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO empty </p>

</div>
</div>
<a class="anchor" id="gaa7355e5368013759dbfabfec8b609ca8"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR3_IFEN" ref="gaa7355e5368013759dbfabfec8b609ca8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7355e5368013759dbfabfec8b609ca8">FSMC_SR3_IFEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Falling Edge detection Enable bit </p>

</div>
</div>
<a class="anchor" id="gafadff6b6f9e6430ada2f56bc9921dd7d"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR3_IFS" ref="gafadff6b6f9e6430ada2f56bc9921dd7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafadff6b6f9e6430ada2f56bc9921dd7d">FSMC_SR3_IFS</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Falling Edge status </p>

</div>
</div>
<a class="anchor" id="ga86ac8f1f9f99c81a26fb54b597b57f12"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR3_ILEN" ref="ga86ac8f1f9f99c81a26fb54b597b57f12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga86ac8f1f9f99c81a26fb54b597b57f12">FSMC_SR3_ILEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Level detection Enable bit </p>

</div>
</div>
<a class="anchor" id="ga9803b4ab5b8cce213a80abc11c751d21"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR3_ILS" ref="ga9803b4ab5b8cce213a80abc11c751d21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9803b4ab5b8cce213a80abc11c751d21">FSMC_SR3_ILS</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Level status </p>

</div>
</div>
<a class="anchor" id="ga12baad15533ecbc57db95ea4939bc782"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR3_IREN" ref="ga12baad15533ecbc57db95ea4939bc782" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12baad15533ecbc57db95ea4939bc782">FSMC_SR3_IREN</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Rising Edge detection Enable bit </p>

</div>
</div>
<a class="anchor" id="gad929e4a8c1fdb49ee6f690121336afea"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR3_IRS" ref="gad929e4a8c1fdb49ee6f690121336afea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad929e4a8c1fdb49ee6f690121336afea">FSMC_SR3_IRS</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Rising Edge status </p>

</div>
</div>
<a class="anchor" id="gaae7081cdf26e75bccfac1b6a29c04124"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR4_FEMPT" ref="gaae7081cdf26e75bccfac1b6a29c04124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae7081cdf26e75bccfac1b6a29c04124">FSMC_SR4_FEMPT</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO empty </p>

</div>
</div>
<a class="anchor" id="gaf97394e42be634cb441204f6bfffb504"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR4_IFEN" ref="gaf97394e42be634cb441204f6bfffb504" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf97394e42be634cb441204f6bfffb504">FSMC_SR4_IFEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Falling Edge detection Enable bit </p>

</div>
</div>
<a class="anchor" id="gaf1e7d71b32a0b70d772fbdc85f7053fc"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR4_IFS" ref="gaf1e7d71b32a0b70d772fbdc85f7053fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e7d71b32a0b70d772fbdc85f7053fc">FSMC_SR4_IFS</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Falling Edge status </p>

</div>
</div>
<a class="anchor" id="gac9b8d7c7b68723a4ef01843d547d95bc"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR4_ILEN" ref="gac9b8d7c7b68723a4ef01843d547d95bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac9b8d7c7b68723a4ef01843d547d95bc">FSMC_SR4_ILEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Level detection Enable bit </p>

</div>
</div>
<a class="anchor" id="ga0e19feccd1553911d08be673c4af72ad"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR4_ILS" ref="ga0e19feccd1553911d08be673c4af72ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e19feccd1553911d08be673c4af72ad">FSMC_SR4_ILS</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Level status </p>

</div>
</div>
<a class="anchor" id="ga6f5f17d22e07bb6674cbd68740b9708a"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR4_IREN" ref="ga6f5f17d22e07bb6674cbd68740b9708a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5f17d22e07bb6674cbd68740b9708a">FSMC_SR4_IREN</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Rising Edge detection Enable bit </p>

</div>
</div>
<a class="anchor" id="ga163f7143d51b516af0d46b142222957f"></a><!-- doxytag: member="stm32f10x.h::FSMC_SR4_IRS" ref="ga163f7143d51b516af0d46b142222957f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga163f7143d51b516af0d46b142222957f">FSMC_SR4_IRS</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Rising Edge status </p>

</div>
</div>
<a class="anchor" id="gad8acd11feb4223a7ca438effb3d926fc"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR0" ref="gad8acd11feb4223a7ca438effb3d926fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc">GPIO_BRR_BR0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 0 </p>

</div>
</div>
<a class="anchor" id="ga68f94e96c502467ad528983494cb6645"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR1" ref="ga68f94e96c502467ad528983494cb6645" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645">GPIO_BRR_BR1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8fe20398333e9f7e5c247e0bcfcd1d31"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR10" ref="ga8fe20398333e9f7e5c247e0bcfcd1d31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31">GPIO_BRR_BR10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 10 </p>

</div>
</div>
<a class="anchor" id="gac65c4bf495800254168edce220f12294"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR11" ref="gac65c4bf495800254168edce220f12294" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294">GPIO_BRR_BR11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 11 </p>

</div>
</div>
<a class="anchor" id="ga443c4943581f7590d706b183fb47250e"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR12" ref="ga443c4943581f7590d706b183fb47250e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e">GPIO_BRR_BR12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 12 </p>

</div>
</div>
<a class="anchor" id="ga41f1e586a459fe54089921daed6b99cc"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR13" ref="ga41f1e586a459fe54089921daed6b99cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc">GPIO_BRR_BR13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 13 </p>

</div>
</div>
<a class="anchor" id="ga4a77aa07922b7541f1e1c936a6651713"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR14" ref="ga4a77aa07922b7541f1e1c936a6651713" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713">GPIO_BRR_BR14</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 14 </p>

</div>
</div>
<a class="anchor" id="gab2ab1e0d0902e871836ae13d70c566df"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR15" ref="gab2ab1e0d0902e871836ae13d70c566df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df">GPIO_BRR_BR15</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 15 </p>

</div>
</div>
<a class="anchor" id="gaeebe4dddede0f14e00885b70c09bbd09"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR2" ref="gaeebe4dddede0f14e00885b70c09bbd09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09">GPIO_BRR_BR2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 2 </p>

</div>
</div>
<a class="anchor" id="ga95b3047fcdfe9269f5a94b6412ec6a3c"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR3" ref="ga95b3047fcdfe9269f5a94b6412ec6a3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c">GPIO_BRR_BR3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 3 </p>

</div>
</div>
<a class="anchor" id="ga8fc7d79f0103f892f8c3a87d8038525a"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR4" ref="ga8fc7d79f0103f892f8c3a87d8038525a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a">GPIO_BRR_BR4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 4 </p>

</div>
</div>
<a class="anchor" id="ga6cc7663eaa1496185041af93b4ff808b"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR5" ref="ga6cc7663eaa1496185041af93b4ff808b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b">GPIO_BRR_BR5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 5 </p>

</div>
</div>
<a class="anchor" id="gafa84d5cb9d0a0a945389ad0fef07eb2a"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR6" ref="gafa84d5cb9d0a0a945389ad0fef07eb2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a">GPIO_BRR_BR6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 6 </p>

</div>
</div>
<a class="anchor" id="ga5110afe1f5bda4fde7983b447ce162c4"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR7" ref="ga5110afe1f5bda4fde7983b447ce162c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4">GPIO_BRR_BR7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 7 </p>

</div>
</div>
<a class="anchor" id="gae1560a3457fcec47c6f1871cf225557e"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR8" ref="gae1560a3457fcec47c6f1871cf225557e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e">GPIO_BRR_BR8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 8 </p>

</div>
</div>
<a class="anchor" id="ga248ac798aa8fdd42573fa6ff4762ba58"></a><!-- doxytag: member="stm32f10x.h::GPIO_BRR_BR9" ref="ga248ac798aa8fdd42573fa6ff4762ba58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58">GPIO_BRR_BR9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 9 </p>

</div>
</div>
<a class="anchor" id="ga44316fb208a551d63550ab435a65faaf"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR0" ref="ga44316fb208a551d63550ab435a65faaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 0 </p>

</div>
</div>
<a class="anchor" id="ga855ce6a1019d453bd1fbe9f61b5531b8"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR1" ref="ga855ce6a1019d453bd1fbe9f61b5531b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 1 </p>

</div>
</div>
<a class="anchor" id="ga98581ac23be9f4fa003686d2ea523a81"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR10" ref="ga98581ac23be9f4fa003686d2ea523a81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 10 </p>

</div>
</div>
<a class="anchor" id="gacedacd6c3e840a8172269cac3dbb550b"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR11" ref="gacedacd6c3e840a8172269cac3dbb550b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 11 </p>

</div>
</div>
<a class="anchor" id="ga4622e78de418b59cd4199928801b6958"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR12" ref="ga4622e78de418b59cd4199928801b6958" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 12 </p>

</div>
</div>
<a class="anchor" id="ga292c1d0172620e0454ccc36f91f0c6ea"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR13" ref="ga292c1d0172620e0454ccc36f91f0c6ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 13 </p>

</div>
</div>
<a class="anchor" id="ga32477ac5ab4f5c7257ca332bb691b7cf"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR14" ref="ga32477ac5ab4f5c7257ca332bb691b7cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 14 </p>

</div>
</div>
<a class="anchor" id="ga3c6d612adeaae9b26d0ea4af74ffe1cd"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR15" ref="ga3c6d612adeaae9b26d0ea4af74ffe1cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 15 </p>

</div>
</div>
<a class="anchor" id="ga7ac2103861a8ab0c8c8fed5e3bf7db0a"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR2" ref="ga7ac2103861a8ab0c8c8fed5e3bf7db0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf256a26094e33026f7f575f04d0e05c9"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR3" ref="gaf256a26094e33026f7f575f04d0e05c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 3 </p>

</div>
</div>
<a class="anchor" id="gac84f66118397bb661ad9edfdd50432f0"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR4" ref="gac84f66118397bb661ad9edfdd50432f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 4 </p>

</div>
</div>
<a class="anchor" id="ga09a777f006ef68641e80110f20117a8d"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR5" ref="ga09a777f006ef68641e80110f20117a8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 5 </p>

</div>
</div>
<a class="anchor" id="ga8695c8bfcc32bda2806805339db1e8ce"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR6" ref="ga8695c8bfcc32bda2806805339db1e8ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 6 </p>

</div>
</div>
<a class="anchor" id="gaba577e8f2650976f219ad7ad93244f8a"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR7" ref="gaba577e8f2650976f219ad7ad93244f8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 7 </p>

</div>
</div>
<a class="anchor" id="gaaedbc146cc7659d51bc5f472d3a405ee"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR8" ref="gaaedbc146cc7659d51bc5f472d3a405ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 8 </p>

</div>
</div>
<a class="anchor" id="gaa3e0c779115c59cb98e021ede5605df3"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BR9" ref="gaa3e0c779115c59cb98e021ede5605df3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Reset bit 9 </p>

</div>
</div>
<a class="anchor" id="ga4bdfbe2a618de42c420de923b2f8507d"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS0" ref="ga4bdfbe2a618de42c420de923b2f8507d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d">GPIO_BSRR_BS0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 0 </p>

</div>
</div>
<a class="anchor" id="ga316604d9223fee0c0591b58bd42b5f51"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS1" ref="ga316604d9223fee0c0591b58bd42b5f51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51">GPIO_BSRR_BS1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 1 </p>

</div>
</div>
<a class="anchor" id="gadbe42933da56edaa62f89d6fb5093b32"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS10" ref="gadbe42933da56edaa62f89d6fb5093b32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32">GPIO_BSRR_BS10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 10 </p>

</div>
</div>
<a class="anchor" id="ga71b06aba868da67827335c823cde772c"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS11" ref="ga71b06aba868da67827335c823cde772c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c">GPIO_BSRR_BS11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 11 </p>

</div>
</div>
<a class="anchor" id="ga34dec3bc91096fccb3339f2d6d181846"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS12" ref="ga34dec3bc91096fccb3339f2d6d181846" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846">GPIO_BSRR_BS12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 12 </p>

</div>
</div>
<a class="anchor" id="ga1ea853befe5a2a238f0e0fe5d6c41b9c"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS13" ref="ga1ea853befe5a2a238f0e0fe5d6c41b9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c">GPIO_BSRR_BS13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 13 </p>

</div>
</div>
<a class="anchor" id="ga24e32d8f8af43a171ed1a4c7eb202d17"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS14" ref="ga24e32d8f8af43a171ed1a4c7eb202d17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17">GPIO_BSRR_BS14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 14 </p>

</div>
</div>
<a class="anchor" id="gad8427fb5c9074e51fbf27480a6a65a80"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS15" ref="gad8427fb5c9074e51fbf27480a6a65a80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80">GPIO_BSRR_BS15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 15 </p>

</div>
</div>
<a class="anchor" id="gacc89617a25217236b94eec1fd93891cb"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS2" ref="gacc89617a25217236b94eec1fd93891cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb">GPIO_BSRR_BS2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 2 </p>

</div>
</div>
<a class="anchor" id="ga79e5ac9ace2d797ecfcc3d633c7ca52f"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS3" ref="ga79e5ac9ace2d797ecfcc3d633c7ca52f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f">GPIO_BSRR_BS3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 3 </p>

</div>
</div>
<a class="anchor" id="ga692f3966c5260fd55f3bb09829f69e75"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS4" ref="ga692f3966c5260fd55f3bb09829f69e75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75">GPIO_BSRR_BS4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 4 </p>

</div>
</div>
<a class="anchor" id="ga5ea824455e136eee60ec17f42dabab0b"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS5" ref="ga5ea824455e136eee60ec17f42dabab0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b">GPIO_BSRR_BS5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 5 </p>

</div>
</div>
<a class="anchor" id="ga69b3333e39824fde00bc36b181de3929"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS6" ref="ga69b3333e39824fde00bc36b181de3929" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929">GPIO_BSRR_BS6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 6 </p>

</div>
</div>
<a class="anchor" id="gaf9836771d1c021b9b7350fd3c3d544b0"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS7" ref="gaf9836771d1c021b9b7350fd3c3d544b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0">GPIO_BSRR_BS7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 7 </p>

</div>
</div>
<a class="anchor" id="ga2c295b6482aa91ef51198e570166f60f"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS8" ref="ga2c295b6482aa91ef51198e570166f60f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f">GPIO_BSRR_BS8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 8 </p>

</div>
</div>
<a class="anchor" id="ga49258fbb201ec8e332b248bbd0370b07"></a><!-- doxytag: member="stm32f10x.h::GPIO_BSRR_BS9" ref="ga49258fbb201ec8e332b248bbd0370b07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07">GPIO_BSRR_BS9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Set bit 9 </p>

</div>
</div>
<a class="anchor" id="ga59019c41cf8244eab80bb023686c68a2"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF" ref="ga59019c41cf8244eab80bb023686c68a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga59019c41cf8244eab80bb023686c68a2">GPIO_CRH_CNF</a>&#160;&#160;&#160;((uint32_t)0xCCCCCCCC)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x configuration bits </p>

</div>
</div>
<a class="anchor" id="gafd9d14adc37b5e47c9c62f2ad7f5d800"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF10" ref="gafd9d14adc37b5e47c9c62f2ad7f5d800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd9d14adc37b5e47c9c62f2ad7f5d800">GPIO_CRH_CNF10</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF10[1:0] bits (Port x configuration bits, pin 10) </p>

</div>
</div>
<a class="anchor" id="ga36572f76f92f081a7353689019c560fb"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF10_0" ref="ga36572f76f92f081a7353689019c560fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36572f76f92f081a7353689019c560fb">GPIO_CRH_CNF10_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1878a0c7076953418f89ef3986eefa4a"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF10_1" ref="ga1878a0c7076953418f89ef3986eefa4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1878a0c7076953418f89ef3986eefa4a">GPIO_CRH_CNF10_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafdda3fcbd9a508bdfc2133bca746a563"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF11" ref="gafdda3fcbd9a508bdfc2133bca746a563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdda3fcbd9a508bdfc2133bca746a563">GPIO_CRH_CNF11</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF11[1:0] bits (Port x configuration bits, pin 11) </p>

</div>
</div>
<a class="anchor" id="ga4b4db43bf530fbc40071bc55afdb8a12"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF11_0" ref="ga4b4db43bf530fbc40071bc55afdb8a12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b4db43bf530fbc40071bc55afdb8a12">GPIO_CRH_CNF11_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga611063f86356e4bb141166e9714d09a6"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF11_1" ref="ga611063f86356e4bb141166e9714d09a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga611063f86356e4bb141166e9714d09a6">GPIO_CRH_CNF11_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7df966bbe464e265539646deca04f936"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF12" ref="ga7df966bbe464e265539646deca04f936" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7df966bbe464e265539646deca04f936">GPIO_CRH_CNF12</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF12[1:0] bits (Port x configuration bits, pin 12) </p>

</div>
</div>
<a class="anchor" id="gaa088520031f81f5d31377a438154160b"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF12_0" ref="gaa088520031f81f5d31377a438154160b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa088520031f81f5d31377a438154160b">GPIO_CRH_CNF12_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga96f2bdaf714b96bb2ff0fca5828ad328"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF12_1" ref="ga96f2bdaf714b96bb2ff0fca5828ad328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96f2bdaf714b96bb2ff0fca5828ad328">GPIO_CRH_CNF12_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaeaf717ae90411d43f184214af6ba48c1"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF13" ref="gaeaf717ae90411d43f184214af6ba48c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaf717ae90411d43f184214af6ba48c1">GPIO_CRH_CNF13</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF13[1:0] bits (Port x configuration bits, pin 13) </p>

</div>
</div>
<a class="anchor" id="gafd4f7c84833863dc528f4ebfdf2033ee"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF13_0" ref="gafd4f7c84833863dc528f4ebfdf2033ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd4f7c84833863dc528f4ebfdf2033ee">GPIO_CRH_CNF13_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4087c56a3b179f61cb2bb207236bbc0e"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF13_1" ref="ga4087c56a3b179f61cb2bb207236bbc0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4087c56a3b179f61cb2bb207236bbc0e">GPIO_CRH_CNF13_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga675b06b78f03c59517257ed709d0714a"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF14" ref="ga675b06b78f03c59517257ed709d0714a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga675b06b78f03c59517257ed709d0714a">GPIO_CRH_CNF14</a>&#160;&#160;&#160;((uint32_t)0x0C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF14[1:0] bits (Port x configuration bits, pin 14) </p>

</div>
</div>
<a class="anchor" id="gaa9c3bc0232af0e0ae1e4146320048109"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF14_0" ref="gaa9c3bc0232af0e0ae1e4146320048109" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9c3bc0232af0e0ae1e4146320048109">GPIO_CRH_CNF14_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga39b7deb9a6f017ac1f554dae003c3d6b"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF14_1" ref="ga39b7deb9a6f017ac1f554dae003c3d6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39b7deb9a6f017ac1f554dae003c3d6b">GPIO_CRH_CNF14_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga778bedf9e530d780496a427f3f7239a9"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF15" ref="ga778bedf9e530d780496a427f3f7239a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga778bedf9e530d780496a427f3f7239a9">GPIO_CRH_CNF15</a>&#160;&#160;&#160;((uint32_t)0xC0000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF15[1:0] bits (Port x configuration bits, pin 15) </p>

</div>
</div>
<a class="anchor" id="ga76f6ebf102a5788df027573b13a6438c"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF15_0" ref="ga76f6ebf102a5788df027573b13a6438c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76f6ebf102a5788df027573b13a6438c">GPIO_CRH_CNF15_0</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafd696e9e854d83886aa713bcad9fcf8d"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF15_1" ref="gafd696e9e854d83886aa713bcad9fcf8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd696e9e854d83886aa713bcad9fcf8d">GPIO_CRH_CNF15_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 ****************** Bit definition for GPIO_IDR register </p>

</div>
</div>
<a class="anchor" id="gace87ab29a8ba8aa75ed31f2482d93a16"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF8" ref="gace87ab29a8ba8aa75ed31f2482d93a16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace87ab29a8ba8aa75ed31f2482d93a16">GPIO_CRH_CNF8</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF8[1:0] bits (Port x configuration bits, pin 8) </p>

</div>
</div>
<a class="anchor" id="ga76f35602ac8a9be36425faf6d68ecafb"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF8_0" ref="ga76f35602ac8a9be36425faf6d68ecafb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76f35602ac8a9be36425faf6d68ecafb">GPIO_CRH_CNF8_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga5e200a5a3b500ef22782e2a6267a2a63"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF8_1" ref="ga5e200a5a3b500ef22782e2a6267a2a63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e200a5a3b500ef22782e2a6267a2a63">GPIO_CRH_CNF8_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa1884160084a2e83912cdd1ef9ee8378"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF9" ref="gaa1884160084a2e83912cdd1ef9ee8378" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1884160084a2e83912cdd1ef9ee8378">GPIO_CRH_CNF9</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF9[1:0] bits (Port x configuration bits, pin 9) </p>

</div>
</div>
<a class="anchor" id="gac8152db5db71a40d79ae2a01cc826f9d"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF9_0" ref="gac8152db5db71a40d79ae2a01cc826f9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8152db5db71a40d79ae2a01cc826f9d">GPIO_CRH_CNF9_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4db7c6d54edcef8a714417c426966ad0"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_CNF9_1" ref="ga4db7c6d54edcef8a714417c426966ad0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4db7c6d54edcef8a714417c426966ad0">GPIO_CRH_CNF9_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac114257ba9f8d812b8a18da30e4b9e07"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE" ref="gac114257ba9f8d812b8a18da30e4b9e07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac114257ba9f8d812b8a18da30e4b9e07">GPIO_CRH_MODE</a>&#160;&#160;&#160;((uint32_t)0x33333333)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x mode bits </p>

</div>
</div>
<a class="anchor" id="ga1ac3791e8f42fa3d53d9d0f122feb76b"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE10" ref="ga1ac3791e8f42fa3d53d9d0f122feb76b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac3791e8f42fa3d53d9d0f122feb76b">GPIO_CRH_MODE10</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE10[1:0] bits (Port x mode bits, pin 10) </p>

</div>
</div>
<a class="anchor" id="gad0ffaef25716156e25dc268af778969a"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE10_0" ref="gad0ffaef25716156e25dc268af778969a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad0ffaef25716156e25dc268af778969a">GPIO_CRH_MODE10_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga331c724df71676215d0090c9123628cd"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE10_1" ref="ga331c724df71676215d0090c9123628cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga331c724df71676215d0090c9123628cd">GPIO_CRH_MODE10_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae99de91066740ee08d4a1f1e5bd3ee69"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE11" ref="gae99de91066740ee08d4a1f1e5bd3ee69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae99de91066740ee08d4a1f1e5bd3ee69">GPIO_CRH_MODE11</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE11[1:0] bits (Port x mode bits, pin 11) </p>

</div>
</div>
<a class="anchor" id="ga5933c89958d25223e8b88b00a4dc522a"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE11_0" ref="ga5933c89958d25223e8b88b00a4dc522a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5933c89958d25223e8b88b00a4dc522a">GPIO_CRH_MODE11_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga52a6803a7c23e649416cb25942e0d113"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE11_1" ref="ga52a6803a7c23e649416cb25942e0d113" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52a6803a7c23e649416cb25942e0d113">GPIO_CRH_MODE11_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9282af7b7fa56285cc805784ba0126dd"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE12" ref="ga9282af7b7fa56285cc805784ba0126dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9282af7b7fa56285cc805784ba0126dd">GPIO_CRH_MODE12</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE12[1:0] bits (Port x mode bits, pin 12) </p>

</div>
</div>
<a class="anchor" id="ga20adb71ffdd8dad9f2ae2b1e42b4809c"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE12_0" ref="ga20adb71ffdd8dad9f2ae2b1e42b4809c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga20adb71ffdd8dad9f2ae2b1e42b4809c">GPIO_CRH_MODE12_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6fd15ab3ae38aa1ad96c6361c5c24531"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE12_1" ref="ga6fd15ab3ae38aa1ad96c6361c5c24531" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd15ab3ae38aa1ad96c6361c5c24531">GPIO_CRH_MODE12_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4b20c047a004488b23e24d581935146c"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE13" ref="ga4b20c047a004488b23e24d581935146c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b20c047a004488b23e24d581935146c">GPIO_CRH_MODE13</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE13[1:0] bits (Port x mode bits, pin 13) </p>

</div>
</div>
<a class="anchor" id="gabcd514c53d9095c26b47e5206b734c24"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE13_0" ref="gabcd514c53d9095c26b47e5206b734c24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabcd514c53d9095c26b47e5206b734c24">GPIO_CRH_MODE13_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8a07c5b52a5caa565c8eb8988c2f5b9c"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE13_1" ref="ga8a07c5b52a5caa565c8eb8988c2f5b9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a07c5b52a5caa565c8eb8988c2f5b9c">GPIO_CRH_MODE13_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga167bc46193971870fa4f3717f04e8299"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE14" ref="ga167bc46193971870fa4f3717f04e8299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga167bc46193971870fa4f3717f04e8299">GPIO_CRH_MODE14</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE14[1:0] bits (Port x mode bits, pin 14) </p>

</div>
</div>
<a class="anchor" id="gac343dc334e140a60b4e46332c733336b"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE14_0" ref="gac343dc334e140a60b4e46332c733336b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac343dc334e140a60b4e46332c733336b">GPIO_CRH_MODE14_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga15154111d901547358f87c767958e3a2"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE14_1" ref="ga15154111d901547358f87c767958e3a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga15154111d901547358f87c767958e3a2">GPIO_CRH_MODE14_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafa7713e0cfe0e94c8435e4a537e77f14"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE15" ref="gafa7713e0cfe0e94c8435e4a537e77f14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa7713e0cfe0e94c8435e4a537e77f14">GPIO_CRH_MODE15</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE15[1:0] bits (Port x mode bits, pin 15) </p>

</div>
</div>
<a class="anchor" id="ga0f79bf2c41499678dcba5a72eb4183e1"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE15_0" ref="ga0f79bf2c41499678dcba5a72eb4183e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f79bf2c41499678dcba5a72eb4183e1">GPIO_CRH_MODE15_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaebad3a6ac2874e7cd38cba27369da7d8"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE15_1" ref="gaebad3a6ac2874e7cd38cba27369da7d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaebad3a6ac2874e7cd38cba27369da7d8">GPIO_CRH_MODE15_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga989e5974697fe08359d1bcd9f76624a1"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE8" ref="ga989e5974697fe08359d1bcd9f76624a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga989e5974697fe08359d1bcd9f76624a1">GPIO_CRH_MODE8</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE8[1:0] bits (Port x mode bits, pin 8) </p>

</div>
</div>
<a class="anchor" id="ga52b1bd12a10cafb51a9e4090f2826b78"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE8_0" ref="ga52b1bd12a10cafb51a9e4090f2826b78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52b1bd12a10cafb51a9e4090f2826b78">GPIO_CRH_MODE8_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3756f19dcfb0be9f377d1335b716d8b6"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE8_1" ref="ga3756f19dcfb0be9f377d1335b716d8b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3756f19dcfb0be9f377d1335b716d8b6">GPIO_CRH_MODE8_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga950066b5b6fc68f7373bbcdd70ed28e1"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE9" ref="ga950066b5b6fc68f7373bbcdd70ed28e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga950066b5b6fc68f7373bbcdd70ed28e1">GPIO_CRH_MODE9</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE9[1:0] bits (Port x mode bits, pin 9) </p>

</div>
</div>
<a class="anchor" id="ga9bd8c2c6db28e9905cb7a9b8798e7b56"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE9_0" ref="ga9bd8c2c6db28e9905cb7a9b8798e7b56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd8c2c6db28e9905cb7a9b8798e7b56">GPIO_CRH_MODE9_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7ea120b509cb127a36ccd5658b1f88b1"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRH_MODE9_1" ref="ga7ea120b509cb127a36ccd5658b1f88b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea120b509cb127a36ccd5658b1f88b1">GPIO_CRH_MODE9_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4b71e50e58307256aad81040c855f66c"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF" ref="ga4b71e50e58307256aad81040c855f66c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b71e50e58307256aad81040c855f66c">GPIO_CRL_CNF</a>&#160;&#160;&#160;((uint32_t)0xCCCCCCCC)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x configuration bits </p>

</div>
</div>
<a class="anchor" id="ga58c66290c450d7078597125c0e127903"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF0" ref="ga58c66290c450d7078597125c0e127903" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58c66290c450d7078597125c0e127903">GPIO_CRL_CNF0</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF0[1:0] bits (Port x configuration bits, pin 0) </p>

</div>
</div>
<a class="anchor" id="ga0bf8a6e162d564a0f69b580d417acae8"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF0_0" ref="ga0bf8a6e162d564a0f69b580d417acae8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf8a6e162d564a0f69b580d417acae8">GPIO_CRL_CNF0_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga5291190c37de6ae57e06e8586a393a59"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF0_1" ref="ga5291190c37de6ae57e06e8586a393a59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5291190c37de6ae57e06e8586a393a59">GPIO_CRL_CNF0_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf9ca2d3a0f7587608aba569acde3317b"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF1" ref="gaf9ca2d3a0f7587608aba569acde3317b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ca2d3a0f7587608aba569acde3317b">GPIO_CRL_CNF1</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF1[1:0] bits (Port x configuration bits, pin 1) </p>

</div>
</div>
<a class="anchor" id="ga7a3173c39ee01b0389024f8612469cf2"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF1_0" ref="ga7a3173c39ee01b0389024f8612469cf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3173c39ee01b0389024f8612469cf2">GPIO_CRL_CNF1_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga32d35220984bf84c5eaae064e3defc3a"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF1_1" ref="ga32d35220984bf84c5eaae064e3defc3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga32d35220984bf84c5eaae064e3defc3a">GPIO_CRL_CNF1_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga63db6056280880a85b6103195d6d43ac"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF2" ref="ga63db6056280880a85b6103195d6d43ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga63db6056280880a85b6103195d6d43ac">GPIO_CRL_CNF2</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF2[1:0] bits (Port x configuration bits, pin 2) </p>

</div>
</div>
<a class="anchor" id="gad5a2a2770e852c94f4b75c4ca0e6a89e"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF2_0" ref="gad5a2a2770e852c94f4b75c4ca0e6a89e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5a2a2770e852c94f4b75c4ca0e6a89e">GPIO_CRL_CNF2_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaae7c1604bc9d187e8d339385b6be7c05"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF2_1" ref="gaae7c1604bc9d187e8d339385b6be7c05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae7c1604bc9d187e8d339385b6be7c05">GPIO_CRL_CNF2_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5b201ed339a417f4a6b16c75ad473ff2"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF3" ref="ga5b201ed339a417f4a6b16c75ad473ff2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b201ed339a417f4a6b16c75ad473ff2">GPIO_CRL_CNF3</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF3[1:0] bits (Port x configuration bits, pin 3) </p>

</div>
</div>
<a class="anchor" id="gab8ee38d349593c64ca11c3b901289fd6"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF3_0" ref="gab8ee38d349593c64ca11c3b901289fd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8ee38d349593c64ca11c3b901289fd6">GPIO_CRL_CNF3_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3fc2aa63cf9d1e41e90e83686efac0be"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF3_1" ref="ga3fc2aa63cf9d1e41e90e83686efac0be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc2aa63cf9d1e41e90e83686efac0be">GPIO_CRL_CNF3_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad2ae25542ecc928b5be2efa02cb65a7d"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF4" ref="gad2ae25542ecc928b5be2efa02cb65a7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2ae25542ecc928b5be2efa02cb65a7d">GPIO_CRL_CNF4</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF4[1:0] bits (Port x configuration bits, pin 4) </p>

</div>
</div>
<a class="anchor" id="ga7c8e19f954197c54c587df29aad5047e"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF4_0" ref="ga7c8e19f954197c54c587df29aad5047e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8e19f954197c54c587df29aad5047e">GPIO_CRL_CNF4_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6cabe5a2a5ee896d7abf4471d48b4591"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF4_1" ref="ga6cabe5a2a5ee896d7abf4471d48b4591" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6cabe5a2a5ee896d7abf4471d48b4591">GPIO_CRL_CNF4_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga36bc3cc93deb6d6223f5868e73b70115"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF5" ref="ga36bc3cc93deb6d6223f5868e73b70115" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36bc3cc93deb6d6223f5868e73b70115">GPIO_CRL_CNF5</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF5[1:0] bits (Port x configuration bits, pin 5) </p>

</div>
</div>
<a class="anchor" id="gad5aa19ce2af8682762cccaa141ec2949"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF5_0" ref="gad5aa19ce2af8682762cccaa141ec2949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5aa19ce2af8682762cccaa141ec2949">GPIO_CRL_CNF5_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gadae9d028c9c08feab521de69344ef2bb"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF5_1" ref="gadae9d028c9c08feab521de69344ef2bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadae9d028c9c08feab521de69344ef2bb">GPIO_CRL_CNF5_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab14aa5957aba048d58b8eecf7afd331a"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF6" ref="gab14aa5957aba048d58b8eecf7afd331a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab14aa5957aba048d58b8eecf7afd331a">GPIO_CRL_CNF6</a>&#160;&#160;&#160;((uint32_t)0x0C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF6[1:0] bits (Port x configuration bits, pin 6) </p>

</div>
</div>
<a class="anchor" id="ga363316a6d179a6b19f7742e6e976f30c"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF6_0" ref="ga363316a6d179a6b19f7742e6e976f30c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga363316a6d179a6b19f7742e6e976f30c">GPIO_CRL_CNF6_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0b03c0d4a3e05113f0e9315bffd522f6"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF6_1" ref="ga0b03c0d4a3e05113f0e9315bffd522f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b03c0d4a3e05113f0e9315bffd522f6">GPIO_CRL_CNF6_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7ce116816638e3ef36b5a94e2fad38dd"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF7" ref="ga7ce116816638e3ef36b5a94e2fad38dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce116816638e3ef36b5a94e2fad38dd">GPIO_CRL_CNF7</a>&#160;&#160;&#160;((uint32_t)0xC0000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CNF7[1:0] bits (Port x configuration bits, pin 7) </p>

</div>
</div>
<a class="anchor" id="gab9a0556440a284e54f5d6f94e4fabed6"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF7_0" ref="gab9a0556440a284e54f5d6f94e4fabed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0556440a284e54f5d6f94e4fabed6">GPIO_CRL_CNF7_0</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gabb42794f5eb4dfef4df5bb9e73275347"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_CNF7_1" ref="gabb42794f5eb4dfef4df5bb9e73275347" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb42794f5eb4dfef4df5bb9e73275347">GPIO_CRL_CNF7_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga423aaaebb1846603eaf2b91f7d2b9fa1"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE" ref="ga423aaaebb1846603eaf2b91f7d2b9fa1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga423aaaebb1846603eaf2b91f7d2b9fa1">GPIO_CRL_MODE</a>&#160;&#160;&#160;((uint32_t)0x33333333)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x mode bits </p>

</div>
</div>
<a class="anchor" id="ga2cdd3f5cad389fbe7c96458fb115035b"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE0" ref="ga2cdd3f5cad389fbe7c96458fb115035b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdd3f5cad389fbe7c96458fb115035b">GPIO_CRL_MODE0</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE0[1:0] bits (Port x mode bits, pin 0) </p>

</div>
</div>
<a class="anchor" id="ga1facefbe58e0198f424d1e4487af72f6"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE0_0" ref="ga1facefbe58e0198f424d1e4487af72f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1facefbe58e0198f424d1e4487af72f6">GPIO_CRL_MODE0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8e03107c8dbdeb512d612bb52d88014e"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE0_1" ref="ga8e03107c8dbdeb512d612bb52d88014e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e03107c8dbdeb512d612bb52d88014e">GPIO_CRL_MODE0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3ba5b9f5ed5a0ed429893f9cf0425328"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE1" ref="ga3ba5b9f5ed5a0ed429893f9cf0425328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ba5b9f5ed5a0ed429893f9cf0425328">GPIO_CRL_MODE1</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE1[1:0] bits (Port x mode bits, pin 1) </p>

</div>
</div>
<a class="anchor" id="gae58972b411ad8d1f9ac4de980bde84d6"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE1_0" ref="gae58972b411ad8d1f9ac4de980bde84d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae58972b411ad8d1f9ac4de980bde84d6">GPIO_CRL_MODE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga321825c44a1d436fa483fdf363791ebc"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE1_1" ref="ga321825c44a1d436fa483fdf363791ebc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga321825c44a1d436fa483fdf363791ebc">GPIO_CRL_MODE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga97a6c37c1f5fc8e89ae2cb017c4f545b"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE2" ref="ga97a6c37c1f5fc8e89ae2cb017c4f545b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97a6c37c1f5fc8e89ae2cb017c4f545b">GPIO_CRL_MODE2</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE2[1:0] bits (Port x mode bits, pin 2) </p>

</div>
</div>
<a class="anchor" id="ga1acdc817f1d3a0ceedbe13f4ce625a2d"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE2_0" ref="ga1acdc817f1d3a0ceedbe13f4ce625a2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1acdc817f1d3a0ceedbe13f4ce625a2d">GPIO_CRL_MODE2_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga5ed274efc4fbcb5a6b9e733fc23f6343"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE2_1" ref="ga5ed274efc4fbcb5a6b9e733fc23f6343" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed274efc4fbcb5a6b9e733fc23f6343">GPIO_CRL_MODE2_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac4f6e7d1dcc681e79e3ec70f3c13dff7"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE3" ref="gac4f6e7d1dcc681e79e3ec70f3c13dff7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4f6e7d1dcc681e79e3ec70f3c13dff7">GPIO_CRL_MODE3</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE3[1:0] bits (Port x mode bits, pin 3) </p>

</div>
</div>
<a class="anchor" id="ga7894b794fc3568954dcd0bf4ce97f291"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE3_0" ref="ga7894b794fc3568954dcd0bf4ce97f291" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7894b794fc3568954dcd0bf4ce97f291">GPIO_CRL_MODE3_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae2e0d4d691512704d52c9a4d94921a37"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE3_1" ref="gae2e0d4d691512704d52c9a4d94921a37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae2e0d4d691512704d52c9a4d94921a37">GPIO_CRL_MODE3_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga88c0d876b6305cbf60ec6b3add96658b"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE4" ref="ga88c0d876b6305cbf60ec6b3add96658b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88c0d876b6305cbf60ec6b3add96658b">GPIO_CRL_MODE4</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE4[1:0] bits (Port x mode bits, pin 4) </p>

</div>
</div>
<a class="anchor" id="gae110cd4ac6cc9ad00eec9089ab08a43e"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE4_0" ref="gae110cd4ac6cc9ad00eec9089ab08a43e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae110cd4ac6cc9ad00eec9089ab08a43e">GPIO_CRL_MODE4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga78534f019846a3c2a541c346798a480b"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE4_1" ref="ga78534f019846a3c2a541c346798a480b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78534f019846a3c2a541c346798a480b">GPIO_CRL_MODE4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6baa7197a06e539323e0d551a19500d9"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE5" ref="ga6baa7197a06e539323e0d551a19500d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6baa7197a06e539323e0d551a19500d9">GPIO_CRL_MODE5</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE5[1:0] bits (Port x mode bits, pin 5) </p>

</div>
</div>
<a class="anchor" id="ga4264ac5999e94bb3807ea2078fa2b7a6"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE5_0" ref="ga4264ac5999e94bb3807ea2078fa2b7a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4264ac5999e94bb3807ea2078fa2b7a6">GPIO_CRL_MODE5_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga13de7f1f4a2b6db8afc28785e30d32c7"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE5_1" ref="ga13de7f1f4a2b6db8afc28785e30d32c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13de7f1f4a2b6db8afc28785e30d32c7">GPIO_CRL_MODE5_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4b353c5507b6cc8575a89a4f445dafd6"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE6" ref="ga4b353c5507b6cc8575a89a4f445dafd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b353c5507b6cc8575a89a4f445dafd6">GPIO_CRL_MODE6</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE6[1:0] bits (Port x mode bits, pin 6) </p>

</div>
</div>
<a class="anchor" id="gaeda9df54fcfbcb8ee978785b08b0b0e6"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE6_0" ref="gaeda9df54fcfbcb8ee978785b08b0b0e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeda9df54fcfbcb8ee978785b08b0b0e6">GPIO_CRL_MODE6_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9c5ba2cfc5febb76210d8cc10a815cd0"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE6_1" ref="ga9c5ba2cfc5febb76210d8cc10a815cd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c5ba2cfc5febb76210d8cc10a815cd0">GPIO_CRL_MODE6_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9050a4d57b9ed8190d730a98bdf4d3f1"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE7" ref="ga9050a4d57b9ed8190d730a98bdf4d3f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9050a4d57b9ed8190d730a98bdf4d3f1">GPIO_CRL_MODE7</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE7[1:0] bits (Port x mode bits, pin 7) </p>

</div>
</div>
<a class="anchor" id="ga441dd58c2652fdd2787c827165a7f052"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE7_0" ref="ga441dd58c2652fdd2787c827165a7f052" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga441dd58c2652fdd2787c827165a7f052">GPIO_CRL_MODE7_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae043168c37d4a1c133a9da8cdd94080e"></a><!-- doxytag: member="stm32f10x.h::GPIO_CRL_MODE7_1" ref="gae043168c37d4a1c133a9da8cdd94080e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae043168c37d4a1c133a9da8cdd94080e">GPIO_CRL_MODE7_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac7a850e3aa5c1543380ef3ac4136cc11"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR0" ref="gac7a850e3aa5c1543380ef3ac4136cc11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7a850e3aa5c1543380ef3ac4136cc11">GPIO_IDR_IDR0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 0 </p>

</div>
</div>
<a class="anchor" id="gaba8fd128cd05bfd794c8cdcde0881019"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR1" ref="gaba8fd128cd05bfd794c8cdcde0881019" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaba8fd128cd05bfd794c8cdcde0881019">GPIO_IDR_IDR1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa7d58438899588f2a4eeeb7d1f9607d9"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR10" ref="gaa7d58438899588f2a4eeeb7d1f9607d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d58438899588f2a4eeeb7d1f9607d9">GPIO_IDR_IDR10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 10 </p>

</div>
</div>
<a class="anchor" id="ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR11" ref="ga4b8c6e2fcd0bf5b5284008e1b4d72fb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8c6e2fcd0bf5b5284008e1b4d72fb8">GPIO_IDR_IDR11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 11 </p>

</div>
</div>
<a class="anchor" id="ga56777a4d0c73a16970b2b7d7ca7dda18"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR12" ref="ga56777a4d0c73a16970b2b7d7ca7dda18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56777a4d0c73a16970b2b7d7ca7dda18">GPIO_IDR_IDR12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 12 </p>

</div>
</div>
<a class="anchor" id="ga45d488afaf42e3a447b274f73486ad00"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR13" ref="ga45d488afaf42e3a447b274f73486ad00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45d488afaf42e3a447b274f73486ad00">GPIO_IDR_IDR13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 13 </p>

</div>
</div>
<a class="anchor" id="ga811118b05ed3aff70264813823a69851"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR14" ref="ga811118b05ed3aff70264813823a69851" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga811118b05ed3aff70264813823a69851">GPIO_IDR_IDR14</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 14 </p>

</div>
</div>
<a class="anchor" id="gabccccbeaa1672daedf0837b60dfd5b45"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR15" ref="gabccccbeaa1672daedf0837b60dfd5b45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabccccbeaa1672daedf0837b60dfd5b45">GPIO_IDR_IDR15</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 15 </p>

</div>
</div>
<a class="anchor" id="gae9784fabf7bbd2ebdb5f7e2630234fb4"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR2" ref="gae9784fabf7bbd2ebdb5f7e2630234fb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9784fabf7bbd2ebdb5f7e2630234fb4">GPIO_IDR_IDR2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0a6d373ac7af05410cfbc4d35d996ca8"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR3" ref="ga0a6d373ac7af05410cfbc4d35d996ca8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6d373ac7af05410cfbc4d35d996ca8">GPIO_IDR_IDR3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 3 </p>

</div>
</div>
<a class="anchor" id="ga478dccec7de2abcbd927ed6923ef32c7"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR4" ref="ga478dccec7de2abcbd927ed6923ef32c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga478dccec7de2abcbd927ed6923ef32c7">GPIO_IDR_IDR4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 4 </p>

</div>
</div>
<a class="anchor" id="gac20a373bc5a5869e3ce5c87a26cc5c26"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR5" ref="gac20a373bc5a5869e3ce5c87a26cc5c26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac20a373bc5a5869e3ce5c87a26cc5c26">GPIO_IDR_IDR5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 5 </p>

</div>
</div>
<a class="anchor" id="ga9c647c0fa98de3db7abe16149e56b912"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR6" ref="ga9c647c0fa98de3db7abe16149e56b912" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c647c0fa98de3db7abe16149e56b912">GPIO_IDR_IDR6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 6 </p>

</div>
</div>
<a class="anchor" id="ga21781c5e4e74462c4d48b0619f3735f2"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR7" ref="ga21781c5e4e74462c4d48b0619f3735f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga21781c5e4e74462c4d48b0619f3735f2">GPIO_IDR_IDR7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 7 </p>

</div>
</div>
<a class="anchor" id="gae6cd32d3b32f70f4d0e7a7635fb22969"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR8" ref="gae6cd32d3b32f70f4d0e7a7635fb22969" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6cd32d3b32f70f4d0e7a7635fb22969">GPIO_IDR_IDR8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 8 </p>

</div>
</div>
<a class="anchor" id="ga2c804c5fca2b891e63c691872c440253"></a><!-- doxytag: member="stm32f10x.h::GPIO_IDR_IDR9" ref="ga2c804c5fca2b891e63c691872c440253" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c804c5fca2b891e63c691872c440253">GPIO_IDR_IDR9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port input data, bit 9 </p>

</div>
</div>
<a class="anchor" id="gaf6ae6b6d787a6af758bfde54b6ae934f"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK0" ref="gaf6ae6b6d787a6af758bfde54b6ae934f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 0 </p>

</div>
</div>
<a class="anchor" id="ga627d088ded79e6da761eaa880582372a"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK1" ref="ga627d088ded79e6da761eaa880582372a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 1 </p>

</div>
</div>
<a class="anchor" id="gaae055f5848967c7929f47e848b2ed812"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK10" ref="gaae055f5848967c7929f47e848b2ed812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 10 </p>

</div>
</div>
<a class="anchor" id="ga4de971426a1248621733a9b78ef552ab"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK11" ref="ga4de971426a1248621733a9b78ef552ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 11 </p>

</div>
</div>
<a class="anchor" id="ga38e8685790aea3fb09194683d1f58508"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK12" ref="ga38e8685790aea3fb09194683d1f58508" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 12 </p>

</div>
</div>
<a class="anchor" id="gae0279fa554731160a9115c21d95312a5"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK13" ref="gae0279fa554731160a9115c21d95312a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 13 </p>

</div>
</div>
<a class="anchor" id="ga8bf290cecb54b6b68ac42a544b87dcee"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK14" ref="ga8bf290cecb54b6b68ac42a544b87dcee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 14 </p>

</div>
</div>
<a class="anchor" id="ga47c3114c8cd603d8aee022d0b426bf04"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK15" ref="ga47c3114c8cd603d8aee022d0b426bf04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 15 </p>

</div>
</div>
<a class="anchor" id="gac5a17a7348d45dbe2b2ea41a0908d7de"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK2" ref="gac5a17a7348d45dbe2b2ea41a0908d7de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1597c1b50d32ed0229c38811656ba402"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK3" ref="ga1597c1b50d32ed0229c38811656ba402" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 3 </p>

</div>
</div>
<a class="anchor" id="ga723577475747d2405d86b1ab28767cb5"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK4" ref="ga723577475747d2405d86b1ab28767cb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 4 </p>

</div>
</div>
<a class="anchor" id="ga7c2446bfe50cbd04617496c30eda6c18"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK5" ref="ga7c2446bfe50cbd04617496c30eda6c18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 5 </p>

</div>
</div>
<a class="anchor" id="ga606249f4cc3ac14cf8133b76f3c7edd7"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK6" ref="ga606249f4cc3ac14cf8133b76f3c7edd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 6 </p>

</div>
</div>
<a class="anchor" id="gaf998da536594af780718084cee0d22a4"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK7" ref="gaf998da536594af780718084cee0d22a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 7 </p>

</div>
</div>
<a class="anchor" id="gab00a81afcf4d92f6f5644724803b7404"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK8" ref="gab00a81afcf4d92f6f5644724803b7404" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 8 </p>

</div>
</div>
<a class="anchor" id="gab9aa0442c88bc17eaf07c55dd84910ea"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCK9" ref="gab9aa0442c88bc17eaf07c55dd84910ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port x Lock bit 9 </p>

</div>
</div>
<a class="anchor" id="gafa2a83bf31ef76ee3857c7cb0a90c4d9"></a><!-- doxytag: member="stm32f10x.h::GPIO_LCKR_LCKK" ref="gafa2a83bf31ef76ee3857c7cb0a90c4d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lock key </p>

</div>
</div>
<a class="anchor" id="ga3fdb4b0764d21e748916ea683a9c2d51"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR0" ref="ga3fdb4b0764d21e748916ea683a9c2d51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fdb4b0764d21e748916ea683a9c2d51">GPIO_ODR_ODR0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 0 </p>

</div>
</div>
<a class="anchor" id="ga410ccbcd45e0c2a52f4785bf931f447e"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR1" ref="ga410ccbcd45e0c2a52f4785bf931f447e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga410ccbcd45e0c2a52f4785bf931f447e">GPIO_ODR_ODR1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 1 </p>

</div>
</div>
<a class="anchor" id="gab32f8a517f25bcae7b60330523ff878a"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR10" ref="gab32f8a517f25bcae7b60330523ff878a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab32f8a517f25bcae7b60330523ff878a">GPIO_ODR_ODR10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 10 </p>

</div>
</div>
<a class="anchor" id="ga3133087355e6c2f73db21065f74b8254"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR11" ref="ga3133087355e6c2f73db21065f74b8254" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3133087355e6c2f73db21065f74b8254">GPIO_ODR_ODR11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 11 </p>

</div>
</div>
<a class="anchor" id="gaf62ec1e54fb8b76bd2f31aa4c32852f0"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR12" ref="gaf62ec1e54fb8b76bd2f31aa4c32852f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf62ec1e54fb8b76bd2f31aa4c32852f0">GPIO_ODR_ODR12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 12 </p>

</div>
</div>
<a class="anchor" id="gae15416db0d5f54d03e101d7a84bafd0d"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR13" ref="gae15416db0d5f54d03e101d7a84bafd0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae15416db0d5f54d03e101d7a84bafd0d">GPIO_ODR_ODR13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 13 </p>

</div>
</div>
<a class="anchor" id="ga93c550f614a85b6f7889559010c4f0b3"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR14" ref="ga93c550f614a85b6f7889559010c4f0b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93c550f614a85b6f7889559010c4f0b3">GPIO_ODR_ODR14</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 14 </p>

</div>
</div>
<a class="anchor" id="gaf788434fb27537f1a3f508b1cedbfbab"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR15" ref="gaf788434fb27537f1a3f508b1cedbfbab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf788434fb27537f1a3f508b1cedbfbab">GPIO_ODR_ODR15</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 15 </p>

</div>
</div>
<a class="anchor" id="gaa7065029983e1d4b3e5d29c39c806fcb"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR2" ref="gaa7065029983e1d4b3e5d29c39c806fcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7065029983e1d4b3e5d29c39c806fcb">GPIO_ODR_ODR2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 2 </p>

</div>
</div>
<a class="anchor" id="gae76bac33647c09342ce6aa992546f7a2"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR3" ref="gae76bac33647c09342ce6aa992546f7a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae76bac33647c09342ce6aa992546f7a2">GPIO_ODR_ODR3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 3 </p>

</div>
</div>
<a class="anchor" id="gafa23bde84b70b480e5348394cee5d8f2"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR4" ref="gafa23bde84b70b480e5348394cee5d8f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa23bde84b70b480e5348394cee5d8f2">GPIO_ODR_ODR4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 4 </p>

</div>
</div>
<a class="anchor" id="gad3a874859723b3e8fe7ce1a68afa9afd"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR5" ref="gad3a874859723b3e8fe7ce1a68afa9afd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3a874859723b3e8fe7ce1a68afa9afd">GPIO_ODR_ODR5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 5 </p>

</div>
</div>
<a class="anchor" id="ga00ae0b0c4bc32f9b21b1bc1cea174230"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR6" ref="ga00ae0b0c4bc32f9b21b1bc1cea174230" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ae0b0c4bc32f9b21b1bc1cea174230">GPIO_ODR_ODR6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 6 </p>

</div>
</div>
<a class="anchor" id="ga12b634cee6d6e10f6cf464e28e164b3c"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR7" ref="ga12b634cee6d6e10f6cf464e28e164b3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12b634cee6d6e10f6cf464e28e164b3c">GPIO_ODR_ODR7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 7 </p>

</div>
</div>
<a class="anchor" id="ga9280b6d2fc7b12bd6fe91e82b9feb377"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR8" ref="ga9280b6d2fc7b12bd6fe91e82b9feb377" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9280b6d2fc7b12bd6fe91e82b9feb377">GPIO_ODR_ODR8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 8 </p>

</div>
</div>
<a class="anchor" id="ga2ec739eff617930cb7c60ef7aab6ba58"></a><!-- doxytag: member="stm32f10x.h::GPIO_ODR_ODR9" ref="ga2ec739eff617930cb7c60ef7aab6ba58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ec739eff617930cb7c60ef7aab6ba58">GPIO_ODR_ODR9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port output data, bit 9 </p>

</div>
</div>
<a class="anchor" id="ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"></a><!-- doxytag: member="stm32f10x.h::I2C_CCR_CCR" ref="ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Control Register in Fast/Standard mode (Master mode) </p>

</div>
</div>
<a class="anchor" id="ga851c8a6b598d54c1a805b1632a4078e5"></a><!-- doxytag: member="stm32f10x.h::I2C_CCR_DUTY" ref="ga851c8a6b598d54c1a805b1632a4078e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fast Mode Duty Cycle </p>

</div>
</div>
<a class="anchor" id="gaea64e5d7eba609ac9a84964bc0bc2def"></a><!-- doxytag: member="stm32f10x.h::I2C_CCR_FS" ref="gaea64e5d7eba609ac9a84964bc0bc2def" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C Master Mode Selection </p>

</div>
</div>
<a class="anchor" id="gaf933b105259a4bc46a957576adb8d96d"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_ACK" ref="gaf933b105259a4bc46a957576adb8d96d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge Enable </p>

</div>
</div>
<a class="anchor" id="ga56729ccf93c5d9f5b5b05002e3a2323c"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_ALERT" ref="ga56729ccf93c5d9f5b5b05002e3a2323c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBus Alert </p>

</div>
</div>
<a class="anchor" id="ga4598185d9092edfbf943464bcbb342ac"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_ENARP" ref="ga4598185d9092edfbf943464bcbb342ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ARP Enable </p>

</div>
</div>
<a class="anchor" id="ga1d8c219193b11f8507d7b85831d14912"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_ENGC" ref="ga1d8c219193b11f8507d7b85831d14912" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>General Call Enable </p>

</div>
</div>
<a class="anchor" id="ga40d2eb849f9d55e6298035b61e84ca42"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_ENPEC" ref="ga40d2eb849f9d55e6298035b61e84ca42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PEC Enable </p>

</div>
</div>
<a class="anchor" id="ga197aaca79f64e832af3a0a0864c2a08c"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_NOSTRETCH" ref="ga197aaca79f64e832af3a0a0864c2a08c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Stretching Disable (Slave mode) </p>

</div>
</div>
<a class="anchor" id="ga953b0d38414808db79da116842ed3262"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_PE" ref="ga953b0d38414808db79da116842ed3262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Enable </p>

</div>
</div>
<a class="anchor" id="gab4d0119253d93a106b5ca704e5020c12"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_PEC" ref="gab4d0119253d93a106b5ca704e5020c12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Packet Error Checking </p>

</div>
</div>
<a class="anchor" id="ga34721958229a5983f2e95dfeaa8e55c3"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_POS" ref="ga34721958229a5983f2e95dfeaa8e55c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge/PEC Position (for data reception) </p>

</div>
</div>
<a class="anchor" id="ga001198ff898802888edf58f56d5371c9"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_SMBTYPE" ref="ga001198ff898802888edf58f56d5371c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBus Type </p>

</div>
</div>
<a class="anchor" id="ga4cfee7b020a49bd037fa7cf27c796abc"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_SMBUS" ref="ga4cfee7b020a49bd037fa7cf27c796abc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBus Mode </p>

</div>
</div>
<a class="anchor" id="ga2ca7f18dd5bc1130dbefae4ff8736143"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_START" ref="ga2ca7f18dd5bc1130dbefae4ff8736143" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Generation </p>

</div>
</div>
<a class="anchor" id="gace70293f3dfa24d448b600fc58e45223"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_STOP" ref="gace70293f3dfa24d448b600fc58e45223" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stop Generation </p>

</div>
</div>
<a class="anchor" id="ga8dc661ef13da02e5bcb943f2003d576d"></a><!-- doxytag: member="stm32f10x.h::I2C_CR1_SWRST" ref="ga8dc661ef13da02e5bcb943f2003d576d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Reset </p>

</div>
</div>
<a class="anchor" id="gadb81d5c91486b873bd0bf279a4ffcf69"></a><!-- doxytag: member="stm32f10x.h::I2C_CR2_DMAEN" ref="gadb81d5c91486b873bd0bf279a4ffcf69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Requests Enable </p>

</div>
</div>
<a class="anchor" id="ga293fbe15ed5fd1fc95915bd6437859e7"></a><!-- doxytag: member="stm32f10x.h::I2C_CR2_FREQ" ref="ga293fbe15ed5fd1fc95915bd6437859e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;((uint16_t)0x003F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FREQ[5:0] bits (Peripheral Clock Frequency) </p>

</div>
</div>
<a class="anchor" id="ga09d944f5260f40a0eb714d41859e0d23"></a><!-- doxytag: member="stm32f10x.h::I2C_CR2_FREQ_0" ref="ga09d944f5260f40a0eb714d41859e0d23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga25ab0ef2a7795e3326900b277479d89c"></a><!-- doxytag: member="stm32f10x.h::I2C_CR2_FREQ_1" ref="ga25ab0ef2a7795e3326900b277479d89c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga657af5a02534cc900cbddc260319d845"></a><!-- doxytag: member="stm32f10x.h::I2C_CR2_FREQ_2" ref="ga657af5a02534cc900cbddc260319d845" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga655214f8327fd1322998c9d8bffe308d"></a><!-- doxytag: member="stm32f10x.h::I2C_CR2_FREQ_3" ref="ga655214f8327fd1322998c9d8bffe308d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga3382a7262743bc824985af7339449386"></a><!-- doxytag: member="stm32f10x.h::I2C_CR2_FREQ_4" ref="ga3382a7262743bc824985af7339449386" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gad3b1a2b777fcf158c9e4264485682a20"></a><!-- doxytag: member="stm32f10x.h::I2C_CR2_FREQ_5" ref="gad3b1a2b777fcf158c9e4264485682a20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga2efbe5d96ed0ce447a45a62e8317a68a"></a><!-- doxytag: member="stm32f10x.h::I2C_CR2_ITBUFEN" ref="ga2efbe5d96ed0ce447a45a62e8317a68a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Buffer Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga6f14ae48e4609c2b3645211234cba974"></a><!-- doxytag: member="stm32f10x.h::I2C_CR2_ITERREN" ref="ga6f14ae48e4609c2b3645211234cba974" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga3b1ebaf8173090ec469b055b98e585d2"></a><!-- doxytag: member="stm32f10x.h::I2C_CR2_ITEVTEN" ref="ga3b1ebaf8173090ec469b055b98e585d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga6a0955008cbabbb6b726ba0b4f8da609"></a><!-- doxytag: member="stm32f10x.h::I2C_CR2_LAST" ref="ga6a0955008cbabbb6b726ba0b4f8da609" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Last Transfer </p>

</div>
</div>
<a class="anchor" id="gac43021a4a7f79672d27c36a469b301d5"></a><!-- doxytag: member="stm32f10x.h::I2C_DR_DR" ref="gac43021a4a7f79672d27c36a469b301d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>8-bit Data Register </p>

</div>
</div>
<a class="anchor" id="ga8b7c20c81f79d17921718412b8fca6d7"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADD0" ref="ga8b7c20c81f79d17921718412b8fca6d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga499a61f0013c5c6fe38b848901f58769"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADD1" ref="ga499a61f0013c5c6fe38b848901f58769" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8250616a993a5f2bb04cd0f116005864"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADD1_7" ref="ga8250616a993a5f2bb04cd0f116005864" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</a>&#160;&#160;&#160;((uint16_t)0x00FE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface Address </p>

</div>
</div>
<a class="anchor" id="gab44a263e36a7f34d922ff124aebd99c3"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADD2" ref="gab44a263e36a7f34d922ff124aebd99c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9584dca3b1b414a63cf7ba75e557155b"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADD3" ref="ga9584dca3b1b414a63cf7ba75e557155b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga110b915b907f4bf29ff03da1f077bd97"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADD4" ref="ga110b915b907f4bf29ff03da1f077bd97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga0856dee2657cf0a04d79084da86988ca"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADD5" ref="ga0856dee2657cf0a04d79084da86988ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga5507af6154f60125dadc4654f57776ca"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADD6" ref="ga5507af6154f60125dadc4654f57776ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gaca710515f0aac5abdac02a630e09097c"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADD7" ref="gaca710515f0aac5abdac02a630e09097c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gab945eba8b842a253cc64cce722537264"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADD8" ref="gab945eba8b842a253cc64cce722537264" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a class="anchor" id="gab8141dcd63a8429a64d488cc78ef3ec1"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADD8_9" ref="gab8141dcd63a8429a64d488cc78ef3ec1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface Address </p>

</div>
</div>
<a class="anchor" id="ga10cf2dfc6b1ed55413be06acca413430"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADD9" ref="ga10cf2dfc6b1ed55413be06acca413430" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a class="anchor" id="ga7d8df80cd27313c896e887aae81fa639"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR1_ADDMODE" ref="ga7d8df80cd27313c896e887aae81fa639" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Addressing Mode (Slave mode) </p>

</div>
</div>
<a class="anchor" id="gadd3d8fd1de1f16d051efb52dd3d657c4"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR2_ADD2" ref="gadd3d8fd1de1f16d051efb52dd3d657c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;((uint8_t)0xFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface address </p>

</div>
</div>
<a class="anchor" id="gab83ed1ee64439cb2734a708445f37e94"></a><!-- doxytag: member="stm32f10x.h::I2C_OAR2_ENDUAL" ref="gab83ed1ee64439cb2734a708445f37e94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Dual addressing mode enable </p>

</div>
</div>
<a class="anchor" id="ga6faaa55a1e48aa7c1f2b69669901445d"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_ADD10" ref="ga6faaa55a1e48aa7c1f2b69669901445d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>10-bit header sent (Master mode) </p>

</div>
</div>
<a class="anchor" id="ga3db361a4d9dd84b187085a11d933b45d"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_ADDR" ref="ga3db361a4d9dd84b187085a11d933b45d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address sent (master mode)/matched (slave mode) </p>

</div>
</div>
<a class="anchor" id="ga62aa2496d4b3955214a16a7bd998fd88"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_AF" ref="ga62aa2496d4b3955214a16a7bd998fd88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge Failure </p>

</div>
</div>
<a class="anchor" id="gacbc52f6ec6172c71d8b026a22c2f69d2"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_ARLO" ref="gacbc52f6ec6172c71d8b026a22c2f69d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Arbitration Lost (master mode) </p>

</div>
</div>
<a class="anchor" id="ga1d12990c90ab0757dcfea150ea50b227"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_BERR" ref="ga1d12990c90ab0757dcfea150ea50b227" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Error </p>

</div>
</div>
<a class="anchor" id="gafb279f85d78cfe5abd3eeb0b40a65ab1"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_BTF" ref="gafb279f85d78cfe5abd3eeb0b40a65ab1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Byte Transfer Finished </p>

</div>
</div>
<a class="anchor" id="gad42d2435d2e64bf710c701c9b17adfb4"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_OVR" ref="gad42d2435d2e64bf710c701c9b17adfb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Overrun/Underrun </p>

</div>
</div>
<a class="anchor" id="ga4b2976279024e832e53ad12796a7bb71"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_PECERR" ref="ga4b2976279024e832e53ad12796a7bb71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PEC Error in reception </p>

</div>
</div>
<a class="anchor" id="gaf6ebe33c992611bc2e25bbb01c1441a5"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_RXNE" ref="gaf6ebe33c992611bc2e25bbb01c1441a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Register not Empty (receivers) </p>

</div>
</div>
<a class="anchor" id="ga6935c920da59d755d0cf834548a70ec4"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_SB" ref="ga6935c920da59d755d0cf834548a70ec4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Bit (Master mode) </p>

</div>
</div>
<a class="anchor" id="ga8df36c38deb8791d0ac3cb5881298c1c"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_SMBALERT" ref="ga8df36c38deb8791d0ac3cb5881298c1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBus Alert </p>

</div>
</div>
<a class="anchor" id="gaafcea4cdbe2f6da31566c897fa893a7c"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_STOPF" ref="gaafcea4cdbe2f6da31566c897fa893a7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stop detection (Slave mode) </p>

</div>
</div>
<a class="anchor" id="gaef3a1e4921d7c509d1b639c67882c4c9"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_TIMEOUT" ref="gaef3a1e4921d7c509d1b639c67882c4c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timeout or Tlow Error </p>

</div>
</div>
<a class="anchor" id="gafdc4da49c163910203255e384591b6f7"></a><!-- doxytag: member="stm32f10x.h::I2C_SR1_TXE" ref="gafdc4da49c163910203255e384591b6f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Register Empty (transmitters) </p>

</div>
</div>
<a class="anchor" id="ga3b1e75a82da73ae2873cff1cd27c3179"></a><!-- doxytag: member="stm32f10x.h::I2C_SR2_BUSY" ref="ga3b1e75a82da73ae2873cff1cd27c3179" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Busy </p>

</div>
</div>
<a class="anchor" id="ga79a6a21835e06d9bc48009f4269b7798"></a><!-- doxytag: member="stm32f10x.h::I2C_SR2_DUALF" ref="ga79a6a21835e06d9bc48009f4269b7798" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Dual Flag (Slave mode) </p>

</div>
</div>
<a class="anchor" id="gaf3aeb79cbe04f7ec1e3c2615921c4fab"></a><!-- doxytag: member="stm32f10x.h::I2C_SR2_GENCALL" ref="gaf3aeb79cbe04f7ec1e3c2615921c4fab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>General Call Address (Slave mode) </p>

</div>
</div>
<a class="anchor" id="ga75cc361adf0e72e33d6771ebfa17b52d"></a><!-- doxytag: member="stm32f10x.h::I2C_SR2_MSL" ref="ga75cc361adf0e72e33d6771ebfa17b52d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master/Slave </p>

</div>
</div>
<a class="anchor" id="ga4a4fd5d9c9e2593be920d19a5f6ae732"></a><!-- doxytag: member="stm32f10x.h::I2C_SR2_PEC" ref="ga4a4fd5d9c9e2593be920d19a5f6ae732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Packet Error Checking Register </p>

</div>
</div>
<a class="anchor" id="gafcf50334903013177a8c6f4e36b8d6fe"></a><!-- doxytag: member="stm32f10x.h::I2C_SR2_SMBDEFAULT" ref="gafcf50334903013177a8c6f4e36b8d6fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBus Device Default Address (Slave mode) </p>

</div>
</div>
<a class="anchor" id="gaa07cf3e404f9f57e98d1ba3793079c80"></a><!-- doxytag: member="stm32f10x.h::I2C_SR2_SMBHOST" ref="gaa07cf3e404f9f57e98d1ba3793079c80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBus Host Header (Slave mode) </p>

</div>
</div>
<a class="anchor" id="ga288b20416b42a79e591aa80d9a690fca"></a><!-- doxytag: member="stm32f10x.h::I2C_SR2_TRA" ref="ga288b20416b42a79e591aa80d9a690fca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmitter/Receiver </p>

</div>
</div>
<a class="anchor" id="gaff77a39aba630647af62dc7f1a5dc218"></a><!-- doxytag: member="stm32f10x.h::I2C_TRISE_TRISE" ref="gaff77a39aba630647af62dc7f1a5dc218" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;((uint8_t)0x3F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum Rise Time in Fast/Standard mode (Master mode) </p>

</div>
</div>
<a class="anchor" id="ga957f7d5f8a0ec1a6956a7f05cfbd97c2"></a><!-- doxytag: member="stm32f10x.h::IWDG_KR_KEY" ref="ga957f7d5f8a0ec1a6956a7f05cfbd97c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Key value (write only, read 0000h) </p>

</div>
</div>
<a class="anchor" id="ga4de39c5672f17d326fceb5adc9adc090"></a><!-- doxytag: member="stm32f10x.h::IWDG_PR_PR" ref="ga4de39c5672f17d326fceb5adc9adc090" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;((uint8_t)0x07)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PR[2:0] (Prescaler divider) </p>

</div>
</div>
<a class="anchor" id="ga9b727e7882603df1684cbf230520ca76"></a><!-- doxytag: member="stm32f10x.h::IWDG_PR_PR_0" ref="ga9b727e7882603df1684cbf230520ca76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafba2551b90c68d95c736a116224b473e"></a><!-- doxytag: member="stm32f10x.h::IWDG_PR_PR_1" ref="gafba2551b90c68d95c736a116224b473e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga55a1d7fde4e3e724a8644652ba9bb2b9"></a><!-- doxytag: member="stm32f10x.h::IWDG_PR_PR_2" ref="ga55a1d7fde4e3e724a8644652ba9bb2b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga87024bbb19f26def4c4c1510b22d3033"></a><!-- doxytag: member="stm32f10x.h::IWDG_RLR_RL" ref="ga87024bbb19f26def4c4c1510b22d3033" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Watchdog counter reload value </p>

</div>
</div>
<a class="anchor" id="ga269bd5618ba773d32275b93be004c554"></a><!-- doxytag: member="stm32f10x.h::IWDG_SR_PVU" ref="ga269bd5618ba773d32275b93be004c554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Watchdog prescaler value update </p>

</div>
</div>
<a class="anchor" id="gadffb8339e556a3b10120b15f0dacc232"></a><!-- doxytag: member="stm32f10x.h::IWDG_SR_RVU" ref="gadffb8339e556a3b10120b15f0dacc232" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Watchdog counter reload value update </p>

</div>
</div>
<a class="anchor" id="ga00015005adbb6e281ac05f29b862772b"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE" ref="ga00015005adbb6e281ac05f29b862772b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b">NVIC_IABR_ACTIVE</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt active flags </p>

</div>
</div>
<a class="anchor" id="gaf96b2c2bf18a5845f65c23761f35c20c"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_0" ref="gaf96b2c2bf18a5845f65c23761f35c20c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c">NVIC_IABR_ACTIVE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a class="anchor" id="ga29b032782f6ee599b3e6c67a915f2a77"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_1" ref="ga29b032782f6ee599b3e6c67a915f2a77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77">NVIC_IABR_ACTIVE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1c29cb59542e009f5908814bc73f699a"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_10" ref="ga1c29cb59542e009f5908814bc73f699a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a">NVIC_IABR_ACTIVE_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a class="anchor" id="gaae3ac5a2c4b87dc781facd9f0ab2faa9"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_11" ref="gaae3ac5a2c4b87dc781facd9f0ab2faa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9">NVIC_IABR_ACTIVE_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a class="anchor" id="gaf67765093e4ee4b2911e5f29b011e1a1"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_12" ref="gaf67765093e4ee4b2911e5f29b011e1a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1">NVIC_IABR_ACTIVE_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a class="anchor" id="ga29b52deba459b2a9a6d2379c9b0b0c26"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_13" ref="ga29b52deba459b2a9a6d2379c9b0b0c26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26">NVIC_IABR_ACTIVE_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a class="anchor" id="ga393379d79019d81602dbc4311edc21fe"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_14" ref="ga393379d79019d81602dbc4311edc21fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe">NVIC_IABR_ACTIVE_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a class="anchor" id="gab9abe638115ec30e599c34c839515dd4"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_15" ref="gab9abe638115ec30e599c34c839515dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4">NVIC_IABR_ACTIVE_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a class="anchor" id="gadac87de01e114b011a900bca17e7b729"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_16" ref="gadac87de01e114b011a900bca17e7b729" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729">NVIC_IABR_ACTIVE_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a class="anchor" id="gac7a870327f07feef53199fe4befb2464"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_17" ref="gac7a870327f07feef53199fe4befb2464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464">NVIC_IABR_ACTIVE_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a class="anchor" id="ga16bd00a6c07b193fa07761bc4c68cf1a"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_18" ref="ga16bd00a6c07b193fa07761bc4c68cf1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a">NVIC_IABR_ACTIVE_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a class="anchor" id="ga5368786bfb44b9d31c62c180cf089b77"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_19" ref="ga5368786bfb44b9d31c62c180cf089b77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77">NVIC_IABR_ACTIVE_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a class="anchor" id="ga87128e17a9e614347d5b27f2e53c92cc"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_2" ref="ga87128e17a9e614347d5b27f2e53c92cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc">NVIC_IABR_ACTIVE_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a class="anchor" id="gaad1a8c8e757e6d7a30c4dc2073693724"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_20" ref="gaad1a8c8e757e6d7a30c4dc2073693724" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724">NVIC_IABR_ACTIVE_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a class="anchor" id="ga89fc27cdcb3a0291dcb03b8d2537b566"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_21" ref="ga89fc27cdcb3a0291dcb03b8d2537b566" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566">NVIC_IABR_ACTIVE_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a class="anchor" id="ga1a1e16e90060fae9442e54a02aade2c3"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_22" ref="ga1a1e16e90060fae9442e54a02aade2c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3">NVIC_IABR_ACTIVE_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a class="anchor" id="ga423a9b1f0e4d06137bceaea3d482d7f9"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_23" ref="ga423a9b1f0e4d06137bceaea3d482d7f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9">NVIC_IABR_ACTIVE_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a class="anchor" id="ga2a7cb5ecc8420bde213d4e25d698bad0"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_24" ref="ga2a7cb5ecc8420bde213d4e25d698bad0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0">NVIC_IABR_ACTIVE_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a class="anchor" id="ga3be82eac5db87b085ced6424940e36d7"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_25" ref="ga3be82eac5db87b085ced6424940e36d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7">NVIC_IABR_ACTIVE_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a class="anchor" id="ga5b17346a5573c34ca0d8fc3e8ebee702"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_26" ref="ga5b17346a5573c34ca0d8fc3e8ebee702" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702">NVIC_IABR_ACTIVE_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a class="anchor" id="ga2a42e366c56ce09eb944c8f20c520004"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_27" ref="ga2a42e366c56ce09eb944c8f20c520004" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004">NVIC_IABR_ACTIVE_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a class="anchor" id="gad2736661ca2d3411bede3dfdbe51edbb"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_28" ref="gad2736661ca2d3411bede3dfdbe51edbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb">NVIC_IABR_ACTIVE_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a class="anchor" id="ga9e2b52a462248fe00401170951e51e10"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_29" ref="ga9e2b52a462248fe00401170951e51e10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10">NVIC_IABR_ACTIVE_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a class="anchor" id="ga0b70628725abd184e4f3258f25552ad4"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_3" ref="ga0b70628725abd184e4f3258f25552ad4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4">NVIC_IABR_ACTIVE_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a class="anchor" id="ga41ab2699910a3c837f177b81e5c40d33"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_30" ref="ga41ab2699910a3c837f177b81e5c40d33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33">NVIC_IABR_ACTIVE_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a class="anchor" id="ga7816041fba7d83cd8b3dd1ba10f80c4a"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_31" ref="ga7816041fba7d83cd8b3dd1ba10f80c4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a">NVIC_IABR_ACTIVE_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a class="anchor" id="gad31486ae04d73eace12011a850855ffc"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_4" ref="gad31486ae04d73eace12011a850855ffc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc">NVIC_IABR_ACTIVE_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a class="anchor" id="gaabdfde449fc6a3c5c6bf5236ebbd14e5"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_5" ref="gaabdfde449fc6a3c5c6bf5236ebbd14e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5">NVIC_IABR_ACTIVE_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a class="anchor" id="ga9888c42aada7bd962b44a207954f7209"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_6" ref="ga9888c42aada7bd962b44a207954f7209" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209">NVIC_IABR_ACTIVE_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a class="anchor" id="ga9028f6886fca410cb526352999f4911a"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_7" ref="ga9028f6886fca410cb526352999f4911a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a">NVIC_IABR_ACTIVE_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a class="anchor" id="ga101fc66c184d311ee995db2c8c82ef95"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_8" ref="ga101fc66c184d311ee995db2c8c82ef95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95">NVIC_IABR_ACTIVE_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a class="anchor" id="gaed6521600ff1bccc832e252b1b5676dd"></a><!-- doxytag: member="stm32f10x.h::NVIC_IABR_ACTIVE_9" ref="gaed6521600ff1bccc832e252b1b5676dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd">NVIC_IABR_ACTIVE_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a class="anchor" id="gabb8048ac27c64c34aef747eb3845f07d"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA" ref="gabb8048ac27c64c34aef747eb3845f07d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d">NVIC_ICER_CLRENA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt clear-enable bits </p>

</div>
</div>
<a class="anchor" id="gad7c0e8d7ead740fbbc6efe1b44336c4d"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_0" ref="gad7c0e8d7ead740fbbc6efe1b44336c4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d">NVIC_ICER_CLRENA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a class="anchor" id="ga701dd2c4365790c5a9506ecc41f9fe3c"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_1" ref="ga701dd2c4365790c5a9506ecc41f9fe3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c">NVIC_ICER_CLRENA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a class="anchor" id="gad9b17e9837b0b1ccf28f7309afba8aa7"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_10" ref="gad9b17e9837b0b1ccf28f7309afba8aa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7">NVIC_ICER_CLRENA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a class="anchor" id="gae1e4b35a58a123c2e8fa4edb7e81aaeb"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_11" ref="gae1e4b35a58a123c2e8fa4edb7e81aaeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb">NVIC_ICER_CLRENA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a class="anchor" id="ga521ef47669c32ba4b6fb34cdee181115"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_12" ref="ga521ef47669c32ba4b6fb34cdee181115" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115">NVIC_ICER_CLRENA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a class="anchor" id="ga6f787e52461b5e3f777290ac4b8ff6fc"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_13" ref="ga6f787e52461b5e3f777290ac4b8ff6fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc">NVIC_ICER_CLRENA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a class="anchor" id="gac937ce62879648e947d70a4db16727f0"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_14" ref="gac937ce62879648e947d70a4db16727f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0">NVIC_ICER_CLRENA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a class="anchor" id="gaa6a88004a2ac9b270d73ab1ff53300bb"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_15" ref="gaa6a88004a2ac9b270d73ab1ff53300bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb">NVIC_ICER_CLRENA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a class="anchor" id="ga73de40429d453b0a63ea4ed788e949f0"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_16" ref="ga73de40429d453b0a63ea4ed788e949f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0">NVIC_ICER_CLRENA_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a class="anchor" id="ga393cfbe5e1ce46220aa5ebd9a1891d97"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_17" ref="ga393cfbe5e1ce46220aa5ebd9a1891d97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97">NVIC_ICER_CLRENA_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a class="anchor" id="ga7fa2d0859938af8374b0ee52c7acb04b"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_18" ref="ga7fa2d0859938af8374b0ee52c7acb04b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b">NVIC_ICER_CLRENA_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a class="anchor" id="ga02572a777aeac75a01c94f56e23ff07b"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_19" ref="ga02572a777aeac75a01c94f56e23ff07b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b">NVIC_ICER_CLRENA_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a class="anchor" id="gace5cb2478698a64c214d63d79aeeed75"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_2" ref="gace5cb2478698a64c214d63d79aeeed75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75">NVIC_ICER_CLRENA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a class="anchor" id="ga8df2313e7432cabddba0b974b8f4f020"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_20" ref="ga8df2313e7432cabddba0b974b8f4f020" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020">NVIC_ICER_CLRENA_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a class="anchor" id="ga16c4599364e72b2d88ac386144a3fe7e"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_21" ref="ga16c4599364e72b2d88ac386144a3fe7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e">NVIC_ICER_CLRENA_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a class="anchor" id="ga16b9bade4bebc1c058325e1aafc3fd8f"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_22" ref="ga16b9bade4bebc1c058325e1aafc3fd8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f">NVIC_ICER_CLRENA_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a class="anchor" id="gaa92531bd55ca6aa771993210d485c0f7"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_23" ref="gaa92531bd55ca6aa771993210d485c0f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7">NVIC_ICER_CLRENA_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a class="anchor" id="gab41766a9f4345819d8eea33b8753b9f6"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_24" ref="gab41766a9f4345819d8eea33b8753b9f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6">NVIC_ICER_CLRENA_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a class="anchor" id="gac1bb79682735090f6c1bbf2b298f6c5b"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_25" ref="gac1bb79682735090f6c1bbf2b298f6c5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b">NVIC_ICER_CLRENA_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a class="anchor" id="ga0e63dfa3c37961071f48a76fd34e92e9"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_26" ref="ga0e63dfa3c37961071f48a76fd34e92e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9">NVIC_ICER_CLRENA_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a class="anchor" id="gada1793fa80d1a517c94dc975dc1270bc"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_27" ref="gada1793fa80d1a517c94dc975dc1270bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc">NVIC_ICER_CLRENA_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a class="anchor" id="ga9b389b9803af7187df08ab3031be9509"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_28" ref="ga9b389b9803af7187df08ab3031be9509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509">NVIC_ICER_CLRENA_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a class="anchor" id="gacac7e634d9726387b9026c9504e52582"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_29" ref="gacac7e634d9726387b9026c9504e52582" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582">NVIC_ICER_CLRENA_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a class="anchor" id="gaff9f3ef9ac99c1b266ab1d8963b36560"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_3" ref="gaff9f3ef9ac99c1b266ab1d8963b36560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560">NVIC_ICER_CLRENA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a class="anchor" id="ga11d39e1daa7b9c636fe16951745b011d"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_30" ref="ga11d39e1daa7b9c636fe16951745b011d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d">NVIC_ICER_CLRENA_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a class="anchor" id="gafb10af18569712590c4db5476292cf6f"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_31" ref="gafb10af18569712590c4db5476292cf6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f">NVIC_ICER_CLRENA_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a class="anchor" id="ga892fafa00274551ee17971c5f419138b"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_4" ref="ga892fafa00274551ee17971c5f419138b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b">NVIC_ICER_CLRENA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a class="anchor" id="gadfd48066d81ddc85be2cb4dd71ddcb60"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_5" ref="gadfd48066d81ddc85be2cb4dd71ddcb60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60">NVIC_ICER_CLRENA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a class="anchor" id="ga6a92307738d1730bd21d55c6c065b526"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_6" ref="ga6a92307738d1730bd21d55c6c065b526" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526">NVIC_ICER_CLRENA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a class="anchor" id="gad7132ff32947d90bf2f537591e77823c"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_7" ref="gad7132ff32947d90bf2f537591e77823c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c">NVIC_ICER_CLRENA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a class="anchor" id="ga08b4758eebf43cc2bfc8183a3517c8c0"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_8" ref="ga08b4758eebf43cc2bfc8183a3517c8c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0">NVIC_ICER_CLRENA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a class="anchor" id="ga5f11ecc81c128ad3ef27899cd2a048dd"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICER_CLRENA_9" ref="ga5f11ecc81c128ad3ef27899cd2a048dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd">NVIC_ICER_CLRENA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a class="anchor" id="gae3c6a7e54654b4873816afad7984fbb0"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND" ref="gae3c6a7e54654b4873816afad7984fbb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0">NVIC_ICPR_CLRPEND</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt clear-pending bits </p>

</div>
</div>
<a class="anchor" id="gafecd77abe8ff78b4679c965b11e31ac3"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_0" ref="gafecd77abe8ff78b4679c965b11e31ac3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3">NVIC_ICPR_CLRPEND_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a class="anchor" id="gad1a68ba7be8374cbedfe18c15a852100"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_1" ref="gad1a68ba7be8374cbedfe18c15a852100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100">NVIC_ICPR_CLRPEND_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a class="anchor" id="gae9631ca376fd2fb30ca9fba782dbcebc"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_10" ref="gae9631ca376fd2fb30ca9fba782dbcebc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc">NVIC_ICPR_CLRPEND_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a class="anchor" id="ga65a8a83be00f68acd6d3a6d8dcd81c73"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_11" ref="ga65a8a83be00f68acd6d3a6d8dcd81c73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73">NVIC_ICPR_CLRPEND_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a class="anchor" id="gac1535690e1151004707902cc49f280d2"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_12" ref="gac1535690e1151004707902cc49f280d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2">NVIC_ICPR_CLRPEND_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a class="anchor" id="ga704f098169cbfd48746e6fdb647cb139"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_13" ref="ga704f098169cbfd48746e6fdb647cb139" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139">NVIC_ICPR_CLRPEND_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a class="anchor" id="ga764a5bb88ee730049cdaa9823238e4eb"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_14" ref="ga764a5bb88ee730049cdaa9823238e4eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb">NVIC_ICPR_CLRPEND_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a class="anchor" id="ga641b9f2fc8a75d9a0f08ee9e764ae67e"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_15" ref="ga641b9f2fc8a75d9a0f08ee9e764ae67e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e">NVIC_ICPR_CLRPEND_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a class="anchor" id="ga9563b3bc48251e3048bba95dcd8ce2ed"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_16" ref="ga9563b3bc48251e3048bba95dcd8ce2ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed">NVIC_ICPR_CLRPEND_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a class="anchor" id="gacafd4aa7dbd587713c5f8460021ffbbf"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_17" ref="gacafd4aa7dbd587713c5f8460021ffbbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf">NVIC_ICPR_CLRPEND_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a class="anchor" id="gacb158cb09839a27399daaec82596bdae"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_18" ref="gacb158cb09839a27399daaec82596bdae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae">NVIC_ICPR_CLRPEND_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a class="anchor" id="ga4fa77e3164f76f55c8b65716f7e78b3c"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_19" ref="ga4fa77e3164f76f55c8b65716f7e78b3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c">NVIC_ICPR_CLRPEND_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a class="anchor" id="ga3ad0271ce6eb2fd787881a526acc9ecf"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_2" ref="ga3ad0271ce6eb2fd787881a526acc9ecf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf">NVIC_ICPR_CLRPEND_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a class="anchor" id="ga913321e79e4566f2589d0cf0cbc69951"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_20" ref="ga913321e79e4566f2589d0cf0cbc69951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951">NVIC_ICPR_CLRPEND_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a class="anchor" id="ga82b95b5d83cfed1dc8e93252f350738f"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_21" ref="ga82b95b5d83cfed1dc8e93252f350738f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f">NVIC_ICPR_CLRPEND_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a class="anchor" id="gaa48498de37ce0e3630539a40e9748ac8"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_22" ref="gaa48498de37ce0e3630539a40e9748ac8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8">NVIC_ICPR_CLRPEND_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a class="anchor" id="ga7976e3ca5e53e365b2d5fe622f738800"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_23" ref="ga7976e3ca5e53e365b2d5fe622f738800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800">NVIC_ICPR_CLRPEND_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a class="anchor" id="ga2a5aa740ee8b8ddcc9e28cad9cc2e287"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_24" ref="ga2a5aa740ee8b8ddcc9e28cad9cc2e287" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287">NVIC_ICPR_CLRPEND_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a class="anchor" id="gae71fd6b864214fc20cda783f983a3b99"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_25" ref="gae71fd6b864214fc20cda783f983a3b99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99">NVIC_ICPR_CLRPEND_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a class="anchor" id="gae5d5368aef48a813695090fd367ec4a6"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_26" ref="gae5d5368aef48a813695090fd367ec4a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6">NVIC_ICPR_CLRPEND_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a class="anchor" id="ga8092ee7e81ecfa33294e8dc972e736a1"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_27" ref="ga8092ee7e81ecfa33294e8dc972e736a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1">NVIC_ICPR_CLRPEND_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a class="anchor" id="ga0e05fe155495b02aa07f086600d362af"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_28" ref="ga0e05fe155495b02aa07f086600d362af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af">NVIC_ICPR_CLRPEND_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a class="anchor" id="gacd72eea853122e43a77db5d11cf189b2"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_29" ref="gacd72eea853122e43a77db5d11cf189b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2">NVIC_ICPR_CLRPEND_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a class="anchor" id="ga601ded5d1439ded3a734b80ae3d9ac42"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_3" ref="ga601ded5d1439ded3a734b80ae3d9ac42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42">NVIC_ICPR_CLRPEND_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a class="anchor" id="ga3482d26f4a66f2e345f5877e5b7d4f59"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_30" ref="ga3482d26f4a66f2e345f5877e5b7d4f59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59">NVIC_ICPR_CLRPEND_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a class="anchor" id="gabfb29b21f8ac81d048b70b6ae17518ee"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_31" ref="gabfb29b21f8ac81d048b70b6ae17518ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee">NVIC_ICPR_CLRPEND_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a class="anchor" id="ga8fa186cf67d658dae40dd70cd0b55456"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_4" ref="ga8fa186cf67d658dae40dd70cd0b55456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456">NVIC_ICPR_CLRPEND_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a class="anchor" id="ga0560ad9cc66e9a4d3b6d918745752350"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_5" ref="ga0560ad9cc66e9a4d3b6d918745752350" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350">NVIC_ICPR_CLRPEND_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a class="anchor" id="ga81743f1b0f020b023cd627dc6b46eed0"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_6" ref="ga81743f1b0f020b023cd627dc6b46eed0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0">NVIC_ICPR_CLRPEND_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a class="anchor" id="ga167cc46ce9628e5cbc971f9248fadbc9"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_7" ref="ga167cc46ce9628e5cbc971f9248fadbc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9">NVIC_ICPR_CLRPEND_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a class="anchor" id="ga19da2023fbcc3856feb1c5e8143d3126"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_8" ref="ga19da2023fbcc3856feb1c5e8143d3126" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126">NVIC_ICPR_CLRPEND_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a class="anchor" id="ga8047a8411c6e505edab25c0c7db179df"></a><!-- doxytag: member="stm32f10x.h::NVIC_ICPR_CLRPEND_9" ref="ga8047a8411c6e505edab25c0c7db179df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df">NVIC_ICPR_CLRPEND_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a class="anchor" id="ga7a3b08d85a1acb7ceb1e099323dcccab"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR0_PRI_0" ref="ga7a3b08d85a1acb7ceb1e099323dcccab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab">NVIC_IPR0_PRI_0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 0 </p>

</div>
</div>
<a class="anchor" id="ga23faf79e734bfdb5799fac5916ff10cb"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR0_PRI_1" ref="ga23faf79e734bfdb5799fac5916ff10cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb">NVIC_IPR0_PRI_1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 1 </p>

</div>
</div>
<a class="anchor" id="ga80ea52e5abb18a63bd4c7578e47a1446"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR0_PRI_2" ref="ga80ea52e5abb18a63bd4c7578e47a1446" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446">NVIC_IPR0_PRI_2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 2 </p>

</div>
</div>
<a class="anchor" id="ga9104db3d83a6c566e8bfd2a4b33a7145"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR0_PRI_3" ref="ga9104db3d83a6c566e8bfd2a4b33a7145" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145">NVIC_IPR0_PRI_3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 3 </p>

</div>
</div>
<a class="anchor" id="ga1282075e5142524bb85e3d2df0102501"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR1_PRI_4" ref="ga1282075e5142524bb85e3d2df0102501" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501">NVIC_IPR1_PRI_4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 4 </p>

</div>
</div>
<a class="anchor" id="gaa63b4e9a76d033470c30e0858306ddb2"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR1_PRI_5" ref="gaa63b4e9a76d033470c30e0858306ddb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2">NVIC_IPR1_PRI_5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 5 </p>

</div>
</div>
<a class="anchor" id="ga8b2966818c404ea29e2db4667a3a6f41"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR1_PRI_6" ref="ga8b2966818c404ea29e2db4667a3a6f41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41">NVIC_IPR1_PRI_6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 6 </p>

</div>
</div>
<a class="anchor" id="ga96c1da5dac82bf4644b0a11c3a39cb2d"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR1_PRI_7" ref="ga96c1da5dac82bf4644b0a11c3a39cb2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d">NVIC_IPR1_PRI_7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 7 </p>

</div>
</div>
<a class="anchor" id="gad2498ad6390c001f5520f17600935041"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR2_PRI_10" ref="gad2498ad6390c001f5520f17600935041" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041">NVIC_IPR2_PRI_10</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 10 </p>

</div>
</div>
<a class="anchor" id="ga33f3bb417d3518b39303b9523c1461c1"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR2_PRI_11" ref="ga33f3bb417d3518b39303b9523c1461c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1">NVIC_IPR2_PRI_11</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 11 </p>

</div>
</div>
<a class="anchor" id="gad02b1193affeeae87f9b1e8af4feded1"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR2_PRI_8" ref="gad02b1193affeeae87f9b1e8af4feded1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1">NVIC_IPR2_PRI_8</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 8 </p>

</div>
</div>
<a class="anchor" id="ga98647b92f40858b03174d73fa9aa50e2"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR2_PRI_9" ref="ga98647b92f40858b03174d73fa9aa50e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2">NVIC_IPR2_PRI_9</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 9 </p>

</div>
</div>
<a class="anchor" id="ga1a5871dc95a2ca809773a1dde818c63c"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR3_PRI_12" ref="ga1a5871dc95a2ca809773a1dde818c63c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c">NVIC_IPR3_PRI_12</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 12 </p>

</div>
</div>
<a class="anchor" id="gada03b8dae40bf704e4bf523d1aa22496"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR3_PRI_13" ref="gada03b8dae40bf704e4bf523d1aa22496" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496">NVIC_IPR3_PRI_13</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 13 </p>

</div>
</div>
<a class="anchor" id="ga966d733853ca1b07d12b7c66bfe7eb3c"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR3_PRI_14" ref="ga966d733853ca1b07d12b7c66bfe7eb3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c">NVIC_IPR3_PRI_14</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 14 </p>

</div>
</div>
<a class="anchor" id="ga9bd3de39c1d0c6c9efbb9fab3b62d094"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR3_PRI_15" ref="ga9bd3de39c1d0c6c9efbb9fab3b62d094" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094">NVIC_IPR3_PRI_15</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 15 </p>

</div>
</div>
<a class="anchor" id="gacbc57da3ac7ef9d6de3b0a1ad84a35c3"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR4_PRI_16" ref="gacbc57da3ac7ef9d6de3b0a1ad84a35c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3">NVIC_IPR4_PRI_16</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 16 </p>

</div>
</div>
<a class="anchor" id="ga8fbcf647ec5f3b88447c40d82cbba784"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR4_PRI_17" ref="ga8fbcf647ec5f3b88447c40d82cbba784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784">NVIC_IPR4_PRI_17</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 17 </p>

</div>
</div>
<a class="anchor" id="ga5980ea116aae6400b74fcbb7ab69db05"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR4_PRI_18" ref="ga5980ea116aae6400b74fcbb7ab69db05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05">NVIC_IPR4_PRI_18</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 18 </p>

</div>
</div>
<a class="anchor" id="ga5d53e0b085d3151bead07fae93f507b8"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR4_PRI_19" ref="ga5d53e0b085d3151bead07fae93f507b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8">NVIC_IPR4_PRI_19</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 19 </p>

</div>
</div>
<a class="anchor" id="gaa03b60b41f202d008226bc4a9596a833"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR5_PRI_20" ref="gaa03b60b41f202d008226bc4a9596a833" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833">NVIC_IPR5_PRI_20</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 20 </p>

</div>
</div>
<a class="anchor" id="gac98a9cb7398fba35957f0d9a39451506"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR5_PRI_21" ref="gac98a9cb7398fba35957f0d9a39451506" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506">NVIC_IPR5_PRI_21</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 21 </p>

</div>
</div>
<a class="anchor" id="gab8b37a77e86e910e5f16fec4c1bac200"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR5_PRI_22" ref="gab8b37a77e86e910e5f16fec4c1bac200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200">NVIC_IPR5_PRI_22</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 22 </p>

</div>
</div>
<a class="anchor" id="gabc2bc84f21dc418ebca068a7a74fbf13"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR5_PRI_23" ref="gabc2bc84f21dc418ebca068a7a74fbf13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13">NVIC_IPR5_PRI_23</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 23 </p>

</div>
</div>
<a class="anchor" id="gac35639332d0dd2169659dacb334be746"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR6_PRI_24" ref="gac35639332d0dd2169659dacb334be746" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746">NVIC_IPR6_PRI_24</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 24 </p>

</div>
</div>
<a class="anchor" id="ga31813e988f709143c47b376411b63be3"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR6_PRI_25" ref="ga31813e988f709143c47b376411b63be3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3">NVIC_IPR6_PRI_25</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 25 </p>

</div>
</div>
<a class="anchor" id="gae874a405758adfc16a21ab2492cc01aa"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR6_PRI_26" ref="gae874a405758adfc16a21ab2492cc01aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa">NVIC_IPR6_PRI_26</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 26 </p>

</div>
</div>
<a class="anchor" id="ga6cc988dabd555381a1e8546e8b0d4152"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR6_PRI_27" ref="ga6cc988dabd555381a1e8546e8b0d4152" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152">NVIC_IPR6_PRI_27</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 27 </p>

</div>
</div>
<a class="anchor" id="ga8c01a412ea1d6b0659e53f23edaa42b9"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR7_PRI_28" ref="ga8c01a412ea1d6b0659e53f23edaa42b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9">NVIC_IPR7_PRI_28</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 28 </p>

</div>
</div>
<a class="anchor" id="gab867187fcd218881e0309938fe902674"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR7_PRI_29" ref="gab867187fcd218881e0309938fe902674" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab867187fcd218881e0309938fe902674">NVIC_IPR7_PRI_29</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 29 </p>

</div>
</div>
<a class="anchor" id="gabe7e7058f4cf233a7b220bfeb1048443"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR7_PRI_30" ref="gabe7e7058f4cf233a7b220bfeb1048443" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443">NVIC_IPR7_PRI_30</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 30 </p>

</div>
</div>
<a class="anchor" id="ga8df57e06dd24110f7a228efa85131bbe"></a><!-- doxytag: member="stm32f10x.h::NVIC_IPR7_PRI_31" ref="ga8df57e06dd24110f7a228efa85131bbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe">NVIC_IPR7_PRI_31</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 31 </p>

</div>
</div>
<a class="anchor" id="ga524d6bb507267b757f54a89b89a8b7b2"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA" ref="ga524d6bb507267b757f54a89b89a8b7b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2">NVIC_ISER_SETENA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt set enable bits </p>

</div>
</div>
<a class="anchor" id="ga4682204947d21842495025382e45a8fb"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_0" ref="ga4682204947d21842495025382e45a8fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb">NVIC_ISER_SETENA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3f31ee863432615256b137741793a77a"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_1" ref="ga3f31ee863432615256b137741793a77a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a">NVIC_ISER_SETENA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa9a05a01f82e832e6da3452d39a7a6e2"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_10" ref="gaa9a05a01f82e832e6da3452d39a7a6e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2">NVIC_ISER_SETENA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a class="anchor" id="ga3b78aa3c425d86301dc148de43115b48"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_11" ref="ga3b78aa3c425d86301dc148de43115b48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48">NVIC_ISER_SETENA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a class="anchor" id="ga447fc01ce241d2ae3cdb631498587efd"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_12" ref="ga447fc01ce241d2ae3cdb631498587efd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd">NVIC_ISER_SETENA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a class="anchor" id="ga320d26a7e0e94b3f459bec4c90a3559a"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_13" ref="ga320d26a7e0e94b3f459bec4c90a3559a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a">NVIC_ISER_SETENA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a class="anchor" id="ga3dcc230344b6e3401962a260e9ad7d45"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_14" ref="ga3dcc230344b6e3401962a260e9ad7d45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45">NVIC_ISER_SETENA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a class="anchor" id="ga4c792f54013ef2bf46392c813a9f966e"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_15" ref="ga4c792f54013ef2bf46392c813a9f966e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e">NVIC_ISER_SETENA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a class="anchor" id="ga574e2c400afa40e90866dec2746b6e3a"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_16" ref="ga574e2c400afa40e90866dec2746b6e3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a">NVIC_ISER_SETENA_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a class="anchor" id="ga5e6e7ac573075a189cafae29dee4af3e"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_17" ref="ga5e6e7ac573075a189cafae29dee4af3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e">NVIC_ISER_SETENA_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a class="anchor" id="ga79519b08aa1fbf9449d754f03eaa49d6"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_18" ref="ga79519b08aa1fbf9449d754f03eaa49d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6">NVIC_ISER_SETENA_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a class="anchor" id="gaf92a4a2157b8a53c07d0f13f6acc9d6b"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_19" ref="gaf92a4a2157b8a53c07d0f13f6acc9d6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b">NVIC_ISER_SETENA_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a class="anchor" id="ga95058dbce83ff1339536029665d216e8"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_2" ref="ga95058dbce83ff1339536029665d216e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8">NVIC_ISER_SETENA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a class="anchor" id="ga765aebd3b4d179659c11212754d495d4"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_20" ref="ga765aebd3b4d179659c11212754d495d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4">NVIC_ISER_SETENA_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a class="anchor" id="ga8b78a46bbcf70086a2cd26973f7420cd"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_21" ref="ga8b78a46bbcf70086a2cd26973f7420cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd">NVIC_ISER_SETENA_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a class="anchor" id="ga2166c96acab924d0cc6e84c019046a78"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_22" ref="ga2166c96acab924d0cc6e84c019046a78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78">NVIC_ISER_SETENA_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a class="anchor" id="ga37a1543e4b66f8662a130e44811d63e8"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_23" ref="ga37a1543e4b66f8662a130e44811d63e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8">NVIC_ISER_SETENA_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a class="anchor" id="gacbac420cda087473b34c86e110b5de0a"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_24" ref="gacbac420cda087473b34c86e110b5de0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a">NVIC_ISER_SETENA_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a class="anchor" id="gaf75bfd414772f29ac8d7eb20000cbe94"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_25" ref="gaf75bfd414772f29ac8d7eb20000cbe94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94">NVIC_ISER_SETENA_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a class="anchor" id="ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_26" ref="ga9bda2dc8c0afc0b29f8b5ad13ec6fa43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43">NVIC_ISER_SETENA_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a class="anchor" id="ga5ed656de3e29c9870541b3c47041f0e2"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_27" ref="ga5ed656de3e29c9870541b3c47041f0e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2">NVIC_ISER_SETENA_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a class="anchor" id="ga565ddf52fd22e6d5aa9d606da5bfbb96"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_28" ref="ga565ddf52fd22e6d5aa9d606da5bfbb96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96">NVIC_ISER_SETENA_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a class="anchor" id="gafd010353bce4fed442e08ea918a6642a"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_29" ref="gafd010353bce4fed442e08ea918a6642a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a">NVIC_ISER_SETENA_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a class="anchor" id="ga8bb1cf3d86f49f6785d125fa18352039"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_3" ref="ga8bb1cf3d86f49f6785d125fa18352039" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039">NVIC_ISER_SETENA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a class="anchor" id="gad1134b329f5284ae7b3e429cb905fa4f"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_30" ref="gad1134b329f5284ae7b3e429cb905fa4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f">NVIC_ISER_SETENA_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a class="anchor" id="gab197009ecc0031bc0a8b62bcdbaff37b"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_31" ref="gab197009ecc0031bc0a8b62bcdbaff37b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b">NVIC_ISER_SETENA_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a class="anchor" id="ga131d008c6bc5bc26b989913d18d01204"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_4" ref="ga131d008c6bc5bc26b989913d18d01204" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204">NVIC_ISER_SETENA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a class="anchor" id="ga6cc5a554385260be8ebda6433b691fb2"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_5" ref="ga6cc5a554385260be8ebda6433b691fb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2">NVIC_ISER_SETENA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a class="anchor" id="gaf7851457a3c800072677e5cae54cc6cc"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_6" ref="gaf7851457a3c800072677e5cae54cc6cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc">NVIC_ISER_SETENA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a class="anchor" id="ga84068d07c3276a8c03b13aecf67a8ca1"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_7" ref="ga84068d07c3276a8c03b13aecf67a8ca1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1">NVIC_ISER_SETENA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a class="anchor" id="ga259f4752dc739afb8aaf1e4146019ec9"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_8" ref="ga259f4752dc739afb8aaf1e4146019ec9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9">NVIC_ISER_SETENA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a class="anchor" id="ga371e8d82dd1bcc44c2ea8e90a66c5ae5"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISER_SETENA_9" ref="ga371e8d82dd1bcc44c2ea8e90a66c5ae5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5">NVIC_ISER_SETENA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a class="anchor" id="ga706ae5af63e84b9d9a901c030d39b2de"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND" ref="ga706ae5af63e84b9d9a901c030d39b2de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de">NVIC_ISPR_SETPEND</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt set-pending bits </p>

</div>
</div>
<a class="anchor" id="ga4ea480702ab09562864852893b9005c2"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_0" ref="ga4ea480702ab09562864852893b9005c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2">NVIC_ISPR_SETPEND_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3b5d1b15a80c029c9aa985bb23a7ffb2"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_1" ref="ga3b5d1b15a80c029c9aa985bb23a7ffb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2">NVIC_ISPR_SETPEND_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a class="anchor" id="ga05ef4ef84df65432e2e75448d851b789"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_10" ref="ga05ef4ef84df65432e2e75448d851b789" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789">NVIC_ISPR_SETPEND_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a class="anchor" id="gacbd66dd5953c24688917964115ae796f"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_11" ref="gacbd66dd5953c24688917964115ae796f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f">NVIC_ISPR_SETPEND_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a class="anchor" id="ga3cdcc8da708ddeee71a593050dfade50"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_12" ref="ga3cdcc8da708ddeee71a593050dfade50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50">NVIC_ISPR_SETPEND_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a class="anchor" id="gae51ee8367ba000f48692a84505b2b620"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_13" ref="gae51ee8367ba000f48692a84505b2b620" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620">NVIC_ISPR_SETPEND_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a class="anchor" id="ga6588454e29509bb1eae0c96a25bf7ed9"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_14" ref="ga6588454e29509bb1eae0c96a25bf7ed9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9">NVIC_ISPR_SETPEND_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a class="anchor" id="ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_15" ref="ga4f6fee7fe7c8ee64ddb5cd2a419ac88e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e">NVIC_ISPR_SETPEND_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a class="anchor" id="ga33d421797a1718a74cf4ff4b58d4f4fd"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_16" ref="ga33d421797a1718a74cf4ff4b58d4f4fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd">NVIC_ISPR_SETPEND_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a class="anchor" id="gaae2b82da99561dd033e74b0b3a3aad0b"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_17" ref="gaae2b82da99561dd033e74b0b3a3aad0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b">NVIC_ISPR_SETPEND_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a class="anchor" id="gae5a078aafa6253af4b17ca28cdbc3699"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_18" ref="gae5a078aafa6253af4b17ca28cdbc3699" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699">NVIC_ISPR_SETPEND_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a class="anchor" id="ga07d2e9109ecccd36be4e6230d95cd648"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_19" ref="ga07d2e9109ecccd36be4e6230d95cd648" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648">NVIC_ISPR_SETPEND_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a class="anchor" id="gaa2de13af9ff315637a1cd651847f022d"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_2" ref="gaa2de13af9ff315637a1cd651847f022d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d">NVIC_ISPR_SETPEND_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3cf4ff376f8afcc661184028c713c5c0"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_20" ref="ga3cf4ff376f8afcc661184028c713c5c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0">NVIC_ISPR_SETPEND_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a class="anchor" id="ga76ddcc81d3c5e498ab99f23183bf4a5b"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_21" ref="ga76ddcc81d3c5e498ab99f23183bf4a5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b">NVIC_ISPR_SETPEND_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a class="anchor" id="ga0db2d31426967beb45500dd82816e6e5"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_22" ref="ga0db2d31426967beb45500dd82816e6e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5">NVIC_ISPR_SETPEND_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a class="anchor" id="gaec0b7e1a693eb4a090622b18f79a2b6d"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_23" ref="gaec0b7e1a693eb4a090622b18f79a2b6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d">NVIC_ISPR_SETPEND_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a class="anchor" id="gac91b78240ce32417e0916fce399c5035"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_24" ref="gac91b78240ce32417e0916fce399c5035" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035">NVIC_ISPR_SETPEND_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a class="anchor" id="gacf6576e0ed8e79909372b9f29b36ea05"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_25" ref="gacf6576e0ed8e79909372b9f29b36ea05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05">NVIC_ISPR_SETPEND_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a class="anchor" id="ga1bc96581240b52ea223b8512e5fe404f"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_26" ref="ga1bc96581240b52ea223b8512e5fe404f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f">NVIC_ISPR_SETPEND_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a class="anchor" id="gacef6dcabdd3b151cf81f65f27f160c8b"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_27" ref="gacef6dcabdd3b151cf81f65f27f160c8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b">NVIC_ISPR_SETPEND_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a class="anchor" id="gacaaae73e711685955c9bbd810a8750b2"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_28" ref="gacaaae73e711685955c9bbd810a8750b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2">NVIC_ISPR_SETPEND_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a class="anchor" id="gadc01bacfbd4e6533b8114ad67766f50a"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_29" ref="gadc01bacfbd4e6533b8114ad67766f50a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a">NVIC_ISPR_SETPEND_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a class="anchor" id="ga76361988bf57c412fe73ffb799afd797"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_3" ref="ga76361988bf57c412fe73ffb799afd797" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797">NVIC_ISPR_SETPEND_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a class="anchor" id="gae7973887dda1478e3941782ec6cc33a6"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_30" ref="gae7973887dda1478e3941782ec6cc33a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6">NVIC_ISPR_SETPEND_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a class="anchor" id="ga569e37431b777e42c39bd6a708150081"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_31" ref="ga569e37431b777e42c39bd6a708150081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081">NVIC_ISPR_SETPEND_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a class="anchor" id="gaa8e69812ce2bb6458c0c6214b1307c5e"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_4" ref="gaa8e69812ce2bb6458c0c6214b1307c5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e">NVIC_ISPR_SETPEND_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a class="anchor" id="ga95c03293d177e1bfe43be1d5eefbf5f8"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_5" ref="ga95c03293d177e1bfe43be1d5eefbf5f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8">NVIC_ISPR_SETPEND_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a class="anchor" id="gaeee79d95614db51d2e0ff530d09673e9"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_6" ref="gaeee79d95614db51d2e0ff530d09673e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9">NVIC_ISPR_SETPEND_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a class="anchor" id="ga809b3f1ab6def76d15fa0b457445d244"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_7" ref="ga809b3f1ab6def76d15fa0b457445d244" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244">NVIC_ISPR_SETPEND_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a class="anchor" id="ga3fae06b9e22eaeb3ee19bd19105b1ae2"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_8" ref="ga3fae06b9e22eaeb3ee19bd19105b1ae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2">NVIC_ISPR_SETPEND_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a class="anchor" id="gac5459e94b315765d3f4e9ab9c6e00aae"></a><!-- doxytag: member="stm32f10x.h::NVIC_ISPR_SETPEND_9" ref="gac5459e94b315765d3f4e9ab9c6e00aae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae">NVIC_ISPR_SETPEND_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a class="anchor" id="gab44484cacc35c80cf82eb011d6cbe13a"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_CSBF" ref="gab44484cacc35c80cf82eb011d6cbe13a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear Standby Flag </p>

</div>
</div>
<a class="anchor" id="ga3928de64f633b84770b1cfecea702fa7"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_CWUF" ref="ga3928de64f633b84770b1cfecea702fa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear Wakeup Flag </p>

</div>
</div>
<a class="anchor" id="gaf5c65ab845794ef48f09faa2ee44f718"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_DBP" ref="gaf5c65ab845794ef48f09faa2ee44f718" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable Backup Domain write protection </p>

</div>
</div>
<a class="anchor" id="ga3aeb8d6f2539b0a3a4b851aeba0eea66"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_LPDS" ref="ga3aeb8d6f2539b0a3a4b851aeba0eea66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Low-Power Deepsleep </p>

</div>
</div>
<a class="anchor" id="ga8c8075e98772470804c9e3fe74984115"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PDDS" ref="ga8c8075e98772470804c9e3fe74984115" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Down Deepsleep </p>

</div>
</div>
<a class="anchor" id="gac73c24d43953c7598e42acdd4c4e7435"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PLS" ref="gac73c24d43953c7598e42acdd4c4e7435" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLS[2:0] bits (PVD Level Selection) </p>

</div>
</div>
<a class="anchor" id="gacef447510818c468c202e3b4991ea08e"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PLS_0" ref="gacef447510818c468c202e3b4991ea08e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafcd19d78943514a2f695a39b45594623"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PLS_1" ref="gafcd19d78943514a2f695a39b45594623" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1a8986ee557f443d4a8eebf68026bd52"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PLS_2" ref="ga1a8986ee557f443d4a8eebf68026bd52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 PVD level configuration </p>

</div>
</div>
<a class="anchor" id="ga8d9155f3ce77fb69b829fc2f9f45b460"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PLS_2V2" ref="ga8d9155f3ce77fb69b829fc2f9f45b460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9155f3ce77fb69b829fc2f9f45b460">PWR_CR_PLS_2V2</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 2.2V </p>

</div>
</div>
<a class="anchor" id="gac26a7748bef468020ea4c0b204d89e6c"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PLS_2V3" ref="gac26a7748bef468020ea4c0b204d89e6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac26a7748bef468020ea4c0b204d89e6c">PWR_CR_PLS_2V3</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 2.3V </p>

</div>
</div>
<a class="anchor" id="ga4e25e407d55a33f5b77dce63d8e1bacb"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PLS_2V4" ref="ga4e25e407d55a33f5b77dce63d8e1bacb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e25e407d55a33f5b77dce63d8e1bacb">PWR_CR_PLS_2V4</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 2.4V </p>

</div>
</div>
<a class="anchor" id="gad7d71e9b5c0a51e9ba45feed5f759e0f"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PLS_2V5" ref="gad7d71e9b5c0a51e9ba45feed5f759e0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7d71e9b5c0a51e9ba45feed5f759e0f">PWR_CR_PLS_2V5</a>&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 2.5V </p>

</div>
</div>
<a class="anchor" id="gacef8ac40cffdc1fa769865ae497ab979"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PLS_2V6" ref="gacef8ac40cffdc1fa769865ae497ab979" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacef8ac40cffdc1fa769865ae497ab979">PWR_CR_PLS_2V6</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 2.6V </p>

</div>
</div>
<a class="anchor" id="gab3b9c67db5eb99dfa8651cc0d95ee6ba"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PLS_2V7" ref="gab3b9c67db5eb99dfa8651cc0d95ee6ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3b9c67db5eb99dfa8651cc0d95ee6ba">PWR_CR_PLS_2V7</a>&#160;&#160;&#160;((uint16_t)0x00A0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 2.7V </p>

</div>
</div>
<a class="anchor" id="ga95f1787c8af928f1fb2e267943d19c7c"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PLS_2V8" ref="ga95f1787c8af928f1fb2e267943d19c7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95f1787c8af928f1fb2e267943d19c7c">PWR_CR_PLS_2V8</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 2.8V </p>

</div>
</div>
<a class="anchor" id="gac179ee1e4ceef0c1b1b3bafe2326b047"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PLS_2V9" ref="gac179ee1e4ceef0c1b1b3bafe2326b047" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac179ee1e4ceef0c1b1b3bafe2326b047">PWR_CR_PLS_2V9</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 2.9V </p>

</div>
</div>
<a class="anchor" id="ga05d5c39759e69a294c0ab9bea8f142e5"></a><!-- doxytag: member="stm32f10x.h::PWR_CR_PVDE" ref="ga05d5c39759e69a294c0ab9bea8f142e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Voltage Detector Enable </p>

</div>
</div>
<a class="anchor" id="ga7ac8c15a08bbee754ea720b0d4a4f580"></a><!-- doxytag: member="stm32f10x.h::PWR_CSR_EWUP" ref="ga7ac8c15a08bbee754ea720b0d4a4f580" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable WKUP pin </p>

</div>
</div>
<a class="anchor" id="ga3535ce181895cc00afeb28dcac68d04c"></a><!-- doxytag: member="stm32f10x.h::PWR_CSR_PVDO" ref="ga3535ce181895cc00afeb28dcac68d04c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD Output </p>

</div>
</div>
<a class="anchor" id="gab4fd42f153660593cad6f4fe22ff76bb"></a><!-- doxytag: member="stm32f10x.h::PWR_CSR_SBF" ref="gab4fd42f153660593cad6f4fe22ff76bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Standby Flag </p>

</div>
</div>
<a class="anchor" id="ga9465bb7ad9ca936688344e2a077539e6"></a><!-- doxytag: member="stm32f10x.h::PWR_CSR_WUF" ref="ga9465bb7ad9ca936688344e2a077539e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wakeup Flag </p>

</div>
</div>
<a class="anchor" id="gade3ee302bf659a2bfbf75e1a00630242"></a><!-- doxytag: member="stm32f10x.h::RCC_AHBENR_CRCEN" ref="gade3ee302bf659a2bfbf75e1a00630242" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CRC clock enable </p>

</div>
</div>
<a class="anchor" id="gac8c3053f1ce37c9f643f0e31471927ea"></a><!-- doxytag: member="stm32f10x.h::RCC_AHBENR_DMA1EN" ref="gac8c3053f1ce37c9f643f0e31471927ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA1 clock enable </p>

</div>
</div>
<a class="anchor" id="ga67a12de126652d191a1bc2c114c3395a"></a><!-- doxytag: member="stm32f10x.h::RCC_AHBENR_FLITFEN" ref="ga67a12de126652d191a1bc2c114c3395a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FLITF clock enable </p>

</div>
</div>
<a class="anchor" id="ga295a704767cb94ee624cbc4dd4c4cd9a"></a><!-- doxytag: member="stm32f10x.h::RCC_AHBENR_SRAMEN" ref="ga295a704767cb94ee624cbc4dd4c4cd9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SRAM interface clock enable </p>

</div>
</div>
<a class="anchor" id="gad32a0efcb7062b8ffbf77865951d2a54"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1ENR_BKPEN" ref="gad32a0efcb7062b8ffbf77865951d2a54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup interface clock enable </p>

</div>
</div>
<a class="anchor" id="ga66b5172158cf0170d29091064ea63a29"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1ENR_CAN1EN" ref="ga66b5172158cf0170d29091064ea63a29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29">RCC_APB1ENR_CAN1EN</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN1 clock enable </p>

</div>
</div>
<a class="anchor" id="ga5ca3afe0c517702b2d1366b692c8db0e"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1ENR_I2C1EN" ref="ga5ca3afe0c517702b2d1366b692c8db0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C 1 clock enable </p>

</div>
</div>
<a class="anchor" id="gafd7d1c3c7dbe20aea87a694ae15840f6"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1ENR_I2C2EN" ref="gafd7d1c3c7dbe20aea87a694ae15840f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C 2 clock enable </p>

</div>
</div>
<a class="anchor" id="ga5c19997ccd28464b80a7c3325da0ca60"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1ENR_PWREN" ref="ga5c19997ccd28464b80a7c3325da0ca60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power interface clock enable </p>

</div>
</div>
<a class="anchor" id="gafdce64692c44bf95efbf2fed054e59be"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1ENR_SPI2EN" ref="gafdce64692c44bf95efbf2fed054e59be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI 2 clock enable </p>

</div>
</div>
<a class="anchor" id="gacd3966a4d6ae47f06b3c095eaf26a610"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1ENR_TIM2EN" ref="gacd3966a4d6ae47f06b3c095eaf26a610" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 2 clock enabled </p>

</div>
</div>
<a class="anchor" id="ga75bfa33eb00ee30c6e22f7ceea464ac7"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1ENR_TIM3EN" ref="ga75bfa33eb00ee30c6e22f7ceea464ac7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 3 clock enable </p>

</div>
</div>
<a class="anchor" id="gad4fbbf6b1beeec92c7d80e9e05bd1461"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1ENR_TIM4EN" ref="gad4fbbf6b1beeec92c7d80e9e05bd1461" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 4 clock enable </p>

</div>
</div>
<a class="anchor" id="gab840af4f735ec36419d61c7db3cfa00d"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1ENR_USART2EN" ref="gab840af4f735ec36419d61c7db3cfa00d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART 2 clock enable </p>

</div>
</div>
<a class="anchor" id="ga8033e0312aea02ae7eb2d57da13e8298"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1ENR_USART3EN" ref="ga8033e0312aea02ae7eb2d57da13e8298" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART 3 clock enable </p>

</div>
</div>
<a class="anchor" id="gaf712b922ee776a972d2efa3da0ea4733"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1ENR_WWDGEN" ref="gaf712b922ee776a972d2efa3da0ea4733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Window Watchdog clock enable </p>

</div>
</div>
<a class="anchor" id="ga3d90a520513e93163dd96058874ba7b0"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1RSTR_BKPRST" ref="ga3d90a520513e93163dd96058874ba7b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0">RCC_APB1RSTR_BKPRST</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup interface reset </p>

</div>
</div>
<a class="anchor" id="ga23f9a8bfc02baedd992d13e489234242"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1RSTR_CAN1RST" ref="ga23f9a8bfc02baedd992d13e489234242" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23f9a8bfc02baedd992d13e489234242">RCC_APB1RSTR_CAN1RST</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN1 reset </p>

</div>
</div>
<a class="anchor" id="gadcd25346a7d7b0009090adfbca899b93"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1RSTR_I2C1RST" ref="gadcd25346a7d7b0009090adfbca899b93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C 1 reset </p>

</div>
</div>
<a class="anchor" id="ga412d59407e5dad43cf8ae1ea6f8bc5c3"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1RSTR_I2C2RST" ref="ga412d59407e5dad43cf8ae1ea6f8bc5c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C 2 reset </p>

</div>
</div>
<a class="anchor" id="ga274d8cb48f0e89831efabea66d64af2a"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1RSTR_PWRRST" ref="ga274d8cb48f0e89831efabea66d64af2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power interface reset </p>

</div>
</div>
<a class="anchor" id="ga0a6289a35547cf0d5300706f9baa18ea"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1RSTR_SPI2RST" ref="ga0a6289a35547cf0d5300706f9baa18ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI 2 reset </p>

</div>
</div>
<a class="anchor" id="ga51ca4659706d0e00333d4abff049dc0d"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1RSTR_TIM2RST" ref="ga51ca4659706d0e00333d4abff049dc0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 2 reset </p>

</div>
</div>
<a class="anchor" id="ga8680c562fd372b494a160594525d7ce9"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1RSTR_TIM3RST" ref="ga8680c562fd372b494a160594525d7ce9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 3 reset </p>

</div>
</div>
<a class="anchor" id="ga6a720364de988965b6d2f91ed6519570"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1RSTR_TIM4RST" ref="ga6a720364de988965b6d2f91ed6519570" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 4 reset </p>

</div>
</div>
<a class="anchor" id="ga195c39f08384ca1fa13b53a31d65d0a5"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1RSTR_USART2RST" ref="ga195c39f08384ca1fa13b53a31d65d0a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART 2 reset </p>

</div>
</div>
<a class="anchor" id="ga766478ebdcbb647eb3f32962543bd194"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1RSTR_USART3RST" ref="ga766478ebdcbb647eb3f32962543bd194" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART 3 reset </p>

</div>
</div>
<a class="anchor" id="ga0d2591ac0655a8798f4c16cef97e6f94"></a><!-- doxytag: member="stm32f10x.h::RCC_APB1RSTR_WWDGRST" ref="ga0d2591ac0655a8798f4c16cef97e6f94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Window Watchdog reset </p>

</div>
</div>
<a class="anchor" id="ga57b9f50cb96a2e4ceba37728b4a32a42"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2ENR_ADC1EN" ref="ga57b9f50cb96a2e4ceba37728b4a32a42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC 1 interface clock enable </p>

</div>
</div>
<a class="anchor" id="ga11a9732e1cef24f107e815caecdbb445"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2ENR_ADC2EN" ref="ga11a9732e1cef24f107e815caecdbb445" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445">RCC_APB2ENR_ADC2EN</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC 2 interface clock enable </p>

</div>
</div>
<a class="anchor" id="gaf67d9fc402ce254dd914525bee7361a6"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2ENR_AFIOEN" ref="gaf67d9fc402ce254dd914525bee7361a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alternate Function I/O clock enable </p>

</div>
</div>
<a class="anchor" id="gad7b860fbeb386425bd7d4ef00ce17c27"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2ENR_IOPAEN" ref="gad7b860fbeb386425bd7d4ef00ce17c27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I/O port A clock enable </p>

</div>
</div>
<a class="anchor" id="gaa9ba85777143e752841c2e6a6977deb9"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2ENR_IOPBEN" ref="gaa9ba85777143e752841c2e6a6977deb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I/O port B clock enable </p>

</div>
</div>
<a class="anchor" id="ga443ef1518a62fa7ecee3f1386b545d8c"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2ENR_IOPCEN" ref="ga443ef1518a62fa7ecee3f1386b545d8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I/O port C clock enable </p>

</div>
</div>
<a class="anchor" id="ga778a0ac70714122cf143a6b7b275cc83"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2ENR_IOPDEN" ref="ga778a0ac70714122cf143a6b7b275cc83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I/O port D clock enable </p>

</div>
</div>
<a class="anchor" id="gae6193d7181f2f19656f08d40182b6f9d"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2ENR_IOPEEN" ref="gae6193d7181f2f19656f08d40182b6f9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6193d7181f2f19656f08d40182b6f9d">RCC_APB2ENR_IOPEEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I/O port E clock enable </p>

</div>
</div>
<a class="anchor" id="gae08a3510371b9234eb96369c91d3552f"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2ENR_SPI1EN" ref="gae08a3510371b9234eb96369c91d3552f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI 1 clock enable </p>

</div>
</div>
<a class="anchor" id="ga25852ad4ebc09edc724814de967816bc"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2ENR_TIM1EN" ref="ga25852ad4ebc09edc724814de967816bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM1 Timer clock enable </p>

</div>
</div>
<a class="anchor" id="ga4666bb90842e8134b32e6a34a0f165f3"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2ENR_USART1EN" ref="ga4666bb90842e8134b32e6a34a0f165f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART1 clock enable </p>

</div>
</div>
<a class="anchor" id="ga7b818d0d9747621c936ad16c93a4956a"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2RSTR_ADC1RST" ref="ga7b818d0d9747621c936ad16c93a4956a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC 1 interface reset </p>

</div>
</div>
<a class="anchor" id="ga080ce46887825380c2c3aa902f31c3ae"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2RSTR_ADC2RST" ref="ga080ce46887825380c2c3aa902f31c3ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga080ce46887825380c2c3aa902f31c3ae">RCC_APB2RSTR_ADC2RST</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC 2 interface reset </p>

</div>
</div>
<a class="anchor" id="ga54c01f7eac4d00d2011162116931a165"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2RSTR_AFIORST" ref="ga54c01f7eac4d00d2011162116931a165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alternate Function I/O reset </p>

</div>
</div>
<a class="anchor" id="ga364c5d4966543fe7fa3ef02e1d6c9bde"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2RSTR_IOPARST" ref="ga364c5d4966543fe7fa3ef02e1d6c9bde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I/O port A reset </p>

</div>
</div>
<a class="anchor" id="ga86b613f6af828f006926a59d2000c4d8"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2RSTR_IOPBRST" ref="ga86b613f6af828f006926a59d2000c4d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I/O port B reset </p>

</div>
</div>
<a class="anchor" id="ga2db2325306703e2f20b6ea2658b79ae9"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2RSTR_IOPCRST" ref="ga2db2325306703e2f20b6ea2658b79ae9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I/O port C reset </p>

</div>
</div>
<a class="anchor" id="ga206daa5c302d774247f217d6eec788df"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2RSTR_IOPDRST" ref="ga206daa5c302d774247f217d6eec788df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I/O port D reset </p>

</div>
</div>
<a class="anchor" id="ga881a72d9654ea036eabb104279b8d5e8"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2RSTR_IOPERST" ref="ga881a72d9654ea036eabb104279b8d5e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga881a72d9654ea036eabb104279b8d5e8">RCC_APB2RSTR_IOPERST</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I/O port E reset </p>

</div>
</div>
<a class="anchor" id="ga345f05d3508a9fd5128208761feb29fb"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2RSTR_SPI1RST" ref="ga345f05d3508a9fd5128208761feb29fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI 1 reset </p>

</div>
</div>
<a class="anchor" id="ga5bd060cbefaef05487963bbd6c48d7c6"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2RSTR_TIM1RST" ref="ga5bd060cbefaef05487963bbd6c48d7c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM1 Timer reset </p>

</div>
</div>
<a class="anchor" id="gae7ae8e338b3b42ad037e9e5b6eeb2c41"></a><!-- doxytag: member="stm32f10x.h::RCC_APB2RSTR_USART1RST" ref="gae7ae8e338b3b42ad037e9e5b6eeb2c41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART1 reset </p>

</div>
</div>
<a class="anchor" id="ga2b85b3ab656dfa2809b15e6e530c17a2"></a><!-- doxytag: member="stm32f10x.h::RCC_BDCR_BDRST" ref="ga2b85b3ab656dfa2809b15e6e530c17a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Backup domain software reset </p>

</div>
</div>
<a class="anchor" id="ga542dffd7f8dc4da5401b54d822a22af0"></a><!-- doxytag: member="stm32f10x.h::RCC_BDCR_LSEBYP" ref="ga542dffd7f8dc4da5401b54d822a22af0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Low Speed oscillator Bypass </p>

</div>
</div>
<a class="anchor" id="ga00145f8814cb9a5b180d76499d97aead"></a><!-- doxytag: member="stm32f10x.h::RCC_BDCR_LSEON" ref="ga00145f8814cb9a5b180d76499d97aead" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Low Speed oscillator enable </p>

</div>
</div>
<a class="anchor" id="gaafca81172ed857ce6b94582fcaada87c"></a><!-- doxytag: member="stm32f10x.h::RCC_BDCR_LSERDY" ref="gaafca81172ed857ce6b94582fcaada87c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Low Speed oscillator Ready </p>

</div>
</div>
<a class="anchor" id="ga79ea6f2df75f09b17df9582037ed6a53"></a><!-- doxytag: member="stm32f10x.h::RCC_BDCR_RTCEN" ref="ga79ea6f2df75f09b17df9582037ed6a53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC clock enable </p>

</div>
</div>
<a class="anchor" id="gabe30dbd38f6456990ee641648bc05d40"></a><!-- doxytag: member="stm32f10x.h::RCC_BDCR_RTCSEL" ref="gabe30dbd38f6456990ee641648bc05d40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTCSEL[1:0] bits (RTC clock source selection) </p>

</div>
</div>
<a class="anchor" id="ga6701d58e40e4c16e9be49436fcbe23d0"></a><!-- doxytag: member="stm32f10x.h::RCC_BDCR_RTCSEL_0" ref="ga6701d58e40e4c16e9be49436fcbe23d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaac4e378027f3293ec520ed6d18c633f4"></a><!-- doxytag: member="stm32f10x.h::RCC_BDCR_RTCSEL_1" ref="gaac4e378027f3293ec520ed6d18c633f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 RTC congiguration </p>

</div>
</div>
<a class="anchor" id="gac9db61bfa161573b4225c147d4ea0c3e"></a><!-- doxytag: member="stm32f10x.h::RCC_BDCR_RTCSEL_HSE" ref="gac9db61bfa161573b4225c147d4ea0c3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE oscillator clock divided by 128 used as RTC clock </p>

</div>
</div>
<a class="anchor" id="ga07f6cd2e581dabf6d442145603033205"></a><!-- doxytag: member="stm32f10x.h::RCC_BDCR_RTCSEL_LSE" ref="ga07f6cd2e581dabf6d442145603033205" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSE oscillator clock used as RTC clock </p>

</div>
</div>
<a class="anchor" id="ga66773d3ffb98fb0c7a72e39a224f1cfd"></a><!-- doxytag: member="stm32f10x.h::RCC_BDCR_RTCSEL_LSI" ref="ga66773d3ffb98fb0c7a72e39a224f1cfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSI oscillator clock used as RTC clock </p>

</div>
</div>
<a class="anchor" id="gaf9c65ae31ae9175346857b1ace10645c"></a><!-- doxytag: member="stm32f10x.h::RCC_BDCR_RTCSEL_NOCLOCK" ref="gaf9c65ae31ae9175346857b1ace10645c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c">RCC_BDCR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No clock </p>

</div>
</div>
<a class="anchor" id="ga970436533d6ba9f1cb8ac840476093fb"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_ADCPRE" ref="ga970436533d6ba9f1cb8ac840476093fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADCPRE[1:0] bits (ADC prescaler) </p>

</div>
</div>
<a class="anchor" id="ga7c74a8025b95975be34bee12dc470c48"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_ADCPRE_0" ref="ga7c74a8025b95975be34bee12dc470c48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c74a8025b95975be34bee12dc470c48">RCC_CFGR_ADCPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga81b5aa588027e12ad1483885db4db3a8"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_ADCPRE_1" ref="ga81b5aa588027e12ad1483885db4db3a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81b5aa588027e12ad1483885db4db3a8">RCC_CFGR_ADCPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9514a85f55de77d1c7d7be1f2f1f9665"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_ADCPRE_DIV2" ref="ga9514a85f55de77d1c7d7be1f2f1f9665" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCLK2 divided by 2 </p>

</div>
</div>
<a class="anchor" id="ga748ba0a0bbb1ad1fe7e4e00f40695402"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_ADCPRE_DIV4" ref="ga748ba0a0bbb1ad1fe7e4e00f40695402" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402">RCC_CFGR_ADCPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCLK2 divided by 4 </p>

</div>
</div>
<a class="anchor" id="ga8337d95f8480d74072e817540a333b6c"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_ADCPRE_DIV6" ref="ga8337d95f8480d74072e817540a333b6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCLK2 divided by 6 </p>

</div>
</div>
<a class="anchor" id="ga7898d2e86664877dc43fbc2421a16347"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_ADCPRE_DIV8" ref="ga7898d2e86664877dc43fbc2421a16347" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCLK2 divided by 8 </p>

</div>
</div>
<a class="anchor" id="gafe10e66938644ee8054a2426ff23efea"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE" ref="gafe10e66938644ee8054a2426ff23efea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HPRE[3:0] bits (AHB prescaler) </p>

</div>
</div>
<a class="anchor" id="ga88ece6ca270b3ecf6f63bf20893bc172"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_0" ref="ga88ece6ca270b3ecf6f63bf20893bc172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacbdd3a02814178ba02b8ebbaccd91599"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_1" ref="gacbdd3a02814178ba02b8ebbaccd91599" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadac734bddb507eed4a62a0af4cef74a3"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_2" ref="gadac734bddb507eed4a62a0af4cef74a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5a1180512cc5f3dde7895040a9037286"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_3" ref="ga5a1180512cc5f3dde7895040a9037286" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga2b7d7f29b09a49c31404fc0d44645c84"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_DIV1" ref="ga2b7d7f29b09a49c31404fc0d44645c84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK not divided </p>

</div>
</div>
<a class="anchor" id="ga280da821f0da1bec1f4c0e132ddf8eab"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_DIV128" ref="ga280da821f0da1bec1f4c0e132ddf8eab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;((uint32_t)0x000000D0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 128 </p>

</div>
</div>
<a class="anchor" id="ga3806da4f1afc9e5be0fca001c8c57815"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_DIV16" ref="ga3806da4f1afc9e5be0fca001c8c57815" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x000000B0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 16 </p>

</div>
</div>
<a class="anchor" id="gaa9eeb5e38e53e79b08a4ac438497ebea"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_DIV2" ref="gaa9eeb5e38e53e79b08a4ac438497ebea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 2 </p>

</div>
</div>
<a class="anchor" id="ga089930cedd5b2cb201e717438f29d25b"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_DIV256" ref="ga089930cedd5b2cb201e717438f29d25b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;((uint32_t)0x000000E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 256 </p>

</div>
</div>
<a class="anchor" id="gaffe860867ae4b1b6d28473ded1546d91"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_DIV4" ref="gaffe860867ae4b1b6d28473ded1546d91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000090)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 4 </p>

</div>
</div>
<a class="anchor" id="gae5088dcbaefc55d4b6693e9b1e595ed0"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_DIV512" ref="gae5088dcbaefc55d4b6693e9b1e595ed0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 512 PPRE1 configuration </p>

</div>
</div>
<a class="anchor" id="ga1caeba8dc2b4c0bb11be600e983e3370"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_DIV64" ref="ga1caeba8dc2b4c0bb11be600e983e3370" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 64 </p>

</div>
</div>
<a class="anchor" id="gaca71d6b42bdb83b5ff5320578869a058"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_HPRE_DIV8" ref="gaca71d6b42bdb83b5ff5320578869a058" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x000000A0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 8 </p>

</div>
</div>
<a class="anchor" id="gaf2d7212d83114d355736613e6dc1dbde"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_MCO" ref="gaf2d7212d83114d355736613e6dc1dbde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MCO[2:0] bits (Microcontroller Clock Output) </p>

</div>
</div>
<a class="anchor" id="ga7147402d137ccaa1c8608fcb1d3d2e01"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_MCO_0" ref="ga7147402d137ccaa1c8608fcb1d3d2e01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa6ec148346aa17c67aafebcb616dd57b"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_MCO_1" ref="gaa6ec148346aa17c67aafebcb616dd57b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaad02d5012ff73e9c839b909887ffde7f"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_MCO_2" ref="gaad02d5012ff73e9c839b909887ffde7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga183179f1b1763f38ae88f2d8d90acd70"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_MCO_HSE" ref="ga183179f1b1763f38ae88f2d8d90acd70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;((uint32_t)0x06000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE clock selected as MCO source </p>

</div>
</div>
<a class="anchor" id="ga91f0ac507b8c4e5d443c107d934cfdb1"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_MCO_HSI" ref="ga91f0ac507b8c4e5d443c107d934cfdb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;((uint32_t)0x05000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI clock selected as MCO source </p>

</div>
</div>
<a class="anchor" id="gab345908eef02b3029dd78be58baa0c8d"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_MCO_NOCLOCK" ref="gab345908eef02b3029dd78be58baa0c8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No clock </p>

</div>
</div>
<a class="anchor" id="gac1b83ae21df9327e2a705b19ce981da6"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_MCO_PLL" ref="gac1b83ae21df9327e2a705b19ce981da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL clock divided by 2 selected as MCO source </p>

</div>
</div>
<a class="anchor" id="gaecf3b078108fdaf7e66d15ae71ec4181"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_MCO_SYSCLK" ref="gaecf3b078108fdaf7e66d15ae71ec4181" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System clock selected as MCO source </p>

</div>
</div>
<a class="anchor" id="ga9735c088436b547fff3baae2bbaa0426"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL" ref="ga9735c088436b547fff3baae2bbaa0426" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>&#160;&#160;&#160;((uint32_t)0x003C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLLMUL[3:0] bits (PLL multiplication factor) </p>

</div>
</div>
<a class="anchor" id="gae07bb87d09d30874a5eebb32510f647f"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL10" ref="gae07bb87d09d30874a5eebb32510f647f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae07bb87d09d30874a5eebb32510f647f">RCC_CFGR_PLLMULL10</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock10 </p>

</div>
</div>
<a class="anchor" id="gad338c178459b97d617398dca92b2a699"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL11" ref="gad338c178459b97d617398dca92b2a699" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad338c178459b97d617398dca92b2a699">RCC_CFGR_PLLMULL11</a>&#160;&#160;&#160;((uint32_t)0x00240000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*11 </p>

</div>
</div>
<a class="anchor" id="ga79000f4e48edc56ee6ff315b64dcbfa5"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL12" ref="ga79000f4e48edc56ee6ff315b64dcbfa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79000f4e48edc56ee6ff315b64dcbfa5">RCC_CFGR_PLLMULL12</a>&#160;&#160;&#160;((uint32_t)0x00280000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*12 </p>

</div>
</div>
<a class="anchor" id="ga647a6f3d6de31737ca95de9db3925274"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL13" ref="ga647a6f3d6de31737ca95de9db3925274" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga647a6f3d6de31737ca95de9db3925274">RCC_CFGR_PLLMULL13</a>&#160;&#160;&#160;((uint32_t)0x002C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*13 </p>

</div>
</div>
<a class="anchor" id="ga9ffe33153aa4ffd2fe43439a6d2eaf5c"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL14" ref="ga9ffe33153aa4ffd2fe43439a6d2eaf5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffe33153aa4ffd2fe43439a6d2eaf5c">RCC_CFGR_PLLMULL14</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*14 </p>

</div>
</div>
<a class="anchor" id="gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL15" ref="gaa9afaf1b82cb9c1e9c8b34c5b77b3f17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17">RCC_CFGR_PLLMULL15</a>&#160;&#160;&#160;((uint32_t)0x00340000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*15 </p>

</div>
</div>
<a class="anchor" id="gaecd78b92c36f3a3aafc6cc8fbf90a7e7"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL16" ref="gaecd78b92c36f3a3aafc6cc8fbf90a7e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaecd78b92c36f3a3aafc6cc8fbf90a7e7">RCC_CFGR_PLLMULL16</a>&#160;&#160;&#160;((uint32_t)0x00380000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*16 </p>

</div>
</div>
<a class="anchor" id="gaa19a3c7d27836012150a86fd9c950cdf"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL2" ref="gaa19a3c7d27836012150a86fd9c950cdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa19a3c7d27836012150a86fd9c950cdf">RCC_CFGR_PLLMULL2</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*2 </p>

</div>
</div>
<a class="anchor" id="gaeb4c410e818f5a68d58a723e7355e6e8"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL3" ref="gaeb4c410e818f5a68d58a723e7355e6e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4c410e818f5a68d58a723e7355e6e8">RCC_CFGR_PLLMULL3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*3 </p>

</div>
</div>
<a class="anchor" id="ga6066f758a13c7686d1dc709ac0a7d976"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL4" ref="ga6066f758a13c7686d1dc709ac0a7d976" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6066f758a13c7686d1dc709ac0a7d976">RCC_CFGR_PLLMULL4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*4 </p>

</div>
</div>
<a class="anchor" id="gaf2290e27c9c1b64d2dd076652db40a68"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL5" ref="gaf2290e27c9c1b64d2dd076652db40a68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2290e27c9c1b64d2dd076652db40a68">RCC_CFGR_PLLMULL5</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*5 </p>

</div>
</div>
<a class="anchor" id="ga5ea3b717fd226bc6ff5a78b711c051eb"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL6" ref="ga5ea3b717fd226bc6ff5a78b711c051eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb">RCC_CFGR_PLLMULL6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*6 </p>

</div>
</div>
<a class="anchor" id="ga6ff8d8dcf3876d1c85657680a64c1696"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL7" ref="ga6ff8d8dcf3876d1c85657680a64c1696" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696">RCC_CFGR_PLLMULL7</a>&#160;&#160;&#160;((uint32_t)0x00140000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*7 </p>

</div>
</div>
<a class="anchor" id="ga95d6580b1595ff2d5c3383218370cfca"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL8" ref="ga95d6580b1595ff2d5c3383218370cfca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95d6580b1595ff2d5c3383218370cfca">RCC_CFGR_PLLMULL8</a>&#160;&#160;&#160;((uint32_t)0x00180000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*8 </p>

</div>
</div>
<a class="anchor" id="ga384c396ec051b958c9a5781c13faf7e5"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL9" ref="ga384c396ec051b958c9a5781c13faf7e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5">RCC_CFGR_PLLMULL9</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock*9 </p>

</div>
</div>
<a class="anchor" id="gafb6ca064b9e67d2b5b9b432e34784af5"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL_0" ref="gafb6ca064b9e67d2b5b9b432e34784af5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb6ca064b9e67d2b5b9b432e34784af5">RCC_CFGR_PLLMULL_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga81c7cc1ebda470255592844cbd05ee1c"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL_1" ref="ga81c7cc1ebda470255592844cbd05ee1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81c7cc1ebda470255592844cbd05ee1c">RCC_CFGR_PLLMULL_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab26410b868aa7b07921560f91852a791"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL_2" ref="gab26410b868aa7b07921560f91852a791" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab26410b868aa7b07921560f91852a791">RCC_CFGR_PLLMULL_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gacce99349c21265ea13b8fe3c9bcda130"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLMULL_3" ref="gacce99349c21265ea13b8fe3c9bcda130" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacce99349c21265ea13b8fe3c9bcda130">RCC_CFGR_PLLMULL_3</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaba4a5dbbd286f07a97f5aa6e6f3f6a57"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLSRC" ref="gaba4a5dbbd286f07a97f5aa6e6f3f6a57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL entry clock source </p>

</div>
</div>
<a class="anchor" id="ga5fd58409765f79b08b2b5d86a2c322f4"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLSRC_HSE" ref="ga5fd58409765f79b08b2b5d86a2c322f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE clock selected as PLL entry clock source </p>

</div>
</div>
<a class="anchor" id="ga58bda37be3c298f91ff14a2840639f11"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLSRC_HSI_Div2" ref="ga58bda37be3c298f91ff14a2840639f11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58bda37be3c298f91ff14a2840639f11">RCC_CFGR_PLLSRC_HSI_Div2</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI clock divided by 2 selected as PLL entry clock source </p>

</div>
</div>
<a class="anchor" id="ga39cb6bd06fb93eed1e2fe9da0297810a"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLXTPRE" ref="ga39cb6bd06fb93eed1e2fe9da0297810a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE divider for PLL entry PLLMUL configuration </p>

</div>
</div>
<a class="anchor" id="ga59b5fd80bf935fe93794603e8ce0236c"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLXTPRE_HSE" ref="ga59b5fd80bf935fe93794603e8ce0236c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga59b5fd80bf935fe93794603e8ce0236c">RCC_CFGR_PLLXTPRE_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE clock not divided for PLL entry </p>

</div>
</div>
<a class="anchor" id="ga08ff9511dabb7140e85b2b9260087ba8"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PLLXTPRE_HSE_Div2" ref="ga08ff9511dabb7140e85b2b9260087ba8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga08ff9511dabb7140e85b2b9260087ba8">RCC_CFGR_PLLXTPRE_HSE_Div2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE clock divided by 2 for PLL entry </p>

</div>
</div>
<a class="anchor" id="ga50b2423a5fea74a47b9eb8ab51869412"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE1" ref="ga50b2423a5fea74a47b9eb8ab51869412" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PRE1[2:0] bits (APB1 prescaler) </p>

</div>
</div>
<a class="anchor" id="ga2d37c20686faa340a77021117f5908b7"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE1_0" ref="ga2d37c20686faa340a77021117f5908b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad41049f8a28fdced6bb4d9267845ffa2"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE1_1" ref="gad41049f8a28fdced6bb4d9267845ffa2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5fcb524f6ca203ddff1862c124d4f89f"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE1_2" ref="ga5fcb524f6ca203ddff1862c124d4f89f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac8f6562bb2ecf65055a2f42cbb48ef11"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE1_DIV1" ref="gac8f6562bb2ecf65055a2f42cbb48ef11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK not divided </p>

</div>
</div>
<a class="anchor" id="ga5c38ba326bde7c7a18c4f7f2aacf823f"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE1_DIV16" ref="ga5c38ba326bde7c7a18c4f7f2aacf823f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 16 PPRE2 configuration </p>

</div>
</div>
<a class="anchor" id="gaf832ad6844c907d9bb37c1536defcb0d"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE1_DIV2" ref="gaf832ad6844c907d9bb37c1536defcb0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 2 </p>

</div>
</div>
<a class="anchor" id="ga0e340725f46e9462d9b02a079b9fa8ae"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE1_DIV4" ref="ga0e340725f46e9462d9b02a079b9fa8ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 4 </p>

</div>
</div>
<a class="anchor" id="ga9ddd6d657837e1971bb86e3bf1c15e72"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE1_DIV8" ref="ga9ddd6d657837e1971bb86e3bf1c15e72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 8 </p>

</div>
</div>
<a class="anchor" id="gad61bd4f9f345ba41806813b0bfff1311"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE2" ref="gad61bd4f9f345ba41806813b0bfff1311" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;((uint32_t)0x00003800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PRE2[2:0] bits (APB2 prescaler) </p>

</div>
</div>
<a class="anchor" id="ga82ca63155494ed59eb5e34bec1e5f4e9"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE2_0" ref="ga82ca63155494ed59eb5e34bec1e5f4e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafdb19c9e76fe8e8a7c991714c92e937f"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE2_1" ref="gafdb19c9e76fe8e8a7c991714c92e937f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9adc802687eab5b6ece99a20793219db"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE2_2" ref="ga9adc802687eab5b6ece99a20793219db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga247aebf1999a38ea07785558d277bb1a"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE2_DIV1" ref="ga247aebf1999a38ea07785558d277bb1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK not divided </p>

</div>
</div>
<a class="anchor" id="gaece3ee58d4138f7452733bfa1ad37eb9"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE2_DIV16" ref="gaece3ee58d4138f7452733bfa1ad37eb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00003800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 16 ADCPPRE configuration </p>

</div>
</div>
<a class="anchor" id="ga99d9c91eaad122460d324a71cc939d1b"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE2_DIV2" ref="ga99d9c91eaad122460d324a71cc939d1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 2 </p>

</div>
</div>
<a class="anchor" id="ga4340fc3fc52eca36eb302959fbecb715"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE2_DIV4" ref="ga4340fc3fc52eca36eb302959fbecb715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00002800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 4 </p>

</div>
</div>
<a class="anchor" id="ga412b382a1134e0ee5614e0f4bcf97552"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_PPRE2_DIV8" ref="ga412b382a1134e0ee5614e0f4bcf97552" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 8 </p>

</div>
</div>
<a class="anchor" id="ga0eea5e5f7743a7e8995b8beeb18355c1"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_SW" ref="ga0eea5e5f7743a7e8995b8beeb18355c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>&lt; SW configuration SW[1:0] bits (System clock Switch) </p>

</div>
</div>
<a class="anchor" id="ga99f08d86fd41824058a7fdf817f7e2fd"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_SW_0" ref="ga99f08d86fd41824058a7fdf817f7e2fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga72d51cb5d66ee1aa4d2c6f14796a072f"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_SW_1" ref="ga72d51cb5d66ee1aa4d2c6f14796a072f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafb563f217242d969f4355d0818fde705"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_SW_HSE" ref="gafb563f217242d969f4355d0818fde705" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE selected as system clock </p>

</div>
</div>
<a class="anchor" id="gacbac8bae4f0808b3c3a5185aa10081fb"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_SW_HSI" ref="gacbac8bae4f0808b3c3a5185aa10081fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI selected as system clock </p>

</div>
</div>
<a class="anchor" id="ga87389cacb2eaf53730da13a2a33cd487"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_SW_PLL" ref="ga87389cacb2eaf53730da13a2a33cd487" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL selected as system clock SWS configuration </p>

</div>
</div>
<a class="anchor" id="ga15bf2269500dc97e137315f44aa015c9"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_SWS" ref="ga15bf2269500dc97e137315f44aa015c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SWS[1:0] bits (System Clock Switch Status) </p>

</div>
</div>
<a class="anchor" id="ga1eae59112c51def51979e31e8695b39f"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_SWS_0" ref="ga1eae59112c51def51979e31e8695b39f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaad3a5718999d7259f216137a23c2a379"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_SWS_1" ref="gaad3a5718999d7259f216137a23c2a379" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae09a0202f441c1a43e69c62331d50a08"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_SWS_HSE" ref="gae09a0202f441c1a43e69c62331d50a08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE oscillator used as system clock </p>

</div>
</div>
<a class="anchor" id="ga6764639cf221e1ebc0b5448dcaed590a"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_SWS_HSI" ref="ga6764639cf221e1ebc0b5448dcaed590a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI oscillator used as system clock </p>

</div>
</div>
<a class="anchor" id="ga2c67e2279804a83ef24438267d9d4a6c"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_SWS_PLL" ref="ga2c67e2279804a83ef24438267d9d4a6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL used as system clock HPRE configuration </p>

</div>
</div>
<a class="anchor" id="gade6d5077566e1bf81dd47156743dd05e"></a><!-- doxytag: member="stm32f10x.h::RCC_CFGR_USBPRE" ref="gade6d5077566e1bf81dd47156743dd05e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Device prescaler MCO configuration </p>

</div>
</div>
<a class="anchor" id="ga46edb2b9568f002feba7b4312ed92c1f"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_CSSC" ref="ga46edb2b9568f002feba7b4312ed92c1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Security System Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="gad66b719e4061294de35af58cc27aba7f"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_CSSF" ref="gad66b719e4061294de35af58cc27aba7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Security System Interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga9464e8188d717902990b467a9396d238"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_HSERDYC" ref="ga9464e8188d717902990b467a9396d238" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE Ready Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="ga11ea196450aac9ac35e283a66afc3da6"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_HSERDYF" ref="ga11ea196450aac9ac35e283a66afc3da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE Ready Interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga5492f9b58600cf66616eb931b48b3c11"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_HSERDYIE" ref="ga5492f9b58600cf66616eb931b48b3c11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE Ready Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gad1b58377908e5c31a684747d0a80ecb2"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_HSIRDYC" ref="gad1b58377908e5c31a684747d0a80ecb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI Ready Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="gad38877547c4cbbb94659d5726f377163"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_HSIRDYF" ref="gad38877547c4cbbb94659d5726f377163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI Ready Interrupt flag </p>

</div>
</div>
<a class="anchor" id="gac714351a6f9dab4741354fb017638580"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_HSIRDYIE" ref="gac714351a6f9dab4741354fb017638580" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI Ready Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga144b5147f3a8d0bfda04618e301986aa"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_LSERDYC" ref="ga144b5147f3a8d0bfda04618e301986aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSE Ready Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="gabfc100e7ae673dfcec7be79af0d91dfe"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_LSERDYF" ref="gabfc100e7ae673dfcec7be79af0d91dfe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSE Ready Interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_LSERDYIE" ref="ga6a0ad2672c9ba1b26012cbc6d423dff8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSE Ready Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga982989563f1a95c89bf7f4a25d99f704"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_LSIRDYC" ref="ga982989563f1a95c89bf7f4a25d99f704" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSI Ready Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="gacb94ccfe6a212f020e732d1dd787a6fb"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_LSIRDYF" ref="gacb94ccfe6a212f020e732d1dd787a6fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>&lt;****************** Bit definition for RCC_CIR register LSI Ready Interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga872ba937149a7372138df06f8188ab56"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_LSIRDYIE" ref="ga872ba937149a7372138df06f8188ab56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSI Ready Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga245af864b194f0c2b2389ea1ee49a396"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_PLLRDYC" ref="ga245af864b194f0c2b2389ea1ee49a396" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL Ready Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="ga0f007895a17e668f22f7b8b24ca90aec"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_PLLRDYF" ref="ga0f007895a17e668f22f7b8b24ca90aec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL Ready Interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a><!-- doxytag: member="stm32f10x.h::RCC_CIR_PLLRDYIE" ref="ga1b70927cab2ba9cf82d1620cf88b0f95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL Ready Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gacc05308869ad055e1e6f2c32d738aecd"></a><!-- doxytag: member="stm32f10x.h::RCC_CR_CSSON" ref="gacc05308869ad055e1e6f2c32d738aecd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Security System enable </p>

</div>
</div>
<a class="anchor" id="gaa3288090671af5a959aae4d7f7696d55"></a><!-- doxytag: member="stm32f10x.h::RCC_CR_HSEBYP" ref="gaa3288090671af5a959aae4d7f7696d55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External High Speed clock Bypass </p>

</div>
</div>
<a class="anchor" id="gadb8228c9020595b4cf9995137b8c9a7d"></a><!-- doxytag: member="stm32f10x.h::RCC_CR_HSEON" ref="gadb8228c9020595b4cf9995137b8c9a7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External High Speed clock enable </p>

</div>
</div>
<a class="anchor" id="ga86a34e00182c83409d89ff566cb02cc4"></a><!-- doxytag: member="stm32f10x.h::RCC_CR_HSERDY" ref="ga86a34e00182c83409d89ff566cb02cc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External High Speed clock ready flag </p>

</div>
</div>
<a class="anchor" id="ga67ae770db9851f14ad7c14a693f0f6d3"></a><!-- doxytag: member="stm32f10x.h::RCC_CR_HSICAL" ref="ga67ae770db9851f14ad7c14a693f0f6d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal High Speed clock Calibration </p>

</div>
</div>
<a class="anchor" id="gaf4fcacf94a97f7d49a70e089b39cf474"></a><!-- doxytag: member="stm32f10x.h::RCC_CR_HSION" ref="gaf4fcacf94a97f7d49a70e089b39cf474" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal High Speed clock enable </p>

</div>
</div>
<a class="anchor" id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a><!-- doxytag: member="stm32f10x.h::RCC_CR_HSIRDY" ref="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal High Speed clock ready flag </p>

</div>
</div>
<a class="anchor" id="ga5cb4397b2095c31660a01b748386aa70"></a><!-- doxytag: member="stm32f10x.h::RCC_CR_HSITRIM" ref="ga5cb4397b2095c31660a01b748386aa70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;((uint32_t)0x000000F8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal High Speed clock trimming </p>

</div>
</div>
<a class="anchor" id="gad0e73d5b0a4883e074d40029b49ee47e"></a><!-- doxytag: member="stm32f10x.h::RCC_CR_PLLON" ref="gad0e73d5b0a4883e074d40029b49ee47e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL enable </p>

</div>
</div>
<a class="anchor" id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a><!-- doxytag: member="stm32f10x.h::RCC_CR_PLLRDY" ref="gafa12d7ac6a7f0f91d066aeb2c6071888" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL clock ready flag </p>

</div>
</div>
<a class="anchor" id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a><!-- doxytag: member="stm32f10x.h::RCC_CSR_IWDGRSTF" ref="ga22a7079ba87dd7acd5ed7fe7b704e85f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Independent Watchdog reset flag </p>

</div>
</div>
<a class="anchor" id="ga675455250b91f125d52f5d347c2c0fbf"></a><!-- doxytag: member="stm32f10x.h::RCC_CSR_LPWRRSTF" ref="ga675455250b91f125d52f5d347c2c0fbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Low-Power reset flag </p>

</div>
</div>
<a class="anchor" id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a><!-- doxytag: member="stm32f10x.h::RCC_CSR_LSION" ref="ga803cbf97bda1ebaf9afee2a3c9f0851b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Low Speed oscillator enable </p>

</div>
</div>
<a class="anchor" id="gab569110e757aee573ebf9ad80812e8bb"></a><!-- doxytag: member="stm32f10x.h::RCC_CSR_LSIRDY" ref="gab569110e757aee573ebf9ad80812e8bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Low Speed oscillator Ready </p>

</div>
</div>
<a class="anchor" id="ga4e26d2902d11e638cd0b702332f53ab1"></a><!-- doxytag: member="stm32f10x.h::RCC_CSR_PINRSTF" ref="ga4e26d2902d11e638cd0b702332f53ab1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PIN reset flag </p>

</div>
</div>
<a class="anchor" id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a><!-- doxytag: member="stm32f10x.h::RCC_CSR_PORRSTF" ref="ga837e2d7e2395ac45ebe2aea95ecde9bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>POR/PDR reset flag </p>

</div>
</div>
<a class="anchor" id="gafc26c5996b14005a70afbeaa29aae716"></a><!-- doxytag: member="stm32f10x.h::RCC_CSR_RMVF" ref="gafc26c5996b14005a70afbeaa29aae716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remove reset flag </p>

</div>
</div>
<a class="anchor" id="ga16e89534934436ee8958440882b71e6f"></a><!-- doxytag: member="stm32f10x.h::RCC_CSR_SFTRSTF" ref="ga16e89534934436ee8958440882b71e6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Reset flag </p>

</div>
</div>
<a class="anchor" id="gacabd7bbde7e78c9c8f5fd46e34771826"></a><!-- doxytag: member="stm32f10x.h::RCC_CSR_WWDGRSTF" ref="gacabd7bbde7e78c9c8f5fd46e34771826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Window watchdog reset flag </p>

</div>
</div>
<a class="anchor" id="ga2c6fab9b1d06bb3f26eb038a1d7e55f5"></a><!-- doxytag: member="stm32f10x.h::RTC_ALRH_RTC_ALR" ref="ga2c6fab9b1d06bb3f26eb038a1d7e55f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6fab9b1d06bb3f26eb038a1d7e55f5">RTC_ALRH_RTC_ALR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC Alarm High </p>

</div>
</div>
<a class="anchor" id="ga27e762953f42cf0a323a4372cd780c22"></a><!-- doxytag: member="stm32f10x.h::RTC_ALRL_RTC_ALR" ref="ga27e762953f42cf0a323a4372cd780c22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27e762953f42cf0a323a4372cd780c22">RTC_ALRL_RTC_ALR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC Alarm Low </p>

</div>
</div>
<a class="anchor" id="ga256cb0c8e461f345df89d77dae7c31a9"></a><!-- doxytag: member="stm32f10x.h::RTC_CNTH_RTC_CNT" ref="ga256cb0c8e461f345df89d77dae7c31a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga256cb0c8e461f345df89d77dae7c31a9">RTC_CNTH_RTC_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC Counter High </p>

</div>
</div>
<a class="anchor" id="gaa079440c3cb1b864f226231f11664e5e"></a><!-- doxytag: member="stm32f10x.h::RTC_CNTL_RTC_CNT" ref="gaa079440c3cb1b864f226231f11664e5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa079440c3cb1b864f226231f11664e5e">RTC_CNTL_RTC_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC Counter Low </p>

</div>
</div>
<a class="anchor" id="ga990a6b449f70249a1a4baf19f64617d9"></a><!-- doxytag: member="stm32f10x.h::RTC_CRH_ALRIE" ref="ga990a6b449f70249a1a4baf19f64617d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga990a6b449f70249a1a4baf19f64617d9">RTC_CRH_ALRIE</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga04e23d339e15dbf883dbedb054cd1706"></a><!-- doxytag: member="stm32f10x.h::RTC_CRH_OWIE" ref="ga04e23d339e15dbf883dbedb054cd1706" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga04e23d339e15dbf883dbedb054cd1706">RTC_CRH_OWIE</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OverfloW Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga8dd52d261f99a969d9841a4426152b85"></a><!-- doxytag: member="stm32f10x.h::RTC_CRH_SECIE" ref="ga8dd52d261f99a969d9841a4426152b85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd52d261f99a969d9841a4426152b85">RTC_CRH_SECIE</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Second Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaca9bce7cb58e637876d1154710305563"></a><!-- doxytag: member="stm32f10x.h::RTC_CRL_ALRF" ref="gaca9bce7cb58e637876d1154710305563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca9bce7cb58e637876d1154710305563">RTC_CRL_ALRF</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alarm Flag </p>

</div>
</div>
<a class="anchor" id="ga3829687c89579c020665c19b8937a820"></a><!-- doxytag: member="stm32f10x.h::RTC_CRL_CNF" ref="ga3829687c89579c020665c19b8937a820" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3829687c89579c020665c19b8937a820">RTC_CRL_CNF</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration Flag </p>

</div>
</div>
<a class="anchor" id="gad801db5fbfc407b1959647765076b299"></a><!-- doxytag: member="stm32f10x.h::RTC_CRL_OWF" ref="gad801db5fbfc407b1959647765076b299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad801db5fbfc407b1959647765076b299">RTC_CRL_OWF</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OverfloW Flag </p>

</div>
</div>
<a class="anchor" id="gae6fefe3020ad4d61b54a516e8a65f30d"></a><!-- doxytag: member="stm32f10x.h::RTC_CRL_RSF" ref="gae6fefe3020ad4d61b54a516e8a65f30d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6fefe3020ad4d61b54a516e8a65f30d">RTC_CRL_RSF</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Registers Synchronized Flag </p>

</div>
</div>
<a class="anchor" id="ga6bc57b1110a53b82e4445c4770203fe8"></a><!-- doxytag: member="stm32f10x.h::RTC_CRL_RTOFF" ref="ga6bc57b1110a53b82e4445c4770203fe8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc57b1110a53b82e4445c4770203fe8">RTC_CRL_RTOFF</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC operation OFF </p>

</div>
</div>
<a class="anchor" id="ga2c039206fc5c1506aba666387c5d34c8"></a><!-- doxytag: member="stm32f10x.h::RTC_CRL_SECF" ref="ga2c039206fc5c1506aba666387c5d34c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c039206fc5c1506aba666387c5d34c8">RTC_CRL_SECF</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Second Flag </p>

</div>
</div>
<a class="anchor" id="gae88e723f16ec20925d0bc545428a6670"></a><!-- doxytag: member="stm32f10x.h::RTC_DIVH_RTC_DIV" ref="gae88e723f16ec20925d0bc545428a6670" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae88e723f16ec20925d0bc545428a6670">RTC_DIVH_RTC_DIV</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC Clock Divider High </p>

</div>
</div>
<a class="anchor" id="gabe06c3de2b371556e207e5079feb9afd"></a><!-- doxytag: member="stm32f10x.h::RTC_DIVL_RTC_DIV" ref="gabe06c3de2b371556e207e5079feb9afd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe06c3de2b371556e207e5079feb9afd">RTC_DIVL_RTC_DIV</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC Clock Divider Low </p>

</div>
</div>
<a class="anchor" id="ga5209d66a77da940d9a187bbaf73dc8a0"></a><!-- doxytag: member="stm32f10x.h::RTC_PRLH_PRL" ref="ga5209d66a77da940d9a187bbaf73dc8a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5209d66a77da940d9a187bbaf73dc8a0">RTC_PRLH_PRL</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC Prescaler Reload Value High </p>

</div>
</div>
<a class="anchor" id="gac1cd2db7134d6b3e21477ed466dd4d7c"></a><!-- doxytag: member="stm32f10x.h::RTC_PRLL_PRL" ref="gac1cd2db7134d6b3e21477ed466dd4d7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1cd2db7134d6b3e21477ed466dd4d7c">RTC_PRLL_PRL</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC Prescaler Reload Value Low </p>

</div>
</div>
<a class="anchor" id="ga46cd60d29b6615de7c70a9d4bfc6297d"></a><!-- doxytag: member="stm32f10x.h::SCB_AFSR_IMPDEF" ref="ga46cd60d29b6615de7c70a9d4bfc6297d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d">SCB_AFSR_IMPDEF</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Implementation defined </p>

</div>
</div>
<a class="anchor" id="gade5876f1c12d6322a188b09efe77f69d"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_ENDIANESS" ref="gade5876f1c12d6322a188b09efe77f69d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d">SCB_AIRCR_ENDIANESS</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data endianness bit </p>

</div>
</div>
<a class="anchor" id="ga562fa27a50d34fb3e182eb90d1de7457"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_PRIGROUP" ref="ga562fa27a50d34fb3e182eb90d1de7457" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457">SCB_AIRCR_PRIGROUP</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PRIGROUP[2:0] bits (Priority group) </p>

</div>
</div>
<a class="anchor" id="ga10749836707315bc2ede47d13478bf1d"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_PRIGROUP0" ref="ga10749836707315bc2ede47d13478bf1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d">SCB_AIRCR_PRIGROUP0</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) </p>

</div>
</div>
<a class="anchor" id="ga372eac3d95632115359a016557cc9692"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_PRIGROUP1" ref="ga372eac3d95632115359a016557cc9692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692">SCB_AIRCR_PRIGROUP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="gaa75877ae3cc09849e0c4ccf2711d4780"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_PRIGROUP2" ref="gaa75877ae3cc09849e0c4ccf2711d4780" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780">SCB_AIRCR_PRIGROUP2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="gadf8f6a9d617d3fed71ee7379243560d1"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_PRIGROUP3" ref="gadf8f6a9d617d3fed71ee7379243560d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1">SCB_AIRCR_PRIGROUP3</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="ga9dfd544733beb12e6097d3c58cfccee5"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_PRIGROUP4" ref="ga9dfd544733beb12e6097d3c58cfccee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5">SCB_AIRCR_PRIGROUP4</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="ga0fb910c0ebae3006b6f6892794627268"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_PRIGROUP5" ref="ga0fb910c0ebae3006b6f6892794627268" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268">SCB_AIRCR_PRIGROUP5</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="gabe7aa631763933a39471da41af3cfb54"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_PRIGROUP6" ref="gabe7aa631763933a39471da41af3cfb54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54">SCB_AIRCR_PRIGROUP6</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="ga2decaa6e4210f1432b59b6939808c61c"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_PRIGROUP7" ref="ga2decaa6e4210f1432b59b6939808c61c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c">SCB_AIRCR_PRIGROUP7</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=7 (no pre-emption priority, 8 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="ga73ed5772b7584aa9100568c39883e2e2"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_PRIGROUP_0" ref="ga73ed5772b7584aa9100568c39883e2e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2">SCB_AIRCR_PRIGROUP_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae71495c63cf23ccc57ef1d00ce05bccd"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_PRIGROUP_1" ref="gae71495c63cf23ccc57ef1d00ce05bccd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd">SCB_AIRCR_PRIGROUP_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga355be0b34a767b11718c8e3640e8de7e"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_PRIGROUP_2" ref="ga355be0b34a767b11718c8e3640e8de7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e">SCB_AIRCR_PRIGROUP_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga86c65d10100e2fb5fdcf826b2573b5d8"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_SYSRESETREQ" ref="ga86c65d10100e2fb5fdcf826b2573b5d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8">SCB_AIRCR_SYSRESETREQ</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Requests chip control logic to generate a reset </p>

</div>
</div>
<a class="anchor" id="gae3d9b3c94c860a0b0b038285ca817fd3"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_VECTCLRACTIVE" ref="gae3d9b3c94c860a0b0b038285ca817fd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3">SCB_AIRCR_VECTCLRACTIVE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear active vector bit </p>

</div>
</div>
<a class="anchor" id="gae9c09346491834693c481c5d5a20886d"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_VECTKEY" ref="gae9c09346491834693c481c5d5a20886d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d">SCB_AIRCR_VECTKEY</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) </p>

</div>
</div>
<a class="anchor" id="gaec31f9ed3b476e1ec623b0d89df51280"></a><!-- doxytag: member="stm32f10x.h::SCB_AIRCR_VECTRESET" ref="gaec31f9ed3b476e1ec623b0d89df51280" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280">SCB_AIRCR_VECTRESET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System Reset bit </p>

</div>
</div>
<a class="anchor" id="ga2fa557e7e79fafad57070e8a9fbafd1b"></a><!-- doxytag: member="stm32f10x.h::SCB_BFAR_ADDRESS" ref="ga2fa557e7e79fafad57070e8a9fbafd1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b">SCB_BFAR_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus fault address field </p>

</div>
</div>
<a class="anchor" id="ga985f7560606f6e257a8b2bc2671ed33d"></a><!-- doxytag: member="stm32f10x.h::SCB_CCR_BFHFNMIGN" ref="ga985f7560606f6e257a8b2bc2671ed33d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d">SCB_CCR_BFHFNMIGN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Handlers running at priority -1 and -2 </p>

</div>
</div>
<a class="anchor" id="ga9a1ca0625d0b4b5be3c4332258c28ec4"></a><!-- doxytag: member="stm32f10x.h::SCB_CCR_DIV_0_TRP" ref="ga9a1ca0625d0b4b5be3c4332258c28ec4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4">SCB_CCR_DIV_0_TRP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trap on Divide by 0 </p>

</div>
</div>
<a class="anchor" id="ga737bd09d6c94b325cfe96733585ee307"></a><!-- doxytag: member="stm32f10x.h::SCB_CCR_NONBASETHRDENA" ref="ga737bd09d6c94b325cfe96733585ee307" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307">SCB_CCR_NONBASETHRDENA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Thread mode can be entered from any level in Handler mode by controlled return value </p>

</div>
</div>
<a class="anchor" id="ga8c71d4e534d7d822ce32c3dec82bebd9"></a><!-- doxytag: member="stm32f10x.h::SCB_CCR_STKALIGN" ref="ga8c71d4e534d7d822ce32c3dec82bebd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9">SCB_CCR_STKALIGN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned </p>

</div>
</div>
<a class="anchor" id="ga6a075d1f9722f6972ed1a98305e24cf9"></a><!-- doxytag: member="stm32f10x.h::SCB_CCR_UNALIGN_TRP" ref="ga6a075d1f9722f6972ed1a98305e24cf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9">SCB_CCR_UNALIGN_TRP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trap for unaligned access </p>

</div>
</div>
<a class="anchor" id="ga7f3eb65ed64479d1c4223b69be60a786"></a><!-- doxytag: member="stm32f10x.h::SCB_CCR_USERSETMPEND" ref="ga7f3eb65ed64479d1c4223b69be60a786" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786">SCB_CCR_USERSETMPEND</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception </p>

</div>
</div>
<a class="anchor" id="gab98e5207b4666912c14d8d025fd945e9"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_BFARVALID" ref="gab98e5207b4666912c14d8d025fd945e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9">SCB_CFSR_BFARVALID</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Fault Address Register address valid flag UFSR </p>

</div>
</div>
<a class="anchor" id="ga9f410df03c7f484fabaa4119abd9746d"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_DACCVIOL" ref="ga9f410df03c7f484fabaa4119abd9746d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d">SCB_CFSR_DACCVIOL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data access violation </p>

</div>
</div>
<a class="anchor" id="gab9ae7e5d5a7432cfd436d2e09a3dab84"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_DIVBYZERO" ref="gab9ae7e5d5a7432cfd436d2e09a3dab84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84">SCB_CFSR_DIVBYZERO</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault occurs when SDIV or DIV instruction is used with a divisor of 0 </p>

</div>
</div>
<a class="anchor" id="gafc88b5969d2dbb51bf897110d3cc0242"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_IACCVIOL" ref="gafc88b5969d2dbb51bf897110d3cc0242" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242">SCB_CFSR_IACCVIOL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>&lt; MFSR Instruction access violation </p>

</div>
</div>
<a class="anchor" id="ga378bbf2518753b08a0c179c2e268dc50"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_IBUSERR" ref="ga378bbf2518753b08a0c179c2e268dc50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50">SCB_CFSR_IBUSERR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Instruction bus error flag </p>

</div>
</div>
<a class="anchor" id="gad2464f89eaba18baa6249586cc5b79b3"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_IMPRECISERR" ref="gad2464f89eaba18baa6249586cc5b79b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3">SCB_CFSR_IMPRECISERR</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Imprecise data bus error </p>

</div>
</div>
<a class="anchor" id="gaced0c08c35b56d5b9b2c2c2bed7b869b"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_INVPC" ref="gaced0c08c35b56d5b9b2c2c2bed7b869b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b">SCB_CFSR_INVPC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Attempt to load EXC_RETURN into pc illegally </p>

</div>
</div>
<a class="anchor" id="ga93d1d5e9fda7e579adf017c6e1fd391c"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_INVSTATE" ref="ga93d1d5e9fda7e579adf017c6e1fd391c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c">SCB_CFSR_INVSTATE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Invalid combination of EPSR and instruction </p>

</div>
</div>
<a class="anchor" id="gaa36c9f483ec60455b3b1c26ea982e214"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_MMARVALID" ref="gaa36c9f483ec60455b3b1c26ea982e214" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214">SCB_CFSR_MMARVALID</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Manage Address Register address valid flag BFSR </p>

</div>
</div>
<a class="anchor" id="ga4b1e442beded4c10598ed3004e8189cb"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_MSTKERR" ref="ga4b1e442beded4c10598ed3004e8189cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb">SCB_CFSR_MSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stacking error </p>

</div>
</div>
<a class="anchor" id="ga5332dd0529939aff8423098fa15ad0dc"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_MUNSTKERR" ref="ga5332dd0529939aff8423098fa15ad0dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc">SCB_CFSR_MUNSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Unstacking error </p>

</div>
</div>
<a class="anchor" id="gafc890a270e6baf8bb6c76ca81d70236d"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_NOCP" ref="gafc890a270e6baf8bb6c76ca81d70236d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d">SCB_CFSR_NOCP</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Attempt to use a coprocessor instruction </p>

</div>
</div>
<a class="anchor" id="ga5eaebb9d9bc21b989cd725c6e6f15803"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_PRECISERR" ref="ga5eaebb9d9bc21b989cd725c6e6f15803" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803">SCB_CFSR_PRECISERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Precise data bus error </p>

</div>
</div>
<a class="anchor" id="ga923371d7146ba7049580ade8ade972b7"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_STKERR" ref="ga923371d7146ba7049580ade8ade972b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7">SCB_CFSR_STKERR</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stacking error </p>

</div>
</div>
<a class="anchor" id="gaf8f4e8e6fa2c0a706df0dd0d167cfe10"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_UNALIGNED" ref="gaf8f4e8e6fa2c0a706df0dd0d167cfe10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10">SCB_CFSR_UNALIGNED</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault occurs when there is an attempt to make an unaligned memory access </p>

</div>
</div>
<a class="anchor" id="gafb585bfb9849d490ca5a9c5309e15d92"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_UNDEFINSTR" ref="gafb585bfb9849d490ca5a9c5309e15d92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92">SCB_CFSR_UNDEFINSTR</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The processor attempt to execute an undefined instruction </p>

</div>
</div>
<a class="anchor" id="gac0d8bc67ad889cf6e7ae4f2f25add5fe"></a><!-- doxytag: member="stm32f10x.h::SCB_CFSR_UNSTKERR" ref="gac0d8bc67ad889cf6e7ae4f2f25add5fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe">SCB_CFSR_UNSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Unstacking error </p>

</div>
</div>
<a class="anchor" id="ga601f7f9ef2f371fc3316931cacddd914"></a><!-- doxytag: member="stm32f10x.h::SCB_CPUID_Constant" ref="ga601f7f9ef2f371fc3316931cacddd914" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914">SCB_CPUID_Constant</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reads as 0x0F </p>

</div>
</div>
<a class="anchor" id="ga07d13461f7ac56baf2bc2005f49b08c9"></a><!-- doxytag: member="stm32f10x.h::SCB_CPUID_IMPLEMENTER" ref="ga07d13461f7ac56baf2bc2005f49b08c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9">SCB_CPUID_IMPLEMENTER</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Implementer code. ARM is 0x41 </p>

</div>
</div>
<a class="anchor" id="ga550badbbe87c076419c0cc1c914b6d3c"></a><!-- doxytag: member="stm32f10x.h::SCB_CPUID_PARTNO" ref="ga550badbbe87c076419c0cc1c914b6d3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c">SCB_CPUID_PARTNO</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of processor within family </p>

</div>
</div>
<a class="anchor" id="ga8d41122756e2a2a01f07f5863312a0b3"></a><!-- doxytag: member="stm32f10x.h::SCB_CPUID_REVISION" ref="ga8d41122756e2a2a01f07f5863312a0b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3">SCB_CPUID_REVISION</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Implementation defined revision number </p>

</div>
</div>
<a class="anchor" id="ga2918ac8b94d21ece6e60d8e57466b3ac"></a><!-- doxytag: member="stm32f10x.h::SCB_CPUID_VARIANT" ref="ga2918ac8b94d21ece6e60d8e57466b3ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac">SCB_CPUID_VARIANT</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Implementation defined variant number </p>

</div>
</div>
<a class="anchor" id="ga8e74763573130dd268a2723c4ef8ff16"></a><!-- doxytag: member="stm32f10x.h::SCB_DFSR_BKPT" ref="ga8e74763573130dd268a2723c4ef8ff16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16">SCB_DFSR_BKPT</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BKPT flag </p>

</div>
</div>
<a class="anchor" id="ga57b2711bf71bcd58516b0fe600e7efb1"></a><!-- doxytag: member="stm32f10x.h::SCB_DFSR_DWTTRAP" ref="ga57b2711bf71bcd58516b0fe600e7efb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1">SCB_DFSR_DWTTRAP</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Watchpoint and Trace (DWT) flag </p>

</div>
</div>
<a class="anchor" id="ga823718971909cfa0883c39bc86b97197"></a><!-- doxytag: member="stm32f10x.h::SCB_DFSR_EXTERNAL" ref="ga823718971909cfa0883c39bc86b97197" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197">SCB_DFSR_EXTERNAL</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External debug request flag </p>

</div>
</div>
<a class="anchor" id="gad1a7fe275734a0e3c6fc8fc61f32153f"></a><!-- doxytag: member="stm32f10x.h::SCB_DFSR_HALTED" ref="gad1a7fe275734a0e3c6fc8fc61f32153f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f">SCB_DFSR_HALTED</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Halt request flag </p>

</div>
</div>
<a class="anchor" id="gaca3d7db2d008e5b0bb5e0ae8a4dc266a"></a><!-- doxytag: member="stm32f10x.h::SCB_DFSR_VCATCH" ref="gaca3d7db2d008e5b0bb5e0ae8a4dc266a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a">SCB_DFSR_VCATCH</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Vector catch flag </p>

</div>
</div>
<a class="anchor" id="ga5bc4429b8cd51f602af4c81510d0d156"></a><!-- doxytag: member="stm32f10x.h::SCB_HFSR_DEBUGEVT" ref="ga5bc4429b8cd51f602af4c81510d0d156" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156">SCB_HFSR_DEBUGEVT</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault related to debug </p>

</div>
</div>
<a class="anchor" id="gac83ebdcd8f8eb57b964e6f7d28836a93"></a><!-- doxytag: member="stm32f10x.h::SCB_HFSR_FORCED" ref="gac83ebdcd8f8eb57b964e6f7d28836a93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93">SCB_HFSR_FORCED</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Hard Fault activated when a configurable Fault was received and cannot activate </p>

</div>
</div>
<a class="anchor" id="ga3027c1edb7f5348120c336517b1c5981"></a><!-- doxytag: member="stm32f10x.h::SCB_HFSR_VECTTBL" ref="ga3027c1edb7f5348120c336517b1c5981" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3027c1edb7f5348120c336517b1c5981">SCB_HFSR_VECTTBL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault occurs because of vector table read on exception processing </p>

</div>
</div>
<a class="anchor" id="gaddc9f4da4f73fd9aaeee3a8c97dac8c2"></a><!-- doxytag: member="stm32f10x.h::SCB_ICSR_ISRPENDING" ref="gaddc9f4da4f73fd9aaeee3a8c97dac8c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2">SCB_ICSR_ISRPENDING</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt pending flag </p>

</div>
</div>
<a class="anchor" id="ga699279156aae0333110fe24a5e4e3d21"></a><!-- doxytag: member="stm32f10x.h::SCB_ICSR_ISRPREEMPT" ref="ga699279156aae0333110fe24a5e4e3d21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21">SCB_ICSR_ISRPREEMPT</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>It indicates that a pending interrupt becomes active in the next running cycle </p>

</div>
</div>
<a class="anchor" id="ga0a7d69b63652f05f4ff9b72d110dec7a"></a><!-- doxytag: member="stm32f10x.h::SCB_ICSR_NMIPENDSET" ref="ga0a7d69b63652f05f4ff9b72d110dec7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a">SCB_ICSR_NMIPENDSET</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set pending NMI bit </p>

</div>
</div>
<a class="anchor" id="ga739c687961a5555b6a3903b617461892"></a><!-- doxytag: member="stm32f10x.h::SCB_ICSR_PENDSTCLR" ref="ga739c687961a5555b6a3903b617461892" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892">SCB_ICSR_PENDSTCLR</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear pending SysTick bit </p>

</div>
</div>
<a class="anchor" id="ga1208f2e1fba16f8ce1fd533f48228898"></a><!-- doxytag: member="stm32f10x.h::SCB_ICSR_PENDSTSET" ref="ga1208f2e1fba16f8ce1fd533f48228898" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898">SCB_ICSR_PENDSTSET</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set pending SysTick bit </p>

</div>
</div>
<a class="anchor" id="ga84b3c1eebacbbc3d33ecf875e2e298a1"></a><!-- doxytag: member="stm32f10x.h::SCB_ICSR_PENDSVCLR" ref="ga84b3c1eebacbbc3d33ecf875e2e298a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1">SCB_ICSR_PENDSVCLR</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear pending pendSV bit </p>

</div>
</div>
<a class="anchor" id="ga4d08b3c1bd96c4c12dddd25aea063e35"></a><!-- doxytag: member="stm32f10x.h::SCB_ICSR_PENDSVSET" ref="ga4d08b3c1bd96c4c12dddd25aea063e35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35">SCB_ICSR_PENDSVSET</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set pending pendSV bit </p>

</div>
</div>
<a class="anchor" id="ga842275c9ea59be843c92d28bda1e554c"></a><!-- doxytag: member="stm32f10x.h::SCB_ICSR_RETTOBASE" ref="ga842275c9ea59be843c92d28bda1e554c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c">SCB_ICSR_RETTOBASE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All active exceptions minus the IPSR_current_exception yields the empty set </p>

</div>
</div>
<a class="anchor" id="gaa03823cedb24b4d4c95812f121a2f493"></a><!-- doxytag: member="stm32f10x.h::SCB_ICSR_VECTACTIVE" ref="gaa03823cedb24b4d4c95812f121a2f493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493">SCB_ICSR_VECTACTIVE</a>&#160;&#160;&#160;((uint32_t)0x000001FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Active ISR number field </p>

</div>
</div>
<a class="anchor" id="ga91ba96d4d975d2ad3cd43c091b1e65af"></a><!-- doxytag: member="stm32f10x.h::SCB_ICSR_VECTPENDING" ref="ga91ba96d4d975d2ad3cd43c091b1e65af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af">SCB_ICSR_VECTPENDING</a>&#160;&#160;&#160;((uint32_t)0x003FF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending ISR number field </p>

</div>
</div>
<a class="anchor" id="ga4e67a3513cfb4a2989f2bcd3e680f3a6"></a><!-- doxytag: member="stm32f10x.h::SCB_MMFAR_ADDRESS" ref="ga4e67a3513cfb4a2989f2bcd3e680f3a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6">SCB_MMFAR_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mem Manage fault address field </p>

</div>
</div>
<a class="anchor" id="gafe02e0bb7621be2b7c53f4acd9e8f8c5"></a><!-- doxytag: member="stm32f10x.h::SCB_SCR_SEVONPEND" ref="gafe02e0bb7621be2b7c53f4acd9e8f8c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5">SCB_SCR_SEVONPEND</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wake up from WFE </p>

</div>
</div>
<a class="anchor" id="gac4f4f02bfc91aef800b88fa58329cb92"></a><!-- doxytag: member="stm32f10x.h::SCB_SCR_SLEEPDEEP" ref="gac4f4f02bfc91aef800b88fa58329cb92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">SCB_SCR_SLEEPDEEP</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sleep deep bit </p>

</div>
</div>
<a class="anchor" id="gaef484612839a04567ebaeeb57ca0b015"></a><!-- doxytag: member="stm32f10x.h::SCB_SCR_SLEEPONEXIT" ref="gaef484612839a04567ebaeeb57ca0b015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015">SCB_SCR_SLEEPONEXIT</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sleep on exit bit </p>

</div>
</div>
<a class="anchor" id="ga22a35f7e2e94c192befb04bab6976598"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_BUSFAULTACT" ref="ga22a35f7e2e94c192befb04bab6976598" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598">SCB_SHCSR_BUSFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BusFault is active </p>

</div>
</div>
<a class="anchor" id="ga213b425d7d1da3cbaf977d90dc29297d"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_BUSFAULTENA" ref="ga213b425d7d1da3cbaf977d90dc29297d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d">SCB_SHCSR_BUSFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Fault enable </p>

</div>
</div>
<a class="anchor" id="ga5c2813665d25281e4777600f0cbdc99c"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_BUSFAULTPENDED" ref="ga5c2813665d25281e4777600f0cbdc99c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c">SCB_SHCSR_BUSFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Fault is pended </p>

</div>
</div>
<a class="anchor" id="gaf7e9f142e8f310010b8314e41d21bef1"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_MEMFAULTACT" ref="gaf7e9f142e8f310010b8314e41d21bef1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1">SCB_SHCSR_MEMFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MemManage is active </p>

</div>
</div>
<a class="anchor" id="gac2465518e8ed884599f6b882f27ee6f0"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_MEMFAULTENA" ref="gac2465518e8ed884599f6b882f27ee6f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0">SCB_SHCSR_MEMFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MemManage enable </p>

</div>
</div>
<a class="anchor" id="gafac0c649448a364c53b212ba515e433d"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_MEMFAULTPENDED" ref="gafac0c649448a364c53b212ba515e433d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d">SCB_SHCSR_MEMFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MemManage is pended </p>

</div>
</div>
<a class="anchor" id="ga9d926840743a22c4ff50db650b2a0d75"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_MONITORACT" ref="ga9d926840743a22c4ff50db650b2a0d75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75">SCB_SHCSR_MONITORACT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Monitor is active </p>

</div>
</div>
<a class="anchor" id="gae5ce384582328f1a9d38466239e03017"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_PENDSVACT" ref="gae5ce384582328f1a9d38466239e03017" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017">SCB_SHCSR_PENDSVACT</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PendSV is active </p>

</div>
</div>
<a class="anchor" id="ga395ad78789946e84ddbb0a91a575331d"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_SVCALLACT" ref="ga395ad78789946e84ddbb0a91a575331d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d">SCB_SHCSR_SVCALLACT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SVCall is active </p>

</div>
</div>
<a class="anchor" id="ga1300357a6f3ff42e08be39ed6dbfea73"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_SVCALLPENDED" ref="ga1300357a6f3ff42e08be39ed6dbfea73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73">SCB_SHCSR_SVCALLPENDED</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SVCall is pended </p>

</div>
</div>
<a class="anchor" id="ga2f474b85e95da35c9ee1f59d3e3ffbdb"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_SYSTICKACT" ref="ga2f474b85e95da35c9ee1f59d3e3ffbdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb">SCB_SHCSR_SYSTICKACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SysTick is active </p>

</div>
</div>
<a class="anchor" id="gab6121f12dfa519ab80357d2389830990"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_USGFAULTACT" ref="gab6121f12dfa519ab80357d2389830990" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990">SCB_SHCSR_USGFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UsageFault is active </p>

</div>
</div>
<a class="anchor" id="ga5cc5ea368212d871d8fce47fee90527a"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_USGFAULTENA" ref="ga5cc5ea368212d871d8fce47fee90527a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a">SCB_SHCSR_USGFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UsageFault enable </p>

</div>
</div>
<a class="anchor" id="ga5d4a7079ca06fdca02ebe45cd6432cd0"></a><!-- doxytag: member="stm32f10x.h::SCB_SHCSR_USGFAULTPENDED" ref="ga5d4a7079ca06fdca02ebe45cd6432cd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0">SCB_SHCSR_USGFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Usage Fault is pended </p>

</div>
</div>
<a class="anchor" id="ga60573307b1130b04328515e7763d46ae"></a><!-- doxytag: member="stm32f10x.h::SCB_SHPR_PRI_N" ref="ga60573307b1130b04328515e7763d46ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae">SCB_SHPR_PRI_N</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor </p>

</div>
</div>
<a class="anchor" id="ga983c00520a6b78a9460ae3111dfa30e8"></a><!-- doxytag: member="stm32f10x.h::SCB_SHPR_PRI_N1" ref="ga983c00520a6b78a9460ae3111dfa30e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8">SCB_SHPR_PRI_N1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved </p>

</div>
</div>
<a class="anchor" id="gab95e7b7b52dfa7c7a36f58aa0647b7fc"></a><!-- doxytag: member="stm32f10x.h::SCB_SHPR_PRI_N2" ref="gab95e7b7b52dfa7c7a36f58aa0647b7fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc">SCB_SHPR_PRI_N2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV </p>

</div>
</div>
<a class="anchor" id="ga1ddf910806ca32e520bffc56c4cbca4a"></a><!-- doxytag: member="stm32f10x.h::SCB_SHPR_PRI_N3" ref="ga1ddf910806ca32e520bffc56c4cbca4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a">SCB_SHPR_PRI_N3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick </p>

</div>
</div>
<a class="anchor" id="gadfbd687e656472904d65b6e76e60d32c"></a><!-- doxytag: member="stm32f10x.h::SCB_VTOR_TBLBASE" ref="gadfbd687e656472904d65b6e76e60d32c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c">SCB_VTOR_TBLBASE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Table base in code(0) or RAM(1) ***************** Bit definition for SCB_AIRCR register </p>

</div>
</div>
<a class="anchor" id="ga1a53fe56449df9763635b9ef14ec4eef"></a><!-- doxytag: member="stm32f10x.h::SCB_VTOR_TBLOFF" ref="ga1a53fe56449df9763635b9ef14ec4eef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef">SCB_VTOR_TBLOFF</a>&#160;&#160;&#160;((uint32_t)0x1FFFFF80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Vector table base offset field </p>

</div>
</div>
<a class="anchor" id="ga2d917a4fdc7442e270c2c727df78b819"></a><!-- doxytag: member="stm32f10x.h::SDIO_ARG_CMDARG" ref="ga2d917a4fdc7442e270c2c727df78b819" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">SDIO_ARG_CMDARG</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command argument </p>

</div>
</div>
<a class="anchor" id="ga1f362c1d228156c50639d79b9be99c9b"></a><!-- doxytag: member="stm32f10x.h::SDIO_CLKCR_BYPASS" ref="ga1f362c1d228156c50639d79b9be99c9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">SDIO_CLKCR_BYPASS</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock divider bypass enable bit </p>

</div>
</div>
<a class="anchor" id="ga316271d0147b22c6267fc563d4c24424"></a><!-- doxytag: member="stm32f10x.h::SDIO_CLKCR_CLKDIV" ref="ga316271d0147b22c6267fc563d4c24424" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">SDIO_CLKCR_CLKDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock divide factor </p>

</div>
</div>
<a class="anchor" id="gaf27847573683f91dbfe387a2571b514f"></a><!-- doxytag: member="stm32f10x.h::SDIO_CLKCR_CLKEN" ref="gaf27847573683f91dbfe387a2571b514f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">SDIO_CLKCR_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock enable bit </p>

</div>
</div>
<a class="anchor" id="ga693d7b533dd5a5a668bc13b4365b18dc"></a><!-- doxytag: member="stm32f10x.h::SDIO_CLKCR_HWFC_EN" ref="ga693d7b533dd5a5a668bc13b4365b18dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">SDIO_CLKCR_HWFC_EN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HW Flow Control enable </p>

</div>
</div>
<a class="anchor" id="gad124bd76f6543497c90372e182ec48a2"></a><!-- doxytag: member="stm32f10x.h::SDIO_CLKCR_NEGEDGE" ref="gad124bd76f6543497c90372e182ec48a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">SDIO_CLKCR_NEGEDGE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDIO_CK dephasing selection bit </p>

</div>
</div>
<a class="anchor" id="gafbb618f32aef2970fd8b8b285f7b4118"></a><!-- doxytag: member="stm32f10x.h::SDIO_CLKCR_PWRSAV" ref="gafbb618f32aef2970fd8b8b285f7b4118" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">SDIO_CLKCR_PWRSAV</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power saving configuration bit </p>

</div>
</div>
<a class="anchor" id="gae9d57d7917c39bdc5309506e8c28b7d7"></a><!-- doxytag: member="stm32f10x.h::SDIO_CLKCR_WIDBUS" ref="gae9d57d7917c39bdc5309506e8c28b7d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">SDIO_CLKCR_WIDBUS</a>&#160;&#160;&#160;((uint16_t)0x1800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>WIDBUS[1:0] bits (Wide bus mode enable bit) </p>

</div>
</div>
<a class="anchor" id="gab532dbf366c3fb731488017b0a794151"></a><!-- doxytag: member="stm32f10x.h::SDIO_CLKCR_WIDBUS_0" ref="gab532dbf366c3fb731488017b0a794151" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">SDIO_CLKCR_WIDBUS_0</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga49f3e7998bca487f5354ef6f8dffbb21"></a><!-- doxytag: member="stm32f10x.h::SDIO_CLKCR_WIDBUS_1" ref="ga49f3e7998bca487f5354ef6f8dffbb21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">SDIO_CLKCR_WIDBUS_1</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga87422225274de986e7abe6b2a91a79c5"></a><!-- doxytag: member="stm32f10x.h::SDIO_CMD_CEATACMD" ref="ga87422225274de986e7abe6b2a91a79c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5">SDIO_CMD_CEATACMD</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CE-ATA command </p>

</div>
</div>
<a class="anchor" id="gaf91b593b5681a68db5ff9fd11600c9c8"></a><!-- doxytag: member="stm32f10x.h::SDIO_CMD_CMDINDEX" ref="gaf91b593b5681a68db5ff9fd11600c9c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">SDIO_CMD_CMDINDEX</a>&#160;&#160;&#160;((uint16_t)0x003F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command Index </p>

</div>
</div>
<a class="anchor" id="ga982f3fd09ce7e31709e0628b1fae86b8"></a><!-- doxytag: member="stm32f10x.h::SDIO_CMD_CPSMEN" ref="ga982f3fd09ce7e31709e0628b1fae86b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">SDIO_CMD_CPSMEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command path state machine (CPSM) Enable bit </p>

</div>
</div>
<a class="anchor" id="ga905b78ecf464857e6501ef5fd5e6ef1b"></a><!-- doxytag: member="stm32f10x.h::SDIO_CMD_ENCMDCOMPL" ref="ga905b78ecf464857e6501ef5fd5e6ef1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">SDIO_CMD_ENCMDCOMPL</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable CMD completion </p>

</div>
</div>
<a class="anchor" id="ga3a9d5b2366ec7ca38db9d6d9f0f63f81"></a><!-- doxytag: member="stm32f10x.h::SDIO_CMD_NIEN" ref="ga3a9d5b2366ec7ca38db9d6d9f0f63f81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">SDIO_CMD_NIEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Not Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gad560080c3e7ab5aeafe151dafcc64368"></a><!-- doxytag: member="stm32f10x.h::SDIO_CMD_SDIOSUSPEND" ref="gad560080c3e7ab5aeafe151dafcc64368" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">SDIO_CMD_SDIOSUSPEND</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SD I/O suspend command </p>

</div>
</div>
<a class="anchor" id="ga4b037f34e297f38d56b14d46d008ef58"></a><!-- doxytag: member="stm32f10x.h::SDIO_CMD_WAITINT" ref="ga4b037f34e297f38d56b14d46d008ef58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">SDIO_CMD_WAITINT</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPSM Waits for Interrupt Request </p>

</div>
</div>
<a class="anchor" id="gaf4118c9200bae6732764f6c87a0962a9"></a><!-- doxytag: member="stm32f10x.h::SDIO_CMD_WAITPEND" ref="gaf4118c9200bae6732764f6c87a0962a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">SDIO_CMD_WAITPEND</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPSM Waits for ends of data transfer (CmdPend internal signal) </p>

</div>
</div>
<a class="anchor" id="ga5d617f0e08d697c3b263e6a79f417d0f"></a><!-- doxytag: member="stm32f10x.h::SDIO_CMD_WAITRESP" ref="ga5d617f0e08d697c3b263e6a79f417d0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">SDIO_CMD_WAITRESP</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>WAITRESP[1:0] bits (Wait for response bits) </p>

</div>
</div>
<a class="anchor" id="gae5797a389fecf611dccd483658b822fa"></a><!-- doxytag: member="stm32f10x.h::SDIO_CMD_WAITRESP_0" ref="gae5797a389fecf611dccd483658b822fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">SDIO_CMD_WAITRESP_0</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8f5457b48feda0056466e5c380c44373"></a><!-- doxytag: member="stm32f10x.h::SDIO_CMD_WAITRESP_1" ref="ga8f5457b48feda0056466e5c380c44373" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">SDIO_CMD_WAITRESP_1</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2f8ab9dfe9d4f809b61fa2b7826adbde"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCOUNT_DATACOUNT" ref="ga2f8ab9dfe9d4f809b61fa2b7826adbde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">SDIO_DCOUNT_DATACOUNT</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data count value </p>

</div>
</div>
<a class="anchor" id="ga948072d8a6db53d0c377944523a4b15a"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_DBLOCKSIZE" ref="ga948072d8a6db53d0c377944523a4b15a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">SDIO_DCTRL_DBLOCKSIZE</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DBLOCKSIZE[3:0] bits (Data block size) </p>

</div>
</div>
<a class="anchor" id="ga51e2cb99cf325bb32c8910204b1507db"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_DBLOCKSIZE_0" ref="ga51e2cb99cf325bb32c8910204b1507db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">SDIO_DCTRL_DBLOCKSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0add3ad2b72a21e7f8d48da3ea0b3d0f"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_DBLOCKSIZE_1" ref="ga0add3ad2b72a21e7f8d48da3ea0b3d0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">SDIO_DCTRL_DBLOCKSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga93825036eceb86872e2ca179c63163ec"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_DBLOCKSIZE_2" ref="ga93825036eceb86872e2ca179c63163ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">SDIO_DCTRL_DBLOCKSIZE_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac2025aa63b595bfccc747b99caec8799"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_DBLOCKSIZE_3" ref="gac2025aa63b595bfccc747b99caec8799" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">SDIO_DCTRL_DBLOCKSIZE_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga03a2148910ae02dde7e4cd63e0f5e008"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_DMAEN" ref="ga03a2148910ae02dde7e4cd63e0f5e008" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">SDIO_DCTRL_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA enabled bit </p>

</div>
</div>
<a class="anchor" id="ga801fe27f7175a308d56776db19776c93"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_DTDIR" ref="ga801fe27f7175a308d56776db19776c93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">SDIO_DCTRL_DTDIR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction selection </p>

</div>
</div>
<a class="anchor" id="gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_DTEN" ref="gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">SDIO_DCTRL_DTEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer enabled bit </p>

</div>
</div>
<a class="anchor" id="gaa90cd50ae364b992ca8ccab319eb5513"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_DTMODE" ref="gaa90cd50ae364b992ca8ccab319eb5513" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">SDIO_DCTRL_DTMODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer mode selection </p>

</div>
</div>
<a class="anchor" id="ga4bf721a25f656b3de6fa0b0fe32edb6a"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_RWMOD" ref="ga4bf721a25f656b3de6fa0b0fe32edb6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">SDIO_DCTRL_RWMOD</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read wait mode </p>

</div>
</div>
<a class="anchor" id="gafe9600da3e751118d49ea14ce44e91b9"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_RWSTART" ref="gafe9600da3e751118d49ea14ce44e91b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">SDIO_DCTRL_RWSTART</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read wait start </p>

</div>
</div>
<a class="anchor" id="ga3f1b5b6a32ce712fbb3767090b1b045e"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_RWSTOP" ref="ga3f1b5b6a32ce712fbb3767090b1b045e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">SDIO_DCTRL_RWSTOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read wait stop </p>

</div>
</div>
<a class="anchor" id="gaa16b4c4037cf974162a591aea753fc21"></a><!-- doxytag: member="stm32f10x.h::SDIO_DCTRL_SDIOEN" ref="gaa16b4c4037cf974162a591aea753fc21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">SDIO_DCTRL_SDIOEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SD I/O enable functions </p>

</div>
</div>
<a class="anchor" id="ga4d3b07bca9aec8ef5456ba9b73f13adb"></a><!-- doxytag: member="stm32f10x.h::SDIO_DLEN_DATALENGTH" ref="ga4d3b07bca9aec8ef5456ba9b73f13adb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">SDIO_DLEN_DATALENGTH</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data length value </p>

</div>
</div>
<a class="anchor" id="ga27e45eea9ce17b7251f10ea763180690"></a><!-- doxytag: member="stm32f10x.h::SDIO_DTIMER_DATATIME" ref="ga27e45eea9ce17b7251f10ea763180690" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">SDIO_DTIMER_DATATIME</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data timeout period. </p>

</div>
</div>
<a class="anchor" id="ga5fc0d1e12c55398e2881fe917672da25"></a><!-- doxytag: member="stm32f10x.h::SDIO_FIFO_FIFODATA" ref="ga5fc0d1e12c55398e2881fe917672da25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">SDIO_FIFO_FIFODATA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive and transmit FIFO data </p>

</div>
</div>
<a class="anchor" id="gaa45f5e0a2be89267f79cad57f456f0a2"></a><!-- doxytag: member="stm32f10x.h::SDIO_FIFOCNT_FIFOCOUNT" ref="gaa45f5e0a2be89267f79cad57f456f0a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">SDIO_FIFOCNT_FIFOCOUNT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remaining number of words to be written to or read from the FIFO </p>

</div>
</div>
<a class="anchor" id="ga44708c45f675cf065f1c7fc9311d6e43"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_CCRCFAILC" ref="ga44708c45f675cf065f1c7fc9311d6e43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">SDIO_ICR_CCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CCRCFAIL flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga6f1cebd40fd1eafb59635b284c5a3f34"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_CEATAENDC" ref="ga6f1cebd40fd1eafb59635b284c5a3f34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">SDIO_ICR_CEATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CEATAEND flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga8fb5c67aef48d5ee27b60107d938a58f"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_CMDRENDC" ref="ga8fb5c67aef48d5ee27b60107d938a58f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">SDIO_ICR_CMDRENDC</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CMDREND flag clear bit </p>

</div>
</div>
<a class="anchor" id="gaa27fe45ef7461caf704186630b26a196"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_CMDSENTC" ref="gaa27fe45ef7461caf704186630b26a196" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">SDIO_ICR_CMDSENTC</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CMDSENT flag clear bit </p>

</div>
</div>
<a class="anchor" id="gac4d128bee8a97ae9971d42f844d2e297"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_CTIMEOUTC" ref="gac4d128bee8a97ae9971d42f844d2e297" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">SDIO_ICR_CTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CTIMEOUT flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga527e1f9cd295845d5be9975cf26bae7e"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_DATAENDC" ref="ga527e1f9cd295845d5be9975cf26bae7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">SDIO_ICR_DATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAEND flag clear bit </p>

</div>
</div>
<a class="anchor" id="gadc5518c07e39dc1f91603737d1a7180b"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_DBCKENDC" ref="gadc5518c07e39dc1f91603737d1a7180b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">SDIO_ICR_DBCKENDC</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DBCKEND flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga2cb6cde5f88a5d2b635a830dd401c4e0"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_DCRCFAILC" ref="ga2cb6cde5f88a5d2b635a830dd401c4e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">SDIO_ICR_DCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCRCFAIL flag clear bit </p>

</div>
</div>
<a class="anchor" id="gadcb64d3d07a5841ee9f18ff6bc75350b"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_DTIMEOUTC" ref="gadcb64d3d07a5841ee9f18ff6bc75350b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">SDIO_ICR_DTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DTIMEOUT flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga2513d040c7695b152b0b423ad6f5c81e"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_RXOVERRC" ref="ga2513d040c7695b152b0b423ad6f5c81e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">SDIO_ICR_RXOVERRC</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RXOVERR flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga2990db729fb017dfd659dc6cf8823761"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_SDIOITC" ref="ga2990db729fb017dfd659dc6cf8823761" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">SDIO_ICR_SDIOITC</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDIOIT flag clear bit </p>

</div>
</div>
<a class="anchor" id="gae614b5ab8a8aecbc3c1ce74645cdc28c"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_STBITERRC" ref="gae614b5ab8a8aecbc3c1ce74645cdc28c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">SDIO_ICR_STBITERRC</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STBITERR flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga9628d77973f35d628924172831b029f8"></a><!-- doxytag: member="stm32f10x.h::SDIO_ICR_TXUNDERRC" ref="ga9628d77973f35d628924172831b029f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">SDIO_ICR_TXUNDERRC</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TXUNDERR flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga5e24d12a6c9af91337cb391d3ba698f3"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_CCRCFAILIE" ref="ga5e24d12a6c9af91337cb391d3ba698f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">SDIO_MASK_CCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command CRC Fail Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga0a19dd3039888ebdc40b2406be400749"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_CEATAENDIE" ref="ga0a19dd3039888ebdc40b2406be400749" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749">SDIO_MASK_CEATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CE-ATA command completion signal received Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gad63b504f02ea0b1e5ec48962799fde88"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_CMDACTIE" ref="gad63b504f02ea0b1e5ec48962799fde88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">SDIO_MASK_CMDACTIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command Acting Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga5fdedfc60a2019ff5f64533fcdd0c3f1"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_CMDRENDIE" ref="ga5fdedfc60a2019ff5f64533fcdd0c3f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">SDIO_MASK_CMDRENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command Response Received Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga0d541aea02974c03bd8a8426125c35ff"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_CMDSENTIE" ref="ga0d541aea02974c03bd8a8426125c35ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">SDIO_MASK_CMDSENTIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command Sent Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga23f5a8c06e289522af0a679b08bdb014"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_CTIMEOUTIE" ref="ga23f5a8c06e289522af0a679b08bdb014" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">SDIO_MASK_CTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command TimeOut Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gae6398bd3e8312eea3b986ab59b80b466"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_DATAENDIE" ref="gae6398bd3e8312eea3b986ab59b80b466" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">SDIO_MASK_DATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data End Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga947e5da36c9eeca0b48f3356067dff00"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_DBCKENDIE" ref="ga947e5da36c9eeca0b48f3356067dff00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">SDIO_MASK_DBCKENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Block End Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga5e2e106a1f7792f054c6cc1f60906a09"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_DCRCFAILIE" ref="ga5e2e106a1f7792f054c6cc1f60906a09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">SDIO_MASK_DCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data CRC Fail Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga7b4cc63338fe72abd76e5b399c47379b"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_DTIMEOUTIE" ref="ga7b4cc63338fe72abd76e5b399c47379b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">SDIO_MASK_DTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data TimeOut Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga9768c39a5d9d3c5519eb522c62a75eae"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_RXACTIE" ref="ga9768c39a5d9d3c5519eb522c62a75eae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">SDIO_MASK_RXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data receive acting interrupt enabled </p>

</div>
</div>
<a class="anchor" id="gafa9da7d15902e6f94b79968a07250696"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_RXDAVLIE" ref="gafa9da7d15902e6f94b79968a07250696" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">SDIO_MASK_RXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data available in Rx FIFO interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gadbc23fa1c153a9e5216baeef7922e412"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_RXFIFOEIE" ref="gadbc23fa1c153a9e5216baeef7922e412" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">SDIO_MASK_RXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Empty interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaf18c4bdf8fa4ee85596a89de00158fbb"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_RXFIFOFIE" ref="gaf18c4bdf8fa4ee85596a89de00158fbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">SDIO_MASK_RXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Full interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga04d50028fc671494508aecb04e727102"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_RXFIFOHFIE" ref="ga04d50028fc671494508aecb04e727102" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">SDIO_MASK_RXFIFOHFIE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Half Full interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga39f494cf2a6af6ced9eaeac751ea81e4"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_RXOVERRIE" ref="ga39f494cf2a6af6ced9eaeac751ea81e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">SDIO_MASK_RXOVERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO OverRun Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gad73b7c7d480d2d71613995cfecc59138"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_SDIOITIE" ref="gad73b7c7d480d2d71613995cfecc59138" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">SDIO_MASK_SDIOITIE</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDIO Mode Interrupt Received interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga4194bed51eb4a951a58a5d4062ba978f"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_STBITERRIE" ref="ga4194bed51eb4a951a58a5d4062ba978f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f">SDIO_MASK_STBITERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Bit Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga9bbfbc3f69ab77171eb1a0058783b1e0"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_TXACTIE" ref="ga9bbfbc3f69ab77171eb1a0058783b1e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">SDIO_MASK_TXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Transmit Acting Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga9a1988093a6df087ebb8ff41a51962da"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_TXDAVLIE" ref="ga9a1988093a6df087ebb8ff41a51962da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">SDIO_MASK_TXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data available in Tx FIFO interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga11e1d67150fad62dc1ca7783f3a19372"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_TXFIFOEIE" ref="ga11e1d67150fad62dc1ca7783f3a19372" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">SDIO_MASK_TXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Empty interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga03a602b975ce16ef03083947aded0172"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_TXFIFOFIE" ref="ga03a602b975ce16ef03083947aded0172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">SDIO_MASK_TXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Full interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gad9cf28de8489fee023ea353df0e13fa7"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_TXFIFOHEIE" ref="gad9cf28de8489fee023ea353df0e13fa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">SDIO_MASK_TXFIFOHEIE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Half Empty interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga1e02e525dc6ca1bb294b174e7391753d"></a><!-- doxytag: member="stm32f10x.h::SDIO_MASK_TXUNDERRIE" ref="ga1e02e525dc6ca1bb294b174e7391753d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">SDIO_MASK_TXUNDERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO UnderRun Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaf125c56eeb40163b617c9fb6329da67f"></a><!-- doxytag: member="stm32f10x.h::SDIO_POWER_PWRCTRL" ref="gaf125c56eeb40163b617c9fb6329da67f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">SDIO_POWER_PWRCTRL</a>&#160;&#160;&#160;((uint8_t)0x03)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PWRCTRL[1:0] bits (Power supply control bits) </p>

</div>
</div>
<a class="anchor" id="gaa82b7689b02f54318d3f629d70b85098"></a><!-- doxytag: member="stm32f10x.h::SDIO_POWER_PWRCTRL_0" ref="gaa82b7689b02f54318d3f629d70b85098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">SDIO_POWER_PWRCTRL_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gadd149efb1d6062f37165ac01268a875e"></a><!-- doxytag: member="stm32f10x.h::SDIO_POWER_PWRCTRL_1" ref="gadd149efb1d6062f37165ac01268a875e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">SDIO_POWER_PWRCTRL_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga56a55231f7a91cfd2cefaca0f6135cbc"></a><!-- doxytag: member="stm32f10x.h::SDIO_RESP0_CARDSTATUS0" ref="ga56a55231f7a91cfd2cefaca0f6135cbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">SDIO_RESP0_CARDSTATUS0</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a class="anchor" id="ga1d20abddfc99835a2954eda5899f6db1"></a><!-- doxytag: member="stm32f10x.h::SDIO_RESP1_CARDSTATUS1" ref="ga1d20abddfc99835a2954eda5899f6db1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">SDIO_RESP1_CARDSTATUS1</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a class="anchor" id="ga31a482ff36bde1df56ab603c864c4066"></a><!-- doxytag: member="stm32f10x.h::SDIO_RESP2_CARDSTATUS2" ref="ga31a482ff36bde1df56ab603c864c4066" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">SDIO_RESP2_CARDSTATUS2</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a class="anchor" id="ga1075c96b5818b0500d5cce231ace89cf"></a><!-- doxytag: member="stm32f10x.h::SDIO_RESP3_CARDSTATUS3" ref="ga1075c96b5818b0500d5cce231ace89cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">SDIO_RESP3_CARDSTATUS3</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a class="anchor" id="ga407ab1e46a80426602ab36e86457da26"></a><!-- doxytag: member="stm32f10x.h::SDIO_RESP4_CARDSTATUS4" ref="ga407ab1e46a80426602ab36e86457da26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">SDIO_RESP4_CARDSTATUS4</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a class="anchor" id="ga27f9a6cbfd364bbb050b526ebc01d2d7"></a><!-- doxytag: member="stm32f10x.h::SDIO_RESPCMD_RESPCMD" ref="ga27f9a6cbfd364bbb050b526ebc01d2d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">SDIO_RESPCMD_RESPCMD</a>&#160;&#160;&#160;((uint8_t)0x3F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Response command index </p>

</div>
</div>
<a class="anchor" id="gad6dbe59c4bdd8b9a12b092cf84a9daef"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_CCRCFAIL" ref="gad6dbe59c4bdd8b9a12b092cf84a9daef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">SDIO_STA_CCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command response received (CRC check failed) </p>

</div>
</div>
<a class="anchor" id="ga5d8ef3b4157374fd2b5fc8ed12b77a0c"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_CEATAEND" ref="ga5d8ef3b4157374fd2b5fc8ed12b77a0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">SDIO_STA_CEATAEND</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CE-ATA command completion signal received for CMD61 </p>

</div>
</div>
<a class="anchor" id="ga99ccdac7a223635ee5b38a4bae8f30cc"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_CMDACT" ref="ga99ccdac7a223635ee5b38a4bae8f30cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">SDIO_STA_CMDACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command transfer in progress </p>

</div>
</div>
<a class="anchor" id="ga096f11117736a2252f1cd5c4cccdc6e6"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_CMDREND" ref="ga096f11117736a2252f1cd5c4cccdc6e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">SDIO_STA_CMDREND</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command response received (CRC check passed) </p>

</div>
</div>
<a class="anchor" id="gaa550641dc6aa942e1b524ad0e557a284"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_CMDSENT" ref="gaa550641dc6aa942e1b524ad0e557a284" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">SDIO_STA_CMDSENT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command sent (no response required) </p>

</div>
</div>
<a class="anchor" id="gae72c4f34bb3ccffeef1d7cdcb7415bdc"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_CTIMEOUT" ref="gae72c4f34bb3ccffeef1d7cdcb7415bdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">SDIO_STA_CTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command response timeout </p>

</div>
</div>
<a class="anchor" id="gafe7e354a903b957943cf5b6bed4cdf6b"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_DATAEND" ref="gafe7e354a903b957943cf5b6bed4cdf6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">SDIO_STA_DATAEND</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data end (data counter, SDIDCOUNT, is zero) </p>

</div>
</div>
<a class="anchor" id="ga2fabf2c02cba6d4de1e90d8d1dc9793c"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_DBCKEND" ref="ga2fabf2c02cba6d4de1e90d8d1dc9793c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">SDIO_STA_DBCKEND</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data block sent/received (CRC check passed) </p>

</div>
</div>
<a class="anchor" id="ga554d1f9986bf5c715dd6f27a6493ce31"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_DCRCFAIL" ref="ga554d1f9986bf5c715dd6f27a6493ce31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">SDIO_STA_DCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data block sent/received (CRC check failed) </p>

</div>
</div>
<a class="anchor" id="ga8a2cad7ef3406a46ddba51f7ab5df94b"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_DTIMEOUT" ref="ga8a2cad7ef3406a46ddba51f7ab5df94b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">SDIO_STA_DTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data timeout </p>

</div>
</div>
<a class="anchor" id="gaad2f52b50765fa449dcfabc39b099796"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_RXACT" ref="gaad2f52b50765fa449dcfabc39b099796" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">SDIO_STA_RXACT</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data receive in progress </p>

</div>
</div>
<a class="anchor" id="gadcad9b8c0e3ccba1aa389d7713db6803"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_RXDAVL" ref="gadcad9b8c0e3ccba1aa389d7713db6803" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">SDIO_STA_RXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data available in receive FIFO </p>

</div>
</div>
<a class="anchor" id="ga44bf9f7321d65a3effd2df469a58a464"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_RXFIFOE" ref="ga44bf9f7321d65a3effd2df469a58a464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">SDIO_STA_RXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive FIFO empty </p>

</div>
</div>
<a class="anchor" id="ga85f46f873ca5fe91a1e8206d157b9446"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_RXFIFOF" ref="ga85f46f873ca5fe91a1e8206d157b9446" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">SDIO_STA_RXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive FIFO full </p>

</div>
</div>
<a class="anchor" id="ga7916c47ee972376a0eaee584133ca36d"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_RXFIFOHF" ref="ga7916c47ee972376a0eaee584133ca36d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">SDIO_STA_RXFIFOHF</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive FIFO Half Full: there are at least 8 words in the FIFO </p>

</div>
</div>
<a class="anchor" id="gad4b91289c9f6b773f928706ae8a5ddfc"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_RXOVERR" ref="gad4b91289c9f6b773f928706ae8a5ddfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">SDIO_STA_RXOVERR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Received FIFO overrun error </p>

</div>
</div>
<a class="anchor" id="ga5df3c10c37285faedb2d853aea4e63dc"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_SDIOIT" ref="ga5df3c10c37285faedb2d853aea4e63dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">SDIO_STA_SDIOIT</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDIO interrupt received </p>

</div>
</div>
<a class="anchor" id="ga7a9ef8e72604e9997da23601a2dd84a4"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_STBITERR" ref="ga7a9ef8e72604e9997da23601a2dd84a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">SDIO_STA_STBITERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start bit not detected on all data signals in wide bus mode </p>

</div>
</div>
<a class="anchor" id="ga908feb4957f48390bc2fc0bde47ac784"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_TXACT" ref="ga908feb4957f48390bc2fc0bde47ac784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">SDIO_STA_TXACT</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transmit in progress </p>

</div>
</div>
<a class="anchor" id="ga19b374518e813f7a1ac4aec3b24b7517"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_TXDAVL" ref="ga19b374518e813f7a1ac4aec3b24b7517" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">SDIO_STA_TXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data available in transmit FIFO </p>

</div>
</div>
<a class="anchor" id="ga4624f95c5224c631f99571b5454acd86"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_TXFIFOE" ref="ga4624f95c5224c631f99571b5454acd86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">SDIO_STA_TXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit FIFO empty </p>

</div>
</div>
<a class="anchor" id="gae1497b46f9a906001dabb7d7604f6c05"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_TXFIFOF" ref="gae1497b46f9a906001dabb7d7604f6c05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">SDIO_STA_TXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit FIFO full </p>

</div>
</div>
<a class="anchor" id="ga62b9e38be5956dde69049154facc62fd"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_TXFIFOHE" ref="ga62b9e38be5956dde69049154facc62fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">SDIO_STA_TXFIFOHE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit FIFO Half Empty: at least 8 words can be written into the FIFO </p>

</div>
</div>
<a class="anchor" id="ga4b9dcdb8b90d8266eb0c5a2be81238aa"></a><!-- doxytag: member="stm32f10x.h::SDIO_STA_TXUNDERR" ref="ga4b9dcdb8b90d8266eb0c5a2be81238aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">SDIO_STA_TXUNDERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit FIFO underrun error </p>

</div>
</div>
<a class="anchor" id="ga43608d3c2959fc9ca64398d61cbf484e"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_BIDIMODE" ref="ga43608d3c2959fc9ca64398d61cbf484e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bidirectional data mode enable </p>

</div>
</div>
<a class="anchor" id="ga378953916b7701bd49f063c0366b703f"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_BIDIOE" ref="ga378953916b7701bd49f063c0366b703f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output enable in bidirectional mode </p>

</div>
</div>
<a class="anchor" id="ga261af22667719a32b3ce566c1e261936"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_BR" ref="ga261af22667719a32b3ce566c1e261936" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;((uint16_t)0x0038)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BR[2:0] bits (Baud Rate Control) </p>

</div>
</div>
<a class="anchor" id="gaa364b123cf797044094cc229330ce321"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_BR_0" ref="gaa364b123cf797044094cc229330ce321" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga45e93d18c8966964ed1926d5ca87ef46"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_BR_1" ref="ga45e93d18c8966964ed1926d5ca87ef46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga28b823d564e9d90150bcc6744b4ed622"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_BR_2" ref="ga28b823d564e9d90150bcc6744b4ed622" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga97602d8ded14bbd2c1deadaf308755a3"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_CPHA" ref="ga97602d8ded14bbd2c1deadaf308755a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Phase </p>

</div>
</div>
<a class="anchor" id="ga2616a10f5118cdc68fbdf0582481e124"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_CPOL" ref="ga2616a10f5118cdc68fbdf0582481e124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Polarity </p>

</div>
</div>
<a class="anchor" id="gac9339b7c6466f09ad26c26b3bb81c51b"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_CRCEN" ref="gac9339b7c6466f09ad26c26b3bb81c51b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Hardware CRC calculation enable </p>

</div>
</div>
<a class="anchor" id="ga57072f13c2e54c12186ae8c5fdecb250"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_CRCNEXT" ref="ga57072f13c2e54c12186ae8c5fdecb250" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit CRC next </p>

</div>
</div>
<a class="anchor" id="ga3ffabea0de695a19198d906bf6a1d9fd"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_DFF" ref="ga3ffabea0de695a19198d906bf6a1d9fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Frame Format </p>

</div>
</div>
<a class="anchor" id="gab929e9d5ddbb66f229c501ab18d0e6e8"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_LSBFIRST" ref="gab929e9d5ddbb66f229c501ab18d0e6e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame Format </p>

</div>
</div>
<a class="anchor" id="ga5b3b6ae107fc37bf18e14506298d7a55"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_MSTR" ref="ga5b3b6ae107fc37bf18e14506298d7a55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Selection </p>

</div>
</div>
<a class="anchor" id="ga9ffecf774b84a8cdc11ab1f931791883"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_RXONLY" ref="ga9ffecf774b84a8cdc11ab1f931791883" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive only </p>

</div>
</div>
<a class="anchor" id="gac5a646d978d3b98eb7c6a5d95d75c3f9"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_SPE" ref="gac5a646d978d3b98eb7c6a5d95d75c3f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI Enable </p>

</div>
</div>
<a class="anchor" id="ga5f154374b58c0234f82ea326cb303a1e"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_SSI" ref="ga5f154374b58c0234f82ea326cb303a1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal slave select </p>

</div>
</div>
<a class="anchor" id="ga0e236047e05106cf1ba7929766311382"></a><!-- doxytag: member="stm32f10x.h::SPI_CR1_SSM" ref="ga0e236047e05106cf1ba7929766311382" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software slave management </p>

</div>
</div>
<a class="anchor" id="gaf18705567de7ab52a62e5ef3ba27418b"></a><!-- doxytag: member="stm32f10x.h::SPI_CR2_ERRIE" ref="gaf18705567de7ab52a62e5ef3ba27418b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaf23c590d98279634af05550702a806da"></a><!-- doxytag: member="stm32f10x.h::SPI_CR2_RXDMAEN" ref="gaf23c590d98279634af05550702a806da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx Buffer DMA Enable </p>

</div>
</div>
<a class="anchor" id="gaa7d4c37fbbcced7f2a0421e6ffd103ea"></a><!-- doxytag: member="stm32f10x.h::SPI_CR2_RXNEIE" ref="gaa7d4c37fbbcced7f2a0421e6ffd103ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX buffer Not Empty Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gae94612b95395eff626f5f3d7d28352dd"></a><!-- doxytag: member="stm32f10x.h::SPI_CR2_SSOE" ref="gae94612b95395eff626f5f3d7d28352dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SS Output Enable </p>

</div>
</div>
<a class="anchor" id="ga3eee671793983a3bd669c9173b2ce210"></a><!-- doxytag: member="stm32f10x.h::SPI_CR2_TXDMAEN" ref="ga3eee671793983a3bd669c9173b2ce210" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Buffer DMA Enable </p>

</div>
</div>
<a class="anchor" id="ga23f683a1252ccaf625cae1a978989b2c"></a><!-- doxytag: member="stm32f10x.h::SPI_CR2_TXEIE" ref="ga23f683a1252ccaf625cae1a978989b2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx buffer Empty Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gae968658ab837800723eafcc21af10247"></a><!-- doxytag: member="stm32f10x.h::SPI_CRCPR_CRCPOLY" ref="gae968658ab837800723eafcc21af10247" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CRC polynomial register </p>

</div>
</div>
<a class="anchor" id="gaa4da7d7f05a28d1aaa52ec557e55e1ad"></a><!-- doxytag: member="stm32f10x.h::SPI_DR_DR" ref="gaa4da7d7f05a28d1aaa52ec557e55e1ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Register </p>

</div>
</div>
<a class="anchor" id="ga9c362b3d703698a7891f032f6b29056f"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_CHLEN" ref="ga9c362b3d703698a7891f032f6b29056f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel length (number of bits per audio channel) </p>

</div>
</div>
<a class="anchor" id="ga5c5be1f1c8b4689643e04cd5034e7f5f"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_CKPOL" ref="ga5c5be1f1c8b4689643e04cd5034e7f5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>steady state clock polarity </p>

</div>
</div>
<a class="anchor" id="gacc12f9d2003ab169a3f68e9d809f84ae"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_DATLEN" ref="gacc12f9d2003ab169a3f68e9d809f84ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLEN[1:0] bits (Data length to be transferred) </p>

</div>
</div>
<a class="anchor" id="gaa20ad624085d2e533eea3662cb03d8fa"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_DATLEN_0" ref="gaa20ad624085d2e533eea3662cb03d8fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gadf6e940d195fa1633cb1b23414f00412"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_DATLEN_1" ref="gadf6e940d195fa1633cb1b23414f00412" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf09fd11f6f97000266b30b015bf2cb68"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_I2SCFG" ref="gaf09fd11f6f97000266b30b015bf2cb68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2SCFG[1:0] bits (I2S configuration mode) </p>

</div>
</div>
<a class="anchor" id="ga421c94680ee8a2583419e2b0c89e995e"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_I2SCFG_0" ref="ga421c94680ee8a2583419e2b0c89e995e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga80c398b9e79fcc61a497f9d7dd910352"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_I2SCFG_1" ref="ga80c398b9e79fcc61a497f9d7dd910352" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga30d76c7552c91bbd5cbac70d9c56ebb3"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_I2SE" ref="ga30d76c7552c91bbd5cbac70d9c56ebb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2S Enable </p>

</div>
</div>
<a class="anchor" id="gae99763414b3c2f11fcfecb1f93eb6701"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_I2SMOD" ref="gae99763414b3c2f11fcfecb1f93eb6701" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2S mode selection </p>

</div>
</div>
<a class="anchor" id="ga7a822a80be3a51524b42491248f8031f"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_I2SSTD" ref="ga7a822a80be3a51524b42491248f8031f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2SSTD[1:0] bits (I2S standard selection) </p>

</div>
</div>
<a class="anchor" id="gafeba0a45703463dfe05334364bdacbe8"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_I2SSTD_0" ref="gafeba0a45703463dfe05334364bdacbe8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0142a3667f59bce9bae80d31e88a124a"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_I2SSTD_1" ref="ga0142a3667f59bce9bae80d31e88a124a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga66a29efc32a31f903e89b7ddcd20857b"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SCFGR_PCMSYNC" ref="ga66a29efc32a31f903e89b7ddcd20857b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCM frame synchronization </p>

</div>
</div>
<a class="anchor" id="ga406ce88b2580a421f5b28bdbeb303543"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SPR_I2SDIV" ref="ga406ce88b2580a421f5b28bdbeb303543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2S Linear prescaler </p>

</div>
</div>
<a class="anchor" id="ga25669c3686c0c577d2d371ac09200ff0"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SPR_MCKOE" ref="ga25669c3686c0c577d2d371ac09200ff0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Clock Output Enable </p>

</div>
</div>
<a class="anchor" id="ga3d6d4136a5ae12f9bd5940324282355a"></a><!-- doxytag: member="stm32f10x.h::SPI_I2SPR_ODD" ref="ga3d6d4136a5ae12f9bd5940324282355a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Odd factor for the prescaler </p>

</div>
</div>
<a class="anchor" id="ga3a01a578c2c7bb4e587a8f1610843181"></a><!-- doxytag: member="stm32f10x.h::SPI_RXCRCR_RXCRC" ref="ga3a01a578c2c7bb4e587a8f1610843181" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx CRC Register </p>

</div>
</div>
<a class="anchor" id="gaa3498df67729ae048dc5f315ef7c16bf"></a><!-- doxytag: member="stm32f10x.h::SPI_SR_BSY" ref="gaa3498df67729ae048dc5f315ef7c16bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Busy flag </p>

</div>
</div>
<a class="anchor" id="ga81bd052f0b2e819ddd6bb16c2292a2de"></a><!-- doxytag: member="stm32f10x.h::SPI_SR_CHSIDE" ref="ga81bd052f0b2e819ddd6bb16c2292a2de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel side </p>

</div>
</div>
<a class="anchor" id="ga69e543fa9584fd636032a3ee735f750b"></a><!-- doxytag: member="stm32f10x.h::SPI_SR_CRCERR" ref="ga69e543fa9584fd636032a3ee735f750b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CRC Error flag </p>

</div>
</div>
<a class="anchor" id="gabaa043349833dc7b8138969c64f63adf"></a><!-- doxytag: member="stm32f10x.h::SPI_SR_MODF" ref="gabaa043349833dc7b8138969c64f63adf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mode fault </p>

</div>
</div>
<a class="anchor" id="gaa8d902302c5eb81ce4a57029de281232"></a><!-- doxytag: member="stm32f10x.h::SPI_SR_OVR" ref="gaa8d902302c5eb81ce4a57029de281232" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Overrun flag </p>

</div>
</div>
<a class="anchor" id="ga40e14de547aa06864abcd4b0422d8b48"></a><!-- doxytag: member="stm32f10x.h::SPI_SR_RXNE" ref="ga40e14de547aa06864abcd4b0422d8b48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive buffer Not Empty </p>

</div>
</div>
<a class="anchor" id="ga5bd5d21816947fcb25ccae7d3bf8eb2c"></a><!-- doxytag: member="stm32f10x.h::SPI_SR_TXE" ref="ga5bd5d21816947fcb25ccae7d3bf8eb2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit buffer Empty </p>

</div>
</div>
<a class="anchor" id="ga13d3292e963499c0e9a36869909229e6"></a><!-- doxytag: member="stm32f10x.h::SPI_SR_UDR" ref="ga13d3292e963499c0e9a36869909229e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Underrun flag </p>

</div>
</div>
<a class="anchor" id="ga1c69dc721e89e40056999b64572dff09"></a><!-- doxytag: member="stm32f10x.h::SPI_TXCRCR_TXCRC" ref="ga1c69dc721e89e40056999b64572dff09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx CRC Register </p>

</div>
</div>
<a class="anchor" id="ga315aef6279fff87c0dd1fbb691e4d83d"></a><!-- doxytag: member="stm32f10x.h::SysTick_CALIB_NOREF" ref="ga315aef6279fff87c0dd1fbb691e4d83d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d">SysTick_CALIB_NOREF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The reference clock is not provided </p>

</div>
</div>
<a class="anchor" id="ga4e88399828475c370fc777a1ab2d3d58"></a><!-- doxytag: member="stm32f10x.h::SysTick_CALIB_SKEW" ref="ga4e88399828475c370fc777a1ab2d3d58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58">SysTick_CALIB_SKEW</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibration value is not exactly 10 ms </p>

</div>
</div>
<a class="anchor" id="ga3cd8d9bf0fcebcaf96e2f9a131b123d2"></a><!-- doxytag: member="stm32f10x.h::SysTick_CALIB_TENMS" ref="ga3cd8d9bf0fcebcaf96e2f9a131b123d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2">SysTick_CALIB_TENMS</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reload value to use for 10ms timing </p>

</div>
</div>
<a class="anchor" id="gaa1f84beb52c644f8eaa67e4067708c7d"></a><!-- doxytag: member="stm32f10x.h::SysTick_CTRL_CLKSOURCE" ref="gaa1f84beb52c644f8eaa67e4067708c7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d">SysTick_CTRL_CLKSOURCE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock source </p>

</div>
</div>
<a class="anchor" id="ga088dc188d27ba601d5098bb0f7ec5ed7"></a><!-- doxytag: member="stm32f10x.h::SysTick_CTRL_COUNTFLAG" ref="ga088dc188d27ba601d5098bb0f7ec5ed7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7">SysTick_CTRL_COUNTFLAG</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Count Flag </p>

</div>
</div>
<a class="anchor" id="gae062a243b69b8a56226b0349ec51a9ef"></a><!-- doxytag: member="stm32f10x.h::SysTick_CTRL_ENABLE" ref="gae062a243b69b8a56226b0349ec51a9ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef">SysTick_CTRL_ENABLE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Counter enable </p>

</div>
</div>
<a class="anchor" id="gaf2621dc0d596c0c744d80e31f040820a"></a><!-- doxytag: member="stm32f10x.h::SysTick_CTRL_TICKINT" ref="gaf2621dc0d596c0c744d80e31f040820a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a">SysTick_CTRL_TICKINT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Counting down to 0 pends the SysTick handler </p>

</div>
</div>
<a class="anchor" id="ga42fe61867f9c2975ef85d820856302f5"></a><!-- doxytag: member="stm32f10x.h::SysTick_LOAD_RELOAD" ref="ga42fe61867f9c2975ef85d820856302f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5">SysTick_LOAD_RELOAD</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Value to load into the SysTick Current Value Register when the counter reaches 0 </p>

</div>
</div>
<a class="anchor" id="ga20551e8942a2f7578740ef8d2797f5e2"></a><!-- doxytag: member="stm32f10x.h::SysTick_VAL_CURRENT" ref="ga20551e8942a2f7578740ef8d2797f5e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2">SysTick_VAL_CURRENT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Current value at the time the register is accessed </p>

</div>
</div>
<a class="anchor" id="gace50256fdecc38f641050a4a3266e4d9"></a><!-- doxytag: member="stm32f10x.h::TIM_ARR_ARR" ref="gace50256fdecc38f641050a4a3266e4d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>actual auto-reload Value </p>

</div>
</div>
<a class="anchor" id="ga59f15008050f91fa3ecc9eaaa971a509"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_AOE" ref="ga59f15008050f91fa3ecc9eaaa971a509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Automatic Output enable </p>

</div>
</div>
<a class="anchor" id="ga74250b040dd9fd9c09dcc54cdd6d86d8"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_BKE" ref="ga74250b040dd9fd9c09dcc54cdd6d86d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Break enable </p>

</div>
</div>
<a class="anchor" id="ga3247abbbf0d00260be051d176d88020e"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_BKP" ref="ga3247abbbf0d00260be051d176d88020e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Break Polarity </p>

</div>
</div>
<a class="anchor" id="gabcf985e9c78f15e1e44b2bc4d2bafc67"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_DTG" ref="gabcf985e9c78f15e1e44b2bc4d2bafc67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DTG[0:7] bits (Dead-Time Generator set-up) </p>

</div>
</div>
<a class="anchor" id="ga4b575cca31b0e22ef1d5b842aa162bfc"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_DTG_0" ref="ga4b575cca31b0e22ef1d5b842aa162bfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0f33ae1e9b7847a60032a60d0cc7f81d"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_DTG_1" ref="ga0f33ae1e9b7847a60032a60d0cc7f81d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2f06a132eba960bd6cc972e3580d537c"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_DTG_2" ref="ga2f06a132eba960bd6cc972e3580d537c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gae7868643a65285fc7132f040c8950f43"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_DTG_3" ref="gae7868643a65285fc7132f040c8950f43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga503b44e30a5fb77c34630d1faca70213"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_DTG_4" ref="ga503b44e30a5fb77c34630d1faca70213" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga83a12ecb0a8dd21bc164d9a345ea564f"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_DTG_5" ref="ga83a12ecb0a8dd21bc164d9a345ea564f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gaf7d418cbd0db89991522cb6be34a017e"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_DTG_6" ref="gaf7d418cbd0db89991522cb6be34a017e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gac945c8bcf5567912a88eb2acee53c45b"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_DTG_7" ref="gac945c8bcf5567912a88eb2acee53c45b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga7e4215d17f0548dfcf0b15fe4d0f4651"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_LOCK" ref="ga7e4215d17f0548dfcf0b15fe4d0f4651" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LOCK[1:0] bits (Lock Configuration) </p>

</div>
</div>
<a class="anchor" id="gabbd1736c8172e7cd098bb591264b07bf"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_LOCK_0" ref="gabbd1736c8172e7cd098bb591264b07bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga756df80ff8c34399435f52dca18e6eee"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_LOCK_1" ref="ga756df80ff8c34399435f52dca18e6eee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga277a096614829feba2d0a4fbb7d3dffc"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_MOE" ref="ga277a096614829feba2d0a4fbb7d3dffc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Main Output enable </p>

</div>
</div>
<a class="anchor" id="gab1cf04e70ccf3d4aba5afcf2496a411a"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_OSSI" ref="gab1cf04e70ccf3d4aba5afcf2496a411a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Off-State Selection for Idle mode </p>

</div>
</div>
<a class="anchor" id="gaf9435f36d53c6be1107e57ab6a82c16e"></a><!-- doxytag: member="stm32f10x.h::TIM_BDTR_OSSR" ref="gaf9435f36d53c6be1107e57ab6a82c16e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Off-State Selection for Run mode </p>

</div>
</div>
<a class="anchor" id="ga3f494b9881e7b97bb2d79f7ad4e79937"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC1E" ref="ga3f494b9881e7b97bb2d79f7ad4e79937" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 output enable </p>

</div>
</div>
<a class="anchor" id="ga813056b3f90a13c4432aeba55f28957e"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC1NE" ref="ga813056b3f90a13c4432aeba55f28957e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 Complementary output enable </p>

</div>
</div>
<a class="anchor" id="ga403fc501d4d8de6cabee6b07acb81a36"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC1NP" ref="ga403fc501d4d8de6cabee6b07acb81a36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 Complementary output Polarity </p>

</div>
</div>
<a class="anchor" id="ga0ca0aedba14241caff739afb3c3ee291"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC1P" ref="ga0ca0aedba14241caff739afb3c3ee291" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 output Polarity </p>

</div>
</div>
<a class="anchor" id="ga76392a4d63674cd0db0a55762458f16c"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC2E" ref="ga76392a4d63674cd0db0a55762458f16c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 output enable </p>

</div>
</div>
<a class="anchor" id="ga6a784649120eddec31998f34323d4156"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC2NE" ref="ga6a784649120eddec31998f34323d4156" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 Complementary output enable </p>

</div>
</div>
<a class="anchor" id="ga387de559d8b16b16f3934fddd2aa969f"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC2NP" ref="ga387de559d8b16b16f3934fddd2aa969f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 Complementary output Polarity </p>

</div>
</div>
<a class="anchor" id="ga3136c6e776c6066509d298b6a9b34912"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC2P" ref="ga3136c6e776c6066509d298b6a9b34912" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 output Polarity </p>

</div>
</div>
<a class="anchor" id="ga1da114e666b61f09cf25f50cdaa7f81f"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC3E" ref="ga1da114e666b61f09cf25f50cdaa7f81f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 output enable </p>

</div>
</div>
<a class="anchor" id="gad46cce61d3bd83b64257ba75e54ee1aa"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC3NE" ref="gad46cce61d3bd83b64257ba75e54ee1aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 Complementary output enable </p>

</div>
</div>
<a class="anchor" id="ga4029686d3307111d3f9f4400e29e4521"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC3NP" ref="ga4029686d3307111d3f9f4400e29e4521" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 Complementary output Polarity </p>

</div>
</div>
<a class="anchor" id="ga6220a5cd34c7a7a39e10c854aa00d2e5"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC3P" ref="ga6220a5cd34c7a7a39e10c854aa00d2e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 output Polarity </p>

</div>
</div>
<a class="anchor" id="ga940b041ab5975311f42f26d314a4b621"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC4E" ref="ga940b041ab5975311f42f26d314a4b621" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 output enable </p>

</div>
</div>
<a class="anchor" id="ga41b88bff3f38cec0617ce66fa5aef260"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC4NP" ref="ga41b88bff3f38cec0617ce66fa5aef260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 Complementary output Polarity </p>

</div>
</div>
<a class="anchor" id="ga3faf23dc47e1b0877352d7f5a00f72e1"></a><!-- doxytag: member="stm32f10x.h::TIM_CCER_CC4P" ref="ga3faf23dc47e1b0877352d7f5a00f72e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 output Polarity </p>

</div>
</div>
<a class="anchor" id="ga95291df1eaf532c5c996d176648938eb"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_CC1S" ref="ga95291df1eaf532c5c996d176648938eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CC1S[1:0] bits (Capture/Compare 1 Selection) </p>

</div>
</div>
<a class="anchor" id="ga1e4968b5500d58d1aebce888da31eb5d"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_CC1S_0" ref="ga1e4968b5500d58d1aebce888da31eb5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga299207b757f31c9c02471ab5f4f59dbe"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_CC1S_1" ref="ga299207b757f31c9c02471ab5f4f59dbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacdb0986b78bea5b53ea61e4ddd667cbf"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_CC2S" ref="gacdb0986b78bea5b53ea61e4ddd667cbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CC2S[1:0] bits (Capture/Compare 2 Selection) </p>

</div>
</div>
<a class="anchor" id="ga52bb0e50c11c35dcf42aeff7f1c22874"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_CC2S_0" ref="ga52bb0e50c11c35dcf42aeff7f1c22874" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga78303c37fdbe0be80f5fc7d21e9eba45"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_CC2S_1" ref="ga78303c37fdbe0be80f5fc7d21e9eba45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab0ee123675d8b8f98b5a6eeeccf37912"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC1F" ref="gab0ee123675d8b8f98b5a6eeeccf37912" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC1F[3:0] bits (Input Capture 1 Filter) </p>

</div>
</div>
<a class="anchor" id="ga7dde4afee556d2d8d22885f191da65a6"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC1F_0" ref="ga7dde4afee556d2d8d22885f191da65a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga201491465e6864088210bccb8491be84"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC1F_1" ref="ga201491465e6864088210bccb8491be84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gabaa55ab1e0109b055cabef579c32d67b"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC1F_2" ref="gabaa55ab1e0109b055cabef579c32d67b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga23da95530eb6d6451c7c9e451a580f42"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC1F_3" ref="ga23da95530eb6d6451c7c9e451a580f42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab46b7186665f5308cd2ca52acfb63e72"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC1PSC" ref="gab46b7186665f5308cd2ca52acfb63e72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC1PSC[1:0] bits (Input Capture 1 Prescaler) </p>

</div>
</div>
<a class="anchor" id="ga05673358a44aeaa56daefca67341b29d"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC1PSC_0" ref="ga05673358a44aeaa56daefca67341b29d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf42b75da9b2f127dca98b6ca616f7add"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC1PSC_1" ref="gaf42b75da9b2f127dca98b6ca616f7add" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2b942752d686c23323880ff576e7dffb"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC2F" ref="ga2b942752d686c23323880ff576e7dffb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC2F[3:0] bits (Input Capture 2 Filter) </p>

</div>
</div>
<a class="anchor" id="ga5d75acd7072f28844074702683d8493f"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC2F_0" ref="ga5d75acd7072f28844074702683d8493f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga40e49318b54b16bda6fd7feea7c9a7dd"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC2F_1" ref="ga40e49318b54b16bda6fd7feea7c9a7dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga932148c784f5cbee4dfcafcbadaf0107"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC2F_2" ref="ga932148c784f5cbee4dfcafcbadaf0107" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gafece48b6f595ef9717d523fa23cea1e8"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC2F_3" ref="gafece48b6f595ef9717d523fa23cea1e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5e8e704f9ce5742f45e15e3b3126aa9d"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC2PSC" ref="ga5e8e704f9ce5742f45e15e3b3126aa9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC2PSC[1:0] bits (Input Capture 2 Prescaler) </p>

</div>
</div>
<a class="anchor" id="ga39206b27b5b1c5941b2a14ee8e2f1223"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC2PSC_0" ref="ga39206b27b5b1c5941b2a14ee8e2f1223" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae861d74943f3c045421f9fdc8b966841"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_IC2PSC_1" ref="gae861d74943f3c045421f9fdc8b966841" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8f44c50cf9928d2afab014e2ca29baba"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC1CE" ref="ga8f44c50cf9928d2afab014e2ca29baba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 1Clear Enable </p>

</div>
</div>
<a class="anchor" id="gab9c5878e85ce02c22d8a374deebd1b6e"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC1FE" ref="gab9c5878e85ce02c22d8a374deebd1b6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 1 Fast enable </p>

</div>
</div>
<a class="anchor" id="ga6ddb3dc889733e71d812baa3873cb13b"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC1M" ref="ga6ddb3dc889733e71d812baa3873cb13b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OC1M[2:0] bits (Output Compare 1 Mode) </p>

</div>
</div>
<a class="anchor" id="ga410a4752a98081bad8ab3f72b28e7c5f"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC1M_0" ref="ga410a4752a98081bad8ab3f72b28e7c5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8b5f6ec25063483641d6dc065d96d2b5"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC1M_1" ref="ga8b5f6ec25063483641d6dc065d96d2b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac024f6b9972b940925ab5786ee38701b"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC1M_2" ref="gac024f6b9972b940925ab5786ee38701b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1aa54ddf87a4b339881a8d5368ec80eb"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC1PE" ref="ga1aa54ddf87a4b339881a8d5368ec80eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 1 Preload enable </p>

</div>
</div>
<a class="anchor" id="ga19a8dd4ea04d262ec4e97b5c7a8677a5"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC2CE" ref="ga19a8dd4ea04d262ec4e97b5c7a8677a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 2 Clear Enable </p>

</div>
</div>
<a class="anchor" id="ga3bf610cf77c3c6c936ce7c4f85992e6c"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC2FE" ref="ga3bf610cf77c3c6c936ce7c4f85992e6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 2 Fast enable </p>

</div>
</div>
<a class="anchor" id="ga2326bafe64ba2ebdde908d66219eaa6f"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC2M" ref="ga2326bafe64ba2ebdde908d66219eaa6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OC2M[2:0] bits (Output Compare 2 Mode) </p>

</div>
</div>
<a class="anchor" id="gadbb68b91da16ffd509a6c7a2a397083c"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC2M_0" ref="gadbb68b91da16ffd509a6c7a2a397083c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaedb673b7e2c016191579de704eb842e4"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC2M_1" ref="gaedb673b7e2c016191579de704eb842e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad039a41e5fe97ddf904a0f9f95eb539e"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC2M_2" ref="gad039a41e5fe97ddf904a0f9f95eb539e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gabddbf508732039730125ab3e87e9d370"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR1_OC2PE" ref="gabddbf508732039730125ab3e87e9d370" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 2 Preload enable </p>

</div>
</div>
<a class="anchor" id="ga2eabcc7e322b02c9c406b3ff70308260"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_CC3S" ref="ga2eabcc7e322b02c9c406b3ff70308260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CC3S[1:0] bits (Capture/Compare 3 Selection) </p>

</div>
</div>
<a class="anchor" id="ga68c04aea2e89f1e89bd323d6d6e5e6c0"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_CC3S_0" ref="ga68c04aea2e89f1e89bd323d6d6e5e6c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4bed6648aad6e8d16196246b355452dc"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_CC3S_1" ref="ga4bed6648aad6e8d16196246b355452dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga294e216b50edd1c2f891143e1f971048"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_CC4S" ref="ga294e216b50edd1c2f891143e1f971048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CC4S[1:0] bits (Capture/Compare 4 Selection) </p>

</div>
</div>
<a class="anchor" id="gabebaa6bffd90b32563bd0fc1ff4a9499"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_CC4S_0" ref="gabebaa6bffd90b32563bd0fc1ff4a9499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6386ec77a3a451954325a1512d44f893"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_CC4S_1" ref="ga6386ec77a3a451954325a1512d44f893" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad218af6bd1de72891e1b85d582b766cd"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC3F" ref="gad218af6bd1de72891e1b85d582b766cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC3F[3:0] bits (Input Capture 3 Filter) </p>

</div>
</div>
<a class="anchor" id="ga31d5450ebc9ac6ea833a2b341ceea061"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC3F_0" ref="ga31d5450ebc9ac6ea833a2b341ceea061" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga26f92a3f831685d6df7ab69e68181849"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC3F_1" ref="ga26f92a3f831685d6df7ab69e68181849" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5e7d7a3c2686a6e31adc1adf2ce65df9"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC3F_2" ref="ga5e7d7a3c2686a6e31adc1adf2ce65df9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9696c3da027f2b292d077f1ab4cdd14b"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC3F_3" ref="ga9696c3da027f2b292d077f1ab4cdd14b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gafc3d11f2e968752bc9ec7131c986c3a6"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC3PSC" ref="gafc3d11f2e968752bc9ec7131c986c3a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC3PSC[1:0] bits (Input Capture 3 Prescaler) </p>

</div>
</div>
<a class="anchor" id="ga588513395cbf8be6f4749c140fbf811c"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC3PSC_0" ref="ga588513395cbf8be6f4749c140fbf811c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacd27b9bdcc161c90dc1712074a66f29d"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC3PSC_1" ref="gacd27b9bdcc161c90dc1712074a66f29d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad51653fd06a591294d432385e794a19e"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC4F" ref="gad51653fd06a591294d432385e794a19e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC4F[3:0] bits (Input Capture 4 Filter) </p>

</div>
</div>
<a class="anchor" id="ga7d5fc8b9a6ea27582cb6c25f9654888c"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC4F_0" ref="ga7d5fc8b9a6ea27582cb6c25f9654888c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac4dcc1562c0c017493e4ee6b32354e85"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC4F_1" ref="gac4dcc1562c0c017493e4ee6b32354e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2b96de7db8b71ac7e414f247b871a53c"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC4F_2" ref="ga2b96de7db8b71ac7e414f247b871a53c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga25d0f55e5b751f2caed6a943f5682a09"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC4F_3" ref="ga25d0f55e5b751f2caed6a943f5682a09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6fd7591e2de10272f7fafb08cdd1b7b0"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC4PSC" ref="ga6fd7591e2de10272f7fafb08cdd1b7b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC4PSC[1:0] bits (Input Capture 4 Prescaler) </p>

</div>
</div>
<a class="anchor" id="ga80f7d206409bc551eab06819e17451e4"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC4PSC_0" ref="ga80f7d206409bc551eab06819e17451e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf6690f5e98e02addd5e75643767c6d66"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_IC4PSC_1" ref="gaf6690f5e98e02addd5e75643767c6d66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4209d414df704ce96c54abb2ea2df66a"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC3CE" ref="ga4209d414df704ce96c54abb2ea2df66a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 3 Clear Enable </p>

</div>
</div>
<a class="anchor" id="gae6d8d2847058747ce23a648668ce4dba"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC3FE" ref="gae6d8d2847058747ce23a648668ce4dba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 3 Fast enable </p>

</div>
</div>
<a class="anchor" id="ga52095cae524adb237339bfee92e8168a"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC3M" ref="ga52095cae524adb237339bfee92e8168a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OC3M[2:0] bits (Output Compare 3 Mode) </p>

</div>
</div>
<a class="anchor" id="ga899b26ffa9c5f30f143306b8598a537f"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC3M_0" ref="ga899b26ffa9c5f30f143306b8598a537f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga91476ae2cc3449facafcad82569e14f8"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC3M_1" ref="ga91476ae2cc3449facafcad82569e14f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga20394da7afcada6c3fc455b05004cff5"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC3M_2" ref="ga20394da7afcada6c3fc455b05004cff5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga276fd2250d2b085b73ef51cb4c099d24"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC3PE" ref="ga276fd2250d2b085b73ef51cb4c099d24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 3 Preload enable </p>

</div>
</div>
<a class="anchor" id="ga1447dfe94bdd234382bb1f43307ea5c3"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC4CE" ref="ga1447dfe94bdd234382bb1f43307ea5c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 4 Clear Enable </p>

</div>
</div>
<a class="anchor" id="ga70dc197250c2699d470aea1a7a42ad57"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC4FE" ref="ga70dc197250c2699d470aea1a7a42ad57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 4 Fast enable </p>

</div>
</div>
<a class="anchor" id="gacbed61ff3ba57c7fe6d3386ce3b7af2b"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC4M" ref="gacbed61ff3ba57c7fe6d3386ce3b7af2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OC4M[2:0] bits (Output Compare 4 Mode) </p>

</div>
</div>
<a class="anchor" id="gad866f52cce9ce32e3c0d181007b82de5"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC4M_0" ref="gad866f52cce9ce32e3c0d181007b82de5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafd97b1c86dd4953f3382fea317d165af"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC4M_1" ref="gafd97b1c86dd4953f3382fea317d165af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga431e5cdc0f3dc02fa5a54aa5193ddbab"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC4M_2" ref="ga431e5cdc0f3dc02fa5a54aa5193ddbab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3e951cd3f6593e321cf79b662a1deaaa"></a><!-- doxytag: member="stm32f10x.h::TIM_CCMR2_OC4PE" ref="ga3e951cd3f6593e321cf79b662a1deaaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 4 Preload enable </p>

</div>
</div>
<a class="anchor" id="gac927cc11eff415210dcf94657d8dfbe0"></a><!-- doxytag: member="stm32f10x.h::TIM_CCR1_CCR1" ref="gac927cc11eff415210dcf94657d8dfbe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 Value </p>

</div>
</div>
<a class="anchor" id="ga751e5efd90bdd1fd5f38609f3f5762ba"></a><!-- doxytag: member="stm32f10x.h::TIM_CCR2_CCR2" ref="ga751e5efd90bdd1fd5f38609f3f5762ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 Value </p>

</div>
</div>
<a class="anchor" id="ga4e85064d37d387851e95c5c1f35315a1"></a><!-- doxytag: member="stm32f10x.h::TIM_CCR3_CCR3" ref="ga4e85064d37d387851e95c5c1f35315a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 Value </p>

</div>
</div>
<a class="anchor" id="ga15c9dd67a6701b5498926ae536773eca"></a><!-- doxytag: member="stm32f10x.h::TIM_CCR4_CCR4" ref="ga15c9dd67a6701b5498926ae536773eca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 Value </p>

</div>
</div>
<a class="anchor" id="ga8bc45c0315de82c1c3a38a243bcd00fc"></a><!-- doxytag: member="stm32f10x.h::TIM_CNT_CNT" ref="ga8bc45c0315de82c1c3a38a243bcd00fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Counter Value </p>

</div>
</div>
<a class="anchor" id="ga4a3ad409f6b147cdcbafbfe29102f3fd"></a><!-- doxytag: member="stm32f10x.h::TIM_CR1_ARPE" ref="ga4a3ad409f6b147cdcbafbfe29102f3fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Auto-reload preload enable </p>

</div>
</div>
<a class="anchor" id="ga93d86355e5e3b399ed45e1ca83abed2a"></a><!-- doxytag: member="stm32f10x.h::TIM_CR1_CEN" ref="ga93d86355e5e3b399ed45e1ca83abed2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Counter enable </p>

</div>
</div>
<a class="anchor" id="gacacc4ff7e5b75fd2e4e6b672ccd33a72"></a><!-- doxytag: member="stm32f10x.h::TIM_CR1_CKD" ref="gacacc4ff7e5b75fd2e4e6b672ccd33a72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CKD[1:0] bits (clock division) </p>

</div>
</div>
<a class="anchor" id="ga458d536d82aa3db7d227b0f00b36808f"></a><!-- doxytag: member="stm32f10x.h::TIM_CR1_CKD_0" ref="ga458d536d82aa3db7d227b0f00b36808f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"></a><!-- doxytag: member="stm32f10x.h::TIM_CR1_CKD_1" ref="ga7ff2d6c2c350e8b719a8ad49c9a6bcbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga352b3c389bde13dd6049de0afdd874f1"></a><!-- doxytag: member="stm32f10x.h::TIM_CR1_CMS" ref="ga352b3c389bde13dd6049de0afdd874f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CMS[1:0] bits (Center-aligned mode selection) </p>

</div>
</div>
<a class="anchor" id="ga83ca6f7810aba73dc8c12f22092d97a2"></a><!-- doxytag: member="stm32f10x.h::TIM_CR1_CMS_0" ref="ga83ca6f7810aba73dc8c12f22092d97a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab3ee4adcde3c001d3b97d2eae1730ea9"></a><!-- doxytag: member="stm32f10x.h::TIM_CR1_CMS_1" ref="gab3ee4adcde3c001d3b97d2eae1730ea9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacea10770904af189f3aaeb97b45722aa"></a><!-- doxytag: member="stm32f10x.h::TIM_CR1_DIR" ref="gacea10770904af189f3aaeb97b45722aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direction </p>

</div>
</div>
<a class="anchor" id="ga6d3d1488296350af6d36fbbf71905d29"></a><!-- doxytag: member="stm32f10x.h::TIM_CR1_OPM" ref="ga6d3d1488296350af6d36fbbf71905d29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>One pulse mode </p>

</div>
</div>
<a class="anchor" id="gaa4f2a9f0cf7b60e3c623af451f141f3c"></a><!-- doxytag: member="stm32f10x.h::TIM_CR1_UDIS" ref="gaa4f2a9f0cf7b60e3c623af451f141f3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update disable </p>

</div>
</div>
<a class="anchor" id="ga06c997c2c23e8bef7ca07579762c113b"></a><!-- doxytag: member="stm32f10x.h::TIM_CR1_URS" ref="ga06c997c2c23e8bef7ca07579762c113b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update request source </p>

</div>
</div>
<a class="anchor" id="gade656832d3ec303a2a7a422638dd560e"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_CCDS" ref="gade656832d3ec303a2a7a422638dd560e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare DMA Selection </p>

</div>
</div>
<a class="anchor" id="gaae22c9c1197107d6fa629f419a29541e"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_CCPC" ref="gaae22c9c1197107d6fa629f419a29541e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare Preloaded Control </p>

</div>
</div>
<a class="anchor" id="gaf0328c1339b2b1633ef7a8db4c02d0d5"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_CCUS" ref="gaf0328c1339b2b1633ef7a8db4c02d0d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare Control Update Selection </p>

</div>
</div>
<a class="anchor" id="gaaa6987d980e5c4c71c7d0faa1eb97a45"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_MMS" ref="gaaa6987d980e5c4c71c7d0faa1eb97a45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MMS[2:0] bits (Master Mode Selection) </p>

</div>
</div>
<a class="anchor" id="gaf3e55308e84106d6501201e66bd46ab6"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_MMS_0" ref="gaf3e55308e84106d6501201e66bd46ab6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4b1036929b0a4ba5bd5cced9b8e0f4c3"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_MMS_1" ref="ga4b1036929b0a4ba5bd5cced9b8e0f4c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacb74a815afdd856d51cfcf1ddf3fce6a"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_MMS_2" ref="gacb74a815afdd856d51cfcf1ddf3fce6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga31b26bf058f88d771c33aff85ec89358"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_OIS1" ref="ga31b26bf058f88d771c33aff85ec89358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Idle state 1 (OC1 output) </p>

</div>
</div>
<a class="anchor" id="gae61f8d54923999fffb6db381e81f2b69"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_OIS1N" ref="gae61f8d54923999fffb6db381e81f2b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Idle state 1 (OC1N output) </p>

</div>
</div>
<a class="anchor" id="ga61467648a433bd887683b9a4760021fa"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_OIS2" ref="ga61467648a433bd887683b9a4760021fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Idle state 2 (OC2 output) </p>

</div>
</div>
<a class="anchor" id="ga769146db660b832f3ef26f892b567bd4"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_OIS2N" ref="ga769146db660b832f3ef26f892b567bd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Idle state 2 (OC2N output) </p>

</div>
</div>
<a class="anchor" id="gad974d7c91edf6f1bd47e892b3b6f7565"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_OIS3" ref="gad974d7c91edf6f1bd47e892b3b6f7565" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Idle state 3 (OC3 output) </p>

</div>
</div>
<a class="anchor" id="ga20fb9b62a7e8d114fbd180abd9f8ceae"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_OIS3N" ref="ga20fb9b62a7e8d114fbd180abd9f8ceae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Idle state 3 (OC3N output) </p>

</div>
</div>
<a class="anchor" id="gad644f2f4b26e46587abedc8d3164e56e"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_OIS4" ref="gad644f2f4b26e46587abedc8d3164e56e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Idle state 4 (OC4 output) </p>

</div>
</div>
<a class="anchor" id="gad07504497b70af628fa1aee8fe7ef63c"></a><!-- doxytag: member="stm32f10x.h::TIM_CR2_TI1S" ref="gad07504497b70af628fa1aee8fe7ef63c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TI1 Selection </p>

</div>
</div>
<a class="anchor" id="gabf9051ecac123cd89f9d2a835e4cde2e"></a><!-- doxytag: member="stm32f10x.h::TIM_DCR_DBA" ref="gabf9051ecac123cd89f9d2a835e4cde2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;((uint16_t)0x001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DBA[4:0] bits (DMA Base Address) </p>

</div>
</div>
<a class="anchor" id="gaaaf610e5fe4bb4b10736242df3b62bba"></a><!-- doxytag: member="stm32f10x.h::TIM_DCR_DBA_0" ref="gaaaf610e5fe4bb4b10736242df3b62bba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9a0185643c163930e30f0a1cf5fe364e"></a><!-- doxytag: member="stm32f10x.h::TIM_DCR_DBA_1" ref="ga9a0185643c163930e30f0a1cf5fe364e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaaa5a89b93b97b0968a7d5563a18ab9d1"></a><!-- doxytag: member="stm32f10x.h::TIM_DCR_DBA_2" ref="gaaa5a89b93b97b0968a7d5563a18ab9d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga105f44ff18cbbd4ff4d60368c9184430"></a><!-- doxytag: member="stm32f10x.h::TIM_DCR_DBA_3" ref="ga105f44ff18cbbd4ff4d60368c9184430" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gabe1bc4b6dd7265dee2857f23d835b2dc"></a><!-- doxytag: member="stm32f10x.h::TIM_DCR_DBA_4" ref="gabe1bc4b6dd7265dee2857f23d835b2dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gab9e197a78484567d4c6093c28265f3eb"></a><!-- doxytag: member="stm32f10x.h::TIM_DCR_DBL" ref="gab9e197a78484567d4c6093c28265f3eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;((uint16_t)0x1F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DBL[4:0] bits (DMA Burst Length) </p>

</div>
</div>
<a class="anchor" id="ga677195c0b4892bb6717564c0528126a9"></a><!-- doxytag: member="stm32f10x.h::TIM_DCR_DBL_0" ref="ga677195c0b4892bb6717564c0528126a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad427ba987877e491f7a2be60e320dbea"></a><!-- doxytag: member="stm32f10x.h::TIM_DCR_DBL_1" ref="gad427ba987877e491f7a2be60e320dbea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga369926f2a8ca5cf635ded9bb4619189c"></a><!-- doxytag: member="stm32f10x.h::TIM_DCR_DBL_2" ref="ga369926f2a8ca5cf635ded9bb4619189c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga7f1ec849c41d1abd46c528a4ac378c03"></a><!-- doxytag: member="stm32f10x.h::TIM_DCR_DBL_3" ref="ga7f1ec849c41d1abd46c528a4ac378c03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga607d7b87b1b4bf167aabad36f922a8f9"></a><!-- doxytag: member="stm32f10x.h::TIM_DCR_DBL_4" ref="ga607d7b87b1b4bf167aabad36f922a8f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga1fcb0d6d9fb7486a5901032fd81aef6a"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_BIE" ref="ga1fcb0d6d9fb7486a5901032fd81aef6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Break interrupt enable </p>

</div>
</div>
<a class="anchor" id="gae181bb16ec916aba8ba86f58f745fdfd"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_CC1DE" ref="gae181bb16ec916aba8ba86f58f745fdfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 DMA request enable </p>

</div>
</div>
<a class="anchor" id="ga1ba7f7ca97eeaf6cc23cd6765c6bf678"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_CC1IE" ref="ga1ba7f7ca97eeaf6cc23cd6765c6bf678" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga58f97064991095b28c91028ca3cca28e"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_CC2DE" ref="ga58f97064991095b28c91028ca3cca28e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 DMA request enable </p>

</div>
</div>
<a class="anchor" id="ga757c59b690770adebf33e20d3d9dec15"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_CC2IE" ref="ga757c59b690770adebf33e20d3d9dec15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga1567bff5dc0564b26a8b3cff1f0fe0a4"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_CC3DE" ref="ga1567bff5dc0564b26a8b3cff1f0fe0a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 DMA request enable </p>

</div>
</div>
<a class="anchor" id="ga4edf003f04bcf250bddf5ed284201c2e"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_CC3IE" ref="ga4edf003f04bcf250bddf5ed284201c2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 interrupt enable </p>

</div>
</div>
<a class="anchor" id="gaaba034412c54fa07024e516492748614"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_CC4DE" ref="gaaba034412c54fa07024e516492748614" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 DMA request enable </p>

</div>
</div>
<a class="anchor" id="ga6ad0f562a014572793b49fe87184338b"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_CC4IE" ref="ga6ad0f562a014572793b49fe87184338b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga79c3fab9d33de953a0a7f7d6516c73bc"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_COMDE" ref="ga79c3fab9d33de953a0a7f7d6516c73bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>COM DMA request enable </p>

</div>
</div>
<a class="anchor" id="gade8a374e04740aac1ece248b868522fe"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_COMIE" ref="gade8a374e04740aac1ece248b868522fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>COM interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga5a752d4295f100708df9b8be5a7f439d"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_TDE" ref="ga5a752d4295f100708df9b8be5a7f439d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trigger DMA request enable </p>

</div>
</div>
<a class="anchor" id="gaa755fef2c4e96c63f2ea1cd9a32f956a"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_TIE" ref="gaa755fef2c4e96c63f2ea1cd9a32f956a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trigger interrupt enable </p>

</div>
</div>
<a class="anchor" id="gab9f47792b1c2f123464a2955f445c811"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_UDE" ref="gab9f47792b1c2f123464a2955f445c811" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update DMA request enable </p>

</div>
</div>
<a class="anchor" id="ga5c6d3e0495e6c06da4bdd0ad8995a32b"></a><!-- doxytag: member="stm32f10x.h::TIM_DIER_UIE" ref="ga5c6d3e0495e6c06da4bdd0ad8995a32b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga1afa2fc02bcd75c15122c4eb87d6cf83"></a><!-- doxytag: member="stm32f10x.h::TIM_DMAR_DMAB" ref="ga1afa2fc02bcd75c15122c4eb87d6cf83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA register for burst accesses </p>

</div>
</div>
<a class="anchor" id="ga08c5635a0ac0ce5618485319a4fa0f18"></a><!-- doxytag: member="stm32f10x.h::TIM_EGR_BG" ref="ga08c5635a0ac0ce5618485319a4fa0f18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Break Generation </p>

</div>
</div>
<a class="anchor" id="ga0a1318609761df5de5213e9e75b5aa6a"></a><!-- doxytag: member="stm32f10x.h::TIM_EGR_CC1G" ref="ga0a1318609761df5de5213e9e75b5aa6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 Generation </p>

</div>
</div>
<a class="anchor" id="ga5423de00e86aeb8a4657a509af485055"></a><!-- doxytag: member="stm32f10x.h::TIM_EGR_CC2G" ref="ga5423de00e86aeb8a4657a509af485055" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 Generation </p>

</div>
</div>
<a class="anchor" id="ga064d2030abccc099ded418fd81d6aa07"></a><!-- doxytag: member="stm32f10x.h::TIM_EGR_CC3G" ref="ga064d2030abccc099ded418fd81d6aa07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 Generation </p>

</div>
</div>
<a class="anchor" id="ga1c4e5555dd3be8ab1e631d1053f4a305"></a><!-- doxytag: member="stm32f10x.h::TIM_EGR_CC4G" ref="ga1c4e5555dd3be8ab1e631d1053f4a305" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 Generation </p>

</div>
</div>
<a class="anchor" id="gadb06f8bb364307695c7d6a028391de7b"></a><!-- doxytag: member="stm32f10x.h::TIM_EGR_COMG" ref="gadb06f8bb364307695c7d6a028391de7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare Control Update Generation </p>

</div>
</div>
<a class="anchor" id="ga2eabface433d6adaa2dee3df49852585"></a><!-- doxytag: member="stm32f10x.h::TIM_EGR_TG" ref="ga2eabface433d6adaa2dee3df49852585" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trigger Generation </p>

</div>
</div>
<a class="anchor" id="ga16f52a8e9aad153223405b965566ae91"></a><!-- doxytag: member="stm32f10x.h::TIM_EGR_UG" ref="ga16f52a8e9aad153223405b965566ae91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update Generation </p>

</div>
</div>
<a class="anchor" id="gaefb85e4000ddab0ada67c5964810da35"></a><!-- doxytag: member="stm32f10x.h::TIM_PSC_PSC" ref="gaefb85e4000ddab0ada67c5964810da35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prescaler Value </p>

</div>
</div>
<a class="anchor" id="gadcef8f28580e36cdfda3be1f7561afc7"></a><!-- doxytag: member="stm32f10x.h::TIM_RCR_REP" ref="gadcef8f28580e36cdfda3be1f7561afc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</a>&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Repetition Counter Value </p>

</div>
</div>
<a class="anchor" id="ga331a1d5f39d5f47b5409054e693fc651"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_ECE" ref="ga331a1d5f39d5f47b5409054e693fc651" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External clock enable </p>

</div>
</div>
<a class="anchor" id="gae2ed8b32d9eb8eea251bd1dac4f34668"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_ETF" ref="gae2ed8b32d9eb8eea251bd1dac4f34668" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ETF[3:0] bits (External trigger filter) </p>

</div>
</div>
<a class="anchor" id="ga43745c2894cfc1e5ee619ac85d8d5a62"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_ETF_0" ref="ga43745c2894cfc1e5ee619ac85d8d5a62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga661e6cce23553cf0ad3a60d8573b9a2c"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_ETF_1" ref="ga661e6cce23553cf0ad3a60d8573b9a2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafb5528381fb64ffbcc719de478391ae2"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_ETF_2" ref="gafb5528381fb64ffbcc719de478391ae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6082700946fc61a6f9d6209e258fcc14"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_ETF_3" ref="ga6082700946fc61a6f9d6209e258fcc14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga2a5f335c3d7a4f82d1e91dc1511e3322"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_ETP" ref="ga2a5f335c3d7a4f82d1e91dc1511e3322" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External trigger polarity </p>

</div>
</div>
<a class="anchor" id="ga0ebb9e631876435e276211d88e797386"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_ETPS" ref="ga0ebb9e631876435e276211d88e797386" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ETPS[1:0] bits (External trigger prescaler) </p>

</div>
</div>
<a class="anchor" id="ga00b43cd09557a69ed10471ed76b228d8"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_ETPS_0" ref="ga00b43cd09557a69ed10471ed76b228d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gabf12f04862dbc92ca238d1518b27b16b"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_ETPS_1" ref="gabf12f04862dbc92ca238d1518b27b16b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga52101db4ca2c7b3003f1b16a49b2032c"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_MSM" ref="ga52101db4ca2c7b3003f1b16a49b2032c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master/slave mode </p>

</div>
</div>
<a class="anchor" id="gae92349731a6107e0f3a251b44a67c7ea"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_SMS" ref="gae92349731a6107e0f3a251b44a67c7ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;((uint16_t)0x0007)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMS[2:0] bits (Slave mode selection) </p>

</div>
</div>
<a class="anchor" id="ga7d1ebece401aeb12abd466d2eafa78b2"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_SMS_0" ref="ga7d1ebece401aeb12abd466d2eafa78b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa980a3121ab6cda5a4a42b959da8421e"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_SMS_1" ref="gaa980a3121ab6cda5a4a42b959da8421e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga63847fc3c71f582403e6301b1229c3ed"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_SMS_2" ref="ga63847fc3c71f582403e6301b1229c3ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga8680e719bca2b672d850504220ae51fc"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_TS" ref="ga8680e719bca2b672d850504220ae51fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TS[2:0] bits (Trigger selection) </p>

</div>
</div>
<a class="anchor" id="ga8d1f040f9259acb3c2fba7b0c7eb3d96"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_TS_0" ref="ga8d1f040f9259acb3c2fba7b0c7eb3d96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacb82212fcc89166a43ff97542da9182d"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_TS_1" ref="gacb82212fcc89166a43ff97542da9182d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacf0dbaf4a2ec8759f283f82a958ef6a8"></a><!-- doxytag: member="stm32f10x.h::TIM_SMCR_TS_2" ref="gacf0dbaf4a2ec8759f283f82a958ef6a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6d52cd5a57c9a26b0d993c93d9875097"></a><!-- doxytag: member="stm32f10x.h::TIM_SR_BIF" ref="ga6d52cd5a57c9a26b0d993c93d9875097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Break interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga449a61344a97608d85384c29f003c0e9"></a><!-- doxytag: member="stm32f10x.h::TIM_SR_CC1IF" ref="ga449a61344a97608d85384c29f003c0e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga819c4b27f8fa99b537c4407521f9780c"></a><!-- doxytag: member="stm32f10x.h::TIM_SR_CC1OF" ref="ga819c4b27f8fa99b537c4407521f9780c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 Overcapture Flag </p>

</div>
</div>
<a class="anchor" id="ga25a48bf099467169aa50464fbf462bd8"></a><!-- doxytag: member="stm32f10x.h::TIM_SR_CC2IF" ref="ga25a48bf099467169aa50464fbf462bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga3b7798da5863d559ea9a642af6658050"></a><!-- doxytag: member="stm32f10x.h::TIM_SR_CC2OF" ref="ga3b7798da5863d559ea9a642af6658050" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 Overcapture Flag </p>

</div>
</div>
<a class="anchor" id="gad3cf234a1059c0a04799e88382cdc0f2"></a><!-- doxytag: member="stm32f10x.h::TIM_SR_CC3IF" ref="gad3cf234a1059c0a04799e88382cdc0f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 interrupt Flag </p>

</div>
</div>
<a class="anchor" id="gaf7a2d4c831eb641ba082156e41d03358"></a><!-- doxytag: member="stm32f10x.h::TIM_SR_CC3OF" ref="gaf7a2d4c831eb641ba082156e41d03358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 Overcapture Flag </p>

</div>
</div>
<a class="anchor" id="gacade8a06303bf216bfb03140c7e16cac"></a><!-- doxytag: member="stm32f10x.h::TIM_SR_CC4IF" ref="gacade8a06303bf216bfb03140c7e16cac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga81ba979e8309b66808e06e4de34bc740"></a><!-- doxytag: member="stm32f10x.h::TIM_SR_CC4OF" ref="ga81ba979e8309b66808e06e4de34bc740" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 Overcapture Flag </p>

</div>
</div>
<a class="anchor" id="ga91775c029171c4585e9cca6ebf1cd57a"></a><!-- doxytag: member="stm32f10x.h::TIM_SR_COMIF" ref="ga91775c029171c4585e9cca6ebf1cd57a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>COM interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga7c8b16f3ced6ec03e9001276b134846e"></a><!-- doxytag: member="stm32f10x.h::TIM_SR_TIF" ref="ga7c8b16f3ced6ec03e9001276b134846e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trigger interrupt Flag </p>

</div>
</div>
<a class="anchor" id="gac8c03fabc10654d2a3f76ea40fcdbde6"></a><!-- doxytag: member="stm32f10x.h::TIM_SR_UIF" ref="gac8c03fabc10654d2a3f76ea40fcdbde6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga9dfae31be4ec2c8a3b0905eff30c7046"></a><!-- doxytag: member="stm32f10x.h::USART_BRR_DIV_Fraction" ref="ga9dfae31be4ec2c8a3b0905eff30c7046" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046">USART_BRR_DIV_Fraction</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fraction of USARTDIV </p>

</div>
</div>
<a class="anchor" id="ga60cfa3802798306b86231f828ed2e71e"></a><!-- doxytag: member="stm32f10x.h::USART_BRR_DIV_Mantissa" ref="ga60cfa3802798306b86231f828ed2e71e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e">USART_BRR_DIV_Mantissa</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mantissa of USARTDIV </p>

</div>
</div>
<a class="anchor" id="ga5221d09eebd12445a20f221bf98066f8"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_IDLEIE" ref="ga5221d09eebd12445a20f221bf98066f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IDLE Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga95f0288b9c6aaeca7cb6550a2e6833e2"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_M" ref="ga95f0288b9c6aaeca7cb6550a2e6833e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Word length </p>

</div>
</div>
<a class="anchor" id="gaed6caeb0cb48f1a7b34090f31a92a8e2"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_OVER8" ref="gaed6caeb0cb48f1a7b34090f31a92a8e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART Oversmapling 8-bits </p>

</div>
</div>
<a class="anchor" id="ga60f8fcf084f9a8514efafb617c70b074"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_PCE" ref="ga60f8fcf084f9a8514efafb617c70b074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parity Control Enable </p>

</div>
</div>
<a class="anchor" id="ga27405d413b6d355ccdb076d52fef6875"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_PEIE" ref="ga27405d413b6d355ccdb076d52fef6875" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga2e159d36ab2c93a2c1942df60e9eebbe"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_PS" ref="ga2e159d36ab2c93a2c1942df60e9eebbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parity Selection </p>

</div>
</div>
<a class="anchor" id="gada0d5d407a22264de847bc1b40a17aeb"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_RE" ref="gada0d5d407a22264de847bc1b40a17aeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receiver Enable </p>

</div>
</div>
<a class="anchor" id="gaa7d61ab5a4e2beaa3f591c56bd15a27b"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_RWU" ref="gaa7d61ab5a4e2beaa3f591c56bd15a27b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receiver wakeup </p>

</div>
</div>
<a class="anchor" id="ga91118f867adfdb2e805beea86666de04"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_RXNEIE" ref="ga91118f867adfdb2e805beea86666de04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RXNE Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gac457c519baa28359ab7959fbe0c5cda1"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_SBK" ref="gac457c519baa28359ab7959fbe0c5cda1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Send Break </p>

</div>
</div>
<a class="anchor" id="gaa17130690a1ca95b972429eb64d4254e"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_TCIE" ref="gaa17130690a1ca95b972429eb64d4254e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Complete Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gade7f090b04fd78b755b43357ecaa9622"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_TE" ref="gade7f090b04fd78b755b43357ecaa9622" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmitter Enable </p>

</div>
</div>
<a class="anchor" id="ga70422871d15f974b464365e7fe1877e9"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_TXEIE" ref="ga70422871d15f974b464365e7fe1877e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga2bb650676aaae4a5203f372d497d5947"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_UE" ref="ga2bb650676aaae4a5203f372d497d5947" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART Enable </p>

</div>
</div>
<a class="anchor" id="gad831dfc169fcf14b7284984dbecf322d"></a><!-- doxytag: member="stm32f10x.h::USART_CR1_WAKE" ref="gad831dfc169fcf14b7284984dbecf322d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wakeup method </p>

</div>
</div>
<a class="anchor" id="ga3ee77fac25142271ad56d49685e518b3"></a><!-- doxytag: member="stm32f10x.h::USART_CR2_ADD" ref="ga3ee77fac25142271ad56d49685e518b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address of the USART node </p>

</div>
</div>
<a class="anchor" id="ga42a396cde02ffa0c4d3fd9817b6af853"></a><!-- doxytag: member="stm32f10x.h::USART_CR2_CLKEN" ref="ga42a396cde02ffa0c4d3fd9817b6af853" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Enable </p>

</div>
</div>
<a class="anchor" id="ga362976ce813e58310399d113d2cf09cb"></a><!-- doxytag: member="stm32f10x.h::USART_CR2_CPHA" ref="ga362976ce813e58310399d113d2cf09cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Phase </p>

</div>
</div>
<a class="anchor" id="gafbb4336ac93d94d4e78f9fb7b3a0dc68"></a><!-- doxytag: member="stm32f10x.h::USART_CR2_CPOL" ref="gafbb4336ac93d94d4e78f9fb7b3a0dc68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Polarity </p>

</div>
</div>
<a class="anchor" id="ga4a62e93ae7864e89622bdd92508b615e"></a><!-- doxytag: member="stm32f10x.h::USART_CR2_LBCL" ref="ga4a62e93ae7864e89622bdd92508b615e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Last Bit Clock pulse </p>

</div>
</div>
<a class="anchor" id="gaa02ef5d22553f028ea48e5d9f08192b4"></a><!-- doxytag: member="stm32f10x.h::USART_CR2_LBDIE" ref="gaa02ef5d22553f028ea48e5d9f08192b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LIN Break Detection Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga7f9bc41700717fd93548e0e95b6072ed"></a><!-- doxytag: member="stm32f10x.h::USART_CR2_LBDL" ref="ga7f9bc41700717fd93548e0e95b6072ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LIN Break Detection Length </p>

</div>
</div>
<a class="anchor" id="gac8931efa62c29d92f5c0ec5a05f907ef"></a><!-- doxytag: member="stm32f10x.h::USART_CR2_LINEN" ref="gac8931efa62c29d92f5c0ec5a05f907ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LIN mode enable </p>

</div>
</div>
<a class="anchor" id="gaf993e483318ebcecffd18649de766dc6"></a><!-- doxytag: member="stm32f10x.h::USART_CR2_STOP" ref="gaf993e483318ebcecffd18649de766dc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STOP[1:0] bits (STOP bits) </p>

</div>
</div>
<a class="anchor" id="gaee6ee01c6e5325b378b2209ef20d0a61"></a><!-- doxytag: member="stm32f10x.h::USART_CR2_STOP_0" ref="gaee6ee01c6e5325b378b2209ef20d0a61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2b24d14f0e5d1c76c878b08aad44d02b"></a><!-- doxytag: member="stm32f10x.h::USART_CR2_STOP_1" ref="ga2b24d14f0e5d1c76c878b08aad44d02b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa125f026b1ca2d76eab48b191baed265"></a><!-- doxytag: member="stm32f10x.h::USART_CR3_CTSE" ref="gaa125f026b1ca2d76eab48b191baed265" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CTS Enable </p>

</div>
</div>
<a class="anchor" id="ga636d5ec2e9556949fc68d13ad45a1e90"></a><!-- doxytag: member="stm32f10x.h::USART_CR3_CTSIE" ref="ga636d5ec2e9556949fc68d13ad45a1e90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CTS Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaff130f15493c765353ec2fd605667c5a"></a><!-- doxytag: member="stm32f10x.h::USART_CR3_DMAR" ref="gaff130f15493c765353ec2fd605667c5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Enable Receiver </p>

</div>
</div>
<a class="anchor" id="ga5bb515d3814d448f84e2c98bf44f3993"></a><!-- doxytag: member="stm32f10x.h::USART_CR3_DMAT" ref="ga5bb515d3814d448f84e2c98bf44f3993" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Enable Transmitter </p>

</div>
</div>
<a class="anchor" id="gaaed1a39c551b1641128f81893ff558d0"></a><!-- doxytag: member="stm32f10x.h::USART_CR3_EIE" ref="gaaed1a39c551b1641128f81893ff558d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gac71129810fab0b46d91161a39e3f8d01"></a><!-- doxytag: member="stm32f10x.h::USART_CR3_HDSEL" ref="gac71129810fab0b46d91161a39e3f8d01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half-Duplex Selection </p>

</div>
</div>
<a class="anchor" id="ga31c66373bfbae7724c836ac63b8411dd"></a><!-- doxytag: member="stm32f10x.h::USART_CR3_IREN" ref="ga31c66373bfbae7724c836ac63b8411dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IrDA mode Enable </p>

</div>
</div>
<a class="anchor" id="ga22af8d399f1adda62e31186f0309af80"></a><!-- doxytag: member="stm32f10x.h::USART_CR3_IRLP" ref="ga22af8d399f1adda62e31186f0309af80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IrDA Low-Power </p>

</div>
</div>
<a class="anchor" id="ga3f3b70b2ee9ff0b59e952fd7ab04373c"></a><!-- doxytag: member="stm32f10x.h::USART_CR3_NACK" ref="ga3f3b70b2ee9ff0b59e952fd7ab04373c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Smartcard NACK enable </p>

</div>
</div>
<a class="anchor" id="ga9a96fb1a7beab602cbc8cb0393593826"></a><!-- doxytag: member="stm32f10x.h::USART_CR3_ONEBIT" ref="ga9a96fb1a7beab602cbc8cb0393593826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>One Bit method </p>

</div>
</div>
<a class="anchor" id="ga7c5d6fcd84a4728cda578a0339b4cac2"></a><!-- doxytag: member="stm32f10x.h::USART_CR3_RTSE" ref="ga7c5d6fcd84a4728cda578a0339b4cac2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTS Enable </p>

</div>
</div>
<a class="anchor" id="ga9180b9249a26988f71d4bb2b0c3eec27"></a><!-- doxytag: member="stm32f10x.h::USART_CR3_SCEN" ref="ga9180b9249a26988f71d4bb2b0c3eec27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Smartcard mode enable </p>

</div>
</div>
<a class="anchor" id="gad84ad1e1d0202b41021e2d6e40486bff"></a><!-- doxytag: member="stm32f10x.h::USART_DR_DR" ref="gad84ad1e1d0202b41021e2d6e40486bff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</a>&#160;&#160;&#160;((uint16_t)0x01FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data value </p>

</div>
</div>
<a class="anchor" id="ga8e927fad0bfa430f54007e158e01f43b"></a><!-- doxytag: member="stm32f10x.h::USART_GTPR_GT" ref="ga8e927fad0bfa430f54007e158e01f43b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Guard time value </p>

</div>
</div>
<a class="anchor" id="gaa0b423f0f4baf7d510ea70477e5c9203"></a><!-- doxytag: member="stm32f10x.h::USART_GTPR_PSC" ref="gaa0b423f0f4baf7d510ea70477e5c9203" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSC[7:0] bits (Prescaler value) </p>

</div>
</div>
<a class="anchor" id="ga2c49c90d83a0e3746b56b2a0a3b0ddcb"></a><!-- doxytag: member="stm32f10x.h::USART_GTPR_PSC_0" ref="ga2c49c90d83a0e3746b56b2a0a3b0ddcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8eab5000ab993991d0da8ffbd386c92b"></a><!-- doxytag: member="stm32f10x.h::USART_GTPR_PSC_1" ref="ga8eab5000ab993991d0da8ffbd386c92b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"></a><!-- doxytag: member="stm32f10x.h::USART_GTPR_PSC_2" ref="ga9d74604b6e1ab08a45ea4fe6b3f6b5cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1b6b237fcac675f8f047c4ff64248486"></a><!-- doxytag: member="stm32f10x.h::USART_GTPR_PSC_3" ref="ga1b6b237fcac675f8f047c4ff64248486" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gad1c0e92df8edb974008b3d37d12f655a"></a><!-- doxytag: member="stm32f10x.h::USART_GTPR_PSC_4" ref="gad1c0e92df8edb974008b3d37d12f655a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga12dda4877432bc181c9684b0830b1b7b"></a><!-- doxytag: member="stm32f10x.h::USART_GTPR_PSC_5" ref="ga12dda4877432bc181c9684b0830b1b7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga045e834b03e7a06b2005a13923af424a"></a><!-- doxytag: member="stm32f10x.h::USART_GTPR_PSC_6" ref="ga045e834b03e7a06b2005a13923af424a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gad3da67d3c9c3abf436098a86477d2dfc"></a><!-- doxytag: member="stm32f10x.h::USART_GTPR_PSC_7" ref="gad3da67d3c9c3abf436098a86477d2dfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga9250ae2793db0541e6c4bb8837424541"></a><!-- doxytag: member="stm32f10x.h::USART_SR_CTS" ref="ga9250ae2793db0541e6c4bb8837424541" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CTS Flag </p>

</div>
</div>
<a class="anchor" id="ga9eb6fd3f820bd12e0b5a981de1894804"></a><!-- doxytag: member="stm32f10x.h::USART_SR_FE" ref="ga9eb6fd3f820bd12e0b5a981de1894804" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Framing Error </p>

</div>
</div>
<a class="anchor" id="ga336fa8c9965ce18c10972ac80ded611f"></a><!-- doxytag: member="stm32f10x.h::USART_SR_IDLE" ref="ga336fa8c9965ce18c10972ac80ded611f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IDLE line detected </p>

</div>
</div>
<a class="anchor" id="ga5b868b59576f42421226d35628c6b628"></a><!-- doxytag: member="stm32f10x.h::USART_SR_LBD" ref="ga5b868b59576f42421226d35628c6b628" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LIN Break Detection Flag </p>

</div>
</div>
<a class="anchor" id="ga8938468c5666a8305ade6d80d467c572"></a><!-- doxytag: member="stm32f10x.h::USART_SR_NE" ref="ga8938468c5666a8305ade6d80d467c572" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Noise Error Flag </p>

</div>
</div>
<a class="anchor" id="ga4560fc7a60df4bdf402fc7219ae7b558"></a><!-- doxytag: member="stm32f10x.h::USART_SR_ORE" ref="ga4560fc7a60df4bdf402fc7219ae7b558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OverRun Error </p>

</div>
</div>
<a class="anchor" id="gac88be3484245af8c1b271ae5c1b97a14"></a><!-- doxytag: member="stm32f10x.h::USART_SR_PE" ref="gac88be3484245af8c1b271ae5c1b97a14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parity Error </p>

</div>
</div>
<a class="anchor" id="gaa0c99e2bb265b3d58a91aca7a93f7836"></a><!-- doxytag: member="stm32f10x.h::USART_SR_RXNE" ref="gaa0c99e2bb265b3d58a91aca7a93f7836" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read Data Register Not Empty </p>

</div>
</div>
<a class="anchor" id="ga76229b05ac37a5a688e6ba45851a29f1"></a><!-- doxytag: member="stm32f10x.h::USART_SR_TC" ref="ga76229b05ac37a5a688e6ba45851a29f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Complete </p>

</div>
</div>
<a class="anchor" id="ga65e9cddf0890113d405342f1d8b5b980"></a><!-- doxytag: member="stm32f10x.h::USART_SR_TXE" ref="ga65e9cddf0890113d405342f1d8b5b980" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Data Register Empty </p>

</div>
</div>
<a class="anchor" id="gaee2b98ee0d9a41d8836f8580e863ca11"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR0_RX_ADDR0_RX" ref="gaee2b98ee0d9a41d8836f8580e863ca11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11">USB_ADDR0_RX_ADDR0_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 0 </p>

</div>
</div>
<a class="anchor" id="gae45ee53c334b9a5b7a76c6a67a8cb5b9"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR0_TX_ADDR0_TX" ref="gae45ee53c334b9a5b7a76c6a67a8cb5b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9">USB_ADDR0_TX_ADDR0_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 0 </p>

</div>
</div>
<a class="anchor" id="ga8f6f7121f0fcf86c1f6cb40320c9fce3"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR1_RX_ADDR1_RX" ref="ga8f6f7121f0fcf86c1f6cb40320c9fce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3">USB_ADDR1_RX_ADDR1_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 1 </p>

</div>
</div>
<a class="anchor" id="ga3a69f827b92180ac727ef2b71053ffe9"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR1_TX_ADDR1_TX" ref="ga3a69f827b92180ac727ef2b71053ffe9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9">USB_ADDR1_TX_ADDR1_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 1 </p>

</div>
</div>
<a class="anchor" id="ga4ce92de63cc930b0686aa703451670e7"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR2_RX_ADDR2_RX" ref="ga4ce92de63cc930b0686aa703451670e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7">USB_ADDR2_RX_ADDR2_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 2 </p>

</div>
</div>
<a class="anchor" id="ga3e5882d2f9c800f802d512460f64cc27"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR2_TX_ADDR2_TX" ref="ga3e5882d2f9c800f802d512460f64cc27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27">USB_ADDR2_TX_ADDR2_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 2 </p>

</div>
</div>
<a class="anchor" id="ga5c912baa8640f44ffdad020a9cf3eda7"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR3_RX_ADDR3_RX" ref="ga5c912baa8640f44ffdad020a9cf3eda7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7">USB_ADDR3_RX_ADDR3_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 3 </p>

</div>
</div>
<a class="anchor" id="gab1b688d42257abdcc81b89db80a2ff92"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR3_TX_ADDR3_TX" ref="gab1b688d42257abdcc81b89db80a2ff92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92">USB_ADDR3_TX_ADDR3_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 3 </p>

</div>
</div>
<a class="anchor" id="ga1a18d4c41c96e4d6030040017e5749c5"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR4_RX_ADDR4_RX" ref="ga1a18d4c41c96e4d6030040017e5749c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5">USB_ADDR4_RX_ADDR4_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 4 </p>

</div>
</div>
<a class="anchor" id="ga83f5b7d19cee8505299d4878ccc5575e"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR4_TX_ADDR4_TX" ref="ga83f5b7d19cee8505299d4878ccc5575e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e">USB_ADDR4_TX_ADDR4_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 4 </p>

</div>
</div>
<a class="anchor" id="gacd684a969affde01213327484282ad85"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR5_RX_ADDR5_RX" ref="gacd684a969affde01213327484282ad85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85">USB_ADDR5_RX_ADDR5_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 5 </p>

</div>
</div>
<a class="anchor" id="ga87638ae40365a8baf258baeccb812129"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR5_TX_ADDR5_TX" ref="ga87638ae40365a8baf258baeccb812129" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129">USB_ADDR5_TX_ADDR5_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 5 </p>

</div>
</div>
<a class="anchor" id="ga8fc7d1677761257a68f9fbdd9f0cfea6"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR6_RX_ADDR6_RX" ref="ga8fc7d1677761257a68f9fbdd9f0cfea6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6">USB_ADDR6_RX_ADDR6_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 6 </p>

</div>
</div>
<a class="anchor" id="ga1083183ce6a94d63d89476d2578f17d7"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR6_TX_ADDR6_TX" ref="ga1083183ce6a94d63d89476d2578f17d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7">USB_ADDR6_TX_ADDR6_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 6 </p>

</div>
</div>
<a class="anchor" id="ga54a15bf0bc533eb9b0f9277287b40006"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR7_RX_ADDR7_RX" ref="ga54a15bf0bc533eb9b0f9277287b40006" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006">USB_ADDR7_RX_ADDR7_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 7 </p>

</div>
</div>
<a class="anchor" id="ga058df52c30718664b5d445d549305904"></a><!-- doxytag: member="stm32f10x.h::USB_ADDR7_TX_ADDR7_TX" ref="ga058df52c30718664b5d445d549305904" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904">USB_ADDR7_TX_ADDR7_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 7 </p>

</div>
</div>
<a class="anchor" id="ga36f0fc4eae4218739ae19da47d529829"></a><!-- doxytag: member="stm32f10x.h::USB_BTABLE_BTABLE" ref="ga36f0fc4eae4218739ae19da47d529829" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829">USB_BTABLE_BTABLE</a>&#160;&#160;&#160;((uint16_t)0xFFF8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Buffer Table Buffer descriptor table </p>

</div>
</div>
<a class="anchor" id="gaf00ba2990a5f24fb0e05802d82f24abc"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_CTRM" ref="gaf00ba2990a5f24fb0e05802d82f24abc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">USB_CNTR_CTRM</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="gaa5f7187f084256a9445a3cac84b11cb5"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_ERRM" ref="gaa5f7187f084256a9445a3cac84b11cb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">USB_CNTR_ERRM</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="ga71fe7bddc1d39bf24e1bca420210f31c"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_ESOFM" ref="ga71fe7bddc1d39bf24e1bca420210f31c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">USB_CNTR_ESOFM</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Expected Start Of Frame Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="ga36c68275445560edf0ccb7aa76bc769f"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_FRES" ref="ga36c68275445560edf0ccb7aa76bc769f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">USB_CNTR_FRES</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Force USB Reset </p>

</div>
</div>
<a class="anchor" id="gaec679add6d4151c3b39e43a33e05466a"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_FSUSP" ref="gaec679add6d4151c3b39e43a33e05466a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">USB_CNTR_FSUSP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Force suspend </p>

</div>
</div>
<a class="anchor" id="ga1f1470b7921ac311a949ec100cf0228a"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_LP_MODE" ref="ga1f1470b7921ac311a949ec100cf0228a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a">USB_CNTR_LP_MODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Low-power mode </p>

</div>
</div>
<a class="anchor" id="ga2829af32a785e947b469b2bb0702ac8d"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_PDWN" ref="ga2829af32a785e947b469b2bb0702ac8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">USB_CNTR_PDWN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power down </p>

</div>
</div>
<a class="anchor" id="gaaf2a125a2e5bc4362faa7be62f6dafc6"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_PMAOVRM" ref="gaaf2a125a2e5bc4362faa7be62f6dafc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">USB_CNTR_PMAOVRM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Packet Memory Area Over / Underrun Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="ga4542414ab68ac0a722f9f3853b5c7a84"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_RESETM" ref="ga4542414ab68ac0a722f9f3853b5c7a84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">USB_CNTR_RESETM</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RESET Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="ga4dfc6611f4a04fd70dbe993d81d421e3"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_RESUME" ref="ga4dfc6611f4a04fd70dbe993d81d421e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">USB_CNTR_RESUME</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Resume request </p>

</div>
</div>
<a class="anchor" id="gae21d26a7822bae0b6cc512782a75d44e"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_SOFM" ref="gae21d26a7822bae0b6cc512782a75d44e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">USB_CNTR_SOFM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Of Frame Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="ga0ae46eb0e83618bc7267543b7e6beaea"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_SUSPM" ref="ga0ae46eb0e83618bc7267543b7e6beaea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">USB_CNTR_SUSPM</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Suspend mode Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="gaa88ca8d955846272e2541b8e13f29343"></a><!-- doxytag: member="stm32f10x.h::USB_CNTR_WKUPM" ref="gaa88ca8d955846272e2541b8e13f29343" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">USB_CNTR_WKUPM</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wakeup Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="gaeefaa008964bdd59f0ed9ddf4cd2ed2e"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_0_BLSIZE_0" ref="gaeefaa008964bdd59f0ed9ddf4cd2ed2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">USB_COUNT0_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="gabd0a98aea86fdfacc1cfe9cadad7ee07"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_0_COUNT0_RX_0" ref="gabd0a98aea86fdfacc1cfe9cadad7ee07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07">USB_COUNT0_RX_0_COUNT0_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="gabb82ead106e311e0c84619fa34587bcd"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_0_NUM_BLOCK_0" ref="gabb82ead106e311e0c84619fa34587bcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd">USB_COUNT0_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="ga506b3fb239fbb87afa7d2efb1f2a2ce7"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_0_NUM_BLOCK_0_0" ref="ga506b3fb239fbb87afa7d2efb1f2a2ce7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7">USB_COUNT0_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga29484bb25ef911e36e082cdc4f5a0fa4"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_0_NUM_BLOCK_0_1" ref="ga29484bb25ef911e36e082cdc4f5a0fa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4">USB_COUNT0_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadcc8d932a7d2487102ed799ac702e555"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_0_NUM_BLOCK_0_2" ref="gadcc8d932a7d2487102ed799ac702e555" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555">USB_COUNT0_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf76b3ced5cc0ccfea96d770f0149f219"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_0_NUM_BLOCK_0_3" ref="gaf76b3ced5cc0ccfea96d770f0149f219" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219">USB_COUNT0_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga449760d8d9d094c5c19bf18c3e46a689"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_0_NUM_BLOCK_0_4" ref="ga449760d8d9d094c5c19bf18c3e46a689" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689">USB_COUNT0_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaa5c46a3ac9c5283e9a3ee59ba06d2e94"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_1_BLSIZE_1" ref="gaa5c46a3ac9c5283e9a3ee59ba06d2e94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">USB_COUNT0_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="gae8f135196c703a71f4e326d01bf1a0c7"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_1_COUNT0_RX_1" ref="gae8f135196c703a71f4e326d01bf1a0c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7">USB_COUNT0_RX_1_COUNT0_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga05050fce6b3909c5895758a441d280ed"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_1_NUM_BLOCK_1" ref="ga05050fce6b3909c5895758a441d280ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed">USB_COUNT0_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="ga7daa0d84fff66a85cc3f92d77cbbc767"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_1_NUM_BLOCK_1_0" ref="ga7daa0d84fff66a85cc3f92d77cbbc767" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767">USB_COUNT0_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga77b11974ba84ca452333b84de23a683d"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_1_NUM_BLOCK_1_1" ref="ga77b11974ba84ca452333b84de23a683d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d">USB_COUNT0_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga784adbc265dd5ba53a298d1cc2ee50ab"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_1_NUM_BLOCK_1_2" ref="ga784adbc265dd5ba53a298d1cc2ee50ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab">USB_COUNT0_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga42e21d2a0bf4043ca49f13bd502386f2"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_1_NUM_BLOCK_1_3" ref="ga42e21d2a0bf4043ca49f13bd502386f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2">USB_COUNT0_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga3031e3c73a24634493bdadcb1ae024b9"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_1_NUM_BLOCK_1_4" ref="ga3031e3c73a24634493bdadcb1ae024b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9">USB_COUNT0_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga58c255da617493dfc6a1ad5368683e90"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_BLSIZE" ref="ga58c255da617493dfc6a1ad5368683e90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90">USB_COUNT0_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="ga88b8f138bd79d878fd6bc75781b31e3d"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_COUNT0_RX" ref="ga88b8f138bd79d878fd6bc75781b31e3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d">USB_COUNT0_RX_COUNT0_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="gaf16db460f896a78fecb0a08268b722cb"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_NUM_BLOCK" ref="gaf16db460f896a78fecb0a08268b722cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb">USB_COUNT0_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="ga4e9f21700e6a42c1da83c03b3a171c6a"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_NUM_BLOCK_0" ref="ga4e9f21700e6a42c1da83c03b3a171c6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a">USB_COUNT0_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7ae8fd5c6023a7ca3055b4e1b6dface0"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_NUM_BLOCK_1" ref="ga7ae8fd5c6023a7ca3055b4e1b6dface0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0">USB_COUNT0_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gace62d96a61d74274875079d890a9d505"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_NUM_BLOCK_2" ref="gace62d96a61d74274875079d890a9d505" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505">USB_COUNT0_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf8df50dc4c9e28592e9571abab3be48c"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_NUM_BLOCK_3" ref="gaf8df50dc4c9e28592e9571abab3be48c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c">USB_COUNT0_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga8598416841142daa1bd67e7d111a5443"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_RX_NUM_BLOCK_4" ref="ga8598416841142daa1bd67e7d111a5443" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443">USB_COUNT0_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8e05d74911c3f2f4b1cddcb38460614c"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_TX_0_COUNT0_TX_0" ref="ga8e05d74911c3f2f4b1cddcb38460614c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c">USB_COUNT0_TX_0_COUNT0_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 0 (low) </p>

</div>
</div>
<a class="anchor" id="ga66b03301f59b970f09fff74d2a791cf9"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_TX_1_COUNT0_TX_1" ref="ga66b03301f59b970f09fff74d2a791cf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9">USB_COUNT0_TX_1_COUNT0_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 0 (high) </p>

</div>
</div>
<a class="anchor" id="ga6466be66a32084aa426aeeca5ef74611"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT0_TX_COUNT0_TX" ref="ga6466be66a32084aa426aeeca5ef74611" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611">USB_COUNT0_TX_COUNT0_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 0 </p>

</div>
</div>
<a class="anchor" id="gadebc7a5b54043adb49da9b9e51e00d39"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_0_BLSIZE_0" ref="gadebc7a5b54043adb49da9b9e51e00d39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39">USB_COUNT1_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="gad806854db64e804920a3005cad144e33"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_0_COUNT1_RX_0" ref="gad806854db64e804920a3005cad144e33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33">USB_COUNT1_RX_0_COUNT1_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="ga142a1df236a2d80950df352a5cd8ab49"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_0_NUM_BLOCK_0" ref="ga142a1df236a2d80950df352a5cd8ab49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49">USB_COUNT1_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="ga0518f94c4361d4124217e6a65a868b00"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_0_NUM_BLOCK_0_0" ref="ga0518f94c4361d4124217e6a65a868b00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00">USB_COUNT1_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1a2eaf3f44c1fae9411f562e5824a7b9"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_0_NUM_BLOCK_0_1" ref="ga1a2eaf3f44c1fae9411f562e5824a7b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9">USB_COUNT1_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf8496248f78af8e025722724b505c2d3"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_0_NUM_BLOCK_0_2" ref="gaf8496248f78af8e025722724b505c2d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3">USB_COUNT1_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga91af9576d467858984f67791a248e6e7"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_0_NUM_BLOCK_0_3" ref="ga91af9576d467858984f67791a248e6e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7">USB_COUNT1_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gacf75af61fa3d097673e3962d5328759d"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_0_NUM_BLOCK_0_4" ref="gacf75af61fa3d097673e3962d5328759d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d">USB_COUNT1_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga4fb7ab13751b1bb20927f93407e78d65"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_1_BLSIZE_1" ref="ga4fb7ab13751b1bb20927f93407e78d65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65">USB_COUNT1_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="gad02d00bc945a618aeace5e452c4ba253"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_1_COUNT1_RX_1" ref="gad02d00bc945a618aeace5e452c4ba253" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253">USB_COUNT1_RX_1_COUNT1_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga548b49b414b09518b7d53aa8d909dd3e"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_1_NUM_BLOCK_1" ref="ga548b49b414b09518b7d53aa8d909dd3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e">USB_COUNT1_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="ga40fd3bcecfad1f9e86d62e9821f5b975"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_1_NUM_BLOCK_1_0" ref="ga40fd3bcecfad1f9e86d62e9821f5b975" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975">USB_COUNT1_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf02e58910d5f8eb1b19747de91644f36"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_1_NUM_BLOCK_1_1" ref="gaf02e58910d5f8eb1b19747de91644f36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36">USB_COUNT1_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacd017cd17e28cfa3e91b20f1ef6fce80"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_1_NUM_BLOCK_1_2" ref="gacd017cd17e28cfa3e91b20f1ef6fce80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80">USB_COUNT1_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6a344c7f66f4b101c7791d5fcc4b9387"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_1_NUM_BLOCK_1_3" ref="ga6a344c7f66f4b101c7791d5fcc4b9387" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387">USB_COUNT1_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf9e0aee385a54249b15731e1e2bc0ebb"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_1_NUM_BLOCK_1_4" ref="gaf9e0aee385a54249b15731e1e2bc0ebb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb">USB_COUNT1_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf24d9a6da5f07f6e2d315877c5fb0925"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_BLSIZE" ref="gaf24d9a6da5f07f6e2d315877c5fb0925" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925">USB_COUNT1_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="gad111b8464ce99b4eafce3627f3f6290a"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_COUNT1_RX" ref="gad111b8464ce99b4eafce3627f3f6290a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a">USB_COUNT1_RX_COUNT1_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="ga4ab1be6d4747c02c471043d8e54bb217"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_NUM_BLOCK" ref="ga4ab1be6d4747c02c471043d8e54bb217" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217">USB_COUNT1_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="gacb6ed54fd59e77e756bad640d49c69cc"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_NUM_BLOCK_0" ref="gacb6ed54fd59e77e756bad640d49c69cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc">USB_COUNT1_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga790c6f6b1abb553b10c72f3004d9446d"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_NUM_BLOCK_1" ref="ga790c6f6b1abb553b10c72f3004d9446d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d">USB_COUNT1_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaaa42d8c47d90f4262eb6f156b2cfaf7c"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_NUM_BLOCK_2" ref="gaaa42d8c47d90f4262eb6f156b2cfaf7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c">USB_COUNT1_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga681a6d2ddd4de93d7cf1a573d1901351"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_NUM_BLOCK_3" ref="ga681a6d2ddd4de93d7cf1a573d1901351" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351">USB_COUNT1_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae0650bffd6e1c4fa53614884f036cd85"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_RX_NUM_BLOCK_4" ref="gae0650bffd6e1c4fa53614884f036cd85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85">USB_COUNT1_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga3a8a1a09e0f6db50066db6392ad29ada"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_TX_0_COUNT1_TX_0" ref="ga3a8a1a09e0f6db50066db6392ad29ada" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada">USB_COUNT1_TX_0_COUNT1_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 1 (low) </p>

</div>
</div>
<a class="anchor" id="ga4f97f69dd4118bdd98b6c61348a3897b"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_TX_1_COUNT1_TX_1" ref="ga4f97f69dd4118bdd98b6c61348a3897b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b">USB_COUNT1_TX_1_COUNT1_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 1 (high) </p>

</div>
</div>
<a class="anchor" id="gabe051d0cb7517877860a5a38e5e31373"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT1_TX_COUNT1_TX" ref="gabe051d0cb7517877860a5a38e5e31373" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373">USB_COUNT1_TX_COUNT1_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 1 </p>

</div>
</div>
<a class="anchor" id="ga89ed7be1ce46ae7952d51d38618d7a82"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_0_BLSIZE_0" ref="ga89ed7be1ce46ae7952d51d38618d7a82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82">USB_COUNT2_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="gad29fa5a39578290c4559d812c68751a6"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_0_COUNT2_RX_0" ref="gad29fa5a39578290c4559d812c68751a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6">USB_COUNT2_RX_0_COUNT2_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="ga51249f809be2ee225513613e6b8189dd"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_0_NUM_BLOCK_0" ref="ga51249f809be2ee225513613e6b8189dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd">USB_COUNT2_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="gace1831486761d9efda4d1bb44899cb62"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_0_NUM_BLOCK_0_0" ref="gace1831486761d9efda4d1bb44899cb62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62">USB_COUNT2_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6ae2d71c7457670bc3e73864f6652e34"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_0_NUM_BLOCK_0_1" ref="ga6ae2d71c7457670bc3e73864f6652e34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34">USB_COUNT2_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9510ae0cc724af72c3b6abe96438613c"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_0_NUM_BLOCK_0_2" ref="ga9510ae0cc724af72c3b6abe96438613c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c">USB_COUNT2_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gab703e72c99a86356fc94975661ee3dfa"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_0_NUM_BLOCK_0_3" ref="gab703e72c99a86356fc94975661ee3dfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa">USB_COUNT2_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga0348126db3c9e40f3ed4eb77d256fd4f"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_0_NUM_BLOCK_0_4" ref="ga0348126db3c9e40f3ed4eb77d256fd4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f">USB_COUNT2_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf8e9c03223bb6f8e2977672a33e67510"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_1_BLSIZE_1" ref="gaf8e9c03223bb6f8e2977672a33e67510" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510">USB_COUNT2_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="gaaa3a9d85f8530c4249512470bf14a09a"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_1_COUNT2_RX_1" ref="gaaa3a9d85f8530c4249512470bf14a09a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a">USB_COUNT2_RX_1_COUNT2_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga9f6d2a2f6909cbf3543629548ba51fc2"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_1_NUM_BLOCK_1" ref="ga9f6d2a2f6909cbf3543629548ba51fc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2">USB_COUNT2_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="ga6b0998980832f7ef957bec3547d041d8"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_1_NUM_BLOCK_1_0" ref="ga6b0998980832f7ef957bec3547d041d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8">USB_COUNT2_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga224166bbab0f16a95962d3c1e704e14e"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_1_NUM_BLOCK_1_1" ref="ga224166bbab0f16a95962d3c1e704e14e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e">USB_COUNT2_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7b53c6be129906d7d63d9b88384e7ed2"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_1_NUM_BLOCK_1_2" ref="ga7b53c6be129906d7d63d9b88384e7ed2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2">USB_COUNT2_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga50c773e3a2503f6c5e3e88b2d56f1d1d"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_1_NUM_BLOCK_1_3" ref="ga50c773e3a2503f6c5e3e88b2d56f1d1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d">USB_COUNT2_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gabb0cf76c39101eab6b9bd733c1f33716"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_1_NUM_BLOCK_1_4" ref="gabb0cf76c39101eab6b9bd733c1f33716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716">USB_COUNT2_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8133ed1eea2001d225d3d67ae3c6d295"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_BLSIZE" ref="ga8133ed1eea2001d225d3d67ae3c6d295" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295">USB_COUNT2_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="ga91afa91a2ee7defcdf8d1ba838b73807"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_COUNT2_RX" ref="ga91afa91a2ee7defcdf8d1ba838b73807" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807">USB_COUNT2_RX_COUNT2_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="ga1902896254353e9344b99390c9443000"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_NUM_BLOCK" ref="ga1902896254353e9344b99390c9443000" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000">USB_COUNT2_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="gaab5bad5394270a8023743caef811f8d0"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_NUM_BLOCK_0" ref="gaab5bad5394270a8023743caef811f8d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0">USB_COUNT2_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga30874750b9a8b3a1234dd9e75d80a141"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_NUM_BLOCK_1" ref="ga30874750b9a8b3a1234dd9e75d80a141" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141">USB_COUNT2_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5b60b2edd03d164ca17f45d2c45bd866"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_NUM_BLOCK_2" ref="ga5b60b2edd03d164ca17f45d2c45bd866" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866">USB_COUNT2_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaa9dffc0dd597466cff67431ff448acbc"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_NUM_BLOCK_3" ref="gaa9dffc0dd597466cff67431ff448acbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc">USB_COUNT2_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga2cd2741b81e7c3962b75be28af6a35f6"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_RX_NUM_BLOCK_4" ref="ga2cd2741b81e7c3962b75be28af6a35f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6">USB_COUNT2_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga01ceedf8b93ee2c7db35dd48f7d5829a"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_TX_0_COUNT2_TX_0" ref="ga01ceedf8b93ee2c7db35dd48f7d5829a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a">USB_COUNT2_TX_0_COUNT2_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 2 (low) </p>

</div>
</div>
<a class="anchor" id="ga5704e964fed758eb96b09997c19abad5"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_TX_1_COUNT2_TX_1" ref="ga5704e964fed758eb96b09997c19abad5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5">USB_COUNT2_TX_1_COUNT2_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 2 (high) </p>

</div>
</div>
<a class="anchor" id="ga43a846405c7a0852212ddc1f517a6138"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT2_TX_COUNT2_TX" ref="ga43a846405c7a0852212ddc1f517a6138" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138">USB_COUNT2_TX_COUNT2_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 2 </p>

</div>
</div>
<a class="anchor" id="ga95ab0273f7e420e1c718fb591d44142f"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_0_BLSIZE_0" ref="ga95ab0273f7e420e1c718fb591d44142f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f">USB_COUNT3_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="ga35f86e7dd0bdaa14454613ce773b36be"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_0_COUNT3_RX_0" ref="ga35f86e7dd0bdaa14454613ce773b36be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be">USB_COUNT3_RX_0_COUNT3_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="gaf80e5e92027d75c9c2e7bae05304759a"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_0_NUM_BLOCK_0" ref="gaf80e5e92027d75c9c2e7bae05304759a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a">USB_COUNT3_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="gad7a399d2c4a6677ccf3f7388f0ec1af5"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_0_NUM_BLOCK_0_0" ref="gad7a399d2c4a6677ccf3f7388f0ec1af5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5">USB_COUNT3_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga364d64e94330be32c1d29f7b4da2d84f"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_0_NUM_BLOCK_0_1" ref="ga364d64e94330be32c1d29f7b4da2d84f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f">USB_COUNT3_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga88c90043536e912ad1d906b736b12eb2"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_0_NUM_BLOCK_0_2" ref="ga88c90043536e912ad1d906b736b12eb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2">USB_COUNT3_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga02813cf6149e593a06e76366a574f5bb"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_0_NUM_BLOCK_0_3" ref="ga02813cf6149e593a06e76366a574f5bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb">USB_COUNT3_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga8636cbba20c6dd1d0d47dab9ae9bad04"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_0_NUM_BLOCK_0_4" ref="ga8636cbba20c6dd1d0d47dab9ae9bad04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04">USB_COUNT3_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga292e02c41e73a31a9670c91271700031"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_1_BLSIZE_1" ref="ga292e02c41e73a31a9670c91271700031" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031">USB_COUNT3_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="gac983eb2e53866d74ea8c7423294e27f0"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_1_COUNT3_RX_1" ref="gac983eb2e53866d74ea8c7423294e27f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0">USB_COUNT3_RX_1_COUNT3_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="gab3dc8cad5df5e048f6ce420926dfa3a7"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_1_NUM_BLOCK_1" ref="gab3dc8cad5df5e048f6ce420926dfa3a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7">USB_COUNT3_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="ga58b72ae69111227f1cae04168c721aaa"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_1_NUM_BLOCK_1_0" ref="ga58b72ae69111227f1cae04168c721aaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa">USB_COUNT3_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf2712471ea0c1eac0fa900568205daa9"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_1_NUM_BLOCK_1_1" ref="gaf2712471ea0c1eac0fa900568205daa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9">USB_COUNT3_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0b56366bb66ae13c62492efa9cd087a0"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_1_NUM_BLOCK_1_2" ref="ga0b56366bb66ae13c62492efa9cd087a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0">USB_COUNT3_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga921481514c0bda9e887de808998ed359"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_1_NUM_BLOCK_1_3" ref="ga921481514c0bda9e887de808998ed359" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359">USB_COUNT3_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gadfc2bc433f3b457cac18bb781ab3c254"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_1_NUM_BLOCK_1_4" ref="gadfc2bc433f3b457cac18bb781ab3c254" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254">USB_COUNT3_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga2ea88c4bc2909e5acc57d07df0d695c2"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_BLSIZE" ref="ga2ea88c4bc2909e5acc57d07df0d695c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2">USB_COUNT3_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="gae601b49c9405e0bb464eb3e277159df7"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_COUNT3_RX" ref="gae601b49c9405e0bb464eb3e277159df7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7">USB_COUNT3_RX_COUNT3_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="ga695b15f680c6f8555949762243c9b0a7"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_NUM_BLOCK" ref="ga695b15f680c6f8555949762243c9b0a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7">USB_COUNT3_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="gaa6d0f75680d4cfd19385b9c6bdceaa66"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_NUM_BLOCK_0" ref="gaa6d0f75680d4cfd19385b9c6bdceaa66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66">USB_COUNT3_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0013e71026d28f4a9b8ebb2a3e517227"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_NUM_BLOCK_1" ref="ga0013e71026d28f4a9b8ebb2a3e517227" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227">USB_COUNT3_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gada52f2f25530d758c807ee6ba0e57231"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_NUM_BLOCK_2" ref="gada52f2f25530d758c807ee6ba0e57231" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231">USB_COUNT3_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gacdf31fea84640d7fbe1adb6e655e669d"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_NUM_BLOCK_3" ref="gacdf31fea84640d7fbe1adb6e655e669d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d">USB_COUNT3_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga97e3089882278553b8f339e87bfb6241"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_RX_NUM_BLOCK_4" ref="ga97e3089882278553b8f339e87bfb6241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241">USB_COUNT3_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga23ab40e0542ae1c6ddd21d9610c7414e"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_TX_0_COUNT3_TX_0" ref="ga23ab40e0542ae1c6ddd21d9610c7414e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e">USB_COUNT3_TX_0_COUNT3_TX_0</a>&#160;&#160;&#160;((uint16_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 3 (low) </p>

</div>
</div>
<a class="anchor" id="ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_TX_1_COUNT3_TX_1" ref="ga2a7d9d78950ebdf3ca4a6eaa7dd6b909" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">USB_COUNT3_TX_1_COUNT3_TX_1</a>&#160;&#160;&#160;((uint16_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 3 (high) </p>

</div>
</div>
<a class="anchor" id="ga0b61342117bb4f9b3d638dfb564c7d1f"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT3_TX_COUNT3_TX" ref="ga0b61342117bb4f9b3d638dfb564c7d1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f">USB_COUNT3_TX_COUNT3_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 3 </p>

</div>
</div>
<a class="anchor" id="gab637abe54b3de44707513cde5bcb8424"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_0_BLSIZE_0" ref="gab637abe54b3de44707513cde5bcb8424" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424">USB_COUNT4_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="gac3e118f03aff3fef293d7a1a29a77952"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_0_COUNT4_RX_0" ref="gac3e118f03aff3fef293d7a1a29a77952" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952">USB_COUNT4_RX_0_COUNT4_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="ga66145d20783f563b08b083b220863ff7"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_0_NUM_BLOCK_0" ref="ga66145d20783f563b08b083b220863ff7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7">USB_COUNT4_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="gaa4c31be1adf15d7d9cc85befdaf68b89"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_0_NUM_BLOCK_0_0" ref="gaa4c31be1adf15d7d9cc85befdaf68b89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89">USB_COUNT4_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaeb598992bac6e703dd91fde8e618771b"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_0_NUM_BLOCK_0_1" ref="gaeb598992bac6e703dd91fde8e618771b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b">USB_COUNT4_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacda75878ba97e8cb6f55f9eec73c16d1"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_0_NUM_BLOCK_0_2" ref="gacda75878ba97e8cb6f55f9eec73c16d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1">USB_COUNT4_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gafa3ba819eb08c96e36961cf27dd5047b"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_0_NUM_BLOCK_0_3" ref="gafa3ba819eb08c96e36961cf27dd5047b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b">USB_COUNT4_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga33f27fc34dcbb6bcfbcdc57cc1145ee9"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_0_NUM_BLOCK_0_4" ref="ga33f27fc34dcbb6bcfbcdc57cc1145ee9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">USB_COUNT4_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga552fd27d3768fe7bfa860b97e9d1321d"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_1_BLSIZE_1" ref="ga552fd27d3768fe7bfa860b97e9d1321d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d">USB_COUNT4_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="ga341680c85474ae283122dbfda527f7eb"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_1_COUNT4_RX_1" ref="ga341680c85474ae283122dbfda527f7eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb">USB_COUNT4_RX_1_COUNT4_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga311a144c7f2f97a7a8a07e60fddc539e"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_1_NUM_BLOCK_1" ref="ga311a144c7f2f97a7a8a07e60fddc539e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e">USB_COUNT4_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="gab75df097c1a96dec6eda7aaee267d007"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_1_NUM_BLOCK_1_0" ref="gab75df097c1a96dec6eda7aaee267d007" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007">USB_COUNT4_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacf386033654fc3d717fee3125998874f"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_1_NUM_BLOCK_1_1" ref="gacf386033654fc3d717fee3125998874f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f">USB_COUNT4_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa192016d2af94ffbc4e2527911782e64"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_1_NUM_BLOCK_1_2" ref="gaa192016d2af94ffbc4e2527911782e64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64">USB_COUNT4_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5fdfeb4ecc9bc9209d52050799053a4e"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_1_NUM_BLOCK_1_3" ref="ga5fdfeb4ecc9bc9209d52050799053a4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e">USB_COUNT4_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6fa689a90257ee009b2fcf8fdd892853"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_1_NUM_BLOCK_1_4" ref="ga6fa689a90257ee009b2fcf8fdd892853" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853">USB_COUNT4_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gabb387270d441cbcacf45ccbbed7d2a61"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_BLSIZE" ref="gabb387270d441cbcacf45ccbbed7d2a61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61">USB_COUNT4_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="ga009652e83a062c259d733ae599a4eaae"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_COUNT4_RX" ref="ga009652e83a062c259d733ae599a4eaae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae">USB_COUNT4_RX_COUNT4_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="ga13a044c52a7d4be49f4d2d7ae4608384"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_NUM_BLOCK" ref="ga13a044c52a7d4be49f4d2d7ae4608384" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384">USB_COUNT4_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="ga7410cb901e0b33303b76443b23c5512c"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_NUM_BLOCK_0" ref="ga7410cb901e0b33303b76443b23c5512c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c">USB_COUNT4_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga44c381cb684c140dfab2cb611eb8480d"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_NUM_BLOCK_1" ref="ga44c381cb684c140dfab2cb611eb8480d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d">USB_COUNT4_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1fd9e641148320c33274dc03a36bbbb6"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_NUM_BLOCK_2" ref="ga1fd9e641148320c33274dc03a36bbbb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6">USB_COUNT4_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaeaaf2ec212c84d7210afbbeff64e2dba"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_NUM_BLOCK_3" ref="gaeaaf2ec212c84d7210afbbeff64e2dba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba">USB_COUNT4_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga166cf86b8b0997653df6a3c6469dbf5d"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_RX_NUM_BLOCK_4" ref="ga166cf86b8b0997653df6a3c6469dbf5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d">USB_COUNT4_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gac6c7e3c3111a01a49b24a6023deb2a27"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_TX_0_COUNT4_TX_0" ref="gac6c7e3c3111a01a49b24a6023deb2a27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27">USB_COUNT4_TX_0_COUNT4_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 4 (low) </p>

</div>
</div>
<a class="anchor" id="ga497d72946c17156a3c4e5fab4f04bbcb"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_TX_1_COUNT4_TX_1" ref="ga497d72946c17156a3c4e5fab4f04bbcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb">USB_COUNT4_TX_1_COUNT4_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 4 (high) </p>

</div>
</div>
<a class="anchor" id="ga799bcab3d651b3c536783fc28d45deb2"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT4_TX_COUNT4_TX" ref="ga799bcab3d651b3c536783fc28d45deb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2">USB_COUNT4_TX_COUNT4_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 4 </p>

</div>
</div>
<a class="anchor" id="gafedf3bc905d24c1a183464de1eb37d0e"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_0_BLSIZE_0" ref="gafedf3bc905d24c1a183464de1eb37d0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e">USB_COUNT5_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="ga0d891204b7a783b7a0f48758e9bc3801"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_0_COUNT5_RX_0" ref="ga0d891204b7a783b7a0f48758e9bc3801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801">USB_COUNT5_RX_0_COUNT5_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="ga8e3189bb99916c8f1de960f195c64204"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_0_NUM_BLOCK_0" ref="ga8e3189bb99916c8f1de960f195c64204" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204">USB_COUNT5_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="ga3f8960839d232792e5f03018573ac166"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_0_NUM_BLOCK_0_0" ref="ga3f8960839d232792e5f03018573ac166" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166">USB_COUNT5_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7f4045ebc4e99ca0a87904934c609f94"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_0_NUM_BLOCK_0_1" ref="ga7f4045ebc4e99ca0a87904934c609f94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94">USB_COUNT5_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae6b0476f026153dd0ce4b1b3958ec68f"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_0_NUM_BLOCK_0_2" ref="gae6b0476f026153dd0ce4b1b3958ec68f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f">USB_COUNT5_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf685080c4ad7960cdc491bab14646219"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_0_NUM_BLOCK_0_3" ref="gaf685080c4ad7960cdc491bab14646219" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219">USB_COUNT5_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga9074f5cc42e2ff6281f4122815edccd5"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_0_NUM_BLOCK_0_4" ref="ga9074f5cc42e2ff6281f4122815edccd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5">USB_COUNT5_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga1bc337769fdfdae8dbca3859e6c73dce"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_1_BLSIZE_1" ref="ga1bc337769fdfdae8dbca3859e6c73dce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce">USB_COUNT5_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="ga9c36cc476f3adadd448e0513b6bf39c6"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_1_COUNT5_RX_1" ref="ga9c36cc476f3adadd448e0513b6bf39c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6">USB_COUNT5_RX_1_COUNT5_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga55c2f8f6a6433e61264d950139824c03"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_1_NUM_BLOCK_1" ref="ga55c2f8f6a6433e61264d950139824c03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03">USB_COUNT5_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="gac154eb9b4430398a9f6cec73735cf696"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_1_NUM_BLOCK_1_0" ref="gac154eb9b4430398a9f6cec73735cf696" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696">USB_COUNT5_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9c0407a2d6f64e51a9bf29a1f73eee55"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_1_NUM_BLOCK_1_1" ref="ga9c0407a2d6f64e51a9bf29a1f73eee55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55">USB_COUNT5_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga64f0457e141894a4285f2aff5e523861"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_1_NUM_BLOCK_1_2" ref="ga64f0457e141894a4285f2aff5e523861" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861">USB_COUNT5_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6ce90baf290473b81235f97c4a418ab2"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_1_NUM_BLOCK_1_3" ref="ga6ce90baf290473b81235f97c4a418ab2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2">USB_COUNT5_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga0af1794e0b7503d7f0122d9f5d11b1d7"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_1_NUM_BLOCK_1_4" ref="ga0af1794e0b7503d7f0122d9f5d11b1d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7">USB_COUNT5_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga2b21a5926cbbc55f725e2716ea9b7285"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_BLSIZE" ref="ga2b21a5926cbbc55f725e2716ea9b7285" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285">USB_COUNT5_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="gac6d5932d0ea6fd0cd6f6a4a2f728abba"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_COUNT5_RX" ref="gac6d5932d0ea6fd0cd6f6a4a2f728abba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba">USB_COUNT5_RX_COUNT5_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="ga1f344dca8655341d8926797f3537c689"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_NUM_BLOCK" ref="ga1f344dca8655341d8926797f3537c689" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689">USB_COUNT5_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="gab8dddaf43acc52251aad974a51b65fe2"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_NUM_BLOCK_0" ref="gab8dddaf43acc52251aad974a51b65fe2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2">USB_COUNT5_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad3c671b0d9ade6209c05911faf87bae8"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_NUM_BLOCK_1" ref="gad3c671b0d9ade6209c05911faf87bae8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8">USB_COUNT5_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6e799bdd938d11cab9a3e102ed78fd99"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_NUM_BLOCK_2" ref="ga6e799bdd938d11cab9a3e102ed78fd99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99">USB_COUNT5_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2c34e5ad0c5f961f4cec16fdf9db4340"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_NUM_BLOCK_3" ref="ga2c34e5ad0c5f961f4cec16fdf9db4340" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340">USB_COUNT5_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga54cbef96667d9c2f7e82439bd07610c2"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_RX_NUM_BLOCK_4" ref="ga54cbef96667d9c2f7e82439bd07610c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2">USB_COUNT5_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gabd2ce8e3c7946944039c8da300fa9f4f"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_TX_0_COUNT5_TX_0" ref="gabd2ce8e3c7946944039c8da300fa9f4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f">USB_COUNT5_TX_0_COUNT5_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 5 (low) </p>

</div>
</div>
<a class="anchor" id="ga903de2a6593e8623df0265a3aa7d2c3f"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_TX_1_COUNT5_TX_1" ref="ga903de2a6593e8623df0265a3aa7d2c3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f">USB_COUNT5_TX_1_COUNT5_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 5 (high) </p>

</div>
</div>
<a class="anchor" id="gaaa522aa2e3452118989393fa7559516e"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT5_TX_COUNT5_TX" ref="gaaa522aa2e3452118989393fa7559516e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e">USB_COUNT5_TX_COUNT5_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 5 </p>

</div>
</div>
<a class="anchor" id="gafb1bd8accdbf73d1461531d23ca1bc5c"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_0_BLSIZE_0" ref="gafb1bd8accdbf73d1461531d23ca1bc5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c">USB_COUNT6_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="ga1314f10984417f05b9e25252a21a9bd9"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_0_COUNT6_RX_0" ref="ga1314f10984417f05b9e25252a21a9bd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9">USB_COUNT6_RX_0_COUNT6_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="gaa72c65778170a0351203fedff5fbb6d4"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_0_NUM_BLOCK_0" ref="gaa72c65778170a0351203fedff5fbb6d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4">USB_COUNT6_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="gaae3c43ca573b0f3075486a96d3f83bff"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_0_NUM_BLOCK_0_0" ref="gaae3c43ca573b0f3075486a96d3f83bff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff">USB_COUNT6_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9955b4c33f02416fed3ed6162311e5ad"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_0_NUM_BLOCK_0_1" ref="ga9955b4c33f02416fed3ed6162311e5ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad">USB_COUNT6_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga42a43edac299903129ec17cfe823f7a1"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_0_NUM_BLOCK_0_2" ref="ga42a43edac299903129ec17cfe823f7a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1">USB_COUNT6_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0d368e0d6c069f261402e886162da67e"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_0_NUM_BLOCK_0_3" ref="ga0d368e0d6c069f261402e886162da67e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e">USB_COUNT6_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaeb5277d3cc2e53537cf7fb6c53c8fafa"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_0_NUM_BLOCK_0_4" ref="gaeb5277d3cc2e53537cf7fb6c53c8fafa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa">USB_COUNT6_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga95e60cccbd4eb561d4b3415f483f9d82"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_1_BLSIZE_1" ref="ga95e60cccbd4eb561d4b3415f483f9d82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82">USB_COUNT6_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="gac865707698b11877beb6186db91e45d6"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_1_COUNT6_RX_1" ref="gac865707698b11877beb6186db91e45d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6">USB_COUNT6_RX_1_COUNT6_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga45ce1f6227038549f4a52f979f82ee81"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_1_NUM_BLOCK_1" ref="ga45ce1f6227038549f4a52f979f82ee81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81">USB_COUNT6_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="ga0554791da2f68333d97599361c7b5992"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_1_NUM_BLOCK_1_0" ref="ga0554791da2f68333d97599361c7b5992" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992">USB_COUNT6_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac946eecdd872c11b3ac1ef0f7ebaa225"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_1_NUM_BLOCK_1_1" ref="gac946eecdd872c11b3ac1ef0f7ebaa225" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225">USB_COUNT6_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf58afc8b1560c1ffae4e98f43eea1b14"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_1_NUM_BLOCK_1_2" ref="gaf58afc8b1560c1ffae4e98f43eea1b14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14">USB_COUNT6_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga7076eee4a7fb33d3bdbb328c8f19ecbc"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_1_NUM_BLOCK_1_3" ref="ga7076eee4a7fb33d3bdbb328c8f19ecbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc">USB_COUNT6_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga051bf5ecf7ebf29cebcda705be29aab6"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_1_NUM_BLOCK_1_4" ref="ga051bf5ecf7ebf29cebcda705be29aab6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6">USB_COUNT6_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf1e34be42a892ec8f0b988b44da37b94"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_BLSIZE" ref="gaf1e34be42a892ec8f0b988b44da37b94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94">USB_COUNT6_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="ga0d9459e0a3d09d92824e687b25dfb3d6"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_COUNT6_RX" ref="ga0d9459e0a3d09d92824e687b25dfb3d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6">USB_COUNT6_RX_COUNT6_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="ga3b10eabb1a809d4dbac50b911375f8ac"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_NUM_BLOCK" ref="ga3b10eabb1a809d4dbac50b911375f8ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac">USB_COUNT6_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="ga0bb0fc6c7402a8ad5857e7691be53cb9"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_NUM_BLOCK_0" ref="ga0bb0fc6c7402a8ad5857e7691be53cb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9">USB_COUNT6_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9580b86793273d583a6cd07e54ea5ccb"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_NUM_BLOCK_1" ref="ga9580b86793273d583a6cd07e54ea5ccb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb">USB_COUNT6_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga91eab0bf0cdbf7223c1ebc96d5f0e79a"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_NUM_BLOCK_2" ref="ga91eab0bf0cdbf7223c1ebc96d5f0e79a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">USB_COUNT6_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga7792b0da10d5e581b9e9231145bbd04f"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_NUM_BLOCK_3" ref="ga7792b0da10d5e581b9e9231145bbd04f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f">USB_COUNT6_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gafc3ccda8ec7f383d0c27f426c7f83ed6"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_RX_NUM_BLOCK_4" ref="gafc3ccda8ec7f383d0c27f426c7f83ed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6">USB_COUNT6_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga557e5d43b7249340751c6d1739c8c329"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_TX_0_COUNT6_TX_0" ref="ga557e5d43b7249340751c6d1739c8c329" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329">USB_COUNT6_TX_0_COUNT6_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 6 (low) </p>

</div>
</div>
<a class="anchor" id="gad3d9b88dad4428712bf8f65d8ae989ba"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_TX_1_COUNT6_TX_1" ref="gad3d9b88dad4428712bf8f65d8ae989ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba">USB_COUNT6_TX_1_COUNT6_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 6 (high) </p>

</div>
</div>
<a class="anchor" id="gab5336a8af382a4f44bd02ff947ae5208"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT6_TX_COUNT6_TX" ref="gab5336a8af382a4f44bd02ff947ae5208" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208">USB_COUNT6_TX_COUNT6_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 6 </p>

</div>
</div>
<a class="anchor" id="ga0931f0ac0d4e96fdfb5b49ecd7f513be"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_0_BLSIZE_0" ref="ga0931f0ac0d4e96fdfb5b49ecd7f513be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be">USB_COUNT7_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="gad1ea08477bbfbdebb3e018687800cbd9"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_0_COUNT7_RX_0" ref="gad1ea08477bbfbdebb3e018687800cbd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9">USB_COUNT7_RX_0_COUNT7_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="ga41fa51030416044612addae0b6553f99"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_0_NUM_BLOCK_0" ref="ga41fa51030416044612addae0b6553f99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99">USB_COUNT7_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="gac5a8f7f4b9208d685a5298d03fee6fa0"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_0_NUM_BLOCK_0_0" ref="gac5a8f7f4b9208d685a5298d03fee6fa0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0">USB_COUNT7_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3aab70fc0d9fd8bd091e6757f672251f"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_0_NUM_BLOCK_0_1" ref="ga3aab70fc0d9fd8bd091e6757f672251f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f">USB_COUNT7_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2f5f362f5ee77b5ec03a025aeaba0e79"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_0_NUM_BLOCK_0_2" ref="ga2f5f362f5ee77b5ec03a025aeaba0e79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79">USB_COUNT7_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga256fb30d499aec4ac5b3466dda535dbd"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_0_NUM_BLOCK_0_3" ref="ga256fb30d499aec4ac5b3466dda535dbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd">USB_COUNT7_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga8855ec0bd405f30270cecf5f8368cf3b"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_0_NUM_BLOCK_0_4" ref="ga8855ec0bd405f30270cecf5f8368cf3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b">USB_COUNT7_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga0c83c047d53c5609b057b673205b84ff"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_1_BLSIZE_1" ref="ga0c83c047d53c5609b057b673205b84ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff">USB_COUNT7_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="gae5cc32a38662dbefcd8d1ddd5e7c9f8d"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_1_COUNT7_RX_1" ref="gae5cc32a38662dbefcd8d1ddd5e7c9f8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">USB_COUNT7_RX_1_COUNT7_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga987278b8b59704e6ff1458d6448b0ab9"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_1_NUM_BLOCK_1" ref="ga987278b8b59704e6ff1458d6448b0ab9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9">USB_COUNT7_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="gad559fd55f00344b85c0adcf4457b0b07"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_1_NUM_BLOCK_1_0" ref="gad559fd55f00344b85c0adcf4457b0b07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07">USB_COUNT7_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacf85d83040fdce1d47c2bb4bd1a1af97"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_1_NUM_BLOCK_1_1" ref="gacf85d83040fdce1d47c2bb4bd1a1af97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97">USB_COUNT7_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3b2119f2d24e00121f40a20de6114094"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_1_NUM_BLOCK_1_2" ref="ga3b2119f2d24e00121f40a20de6114094" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094">USB_COUNT7_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0c340bb4814868819551a054e43636a3"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_1_NUM_BLOCK_1_3" ref="ga0c340bb4814868819551a054e43636a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3">USB_COUNT7_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga4424fb27d6dd5fc0af3e9e45893cbb4a"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_1_NUM_BLOCK_1_4" ref="ga4424fb27d6dd5fc0af3e9e45893cbb4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a">USB_COUNT7_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gacf97183e1c68fbd42f79f5f85d6edb61"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_BLSIZE" ref="gacf97183e1c68fbd42f79f5f85d6edb61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61">USB_COUNT7_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="ga180febe3d2c719fb8ef109f9a3a8fe8d"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_COUNT7_RX" ref="ga180febe3d2c719fb8ef109f9a3a8fe8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d">USB_COUNT7_RX_COUNT7_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_NUM_BLOCK" ref="gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">USB_COUNT7_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="gacc8f0fd2141ec00e10d01e04f24cee21"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_NUM_BLOCK_0" ref="gacc8f0fd2141ec00e10d01e04f24cee21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21">USB_COUNT7_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga908809b30f09108564c4518a2cc25be4"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_NUM_BLOCK_1" ref="ga908809b30f09108564c4518a2cc25be4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4">USB_COUNT7_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga236e1b6a97d604e4a2b2ec6f9228524e"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_NUM_BLOCK_2" ref="ga236e1b6a97d604e4a2b2ec6f9228524e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e">USB_COUNT7_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga140528868074ec157520690a019eea52"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_NUM_BLOCK_3" ref="ga140528868074ec157520690a019eea52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52">USB_COUNT7_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga961582548acbf74eb4c2b19d8e172bdf"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_RX_NUM_BLOCK_4" ref="ga961582548acbf74eb4c2b19d8e172bdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf">USB_COUNT7_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga626d9c1b9d1d457cc24b0f41657e60de"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_TX_0_COUNT7_TX_0" ref="ga626d9c1b9d1d457cc24b0f41657e60de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de">USB_COUNT7_TX_0_COUNT7_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 7 (low) </p>

</div>
</div>
<a class="anchor" id="ga0114e69ac70c1cf101121af0db3fe128"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_TX_1_COUNT7_TX_1" ref="ga0114e69ac70c1cf101121af0db3fe128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128">USB_COUNT7_TX_1_COUNT7_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 7 (high) </p>

</div>
</div>
<a class="anchor" id="ga5902b57e1a62b4184f390b268aeb39a4"></a><!-- doxytag: member="stm32f10x.h::USB_COUNT7_TX_COUNT7_TX" ref="ga5902b57e1a62b4184f390b268aeb39a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4">USB_COUNT7_TX_COUNT7_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 7 </p>

</div>
</div>
<a class="anchor" id="gaabcd696a8caca19577208704a7e42052"></a><!-- doxytag: member="stm32f10x.h::USB_DADDR_ADD" ref="gaabcd696a8caca19577208704a7e42052" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">USB_DADDR_ADD</a>&#160;&#160;&#160;((uint8_t)0x7F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADD[6:0] bits (Device Address) </p>

</div>
</div>
<a class="anchor" id="ga1ce88073eb71108badb92a5c78f64ef7"></a><!-- doxytag: member="stm32f10x.h::USB_DADDR_ADD0" ref="ga1ce88073eb71108badb92a5c78f64ef7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7">USB_DADDR_ADD0</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga77cba15bd7622f022c8ecf9c23996cda"></a><!-- doxytag: member="stm32f10x.h::USB_DADDR_ADD1" ref="ga77cba15bd7622f022c8ecf9c23996cda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda">USB_DADDR_ADD1</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga13884e03fce0c07a3d69a55bf12134f9"></a><!-- doxytag: member="stm32f10x.h::USB_DADDR_ADD2" ref="ga13884e03fce0c07a3d69a55bf12134f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9">USB_DADDR_ADD2</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac29a04a09ac0fab54a52b088baf23020"></a><!-- doxytag: member="stm32f10x.h::USB_DADDR_ADD3" ref="gac29a04a09ac0fab54a52b088baf23020" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020">USB_DADDR_ADD3</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6215ffd761b5a28b9f43b872341d16b6"></a><!-- doxytag: member="stm32f10x.h::USB_DADDR_ADD4" ref="ga6215ffd761b5a28b9f43b872341d16b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6">USB_DADDR_ADD4</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga5cdad478022df6c623e3b30a730e299e"></a><!-- doxytag: member="stm32f10x.h::USB_DADDR_ADD5" ref="ga5cdad478022df6c623e3b30a730e299e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e">USB_DADDR_ADD5</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gade8dd96de36c30a85715f117b924d47c"></a><!-- doxytag: member="stm32f10x.h::USB_DADDR_ADD6" ref="gade8dd96de36c30a85715f117b924d47c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c">USB_DADDR_ADD6</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gadf6ef86b3dba82f6bd83c6ae7d02645a"></a><!-- doxytag: member="stm32f10x.h::USB_DADDR_EF" ref="gadf6ef86b3dba82f6bd83c6ae7d02645a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">USB_DADDR_EF</a>&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable Function </p>

</div>
</div>
<a class="anchor" id="gaae90a903ea5f0b585499692fddd0696f"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_CTR_RX" ref="gaae90a903ea5f0b585499692fddd0696f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f">USB_EP0R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="ga4a4e367bf70fe158bc233b2360cc6460"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_CTR_TX" ref="ga4a4e367bf70fe158bc233b2360cc6460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460">USB_EP0R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="ga6435c568d9d0360237121ac23815be7c"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_DTOG_RX" ref="ga6435c568d9d0360237121ac23815be7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c">USB_EP0R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="gac929aa81564d7eafc42a47a521c21092"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_DTOG_TX" ref="gac929aa81564d7eafc42a47a521c21092" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092">USB_EP0R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="gae3b67942accae8b35e4f00d92945b223"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_EA" ref="gae3b67942accae8b35e4f00d92945b223" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223">USB_EP0R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>&lt; Endpoint-specific registers Endpoint Address </p>

</div>
</div>
<a class="anchor" id="gaf2589d948496337123baa2e93a63f440"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_EP_KIND" ref="gaf2589d948496337123baa2e93a63f440" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440">USB_EP0R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="ga25d066c87ce1f2dbf47eb69a858a1ca6"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_EP_TYPE" ref="ga25d066c87ce1f2dbf47eb69a858a1ca6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6">USB_EP0R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="ga186c25e6f0ae006d8de549a8b1b064b4"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_EP_TYPE_0" ref="ga186c25e6f0ae006d8de549a8b1b064b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4">USB_EP0R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaba9cc9e33a37333cc8e66fe898c891a5"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_EP_TYPE_1" ref="gaba9cc9e33a37333cc8e66fe898c891a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5">USB_EP0R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac48254a5caf1609d76013d3b1936293e"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_SETUP" ref="gac48254a5caf1609d76013d3b1936293e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e">USB_EP0R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="gac6734066538fd757f47f0efb9ad7ca14"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_STAT_RX" ref="gac6734066538fd757f47f0efb9ad7ca14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14">USB_EP0R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="gaf02d4ffe4917e7e0d2700799427c4f08"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_STAT_RX_0" ref="gaf02d4ffe4917e7e0d2700799427c4f08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08">USB_EP0R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3639d1306965e7bae933109d0b2a2690"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_STAT_RX_1" ref="ga3639d1306965e7bae933109d0b2a2690" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690">USB_EP0R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga862576f20495c01e326a65cc0c112a57"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_STAT_TX" ref="ga862576f20495c01e326a65cc0c112a57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57">USB_EP0R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga919b04e2492db0466720a7168694d3b4"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_STAT_TX_0" ref="ga919b04e2492db0466720a7168694d3b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4">USB_EP0R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga36a0a17f3ca6007ab54c75287c3c1d12"></a><!-- doxytag: member="stm32f10x.h::USB_EP0R_STAT_TX_1" ref="ga36a0a17f3ca6007ab54c75287c3c1d12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12">USB_EP0R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac95bae64df91e841f74220a851bfb30f"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_CTR_RX" ref="gac95bae64df91e841f74220a851bfb30f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f">USB_EP1R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="gaaf2ede79abfcf2fb75f22124fbab4f6c"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_CTR_TX" ref="gaaf2ede79abfcf2fb75f22124fbab4f6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c">USB_EP1R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="ga4afe4e239397c4d8b8907684918bdddf"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_DTOG_RX" ref="ga4afe4e239397c4d8b8907684918bdddf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf">USB_EP1R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="gaef4e3d8503c38d4b4b13a4505dd19977"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_DTOG_TX" ref="gaef4e3d8503c38d4b4b13a4505dd19977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977">USB_EP1R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="ga61bfd17ec724c408a2fb89499949892b"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_EA" ref="ga61bfd17ec724c408a2fb89499949892b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b">USB_EP1R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="ga936b9ec917ee6fb7bd187e319d2abdd3"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_EP_KIND" ref="ga936b9ec917ee6fb7bd187e319d2abdd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3">USB_EP1R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="ga2a77c1bb653218eb77c8bc7b730a559b"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_EP_TYPE" ref="ga2a77c1bb653218eb77c8bc7b730a559b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b">USB_EP1R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="ga17f830c11fd819376d53c3d566809816"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_EP_TYPE_0" ref="ga17f830c11fd819376d53c3d566809816" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816">USB_EP1R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac907cd092feda721460e04fbeb04a234"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_EP_TYPE_1" ref="gac907cd092feda721460e04fbeb04a234" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234">USB_EP1R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga53eff2fff5357ba65cb4b0d412ee8716"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_SETUP" ref="ga53eff2fff5357ba65cb4b0d412ee8716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716">USB_EP1R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="ga0cef1455ce114d301ac3abe67e286cc8"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_STAT_RX" ref="ga0cef1455ce114d301ac3abe67e286cc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8">USB_EP1R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="ga79e7aa9bc85d3bc00776a607ddae3b4b"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_STAT_RX_0" ref="ga79e7aa9bc85d3bc00776a607ddae3b4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b">USB_EP1R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4e2b70ba0e02883b5625d716551707e2"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_STAT_RX_1" ref="ga4e2b70ba0e02883b5625d716551707e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2">USB_EP1R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4365d763bcc7ec722cea3daad40c5e72"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_STAT_TX" ref="ga4365d763bcc7ec722cea3daad40c5e72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72">USB_EP1R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga07ebc48561a0c72e0912aead4bfbb524"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_STAT_TX_0" ref="ga07ebc48561a0c72e0912aead4bfbb524" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524">USB_EP1R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7b8c1dc47238a31ff9141be84af85b3c"></a><!-- doxytag: member="stm32f10x.h::USB_EP1R_STAT_TX_1" ref="ga7b8c1dc47238a31ff9141be84af85b3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c">USB_EP1R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa01818d183df56ba169b41f9cb92693e"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_CTR_RX" ref="gaa01818d183df56ba169b41f9cb92693e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e">USB_EP2R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="ga7edfd23fc4691ebdb71644f473d6d135"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_CTR_TX" ref="ga7edfd23fc4691ebdb71644f473d6d135" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135">USB_EP2R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="ga326b63c254cb1c8ebc398344cb02d1d8"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_DTOG_RX" ref="ga326b63c254cb1c8ebc398344cb02d1d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8">USB_EP2R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="gaa05c1c21c954c62f693262b673150938"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_DTOG_TX" ref="gaa05c1c21c954c62f693262b673150938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938">USB_EP2R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="gaffc4382ff093763783047c432fe09a12"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_EA" ref="gaffc4382ff093763783047c432fe09a12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12">USB_EP2R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="gac7584ca4756416b5bc6d033f4c1696ec"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_EP_KIND" ref="gac7584ca4756416b5bc6d033f4c1696ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec">USB_EP2R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="ga0e42c6e450ff133d48721cfd674e2f6b"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_EP_TYPE" ref="ga0e42c6e450ff133d48721cfd674e2f6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b">USB_EP2R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="ga543a5d09d3c3b2abcc16d793a0c71367"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_EP_TYPE_0" ref="ga543a5d09d3c3b2abcc16d793a0c71367" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367">USB_EP2R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacd2fd604944ab1664f86e65652af1164"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_EP_TYPE_1" ref="gacd2fd604944ab1664f86e65652af1164" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164">USB_EP2R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga437b0f44882cc16d5828198bd488056f"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_SETUP" ref="ga437b0f44882cc16d5828198bd488056f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f">USB_EP2R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="ga497ea16b0ed9e0992e4c896032304df8"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_STAT_RX" ref="ga497ea16b0ed9e0992e4c896032304df8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8">USB_EP2R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="ga7a3f003cf99146d6e081937528b55414"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_STAT_RX_0" ref="ga7a3f003cf99146d6e081937528b55414" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414">USB_EP2R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga79fbc5adeb91de8cebc00420a8dbf973"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_STAT_RX_1" ref="ga79fbc5adeb91de8cebc00420a8dbf973" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973">USB_EP2R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga72f1f93adc3349b90a2945a01cad0919"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_STAT_TX" ref="ga72f1f93adc3349b90a2945a01cad0919" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919">USB_EP2R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="gabadb70a506a9cf0b55eb068b3ac0b00f"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_STAT_TX_0" ref="gabadb70a506a9cf0b55eb068b3ac0b00f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f">USB_EP2R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae90b53c11f221d755ea4580d5f1c1272"></a><!-- doxytag: member="stm32f10x.h::USB_EP2R_STAT_TX_1" ref="gae90b53c11f221d755ea4580d5f1c1272" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272">USB_EP2R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga21d65ea974a9dd9cc481de80c11d3675"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_CTR_RX" ref="ga21d65ea974a9dd9cc481de80c11d3675" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675">USB_EP3R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="ga72e92978d1718ed42354990dda6aade6"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_CTR_TX" ref="ga72e92978d1718ed42354990dda6aade6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6">USB_EP3R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="gad3c2a17608b681cb8e787e18ce2dc1ac"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_DTOG_RX" ref="gad3c2a17608b681cb8e787e18ce2dc1ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac">USB_EP3R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="ga83a06d117379ef703154fa597a16a153"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_DTOG_TX" ref="ga83a06d117379ef703154fa597a16a153" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153">USB_EP3R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="ga8103ec24894479d4215ea1f73a1def2d"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_EA" ref="ga8103ec24894479d4215ea1f73a1def2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d">USB_EP3R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="ga77d4af5f3ff4983a17615aa6ba5d28a2"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_EP_KIND" ref="ga77d4af5f3ff4983a17615aa6ba5d28a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2">USB_EP3R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="gac551f5a107469c923c8e8e89c707d280"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_EP_TYPE" ref="gac551f5a107469c923c8e8e89c707d280" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280">USB_EP3R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="gadfd48b4b976c45806d032ce78a5f76d3"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_EP_TYPE_0" ref="gadfd48b4b976c45806d032ce78a5f76d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3">USB_EP3R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaaa2bc881917c5d7809842c32f49d8a0f"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_EP_TYPE_1" ref="gaaa2bc881917c5d7809842c32f49d8a0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f">USB_EP3R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gabcc3dd0a7eb110e4bfaf6120a1ce4d68"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_SETUP" ref="gabcc3dd0a7eb110e4bfaf6120a1ce4d68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68">USB_EP3R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="gacea3f225ef6c9d9a4689f93a8de2cf19"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_STAT_RX" ref="gacea3f225ef6c9d9a4689f93a8de2cf19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19">USB_EP3R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="ga910b585e43e597a50f2e526faa648ee2"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_STAT_RX_0" ref="ga910b585e43e597a50f2e526faa648ee2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2">USB_EP3R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9766d9c6cfb0bdd7e408d06d26d6b801"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_STAT_RX_1" ref="ga9766d9c6cfb0bdd7e408d06d26d6b801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801">USB_EP3R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga43442a705ddb3716213aeed77cb2c202"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_STAT_TX" ref="ga43442a705ddb3716213aeed77cb2c202" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202">USB_EP3R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga7c150a6637cf9cf296644d0444295902"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_STAT_TX_0" ref="ga7c150a6637cf9cf296644d0444295902" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902">USB_EP3R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa3c0a133713e0f757e8747b2991351c9"></a><!-- doxytag: member="stm32f10x.h::USB_EP3R_STAT_TX_1" ref="gaa3c0a133713e0f757e8747b2991351c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9">USB_EP3R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga14f2784a645fc6e657035150b6a3d9d7"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_CTR_RX" ref="ga14f2784a645fc6e657035150b6a3d9d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7">USB_EP4R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="gad9454e43b3d9813ddc09475ab09855ca"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_CTR_TX" ref="gad9454e43b3d9813ddc09475ab09855ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca">USB_EP4R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="gac166ef194c7f31377a4f17958f7639cf"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_DTOG_RX" ref="gac166ef194c7f31377a4f17958f7639cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf">USB_EP4R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="ga29acf144e69977a5cf0ca9374f79cb27"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_DTOG_TX" ref="ga29acf144e69977a5cf0ca9374f79cb27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27">USB_EP4R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="gab8d0f2c5284ca348cc99e3e5c4294668"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_EA" ref="gab8d0f2c5284ca348cc99e3e5c4294668" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668">USB_EP4R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="gab2a9a454cb564b08e3bb62359d4092f9"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_EP_KIND" ref="gab2a9a454cb564b08e3bb62359d4092f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9">USB_EP4R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="gad1044c4ac3997a06e29a1681b922d702"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_EP_TYPE" ref="gad1044c4ac3997a06e29a1681b922d702" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702">USB_EP4R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="gacafaf594d7356d1a4d971d32a41722d2"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_EP_TYPE_0" ref="gacafaf594d7356d1a4d971d32a41722d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2">USB_EP4R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaff26b871511d2ab485af97d52f1f0623"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_EP_TYPE_1" ref="gaff26b871511d2ab485af97d52f1f0623" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623">USB_EP4R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad7087793d622a63056920f112fca7615"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_SETUP" ref="gad7087793d622a63056920f112fca7615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615">USB_EP4R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="gab0512a877b5b5705f0fcf9b9a30bc597"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_STAT_RX" ref="gab0512a877b5b5705f0fcf9b9a30bc597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597">USB_EP4R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="ga36a7fcb65f04cb50ad4c6a02de4d0731"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_STAT_RX_0" ref="ga36a7fcb65f04cb50ad4c6a02de4d0731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731">USB_EP4R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga52086da3ad4981cef263854bdde59846"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_STAT_RX_1" ref="ga52086da3ad4981cef263854bdde59846" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846">USB_EP4R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaacf811e41751fefda5d9077cad2ba60b"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_STAT_TX" ref="gaacf811e41751fefda5d9077cad2ba60b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b">USB_EP4R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga5e6b3c1e98e1413500545da080595e46"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_STAT_TX_0" ref="ga5e6b3c1e98e1413500545da080595e46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46">USB_EP4R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga67bbda2420d5fdb9f8892ed5c9e68549"></a><!-- doxytag: member="stm32f10x.h::USB_EP4R_STAT_TX_1" ref="ga67bbda2420d5fdb9f8892ed5c9e68549" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549">USB_EP4R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga69b154f94e7c1c8f90a654181439fc25"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_CTR_RX" ref="ga69b154f94e7c1c8f90a654181439fc25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25">USB_EP5R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="ga3458aa82347b2509fe87e1b372c79d24"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_CTR_TX" ref="ga3458aa82347b2509fe87e1b372c79d24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24">USB_EP5R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="ga7ef8b07bce336d51ce1e38c9eba6a4d4"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_DTOG_RX" ref="ga7ef8b07bce336d51ce1e38c9eba6a4d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4">USB_EP5R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="ga55a4774972a2264a41dc414fcc63fa49"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_DTOG_TX" ref="ga55a4774972a2264a41dc414fcc63fa49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49">USB_EP5R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="gad14f464f2f9fb4191c28cf62c1562b40"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_EA" ref="gad14f464f2f9fb4191c28cf62c1562b40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40">USB_EP5R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="ga41083108d46af2976d56c78bb3d2ac2d"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_EP_KIND" ref="ga41083108d46af2976d56c78bb3d2ac2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d">USB_EP5R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="ga53060d1aa68286e5cd9896d54a47b297"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_EP_TYPE" ref="ga53060d1aa68286e5cd9896d54a47b297" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297">USB_EP5R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="ga08ae60a01bef3a95d1ba57dbbc6ec2b6"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_EP_TYPE_0" ref="ga08ae60a01bef3a95d1ba57dbbc6ec2b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6">USB_EP5R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga42091c492178dd4d3855df3d94c78ff9"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_EP_TYPE_1" ref="ga42091c492178dd4d3855df3d94c78ff9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9">USB_EP5R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf3f5e59be6b6ec7e7b4350df7bde1c3e"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_SETUP" ref="gaf3f5e59be6b6ec7e7b4350df7bde1c3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e">USB_EP5R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="gaae708de938ec30cdb7d69dcb67d7b88d"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_STAT_RX" ref="gaae708de938ec30cdb7d69dcb67d7b88d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d">USB_EP5R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="ga3b412c07cfdd1de667d8d5a87b75edf0"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_STAT_RX_0" ref="ga3b412c07cfdd1de667d8d5a87b75edf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0">USB_EP5R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1bc6885776f3f10c9b60b425a7160e02"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_STAT_RX_1" ref="ga1bc6885776f3f10c9b60b425a7160e02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02">USB_EP5R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1a66a56092148b1468f7739d966a88e6"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_STAT_TX" ref="ga1a66a56092148b1468f7739d966a88e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6">USB_EP5R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga40a56951790502a094b0ca005f059d04"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_STAT_TX_0" ref="ga40a56951790502a094b0ca005f059d04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04">USB_EP5R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga562ee96f7835677e479a8b0e3e4fff3a"></a><!-- doxytag: member="stm32f10x.h::USB_EP5R_STAT_TX_1" ref="ga562ee96f7835677e479a8b0e3e4fff3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a">USB_EP5R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac33fef6492f76bfd9226e50690c2aeb9"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_CTR_RX" ref="gac33fef6492f76bfd9226e50690c2aeb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9">USB_EP6R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="ga1b40906a07a144c1e85befee6a52f8ae"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_CTR_TX" ref="ga1b40906a07a144c1e85befee6a52f8ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae">USB_EP6R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="ga4f5529ee2b7f146c5fe8f1211c6d654a"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_DTOG_RX" ref="ga4f5529ee2b7f146c5fe8f1211c6d654a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a">USB_EP6R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="ga856ec5e4b02785b27b947bfd3ea2347c"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_DTOG_TX" ref="ga856ec5e4b02785b27b947bfd3ea2347c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c">USB_EP6R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="gab580a153e80a29d9a9e3bf092e3f9b18"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_EA" ref="gab580a153e80a29d9a9e3bf092e3f9b18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18">USB_EP6R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="ga38ccd0cc4d5fbfa074145bdc8b5f4364"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_EP_KIND" ref="ga38ccd0cc4d5fbfa074145bdc8b5f4364" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364">USB_EP6R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="gaa2f3826ba70579298c3c65e04d906034"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_EP_TYPE" ref="gaa2f3826ba70579298c3c65e04d906034" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034">USB_EP6R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="gaf594c2e471ad52d40258609f41391744"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_EP_TYPE_0" ref="gaf594c2e471ad52d40258609f41391744" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744">USB_EP6R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga44020d31623bb3926810aa2ac37d6b1f"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_EP_TYPE_1" ref="ga44020d31623bb3926810aa2ac37d6b1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f">USB_EP6R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa457c6b4828efcdd0776701d5674b18a"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_SETUP" ref="gaa457c6b4828efcdd0776701d5674b18a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a">USB_EP6R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="ga716323a13ae3dcf191477adaf541c543"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_STAT_RX" ref="ga716323a13ae3dcf191477adaf541c543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543">USB_EP6R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="ga892f49ced775693aaef2a4a1dc587356"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_STAT_RX_0" ref="ga892f49ced775693aaef2a4a1dc587356" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356">USB_EP6R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8c92886f22d28a575c5af29c8cfd0333"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_STAT_RX_1" ref="ga8c92886f22d28a575c5af29c8cfd0333" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333">USB_EP6R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga28dfec5b19802ed681ff9b61f31a3b6f"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_STAT_TX" ref="ga28dfec5b19802ed681ff9b61f31a3b6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f">USB_EP6R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga1e4603d6adc29d8c5f424dae1624752e"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_STAT_TX_0" ref="ga1e4603d6adc29d8c5f424dae1624752e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e">USB_EP6R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac6cc32a6857d84de8c378718adbf01d2"></a><!-- doxytag: member="stm32f10x.h::USB_EP6R_STAT_TX_1" ref="gac6cc32a6857d84de8c378718adbf01d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2">USB_EP6R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga57462394edc3a3da2f06671ec5532500"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_CTR_RX" ref="ga57462394edc3a3da2f06671ec5532500" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500">USB_EP7R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception Common registers </p>

</div>
</div>
<a class="anchor" id="ga2c66ffcbfaa2ef979d04c608f16d61b1"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_CTR_TX" ref="ga2c66ffcbfaa2ef979d04c608f16d61b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1">USB_EP7R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="gaf3cf359b15d3ae41c1687b8adc92bd4b"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_DTOG_RX" ref="gaf3cf359b15d3ae41c1687b8adc92bd4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b">USB_EP7R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="gaf6314cddfd8f778397052c4cfb7a564e"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_DTOG_TX" ref="gaf6314cddfd8f778397052c4cfb7a564e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e">USB_EP7R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="ga7d3552066cff58ccb5d14e6544376bf2"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_EA" ref="ga7d3552066cff58ccb5d14e6544376bf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2">USB_EP7R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="ga4f45620f93bc35cdc97f49c2296c4c5a"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_EP_KIND" ref="ga4f45620f93bc35cdc97f49c2296c4c5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a">USB_EP7R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="ga8008f19cb9807a33e251ede8634bba92"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_EP_TYPE" ref="ga8008f19cb9807a33e251ede8634bba92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92">USB_EP7R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="gad35be686df9d41fe31b97dcbbb4121ac"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_EP_TYPE_0" ref="gad35be686df9d41fe31b97dcbbb4121ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac">USB_EP7R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa71ac160279048c68a8fa9dc9418b68f"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_EP_TYPE_1" ref="gaa71ac160279048c68a8fa9dc9418b68f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f">USB_EP7R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab6542407d1b4fc193be57fef798f5b40"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_SETUP" ref="gab6542407d1b4fc193be57fef798f5b40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40">USB_EP7R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="ga1a6297f8f4d92d046da5f5ed0b7df8bf"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_STAT_RX" ref="ga1a6297f8f4d92d046da5f5ed0b7df8bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf">USB_EP7R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="gab1c69e0a08464ae204eeda0d32a0e5cf"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_STAT_RX_0" ref="gab1c69e0a08464ae204eeda0d32a0e5cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf">USB_EP7R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga28a0b7a215abd309bd235b94e7105d0e"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_STAT_RX_1" ref="ga28a0b7a215abd309bd235b94e7105d0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e">USB_EP7R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa54931d69b103edd1645da14aa95cd2f"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_STAT_TX" ref="gaa54931d69b103edd1645da14aa95cd2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f">USB_EP7R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga82501bdb4d24970c55d1665419f0fd08"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_STAT_TX_0" ref="ga82501bdb4d24970c55d1665419f0fd08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08">USB_EP7R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga52da5e2f3fe1ef908d1cab542453e439"></a><!-- doxytag: member="stm32f10x.h::USB_EP7R_STAT_TX_1" ref="ga52da5e2f3fe1ef908d1cab542453e439" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439">USB_EP7R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5d3be7ef58e1f59a72987d64aa5659b7"></a><!-- doxytag: member="stm32f10x.h::USB_FNR_FN" ref="ga5d3be7ef58e1f59a72987d64aa5659b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">USB_FNR_FN</a>&#160;&#160;&#160;((uint16_t)0x07FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame Number </p>

</div>
</div>
<a class="anchor" id="gaa1a3b491dc96066d1123013fad4d2212"></a><!-- doxytag: member="stm32f10x.h::USB_FNR_LCK" ref="gaa1a3b491dc96066d1123013fad4d2212" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">USB_FNR_LCK</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Locked </p>

</div>
</div>
<a class="anchor" id="ga2ea5d4b642e7fb5143bbc4e87c1bcf77"></a><!-- doxytag: member="stm32f10x.h::USB_FNR_LSOF" ref="ga2ea5d4b642e7fb5143bbc4e87c1bcf77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">USB_FNR_LSOF</a>&#160;&#160;&#160;((uint16_t)0x1800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lost SOF </p>

</div>
</div>
<a class="anchor" id="ga111fda8e4479562f1de1891f33e795e2"></a><!-- doxytag: member="stm32f10x.h::USB_FNR_RXDM" ref="ga111fda8e4479562f1de1891f33e795e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">USB_FNR_RXDM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Data - Line Status </p>

</div>
</div>
<a class="anchor" id="gaac5d46bbb39223fc1b5fda13cfa8f933"></a><!-- doxytag: member="stm32f10x.h::USB_FNR_RXDP" ref="gaac5d46bbb39223fc1b5fda13cfa8f933" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">USB_FNR_RXDP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Data + Line Status </p>

</div>
</div>
<a class="anchor" id="gaf7f60ffd5846c9e50d93ae095290c575"></a><!-- doxytag: member="stm32f10x.h::USB_ISTR_CTR" ref="gaf7f60ffd5846c9e50d93ae095290c575" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer </p>

</div>
</div>
<a class="anchor" id="ga81c3cbe7072f6821b808037365962a93"></a><!-- doxytag: member="stm32f10x.h::USB_ISTR_DIR" ref="ga81c3cbe7072f6821b808037365962a93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">USB_ISTR_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direction of transaction </p>

</div>
</div>
<a class="anchor" id="ga7aaa1c2bc97b02f8eac69a9a565ad73f"></a><!-- doxytag: member="stm32f10x.h::USB_ISTR_EP_ID" ref="ga7aaa1c2bc97b02f8eac69a9a565ad73f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">USB_ISTR_EP_ID</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Identifier </p>

</div>
</div>
<a class="anchor" id="ga50875e0075a050305a676eadcf6a5c3a"></a><!-- doxytag: member="stm32f10x.h::USB_ISTR_ERR" ref="ga50875e0075a050305a676eadcf6a5c3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error </p>

</div>
</div>
<a class="anchor" id="ga7b163b7bdc25b4f0671ec2c79cf10c88"></a><!-- doxytag: member="stm32f10x.h::USB_ISTR_ESOF" ref="ga7b163b7bdc25b4f0671ec2c79cf10c88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Expected Start Of Frame </p>

</div>
</div>
<a class="anchor" id="gaa4581fce2e7008ea4be136cdfc3936e0"></a><!-- doxytag: member="stm32f10x.h::USB_ISTR_PMAOVR" ref="gaa4581fce2e7008ea4be136cdfc3936e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Packet Memory Area Over / Underrun </p>

</div>
</div>
<a class="anchor" id="ga937fa6afcc3a8fa3b3597ac81b39216b"></a><!-- doxytag: member="stm32f10x.h::USB_ISTR_RESET" ref="ga937fa6afcc3a8fa3b3597ac81b39216b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB RESET request </p>

</div>
</div>
<a class="anchor" id="ga91395f98d9e70d3addcfa2aaca531529"></a><!-- doxytag: member="stm32f10x.h::USB_ISTR_SOF" ref="ga91395f98d9e70d3addcfa2aaca531529" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Of Frame </p>

</div>
</div>
<a class="anchor" id="gaa4853d529d9326e3d24ef5fd2861b7d1"></a><!-- doxytag: member="stm32f10x.h::USB_ISTR_SUSP" ref="gaa4853d529d9326e3d24ef5fd2861b7d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Suspend mode request </p>

</div>
</div>
<a class="anchor" id="ga84e13c7c106d028a20a8af0244f66532"></a><!-- doxytag: member="stm32f10x.h::USB_ISTR_WKUP" ref="ga84e13c7c106d028a20a8af0244f66532" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wake up </p>

</div>
</div>
<a class="anchor" id="ga931941dc5d795502371ac5dd8fbac1e9"></a><!-- doxytag: member="stm32f10x.h::WWDG_CFR_EWI" ref="ga931941dc5d795502371ac5dd8fbac1e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Early Wakeup Interrupt </p>

</div>
</div>
<a class="anchor" id="gabfbb9991bd6a3699399ca569c71fe8c9"></a><!-- doxytag: member="stm32f10x.h::WWDG_CFR_W" ref="gabfbb9991bd6a3699399ca569c71fe8c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;((uint16_t)0x007F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>W[6:0] bits (7-bit window value) </p>

</div>
</div>
<a class="anchor" id="gae37e08098d003f44eb8770a9d9bd40d0"></a><!-- doxytag: member="stm32f10x.h::WWDG_CFR_W0" ref="gae37e08098d003f44eb8770a9d9bd40d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga698b68239773862647ef5f9d963b80c4"></a><!-- doxytag: member="stm32f10x.h::WWDG_CFR_W1" ref="ga698b68239773862647ef5f9d963b80c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga166845425e89d01552bac0baeec686d9"></a><!-- doxytag: member="stm32f10x.h::WWDG_CFR_W2" ref="ga166845425e89d01552bac0baeec686d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga344253edc9710aa6db6047b76cce723b"></a><!-- doxytag: member="stm32f10x.h::WWDG_CFR_W3" ref="ga344253edc9710aa6db6047b76cce723b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaec3a0817a2dcde78414d02c0cb5d201d"></a><!-- doxytag: member="stm32f10x.h::WWDG_CFR_W4" ref="gaec3a0817a2dcde78414d02c0cb5d201d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8032c21626b10fcf5cd8ad36bc051663"></a><!-- doxytag: member="stm32f10x.h::WWDG_CFR_W5" ref="ga8032c21626b10fcf5cd8ad36bc051663" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga106cdb96da03ce192628f54cefcbec2f"></a><!-- doxytag: member="stm32f10x.h::WWDG_CFR_W6" ref="ga106cdb96da03ce192628f54cefcbec2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga067b1d8238f1d5613481aba71a946638"></a><!-- doxytag: member="stm32f10x.h::WWDG_CFR_WDGTB" ref="ga067b1d8238f1d5613481aba71a946638" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;((uint16_t)0x0180)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>WDGTB[1:0] bits (Timer Base) </p>

</div>
</div>
<a class="anchor" id="ga4858525604534e493b8a09e0b04ace61"></a><!-- doxytag: member="stm32f10x.h::WWDG_CFR_WDGTB0" ref="ga4858525604534e493b8a09e0b04ace61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9d53e6fa74c43522ebacd6dd6f450d33"></a><!-- doxytag: member="stm32f10x.h::WWDG_CFR_WDGTB1" ref="ga9d53e6fa74c43522ebacd6dd6f450d33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga400774feb33ed7544d57d6a0a76e0f70"></a><!-- doxytag: member="stm32f10x.h::WWDG_CR_T" ref="ga400774feb33ed7544d57d6a0a76e0f70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;((uint8_t)0x7F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>T[6:0] bits (7-Bit counter (MSB to LSB)) </p>

</div>
</div>
<a class="anchor" id="ga4d510237467b8e10ca1001574671ad8e"></a><!-- doxytag: member="stm32f10x.h::WWDG_CR_T0" ref="ga4d510237467b8e10ca1001574671ad8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaed4b5d3f4d2e0540058fd2253a8feb95"></a><!-- doxytag: member="stm32f10x.h::WWDG_CR_T1" ref="gaed4b5d3f4d2e0540058fd2253a8feb95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa4e9559da387f10bac2dc8ab0d4f6e6c"></a><!-- doxytag: member="stm32f10x.h::WWDG_CR_T2" ref="gaa4e9559da387f10bac2dc8ab0d4f6e6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gab1e344f4a12c60e57cb643511379b261"></a><!-- doxytag: member="stm32f10x.h::WWDG_CR_T3" ref="gab1e344f4a12c60e57cb643511379b261" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf1f89d17eb4b3bb1b67c2b0185061e45"></a><!-- doxytag: member="stm32f10x.h::WWDG_CR_T4" ref="gaf1f89d17eb4b3bb1b67c2b0185061e45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gadc9870e0e3a5c171b9c1db817afcf0ee"></a><!-- doxytag: member="stm32f10x.h::WWDG_CR_T5" ref="gadc9870e0e3a5c171b9c1db817afcf0ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gab3a493575c9a7c6006a3af9d13399268"></a><!-- doxytag: member="stm32f10x.h::WWDG_CR_T6" ref="gab3a493575c9a7c6006a3af9d13399268" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gab647e9997b8b8e67de72af1aaea3f52f"></a><!-- doxytag: member="stm32f10x.h::WWDG_CR_WDGA" ref="gab647e9997b8b8e67de72af1aaea3f52f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Activation bit </p>

</div>
</div>
<a class="anchor" id="ga96cf9ddd91b6079c5aceef6f3e857b69"></a><!-- doxytag: member="stm32f10x.h::WWDG_SR_EWIF" ref="ga96cf9ddd91b6079c5aceef6f3e857b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Early Wakeup Interrupt Flag </p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Sat Jan 7 2012 17:03:01 for stm32_blink_led by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
