-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    C_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_1_ce0 : OUT STD_LOGIC;
    C_1_we0 : OUT STD_LOGIC;
    C_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_1_ce1 : OUT STD_LOGIC;
    C_1_we1 : OUT STD_LOGIC;
    C_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_1_19_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_1_19_ce0 : OUT STD_LOGIC;
    C_1_19_we0 : OUT STD_LOGIC;
    C_1_19_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_1_19_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_1_19_ce1 : OUT STD_LOGIC;
    C_1_19_we1 : OUT STD_LOGIC;
    C_1_19_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_2_ce0 : OUT STD_LOGIC;
    C_2_we0 : OUT STD_LOGIC;
    C_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_2_ce1 : OUT STD_LOGIC;
    C_2_we1 : OUT STD_LOGIC;
    C_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_3_ce0 : OUT STD_LOGIC;
    C_3_we0 : OUT STD_LOGIC;
    C_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_3_ce1 : OUT STD_LOGIC;
    C_3_we1 : OUT STD_LOGIC;
    C_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln79_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln80_fu_976_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_reg_3168 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_reg_3168_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln1_reg_3174 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_3174_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln80_1_fu_990_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln80_1_reg_3179 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln80_1_reg_3179_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1020_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_reg_3224 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_fu_1060_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_reg_3229 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_fu_1100_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_reg_3234 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_26_fu_1140_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_26_reg_3239 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_35_fu_1180_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_35_reg_3244 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_43_fu_1220_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_43_reg_3249 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_51_fu_1260_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_51_reg_3254 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_59_fu_1300_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_59_reg_3259 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_3_fu_1572_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_3_reg_3264 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_7_fu_1791_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_7_reg_3269 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_11_fu_2010_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_11_reg_3274 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_15_fu_2229_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_15_reg_3279 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_19_fu_2448_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_19_reg_3284 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_23_fu_2667_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_23_reg_3289 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_27_fu_2886_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_27_reg_3294 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_31_fu_3105_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln85_31_reg_3299 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln85_9_fu_1008_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln85_8_fu_3119_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_10_fu_3135_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal jj_fu_270 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln80_fu_1340_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_jj_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_274 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln79_fu_968_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_fu_278 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln79_1_fu_926_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (11 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal C_1_we1_local : STD_LOGIC;
    signal C_1_ce1_local : STD_LOGIC;
    signal C_1_we0_local : STD_LOGIC;
    signal C_1_ce0_local : STD_LOGIC;
    signal C_1_19_we1_local : STD_LOGIC;
    signal C_1_19_ce1_local : STD_LOGIC;
    signal C_1_19_we0_local : STD_LOGIC;
    signal C_1_19_ce0_local : STD_LOGIC;
    signal C_2_we1_local : STD_LOGIC;
    signal C_2_ce1_local : STD_LOGIC;
    signal C_2_we0_local : STD_LOGIC;
    signal C_2_ce0_local : STD_LOGIC;
    signal C_3_we1_local : STD_LOGIC;
    signal C_3_ce1_local : STD_LOGIC;
    signal C_3_we0_local : STD_LOGIC;
    signal C_3_ce0_local : STD_LOGIC;
    signal tmp_fu_948_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln79_fu_938_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln80_fu_956_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln79_fu_942_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_1000_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_2_fu_1020_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_fu_1060_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_fu_1100_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_26_fu_1140_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_35_fu_1180_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_43_fu_1220_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_51_fu_1260_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_59_fu_1300_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln79_fu_964_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln85_fu_870_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_4_fu_1388_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_1378_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln85_fu_1404_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln85_fu_1408_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_6_fu_1414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_1396_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1442_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_9_fu_1456_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln85_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_1_fu_1464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_2_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_fu_1450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_1_fu_1484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_1_fu_1490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_fu_1476_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_2_fu_1510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_1370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_3_fu_1522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_1_fu_1496_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_2_fu_1504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_4_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_8_fu_1540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_4_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_3_fu_1528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_5_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_1_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_2_fu_1558_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln85_1_fu_874_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_12_fu_1607_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln85_1_fu_1597_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln85_1_fu_1623_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln85_1_fu_1627_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_14_fu_1633_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1615_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_5_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1661_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_fu_1675_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln85_6_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_4_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_5_fu_1689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1653_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_3_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_6_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_7_fu_1709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_4_fu_1695_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_7_fu_1729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_1589_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_2_fu_1735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_8_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_5_fu_1715_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_8_fu_1723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_10_fu_1753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_17_fu_1759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_9_fu_1765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_9_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_11_fu_1771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_3_fu_1785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_6_fu_1777_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln85_2_fu_878_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_20_fu_1826_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln85_2_fu_1816_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln85_2_fu_1842_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln85_2_fu_1846_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_22_fu_1852_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1834_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_10_fu_1860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_1880_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_25_fu_1894_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln85_12_fu_1866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_7_fu_1902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_8_fu_1908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1872_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_6_fu_1888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_11_fu_1922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_13_fu_1928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_8_fu_1914_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_12_fu_1948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1808_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_4_fu_1954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_13_fu_1960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_9_fu_1934_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_14_fu_1942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_16_fu_1972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_18_fu_1978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_14_fu_1984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_15_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_17_fu_1990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_5_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_10_fu_1996_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln85_3_fu_882_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_28_fu_2045_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln85_3_fu_2035_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln85_3_fu_2061_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln85_3_fu_2065_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_30_fu_2071_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_2053_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_15_fu_2079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_2099_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_33_fu_2113_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln85_18_fu_2085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_10_fu_2121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_11_fu_2127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_2091_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_9_fu_2107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_16_fu_2141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_19_fu_2147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_12_fu_2133_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_17_fu_2167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_2027_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_6_fu_2173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_18_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_13_fu_2153_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_20_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_22_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_19_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_19_fu_2203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_21_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_23_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_7_fu_2223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_14_fu_2215_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln85_4_fu_886_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_37_fu_2264_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln85_4_fu_2254_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln85_4_fu_2280_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln85_4_fu_2284_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_39_fu_2290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_2272_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_20_fu_2298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_2318_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_42_fu_2332_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln85_24_fu_2304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_13_fu_2340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_14_fu_2346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_2310_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_12_fu_2326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_21_fu_2360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_25_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_16_fu_2352_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_22_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_2246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_9_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_23_fu_2398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_17_fu_2372_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_26_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_28_fu_2410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_20_fu_2416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_24_fu_2422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_27_fu_2404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_29_fu_2428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_10_fu_2442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_18_fu_2434_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln85_5_fu_890_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_45_fu_2483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln85_5_fu_2473_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln85_5_fu_2499_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln85_5_fu_2503_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_47_fu_2509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_2491_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_25_fu_2517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_2537_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_50_fu_2551_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln85_30_fu_2523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_16_fu_2559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_17_fu_2565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_2529_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_15_fu_2545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_26_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_31_fu_2585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_20_fu_2571_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_27_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_2465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_11_fu_2611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_28_fu_2617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_21_fu_2591_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_32_fu_2599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_34_fu_2629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_21_fu_2635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_29_fu_2641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_33_fu_2623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_35_fu_2647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_12_fu_2661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_22_fu_2653_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln85_6_fu_894_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_53_fu_2702_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln85_6_fu_2692_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln85_6_fu_2718_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln85_6_fu_2722_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_55_fu_2728_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_2710_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_30_fu_2736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_2756_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_58_fu_2770_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln85_36_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_19_fu_2778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_20_fu_2784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_2748_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_18_fu_2764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_31_fu_2798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_37_fu_2804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_24_fu_2790_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_32_fu_2824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_2684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_13_fu_2830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_33_fu_2836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_25_fu_2810_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_38_fu_2818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_40_fu_2848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_22_fu_2854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_34_fu_2860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_39_fu_2842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_41_fu_2866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_14_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_26_fu_2872_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln85_7_fu_898_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_61_fu_2921_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln85_7_fu_2911_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln85_7_fu_2937_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln85_7_fu_2941_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_63_fu_2947_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_2929_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_35_fu_2955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_2975_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_66_fu_2989_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln85_42_fu_2961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_22_fu_2997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_23_fu_3003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_2967_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_21_fu_2983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_36_fu_3017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_43_fu_3023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_28_fu_3009_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_37_fu_3043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_2903_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_15_fu_3049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_38_fu_3055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_29_fu_3029_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_44_fu_3037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_46_fu_3067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_23_fu_3073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_39_fu_3079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_45_fu_3061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_47_fu_3085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln85_16_fu_3099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_30_fu_3091_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_3113_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_34_fu_3127_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_2_fu_1020_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1020_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1020_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1020_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1020_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1020_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1020_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1020_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_1060_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_1060_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_1060_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_1060_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_1060_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_1060_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_1060_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_1060_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_18_fu_1100_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_18_fu_1100_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_18_fu_1100_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_18_fu_1100_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_18_fu_1100_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_18_fu_1100_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_18_fu_1100_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_18_fu_1100_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_26_fu_1140_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_26_fu_1140_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_26_fu_1140_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_26_fu_1140_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_26_fu_1140_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_26_fu_1140_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_26_fu_1140_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_26_fu_1140_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_35_fu_1180_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_35_fu_1180_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_35_fu_1180_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_35_fu_1180_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_35_fu_1180_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_35_fu_1180_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_35_fu_1180_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_35_fu_1180_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_43_fu_1220_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_43_fu_1220_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_43_fu_1220_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_43_fu_1220_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_43_fu_1220_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_43_fu_1220_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_43_fu_1220_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_43_fu_1220_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_1260_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_1260_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_1260_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_1260_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_1260_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_1260_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_1260_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_1260_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1300_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1300_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1300_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1300_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1300_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1300_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1300_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1300_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_24s_24s_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component top_kernel_sparsemux_17_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24s_24s_48_1_1_U242 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_2_reg_3224,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0,
        dout => mul_ln85_fu_870_p2);

    mul_24s_24s_48_1_1_U243 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_10_reg_3229,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0,
        dout => mul_ln85_1_fu_874_p2);

    mul_24s_24s_48_1_1_U244 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_18_reg_3234,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0,
        dout => mul_ln85_2_fu_878_p2);

    mul_24s_24s_48_1_1_U245 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_26_reg_3239,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0,
        dout => mul_ln85_3_fu_882_p2);

    mul_24s_24s_48_1_1_U246 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_35_reg_3244,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0,
        dout => mul_ln85_4_fu_886_p2);

    mul_24s_24s_48_1_1_U247 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_43_reg_3249,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0,
        dout => mul_ln85_5_fu_890_p2);

    mul_24s_24s_48_1_1_U248 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_51_reg_3254,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0,
        dout => mul_ln85_6_fu_894_p2);

    mul_24s_24s_48_1_1_U249 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_59_reg_3259,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0,
        dout => mul_ln85_7_fu_898_p2);

    sparsemux_17_6_24_1_1_U250 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_reload,
        din1 => scale_8_reload,
        din2 => scale_16_reload,
        din3 => scale_24_reload,
        din4 => scale_32_reload,
        din5 => scale_40_reload,
        din6 => scale_48_reload,
        din7 => scale_56_reload,
        def => tmp_2_fu_1020_p17,
        sel => select_ln80_fu_956_p3,
        dout => tmp_2_fu_1020_p19);

    sparsemux_17_6_24_1_1_U251 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_1_reload,
        din1 => scale_9_reload,
        din2 => scale_17_reload,
        din3 => scale_25_reload,
        din4 => scale_33_reload,
        din5 => scale_41_reload,
        din6 => scale_49_reload,
        din7 => scale_57_reload,
        def => tmp_10_fu_1060_p17,
        sel => select_ln80_fu_956_p3,
        dout => tmp_10_fu_1060_p19);

    sparsemux_17_6_24_1_1_U252 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_2_reload,
        din1 => scale_10_reload,
        din2 => scale_18_reload,
        din3 => scale_26_reload,
        din4 => scale_34_reload,
        din5 => scale_42_reload,
        din6 => scale_50_reload,
        din7 => scale_58_reload,
        def => tmp_18_fu_1100_p17,
        sel => select_ln80_fu_956_p3,
        dout => tmp_18_fu_1100_p19);

    sparsemux_17_6_24_1_1_U253 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_3_reload,
        din1 => scale_11_reload,
        din2 => scale_19_reload,
        din3 => scale_27_reload,
        din4 => scale_35_reload,
        din5 => scale_43_reload,
        din6 => scale_51_reload,
        din7 => scale_59_reload,
        def => tmp_26_fu_1140_p17,
        sel => select_ln80_fu_956_p3,
        dout => tmp_26_fu_1140_p19);

    sparsemux_17_6_24_1_1_U254 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_4_reload,
        din1 => scale_12_reload,
        din2 => scale_20_reload,
        din3 => scale_28_reload,
        din4 => scale_36_reload,
        din5 => scale_44_reload,
        din6 => scale_52_reload,
        din7 => scale_60_reload,
        def => tmp_35_fu_1180_p17,
        sel => select_ln80_fu_956_p3,
        dout => tmp_35_fu_1180_p19);

    sparsemux_17_6_24_1_1_U255 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_5_reload,
        din1 => scale_13_reload,
        din2 => scale_21_reload,
        din3 => scale_29_reload,
        din4 => scale_37_reload,
        din5 => scale_45_reload,
        din6 => scale_53_reload,
        din7 => scale_61_reload,
        def => tmp_43_fu_1220_p17,
        sel => select_ln80_fu_956_p3,
        dout => tmp_43_fu_1220_p19);

    sparsemux_17_6_24_1_1_U256 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_6_reload,
        din1 => scale_14_reload,
        din2 => scale_22_reload,
        din3 => scale_30_reload,
        din4 => scale_38_reload,
        din5 => scale_46_reload,
        din6 => scale_54_reload,
        din7 => scale_62_reload,
        def => tmp_51_fu_1260_p17,
        sel => select_ln80_fu_956_p3,
        dout => tmp_51_fu_1260_p19);

    sparsemux_17_6_24_1_1_U257 : component top_kernel_sparsemux_17_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "010000",
        din2_WIDTH => 24,
        CASE3 => "011000",
        din3_WIDTH => 24,
        CASE4 => "100000",
        din4_WIDTH => 24,
        CASE5 => "101000",
        din5_WIDTH => 24,
        CASE6 => "110000",
        din6_WIDTH => 24,
        CASE7 => "111000",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_7_reload,
        din1 => scale_15_reload,
        din2 => scale_23_reload,
        din3 => scale_31_reload,
        din4 => scale_39_reload,
        din5 => scale_47_reload,
        din6 => scale_55_reload,
        din7 => scale_63_reload,
        def => tmp_59_fu_1300_p17,
        sel => select_ln80_fu_956_p3,
        dout => tmp_59_fu_1300_p19);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln79_fu_920_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_274 <= select_ln79_fu_968_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_274 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln79_fu_920_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_278 <= add_ln79_1_fu_926_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_278 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    jj_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln79_fu_920_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    jj_fu_270 <= add_ln80_fu_1340_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    jj_fu_270 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                lshr_ln1_reg_3174 <= select_ln80_fu_956_p3(5 downto 2);
                lshr_ln1_reg_3174_pp0_iter1_reg <= lshr_ln1_reg_3174;
                lshr_ln80_1_reg_3179 <= select_ln80_fu_956_p3(5 downto 3);
                lshr_ln80_1_reg_3179_pp0_iter1_reg <= lshr_ln80_1_reg_3179;
                select_ln85_11_reg_3274 <= select_ln85_11_fu_2010_p3;
                select_ln85_15_reg_3279 <= select_ln85_15_fu_2229_p3;
                select_ln85_19_reg_3284 <= select_ln85_19_fu_2448_p3;
                select_ln85_23_reg_3289 <= select_ln85_23_fu_2667_p3;
                select_ln85_27_reg_3294 <= select_ln85_27_fu_2886_p3;
                select_ln85_31_reg_3299 <= select_ln85_31_fu_3105_p3;
                select_ln85_3_reg_3264 <= select_ln85_3_fu_1572_p3;
                select_ln85_7_reg_3269 <= select_ln85_7_fu_1791_p3;
                tmp_10_reg_3229 <= tmp_10_fu_1060_p19;
                tmp_18_reg_3234 <= tmp_18_fu_1100_p19;
                tmp_26_reg_3239 <= tmp_26_fu_1140_p19;
                tmp_2_reg_3224 <= tmp_2_fu_1020_p19;
                tmp_35_reg_3244 <= tmp_35_fu_1180_p19;
                tmp_43_reg_3249 <= tmp_43_fu_1220_p19;
                tmp_51_reg_3254 <= tmp_51_fu_1260_p19;
                tmp_59_reg_3259 <= tmp_59_fu_1300_p19;
                trunc_ln80_reg_3168 <= trunc_ln80_fu_976_p1;
                trunc_ln80_reg_3168_pp0_iter1_reg <= trunc_ln80_reg_3168;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    C_1_19_address0 <= zext_ln85_10_fu_3135_p1(12 - 1 downto 0);
    C_1_19_address1 <= zext_ln85_8_fu_3119_p1(12 - 1 downto 0);
    C_1_19_ce0 <= C_1_19_ce0_local;

    C_1_19_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_19_ce0_local <= ap_const_logic_1;
        else 
            C_1_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_19_ce1 <= C_1_19_ce1_local;

    C_1_19_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_19_ce1_local <= ap_const_logic_1;
        else 
            C_1_19_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_19_d0 <= select_ln85_23_reg_3289;
    C_1_19_d1 <= select_ln85_7_reg_3269;
    C_1_19_we0 <= C_1_19_we0_local;

    C_1_19_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_19_we0_local <= ap_const_logic_1;
        else 
            C_1_19_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_19_we1 <= C_1_19_we1_local;

    C_1_19_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_19_we1_local <= ap_const_logic_1;
        else 
            C_1_19_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_address0 <= zext_ln85_10_fu_3135_p1(12 - 1 downto 0);
    C_1_address1 <= zext_ln85_8_fu_3119_p1(12 - 1 downto 0);
    C_1_ce0 <= C_1_ce0_local;

    C_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_ce0_local <= ap_const_logic_1;
        else 
            C_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_ce1 <= C_1_ce1_local;

    C_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_ce1_local <= ap_const_logic_1;
        else 
            C_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_d0 <= select_ln85_19_reg_3284;
    C_1_d1 <= select_ln85_3_reg_3264;
    C_1_we0 <= C_1_we0_local;

    C_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_we0_local <= ap_const_logic_1;
        else 
            C_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_we1 <= C_1_we1_local;

    C_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_we1_local <= ap_const_logic_1;
        else 
            C_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_address0 <= zext_ln85_10_fu_3135_p1(12 - 1 downto 0);
    C_2_address1 <= zext_ln85_8_fu_3119_p1(12 - 1 downto 0);
    C_2_ce0 <= C_2_ce0_local;

    C_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_ce0_local <= ap_const_logic_1;
        else 
            C_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_ce1 <= C_2_ce1_local;

    C_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_ce1_local <= ap_const_logic_1;
        else 
            C_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_d0 <= select_ln85_27_reg_3294;
    C_2_d1 <= select_ln85_11_reg_3274;
    C_2_we0 <= C_2_we0_local;

    C_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_we0_local <= ap_const_logic_1;
        else 
            C_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_we1 <= C_2_we1_local;

    C_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_we1_local <= ap_const_logic_1;
        else 
            C_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_address0 <= zext_ln85_10_fu_3135_p1(12 - 1 downto 0);
    C_3_address1 <= zext_ln85_8_fu_3119_p1(12 - 1 downto 0);
    C_3_ce0 <= C_3_ce0_local;

    C_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_ce0_local <= ap_const_logic_1;
        else 
            C_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_ce1 <= C_3_ce1_local;

    C_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_ce1_local <= ap_const_logic_1;
        else 
            C_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_d0 <= select_ln85_31_reg_3299;
    C_3_d1 <= select_ln85_15_reg_3279;
    C_3_we0 <= C_3_we0_local;

    C_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_we0_local <= ap_const_logic_1;
        else 
            C_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_we1 <= C_3_we1_local;

    C_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_we1_local <= ap_const_logic_1;
        else 
            C_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln79_1_fu_926_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv12_1));
    add_ln79_fu_942_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln80_fu_1340_p2 <= std_logic_vector(unsigned(zext_ln79_fu_964_p1) + unsigned(ap_const_lv7_8));
    add_ln85_1_fu_1627_p2 <= std_logic_vector(unsigned(trunc_ln85_1_fu_1597_p4) + unsigned(zext_ln85_1_fu_1623_p1));
    add_ln85_2_fu_1846_p2 <= std_logic_vector(unsigned(trunc_ln85_2_fu_1816_p4) + unsigned(zext_ln85_2_fu_1842_p1));
    add_ln85_3_fu_2065_p2 <= std_logic_vector(unsigned(trunc_ln85_3_fu_2035_p4) + unsigned(zext_ln85_3_fu_2061_p1));
    add_ln85_4_fu_2284_p2 <= std_logic_vector(unsigned(trunc_ln85_4_fu_2254_p4) + unsigned(zext_ln85_4_fu_2280_p1));
    add_ln85_5_fu_2503_p2 <= std_logic_vector(unsigned(trunc_ln85_5_fu_2473_p4) + unsigned(zext_ln85_5_fu_2499_p1));
    add_ln85_6_fu_2722_p2 <= std_logic_vector(unsigned(trunc_ln85_6_fu_2692_p4) + unsigned(zext_ln85_6_fu_2718_p1));
    add_ln85_7_fu_2941_p2 <= std_logic_vector(unsigned(trunc_ln85_7_fu_2911_p4) + unsigned(zext_ln85_7_fu_2937_p1));
    add_ln85_fu_1408_p2 <= std_logic_vector(unsigned(trunc_ln6_fu_1378_p4) + unsigned(zext_ln85_fu_1404_p1));
    and_ln85_10_fu_1753_p2 <= (tmp_14_fu_1633_p3 and select_ln85_5_fu_1715_p3);
    and_ln85_11_fu_1771_p2 <= (xor_ln85_9_fu_1765_p2 and tmp_11_fu_1589_p3);
    and_ln85_12_fu_1866_p2 <= (xor_ln85_10_fu_1860_p2 and tmp_21_fu_1834_p3);
    and_ln85_13_fu_1928_p2 <= (xor_ln85_11_fu_1922_p2 and icmp_ln85_6_fu_1888_p2);
    and_ln85_14_fu_1942_p2 <= (icmp_ln85_7_fu_1902_p2 and and_ln85_12_fu_1866_p2);
    and_ln85_15_fu_1966_p2 <= (xor_ln85_13_fu_1960_p2 and or_ln85_4_fu_1954_p2);
    and_ln85_16_fu_1972_p2 <= (tmp_22_fu_1852_p3 and select_ln85_9_fu_1934_p3);
    and_ln85_17_fu_1990_p2 <= (xor_ln85_14_fu_1984_p2 and tmp_19_fu_1808_p3);
    and_ln85_18_fu_2085_p2 <= (xor_ln85_15_fu_2079_p2 and tmp_29_fu_2053_p3);
    and_ln85_19_fu_2147_p2 <= (xor_ln85_16_fu_2141_p2 and icmp_ln85_9_fu_2107_p2);
    and_ln85_1_fu_1490_p2 <= (xor_ln85_1_fu_1484_p2 and icmp_ln85_fu_1450_p2);
    and_ln85_20_fu_2161_p2 <= (icmp_ln85_10_fu_2121_p2 and and_ln85_18_fu_2085_p2);
    and_ln85_21_fu_2185_p2 <= (xor_ln85_18_fu_2179_p2 and or_ln85_6_fu_2173_p2);
    and_ln85_22_fu_2191_p2 <= (tmp_30_fu_2071_p3 and select_ln85_13_fu_2153_p3);
    and_ln85_23_fu_2209_p2 <= (xor_ln85_19_fu_2203_p2 and tmp_27_fu_2027_p3);
    and_ln85_24_fu_2304_p2 <= (xor_ln85_20_fu_2298_p2 and tmp_38_fu_2272_p3);
    and_ln85_25_fu_2366_p2 <= (xor_ln85_21_fu_2360_p2 and icmp_ln85_12_fu_2326_p2);
    and_ln85_26_fu_2380_p2 <= (icmp_ln85_13_fu_2340_p2 and and_ln85_24_fu_2304_p2);
    and_ln85_27_fu_2404_p2 <= (xor_ln85_23_fu_2398_p2 and or_ln85_9_fu_2392_p2);
    and_ln85_28_fu_2410_p2 <= (tmp_39_fu_2290_p3 and select_ln85_17_fu_2372_p3);
    and_ln85_29_fu_2428_p2 <= (xor_ln85_24_fu_2422_p2 and tmp_36_fu_2246_p3);
    and_ln85_2_fu_1504_p2 <= (icmp_ln85_1_fu_1464_p2 and and_ln85_fu_1428_p2);
    and_ln85_30_fu_2523_p2 <= (xor_ln85_25_fu_2517_p2 and tmp_46_fu_2491_p3);
    and_ln85_31_fu_2585_p2 <= (xor_ln85_26_fu_2579_p2 and icmp_ln85_15_fu_2545_p2);
    and_ln85_32_fu_2599_p2 <= (icmp_ln85_16_fu_2559_p2 and and_ln85_30_fu_2523_p2);
    and_ln85_33_fu_2623_p2 <= (xor_ln85_28_fu_2617_p2 and or_ln85_11_fu_2611_p2);
    and_ln85_34_fu_2629_p2 <= (tmp_47_fu_2509_p3 and select_ln85_21_fu_2591_p3);
    and_ln85_35_fu_2647_p2 <= (xor_ln85_29_fu_2641_p2 and tmp_44_fu_2465_p3);
    and_ln85_36_fu_2742_p2 <= (xor_ln85_30_fu_2736_p2 and tmp_54_fu_2710_p3);
    and_ln85_37_fu_2804_p2 <= (xor_ln85_31_fu_2798_p2 and icmp_ln85_18_fu_2764_p2);
    and_ln85_38_fu_2818_p2 <= (icmp_ln85_19_fu_2778_p2 and and_ln85_36_fu_2742_p2);
    and_ln85_39_fu_2842_p2 <= (xor_ln85_33_fu_2836_p2 and or_ln85_13_fu_2830_p2);
    and_ln85_3_fu_1528_p2 <= (xor_ln85_3_fu_1522_p2 and or_ln85_fu_1516_p2);
    and_ln85_40_fu_2848_p2 <= (tmp_55_fu_2728_p3 and select_ln85_25_fu_2810_p3);
    and_ln85_41_fu_2866_p2 <= (xor_ln85_34_fu_2860_p2 and tmp_52_fu_2684_p3);
    and_ln85_42_fu_2961_p2 <= (xor_ln85_35_fu_2955_p2 and tmp_62_fu_2929_p3);
    and_ln85_43_fu_3023_p2 <= (xor_ln85_36_fu_3017_p2 and icmp_ln85_21_fu_2983_p2);
    and_ln85_44_fu_3037_p2 <= (icmp_ln85_22_fu_2997_p2 and and_ln85_42_fu_2961_p2);
    and_ln85_45_fu_3061_p2 <= (xor_ln85_38_fu_3055_p2 and or_ln85_15_fu_3049_p2);
    and_ln85_46_fu_3067_p2 <= (tmp_63_fu_2947_p3 and select_ln85_29_fu_3029_p3);
    and_ln85_47_fu_3085_p2 <= (xor_ln85_39_fu_3079_p2 and tmp_60_fu_2903_p3);
    and_ln85_4_fu_1534_p2 <= (tmp_6_fu_1414_p3 and select_ln85_1_fu_1496_p3);
    and_ln85_5_fu_1552_p2 <= (xor_ln85_4_fu_1546_p2 and tmp_3_fu_1370_p3);
    and_ln85_6_fu_1647_p2 <= (xor_ln85_5_fu_1641_p2 and tmp_13_fu_1615_p3);
    and_ln85_7_fu_1709_p2 <= (xor_ln85_6_fu_1703_p2 and icmp_ln85_3_fu_1669_p2);
    and_ln85_8_fu_1723_p2 <= (icmp_ln85_4_fu_1683_p2 and and_ln85_6_fu_1647_p2);
    and_ln85_9_fu_1747_p2 <= (xor_ln85_8_fu_1741_p2 and or_ln85_2_fu_1735_p2);
    and_ln85_fu_1428_p2 <= (xor_ln85_fu_1422_p2 and tmp_5_fu_1396_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln79_fu_920_p2)
    begin
        if (((icmp_ln79_fu_920_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_274)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_274;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_278)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_278;
        end if; 
    end process;


    ap_sig_allocacmp_jj_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, jj_fu_270, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_jj_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_jj_load <= jj_fu_270;
        end if; 
    end process;

    icmp_ln79_fu_920_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv12_800) else "0";
    icmp_ln85_10_fu_2121_p2 <= "1" when (tmp_33_fu_2113_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln85_11_fu_2127_p2 <= "1" when (tmp_33_fu_2113_p3 = ap_const_lv10_0) else "0";
    icmp_ln85_12_fu_2326_p2 <= "1" when (tmp_41_fu_2318_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln85_13_fu_2340_p2 <= "1" when (tmp_42_fu_2332_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln85_14_fu_2346_p2 <= "1" when (tmp_42_fu_2332_p3 = ap_const_lv10_0) else "0";
    icmp_ln85_15_fu_2545_p2 <= "1" when (tmp_49_fu_2537_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln85_16_fu_2559_p2 <= "1" when (tmp_50_fu_2551_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln85_17_fu_2565_p2 <= "1" when (tmp_50_fu_2551_p3 = ap_const_lv10_0) else "0";
    icmp_ln85_18_fu_2764_p2 <= "1" when (tmp_57_fu_2756_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln85_19_fu_2778_p2 <= "1" when (tmp_58_fu_2770_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln85_1_fu_1464_p2 <= "1" when (tmp_9_fu_1456_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln85_20_fu_2784_p2 <= "1" when (tmp_58_fu_2770_p3 = ap_const_lv10_0) else "0";
    icmp_ln85_21_fu_2983_p2 <= "1" when (tmp_65_fu_2975_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln85_22_fu_2997_p2 <= "1" when (tmp_66_fu_2989_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln85_23_fu_3003_p2 <= "1" when (tmp_66_fu_2989_p3 = ap_const_lv10_0) else "0";
    icmp_ln85_2_fu_1470_p2 <= "1" when (tmp_9_fu_1456_p3 = ap_const_lv10_0) else "0";
    icmp_ln85_3_fu_1669_p2 <= "1" when (tmp_16_fu_1661_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln85_4_fu_1683_p2 <= "1" when (tmp_17_fu_1675_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln85_5_fu_1689_p2 <= "1" when (tmp_17_fu_1675_p3 = ap_const_lv10_0) else "0";
    icmp_ln85_6_fu_1888_p2 <= "1" when (tmp_24_fu_1880_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln85_7_fu_1902_p2 <= "1" when (tmp_25_fu_1894_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln85_8_fu_1908_p2 <= "1" when (tmp_25_fu_1894_p3 = ap_const_lv10_0) else "0";
    icmp_ln85_9_fu_2107_p2 <= "1" when (tmp_32_fu_2099_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln85_fu_1450_p2 <= "1" when (tmp_8_fu_1442_p3 = ap_const_lv9_1FF) else "0";
    lshr_ln80_1_fu_990_p4 <= select_ln80_fu_956_p3(5 downto 3);
    or_ln85_10_fu_2442_p2 <= (and_ln85_29_fu_2428_p2 or and_ln85_27_fu_2404_p2);
    or_ln85_11_fu_2611_p2 <= (xor_ln85_27_fu_2605_p2 or tmp_47_fu_2509_p3);
    or_ln85_12_fu_2661_p2 <= (and_ln85_35_fu_2647_p2 or and_ln85_33_fu_2623_p2);
    or_ln85_13_fu_2830_p2 <= (xor_ln85_32_fu_2824_p2 or tmp_55_fu_2728_p3);
    or_ln85_14_fu_2880_p2 <= (and_ln85_41_fu_2866_p2 or and_ln85_39_fu_2842_p2);
    or_ln85_15_fu_3049_p2 <= (xor_ln85_37_fu_3043_p2 or tmp_63_fu_2947_p3);
    or_ln85_16_fu_3099_p2 <= (and_ln85_47_fu_3085_p2 or and_ln85_45_fu_3061_p2);
    or_ln85_17_fu_1759_p2 <= (and_ln85_8_fu_1723_p2 or and_ln85_10_fu_1753_p2);
    or_ln85_18_fu_1978_p2 <= (and_ln85_16_fu_1972_p2 or and_ln85_14_fu_1942_p2);
    or_ln85_19_fu_2197_p2 <= (and_ln85_22_fu_2191_p2 or and_ln85_20_fu_2161_p2);
    or_ln85_1_fu_1566_p2 <= (and_ln85_5_fu_1552_p2 or and_ln85_3_fu_1528_p2);
    or_ln85_20_fu_2416_p2 <= (and_ln85_28_fu_2410_p2 or and_ln85_26_fu_2380_p2);
    or_ln85_21_fu_2635_p2 <= (and_ln85_34_fu_2629_p2 or and_ln85_32_fu_2599_p2);
    or_ln85_22_fu_2854_p2 <= (and_ln85_40_fu_2848_p2 or and_ln85_38_fu_2818_p2);
    or_ln85_23_fu_3073_p2 <= (and_ln85_46_fu_3067_p2 or and_ln85_44_fu_3037_p2);
    or_ln85_2_fu_1735_p2 <= (xor_ln85_7_fu_1729_p2 or tmp_14_fu_1633_p3);
    or_ln85_3_fu_1785_p2 <= (and_ln85_9_fu_1747_p2 or and_ln85_11_fu_1771_p2);
    or_ln85_4_fu_1954_p2 <= (xor_ln85_12_fu_1948_p2 or tmp_22_fu_1852_p3);
    or_ln85_5_fu_2004_p2 <= (and_ln85_17_fu_1990_p2 or and_ln85_15_fu_1966_p2);
    or_ln85_6_fu_2173_p2 <= (xor_ln85_17_fu_2167_p2 or tmp_30_fu_2071_p3);
    or_ln85_7_fu_2223_p2 <= (and_ln85_23_fu_2209_p2 or and_ln85_21_fu_2185_p2);
    or_ln85_8_fu_1540_p2 <= (and_ln85_4_fu_1534_p2 or and_ln85_2_fu_1504_p2);
    or_ln85_9_fu_2392_p2 <= (xor_ln85_22_fu_2386_p2 or tmp_39_fu_2290_p3);
    or_ln85_fu_1516_p2 <= (xor_ln85_2_fu_1510_p2 or tmp_6_fu_1414_p3);
    select_ln79_fu_968_p3 <= 
        add_ln79_fu_942_p2 when (tmp_fu_948_p3(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln80_fu_956_p3 <= 
        ap_const_lv6_0 when (tmp_fu_948_p3(0) = '1') else 
        trunc_ln79_fu_938_p1;
    select_ln85_10_fu_1996_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln85_15_fu_1966_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln85_11_fu_2010_p3 <= 
        select_ln85_10_fu_1996_p3 when (or_ln85_5_fu_2004_p2(0) = '1') else 
        add_ln85_2_fu_1846_p2;
    select_ln85_12_fu_2133_p3 <= 
        icmp_ln85_10_fu_2121_p2 when (and_ln85_18_fu_2085_p2(0) = '1') else 
        icmp_ln85_11_fu_2127_p2;
    select_ln85_13_fu_2153_p3 <= 
        and_ln85_19_fu_2147_p2 when (and_ln85_18_fu_2085_p2(0) = '1') else 
        icmp_ln85_10_fu_2121_p2;
    select_ln85_14_fu_2215_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln85_21_fu_2185_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln85_15_fu_2229_p3 <= 
        select_ln85_14_fu_2215_p3 when (or_ln85_7_fu_2223_p2(0) = '1') else 
        add_ln85_3_fu_2065_p2;
    select_ln85_16_fu_2352_p3 <= 
        icmp_ln85_13_fu_2340_p2 when (and_ln85_24_fu_2304_p2(0) = '1') else 
        icmp_ln85_14_fu_2346_p2;
    select_ln85_17_fu_2372_p3 <= 
        and_ln85_25_fu_2366_p2 when (and_ln85_24_fu_2304_p2(0) = '1') else 
        icmp_ln85_13_fu_2340_p2;
    select_ln85_18_fu_2434_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln85_27_fu_2404_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln85_19_fu_2448_p3 <= 
        select_ln85_18_fu_2434_p3 when (or_ln85_10_fu_2442_p2(0) = '1') else 
        add_ln85_4_fu_2284_p2;
    select_ln85_1_fu_1496_p3 <= 
        and_ln85_1_fu_1490_p2 when (and_ln85_fu_1428_p2(0) = '1') else 
        icmp_ln85_1_fu_1464_p2;
    select_ln85_20_fu_2571_p3 <= 
        icmp_ln85_16_fu_2559_p2 when (and_ln85_30_fu_2523_p2(0) = '1') else 
        icmp_ln85_17_fu_2565_p2;
    select_ln85_21_fu_2591_p3 <= 
        and_ln85_31_fu_2585_p2 when (and_ln85_30_fu_2523_p2(0) = '1') else 
        icmp_ln85_16_fu_2559_p2;
    select_ln85_22_fu_2653_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln85_33_fu_2623_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln85_23_fu_2667_p3 <= 
        select_ln85_22_fu_2653_p3 when (or_ln85_12_fu_2661_p2(0) = '1') else 
        add_ln85_5_fu_2503_p2;
    select_ln85_24_fu_2790_p3 <= 
        icmp_ln85_19_fu_2778_p2 when (and_ln85_36_fu_2742_p2(0) = '1') else 
        icmp_ln85_20_fu_2784_p2;
    select_ln85_25_fu_2810_p3 <= 
        and_ln85_37_fu_2804_p2 when (and_ln85_36_fu_2742_p2(0) = '1') else 
        icmp_ln85_19_fu_2778_p2;
    select_ln85_26_fu_2872_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln85_39_fu_2842_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln85_27_fu_2886_p3 <= 
        select_ln85_26_fu_2872_p3 when (or_ln85_14_fu_2880_p2(0) = '1') else 
        add_ln85_6_fu_2722_p2;
    select_ln85_28_fu_3009_p3 <= 
        icmp_ln85_22_fu_2997_p2 when (and_ln85_42_fu_2961_p2(0) = '1') else 
        icmp_ln85_23_fu_3003_p2;
    select_ln85_29_fu_3029_p3 <= 
        and_ln85_43_fu_3023_p2 when (and_ln85_42_fu_2961_p2(0) = '1') else 
        icmp_ln85_22_fu_2997_p2;
    select_ln85_2_fu_1558_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln85_3_fu_1528_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln85_30_fu_3091_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln85_45_fu_3061_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln85_31_fu_3105_p3 <= 
        select_ln85_30_fu_3091_p3 when (or_ln85_16_fu_3099_p2(0) = '1') else 
        add_ln85_7_fu_2941_p2;
    select_ln85_3_fu_1572_p3 <= 
        select_ln85_2_fu_1558_p3 when (or_ln85_1_fu_1566_p2(0) = '1') else 
        add_ln85_fu_1408_p2;
    select_ln85_4_fu_1695_p3 <= 
        icmp_ln85_4_fu_1683_p2 when (and_ln85_6_fu_1647_p2(0) = '1') else 
        icmp_ln85_5_fu_1689_p2;
    select_ln85_5_fu_1715_p3 <= 
        and_ln85_7_fu_1709_p2 when (and_ln85_6_fu_1647_p2(0) = '1') else 
        icmp_ln85_4_fu_1683_p2;
    select_ln85_6_fu_1777_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln85_9_fu_1747_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln85_7_fu_1791_p3 <= 
        select_ln85_6_fu_1777_p3 when (or_ln85_3_fu_1785_p2(0) = '1') else 
        add_ln85_1_fu_1627_p2;
    select_ln85_8_fu_1914_p3 <= 
        icmp_ln85_7_fu_1902_p2 when (and_ln85_12_fu_1866_p2(0) = '1') else 
        icmp_ln85_8_fu_1908_p2;
    select_ln85_9_fu_1934_p3 <= 
        and_ln85_13_fu_1928_p2 when (and_ln85_12_fu_1866_p2(0) = '1') else 
        icmp_ln85_7_fu_1902_p2;
    select_ln85_fu_1476_p3 <= 
        icmp_ln85_1_fu_1464_p2 when (and_ln85_fu_1428_p2(0) = '1') else 
        icmp_ln85_2_fu_1470_p2;
    tmp_10_fu_1060_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_11_fu_1589_p3 <= mul_ln85_1_fu_874_p2(47 downto 47);
    tmp_12_fu_1607_p3 <= mul_ln85_1_fu_874_p2(13 downto 13);
    tmp_13_fu_1615_p3 <= mul_ln85_1_fu_874_p2(37 downto 37);
    tmp_14_fu_1633_p3 <= add_ln85_1_fu_1627_p2(23 downto 23);
    tmp_15_fu_1653_p3 <= mul_ln85_1_fu_874_p2(38 downto 38);
    tmp_16_fu_1661_p3 <= mul_ln85_1_fu_874_p2(47 downto 39);
    tmp_17_fu_1675_p3 <= mul_ln85_1_fu_874_p2(47 downto 38);
    tmp_18_fu_1100_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_19_fu_1808_p3 <= mul_ln85_2_fu_878_p2(47 downto 47);
    tmp_1_fu_1000_p3 <= (trunc_ln80_fu_976_p1 & lshr_ln80_1_fu_990_p4);
    tmp_20_fu_1826_p3 <= mul_ln85_2_fu_878_p2(13 downto 13);
    tmp_21_fu_1834_p3 <= mul_ln85_2_fu_878_p2(37 downto 37);
    tmp_22_fu_1852_p3 <= add_ln85_2_fu_1846_p2(23 downto 23);
    tmp_23_fu_1872_p3 <= mul_ln85_2_fu_878_p2(38 downto 38);
    tmp_24_fu_1880_p3 <= mul_ln85_2_fu_878_p2(47 downto 39);
    tmp_25_fu_1894_p3 <= mul_ln85_2_fu_878_p2(47 downto 38);
    tmp_26_fu_1140_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_27_fu_2027_p3 <= mul_ln85_3_fu_882_p2(47 downto 47);
    tmp_28_fu_2045_p3 <= mul_ln85_3_fu_882_p2(13 downto 13);
    tmp_29_fu_2053_p3 <= mul_ln85_3_fu_882_p2(37 downto 37);
    tmp_2_fu_1020_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_30_fu_2071_p3 <= add_ln85_3_fu_2065_p2(23 downto 23);
    tmp_31_fu_2091_p3 <= mul_ln85_3_fu_882_p2(38 downto 38);
    tmp_32_fu_2099_p3 <= mul_ln85_3_fu_882_p2(47 downto 39);
    tmp_33_fu_2113_p3 <= mul_ln85_3_fu_882_p2(47 downto 38);
    tmp_34_fu_3127_p4 <= ((trunc_ln80_reg_3168_pp0_iter1_reg & lshr_ln80_1_reg_3179_pp0_iter1_reg) & ap_const_lv1_1);
    tmp_35_fu_1180_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_36_fu_2246_p3 <= mul_ln85_4_fu_886_p2(47 downto 47);
    tmp_37_fu_2264_p3 <= mul_ln85_4_fu_886_p2(13 downto 13);
    tmp_38_fu_2272_p3 <= mul_ln85_4_fu_886_p2(37 downto 37);
    tmp_39_fu_2290_p3 <= add_ln85_4_fu_2284_p2(23 downto 23);
    tmp_3_fu_1370_p3 <= mul_ln85_fu_870_p2(47 downto 47);
    tmp_40_fu_2310_p3 <= mul_ln85_4_fu_886_p2(38 downto 38);
    tmp_41_fu_2318_p3 <= mul_ln85_4_fu_886_p2(47 downto 39);
    tmp_42_fu_2332_p3 <= mul_ln85_4_fu_886_p2(47 downto 38);
    tmp_43_fu_1220_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_44_fu_2465_p3 <= mul_ln85_5_fu_890_p2(47 downto 47);
    tmp_45_fu_2483_p3 <= mul_ln85_5_fu_890_p2(13 downto 13);
    tmp_46_fu_2491_p3 <= mul_ln85_5_fu_890_p2(37 downto 37);
    tmp_47_fu_2509_p3 <= add_ln85_5_fu_2503_p2(23 downto 23);
    tmp_48_fu_2529_p3 <= mul_ln85_5_fu_890_p2(38 downto 38);
    tmp_49_fu_2537_p3 <= mul_ln85_5_fu_890_p2(47 downto 39);
    tmp_4_fu_1388_p3 <= mul_ln85_fu_870_p2(13 downto 13);
    tmp_50_fu_2551_p3 <= mul_ln85_5_fu_890_p2(47 downto 38);
    tmp_51_fu_1260_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_52_fu_2684_p3 <= mul_ln85_6_fu_894_p2(47 downto 47);
    tmp_53_fu_2702_p3 <= mul_ln85_6_fu_894_p2(13 downto 13);
    tmp_54_fu_2710_p3 <= mul_ln85_6_fu_894_p2(37 downto 37);
    tmp_55_fu_2728_p3 <= add_ln85_6_fu_2722_p2(23 downto 23);
    tmp_56_fu_2748_p3 <= mul_ln85_6_fu_894_p2(38 downto 38);
    tmp_57_fu_2756_p3 <= mul_ln85_6_fu_894_p2(47 downto 39);
    tmp_58_fu_2770_p3 <= mul_ln85_6_fu_894_p2(47 downto 38);
    tmp_59_fu_1300_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_5_fu_1396_p3 <= mul_ln85_fu_870_p2(37 downto 37);
    tmp_60_fu_2903_p3 <= mul_ln85_7_fu_898_p2(47 downto 47);
    tmp_61_fu_2921_p3 <= mul_ln85_7_fu_898_p2(13 downto 13);
    tmp_62_fu_2929_p3 <= mul_ln85_7_fu_898_p2(37 downto 37);
    tmp_63_fu_2947_p3 <= add_ln85_7_fu_2941_p2(23 downto 23);
    tmp_64_fu_2967_p3 <= mul_ln85_7_fu_898_p2(38 downto 38);
    tmp_65_fu_2975_p3 <= mul_ln85_7_fu_898_p2(47 downto 39);
    tmp_66_fu_2989_p3 <= mul_ln85_7_fu_898_p2(47 downto 38);
    tmp_6_fu_1414_p3 <= add_ln85_fu_1408_p2(23 downto 23);
    tmp_7_fu_1434_p3 <= mul_ln85_fu_870_p2(38 downto 38);
    tmp_8_fu_1442_p3 <= mul_ln85_fu_870_p2(47 downto 39);
    tmp_9_fu_1456_p3 <= mul_ln85_fu_870_p2(47 downto 38);
    tmp_fu_948_p3 <= ap_sig_allocacmp_jj_load(6 downto 6);
    tmp_s_fu_3113_p3 <= (trunc_ln80_reg_3168_pp0_iter1_reg & lshr_ln1_reg_3174_pp0_iter1_reg);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 <= zext_ln85_9_fu_1008_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 <= zext_ln85_9_fu_1008_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 <= zext_ln85_9_fu_1008_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 <= zext_ln85_9_fu_1008_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 <= zext_ln85_9_fu_1008_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 <= zext_ln85_9_fu_1008_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 <= zext_ln85_9_fu_1008_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 <= zext_ln85_9_fu_1008_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln6_fu_1378_p4 <= mul_ln85_fu_870_p2(37 downto 14);
    trunc_ln79_fu_938_p1 <= ap_sig_allocacmp_jj_load(6 - 1 downto 0);
    trunc_ln80_fu_976_p1 <= select_ln79_fu_968_p3(8 - 1 downto 0);
    trunc_ln85_1_fu_1597_p4 <= mul_ln85_1_fu_874_p2(37 downto 14);
    trunc_ln85_2_fu_1816_p4 <= mul_ln85_2_fu_878_p2(37 downto 14);
    trunc_ln85_3_fu_2035_p4 <= mul_ln85_3_fu_882_p2(37 downto 14);
    trunc_ln85_4_fu_2254_p4 <= mul_ln85_4_fu_886_p2(37 downto 14);
    trunc_ln85_5_fu_2473_p4 <= mul_ln85_5_fu_890_p2(37 downto 14);
    trunc_ln85_6_fu_2692_p4 <= mul_ln85_6_fu_894_p2(37 downto 14);
    trunc_ln85_7_fu_2911_p4 <= mul_ln85_7_fu_898_p2(37 downto 14);
    xor_ln85_10_fu_1860_p2 <= (tmp_22_fu_1852_p3 xor ap_const_lv1_1);
    xor_ln85_11_fu_1922_p2 <= (tmp_23_fu_1872_p3 xor ap_const_lv1_1);
    xor_ln85_12_fu_1948_p2 <= (select_ln85_8_fu_1914_p3 xor ap_const_lv1_1);
    xor_ln85_13_fu_1960_p2 <= (tmp_19_fu_1808_p3 xor ap_const_lv1_1);
    xor_ln85_14_fu_1984_p2 <= (or_ln85_18_fu_1978_p2 xor ap_const_lv1_1);
    xor_ln85_15_fu_2079_p2 <= (tmp_30_fu_2071_p3 xor ap_const_lv1_1);
    xor_ln85_16_fu_2141_p2 <= (tmp_31_fu_2091_p3 xor ap_const_lv1_1);
    xor_ln85_17_fu_2167_p2 <= (select_ln85_12_fu_2133_p3 xor ap_const_lv1_1);
    xor_ln85_18_fu_2179_p2 <= (tmp_27_fu_2027_p3 xor ap_const_lv1_1);
    xor_ln85_19_fu_2203_p2 <= (or_ln85_19_fu_2197_p2 xor ap_const_lv1_1);
    xor_ln85_1_fu_1484_p2 <= (tmp_7_fu_1434_p3 xor ap_const_lv1_1);
    xor_ln85_20_fu_2298_p2 <= (tmp_39_fu_2290_p3 xor ap_const_lv1_1);
    xor_ln85_21_fu_2360_p2 <= (tmp_40_fu_2310_p3 xor ap_const_lv1_1);
    xor_ln85_22_fu_2386_p2 <= (select_ln85_16_fu_2352_p3 xor ap_const_lv1_1);
    xor_ln85_23_fu_2398_p2 <= (tmp_36_fu_2246_p3 xor ap_const_lv1_1);
    xor_ln85_24_fu_2422_p2 <= (or_ln85_20_fu_2416_p2 xor ap_const_lv1_1);
    xor_ln85_25_fu_2517_p2 <= (tmp_47_fu_2509_p3 xor ap_const_lv1_1);
    xor_ln85_26_fu_2579_p2 <= (tmp_48_fu_2529_p3 xor ap_const_lv1_1);
    xor_ln85_27_fu_2605_p2 <= (select_ln85_20_fu_2571_p3 xor ap_const_lv1_1);
    xor_ln85_28_fu_2617_p2 <= (tmp_44_fu_2465_p3 xor ap_const_lv1_1);
    xor_ln85_29_fu_2641_p2 <= (or_ln85_21_fu_2635_p2 xor ap_const_lv1_1);
    xor_ln85_2_fu_1510_p2 <= (select_ln85_fu_1476_p3 xor ap_const_lv1_1);
    xor_ln85_30_fu_2736_p2 <= (tmp_55_fu_2728_p3 xor ap_const_lv1_1);
    xor_ln85_31_fu_2798_p2 <= (tmp_56_fu_2748_p3 xor ap_const_lv1_1);
    xor_ln85_32_fu_2824_p2 <= (select_ln85_24_fu_2790_p3 xor ap_const_lv1_1);
    xor_ln85_33_fu_2836_p2 <= (tmp_52_fu_2684_p3 xor ap_const_lv1_1);
    xor_ln85_34_fu_2860_p2 <= (or_ln85_22_fu_2854_p2 xor ap_const_lv1_1);
    xor_ln85_35_fu_2955_p2 <= (tmp_63_fu_2947_p3 xor ap_const_lv1_1);
    xor_ln85_36_fu_3017_p2 <= (tmp_64_fu_2967_p3 xor ap_const_lv1_1);
    xor_ln85_37_fu_3043_p2 <= (select_ln85_28_fu_3009_p3 xor ap_const_lv1_1);
    xor_ln85_38_fu_3055_p2 <= (tmp_60_fu_2903_p3 xor ap_const_lv1_1);
    xor_ln85_39_fu_3079_p2 <= (or_ln85_23_fu_3073_p2 xor ap_const_lv1_1);
    xor_ln85_3_fu_1522_p2 <= (tmp_3_fu_1370_p3 xor ap_const_lv1_1);
    xor_ln85_4_fu_1546_p2 <= (or_ln85_8_fu_1540_p2 xor ap_const_lv1_1);
    xor_ln85_5_fu_1641_p2 <= (tmp_14_fu_1633_p3 xor ap_const_lv1_1);
    xor_ln85_6_fu_1703_p2 <= (tmp_15_fu_1653_p3 xor ap_const_lv1_1);
    xor_ln85_7_fu_1729_p2 <= (select_ln85_4_fu_1695_p3 xor ap_const_lv1_1);
    xor_ln85_8_fu_1741_p2 <= (tmp_11_fu_1589_p3 xor ap_const_lv1_1);
    xor_ln85_9_fu_1765_p2 <= (or_ln85_17_fu_1759_p2 xor ap_const_lv1_1);
    xor_ln85_fu_1422_p2 <= (tmp_6_fu_1414_p3 xor ap_const_lv1_1);
    zext_ln79_fu_964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln80_fu_956_p3),7));
    zext_ln85_10_fu_3135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_3127_p4),64));
    zext_ln85_1_fu_1623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1607_p3),24));
    zext_ln85_2_fu_1842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_1826_p3),24));
    zext_ln85_3_fu_2061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_2045_p3),24));
    zext_ln85_4_fu_2280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_2264_p3),24));
    zext_ln85_5_fu_2499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_fu_2483_p3),24));
    zext_ln85_6_fu_2718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_fu_2702_p3),24));
    zext_ln85_7_fu_2937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_2921_p3),24));
    zext_ln85_8_fu_3119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_3113_p3),64));
    zext_ln85_9_fu_1008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1000_p3),64));
    zext_ln85_fu_1404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_1388_p3),24));
end behav;
