# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: D:\Users\Billy\Documents\FPGA\DAC.csv
# Generated on: Sun Dec 22 15:50:49 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLKin,Input,PIN_N14,6,B6_N0,PIN_N14,2.5 V,,,,,
CLKout,Output,PIN_G17,6,B6_N0,PIN_G17,2.5 V,,,,,
LDAC,Output,PIN_N18,6,B6_N0,PIN_N18,2.5 V,,,,,
RESET,Output,PIN_L15,6,B6_N0,PIN_L15,2.5 V,,,,,
SDI,Output,PIN_H17,6,B6_N0,PIN_H17,2.5 V,,,,,
SYNC,Output,PIN_N19,6,B6_N0,PIN_N19,2.5 V,,,,,
