# ğŸ‘‹ Hi, I'm Vignesh Devaraj

Welcome to my GitHub portfolio! 

Iâ€™m currently pursuing my **Masterâ€™s in Computer Engineering** concentrating on Digital System Design at **George Mason University** , specializing in ASIC/SoC Design, Design Verification, and Silicon Engineering.

I'm passionate about designing high-performance and reliable hardware systems â€” from RTL design and verification to integration and optimization across the full VLSI flow. My work bridges front-end logic design and architectural exploration with back-end synthesis, timing closure, and layout analysis. I focus on building scalable, power-efficient digital systems through robust coding practices, functional verification, and hardware-software co-design.

### ğŸ”§ Areas of Interest

- **ASIC & SoC Design** â€“ RTL development, system-level integration, and functional correctness
- **Design Verification** â€“ UVM-based environments, constrained random testing, coverage metrics
- **Computer Architecture** â€“ Pipelining, memory systems, performance optimization  

---

## ğŸ“‚ Featured Projects  

- [**Smart Home Automation (RTL-based project)**](#)  
  Designed a Verilog-based Smart Home monitoring module, simulated using Vivado. Modularized RTL and TB for ease of extensibility.  

- [**AHB to APB Bridge Controller**](#)  
  Implemented a complete AMBA bridge in Verilog with FSM logic, temporary register staging, and synchronization handling between two buses.  


ğŸ“« Reach me at: vignesh29401vicky@gmail.com  
ğŸŒ [LinkedIn]([https://www.linkedin.com/in/your-link](https://www.linkedin.com/in/vigneshdevaraj/))
