// Seed: 1291151779
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  assign id_0 = id_1 & !1 != 1 - 1;
  always @(posedge 1);
endmodule
