/*
 * Copyright(C) 2015 Linaro Limited. All rights reserved.
 * Author: Mathieu Poirier <mathieu.poirier@linaro.org>
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published by
 * the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/coresight.h>
#include <linux/slab.h>

#include "coresight-priv.h"
#include "coresight-tmc.h"

void tmc_etb_enable_hw(struct tmc_drvdata *drvdata)
{
	CS_UNLOCK(drvdata->base);

	/* Wait for TMCSReady bit to be set */
	tmc_wait_for_tmcready(drvdata);

	writel_relaxed(TMC_MODE_CIRCULAR_BUFFER, drvdata->base + TMC_MODE);
	writel_relaxed(TMC_FFCR_EN_FMT | TMC_FFCR_EN_TI |
		       TMC_FFCR_FON_FLIN | TMC_FFCR_FON_TRIG_EVT |
		       TMC_FFCR_TRIGON_TRIGIN,
		       drvdata->base + TMC_FFCR);

	writel_relaxed(drvdata->trigger_cntr, drvdata->base + TMC_TRG);
	tmc_enable_hw(drvdata);

	CS_LOCK(drvdata->base);
}

static void tmc_etb_dump_hw(struct tmc_drvdata *drvdata)
{
	u8 memwords;
	char *bufp;
	u32 read_data;
	int i;

	if (drvdata->memwidth == TMC_MEM_INTF_WIDTH_32BITS)
		memwords = 1;
	else if (drvdata->memwidth == TMC_MEM_INTF_WIDTH_64BITS)
		memwords = 2;
	else if (drvdata->memwidth == TMC_MEM_INTF_WIDTH_128BITS)
		memwords = 4;
	else
		memwords = 8;

	bufp = drvdata->buf;
	while (1) {
		for (i = 0; i < memwords; i++) {
			read_data = readl_relaxed(drvdata->base + TMC_RRD);
			if (read_data == 0xFFFFFFFF)
				return;
			memcpy(bufp, &read_data, 4);
			bufp += 4;
		}
	}
}

static void tmc_etb_disable_hw(struct tmc_drvdata *drvdata)
{
	CS_UNLOCK(drvdata->base);

	tmc_flush_and_stop(drvdata);
	tmc_disable_hw(drvdata);

	CS_LOCK(drvdata->base);
}

static void tmc_etf_enable_hw(struct tmc_drvdata *drvdata)
{
	CS_UNLOCK(drvdata->base);

	/* Wait for TMCSReady bit to be set */
	tmc_wait_for_tmcready(drvdata);

	writel_relaxed(TMC_MODE_HARDWARE_FIFO, drvdata->base + TMC_MODE);
	writel_relaxed(TMC_FFCR_EN_FMT | TMC_FFCR_EN_TI,
		       drvdata->base + TMC_FFCR);
	writel_relaxed(0x0, drvdata->base + TMC_BUFWM);
	tmc_enable_hw(drvdata);

	CS_LOCK(drvdata->base);
}

static void tmc_etf_disable_hw(struct tmc_drvdata *drvdata)
{
	CS_UNLOCK(drvdata->base);

	tmc_flush_and_stop(drvdata);
	tmc_disable_hw(drvdata);

	CS_LOCK(drvdata->base);
}

static int tmc_enable_etf_sink_sysfs(struct coresight_device *csdev, u32 mode)
{
	u32 val;
	bool allocated = false;
	char *buf = NULL;
	unsigned long flags;
	struct tmc_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent);

	/* Allocating the memory here while outside of the spinlock */
	buf = devm_kzalloc(drvdata->dev, drvdata->size, GFP_KERNEL);
	if (!buf)
		return -ENOMEM;

	spin_lock_irqsave(&drvdata->spinlock, flags);
	if (drvdata->reading) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		kfree(buf);
		return -EBUSY;
	}

	val = local_cmpxchg(&drvdata->mode, CS_MODE_DISABLED, mode);
	/* No need to continue if already operated from Perf */
	if (val == CS_MODE_PERF) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		kfree(buf);
		return -EBUSY;
	}
	/*
	 * In sysFS mode we can have multiple writers per sink.  Since this
	 * sink is already enabled no memory is needed and the HW need not be
	 * touched.
	 */
	if (val == CS_MODE_SYSFS)
              goto out;

	/*
	 * If drvdata::buf isn't NULL, memory was allocated for a previous
	 * trace run but wasn't read.  If so simply zero-out the memory.
	 *
	 * The memory is freed when users read the buffer using the
	 * /dev/xyz.{etf|etb} interface.  See tmc_read_unprepare_etf() for
	 * details.
	 */
	if (!drvdata->buf) {
		allocated = true;
		drvdata->buf = buf;
	} else {
		memset(drvdata->buf, 0, drvdata->size);
	}

	tmc_etb_enable_hw(drvdata);
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

out:
	/* Free memory outside the spinlock if need be */
	if (!allocated)
		kfree(buf);

	dev_info(drvdata->dev, "TMC-ETB/ETF enabled\n");
	return 0;
}

static int tmc_enable_etf_sink_perf(struct coresight_device *csdev, u32 mode)
{
	u32 val;
	unsigned long flags;
	struct tmc_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent);

	spin_lock_irqsave(&drvdata->spinlock, flags);
	if (drvdata->reading) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		return -EBUSY;
	}

	val = local_cmpxchg(&drvdata->mode, CS_MODE_DISABLED, mode);
	/*
	 * In Perf mode there can be only one writer per sink.  There
	 * is also no need to continue if the ETB/ETR is already operated
	 * from sysFS.
	 */
	if (val != CS_MODE_DISABLED) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		return -EBUSY;
	}

	tmc_etb_enable_hw(drvdata);
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

	return 0;
}

static int tmc_enable_etf_sink(struct coresight_device *csdev, u32 mode)
{
        switch(mode) {
        case CS_MODE_SYSFS:
                return tmc_enable_etf_sink_sysfs(csdev, mode);
        case CS_MODE_PERF:
                return tmc_enable_etf_sink_perf(csdev, mode);
        }

        /* We shouldn't be here */
        return -EINVAL;
}

static void tmc_disable_etf_sink(struct coresight_device *csdev)
{
	u32 mode;
	unsigned long flags;
	struct tmc_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent);

	spin_lock_irqsave(&drvdata->spinlock, flags);
	if (drvdata->reading) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		return;
	}

	mode = local_xchg(&drvdata->mode, CS_MODE_DISABLED);
	/* Nothing to do, the ETB/ETF was already disabled */
	if (mode == CS_MODE_DISABLED)
		goto out;

	/* The engine has to be stopped in both sysFS and Perf mode */
	tmc_etb_disable_hw(drvdata);

	/*
	 * If we operated from sysFS, dump the trace data for retrieval
	 * via /dev/.  From Perf trace data is handled via the Perf ring
	 * buffer.
	 */
	if (mode == CS_MODE_SYSFS)
		tmc_etb_dump_hw(drvdata);

out:
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

	dev_info(drvdata->dev, "TMC-ETB/ETF disabled\n");
}

static int tmc_enable_etf_link(struct coresight_device *csdev,
			       int inport, int outport)
{
	unsigned long flags;
	struct tmc_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent);

	spin_lock_irqsave(&drvdata->spinlock, flags);
	if (drvdata->reading) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		return -EBUSY;
	}

	tmc_etf_enable_hw(drvdata);
	local_set(&drvdata->mode, CS_MODE_SYSFS);
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

	dev_info(drvdata->dev, "TMC-ETF enabled\n");
	return 0;
}

static void tmc_disable_etf_link(struct coresight_device *csdev,
				 int inport, int outport)
{
	unsigned long flags;
	struct tmc_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent);

	spin_lock_irqsave(&drvdata->spinlock, flags);
	if (drvdata->reading) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		return;
	}

	tmc_etf_disable_hw(drvdata);
	local_set(&drvdata->mode, CS_MODE_DISABLED);
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

	dev_info(drvdata->dev, "TMC disabled\n");
}

static const struct coresight_ops_sink tmc_etf_sink_ops = {
	.enable		= tmc_enable_etf_sink,
	.disable	= tmc_disable_etf_sink,
};

static const struct coresight_ops_link tmc_etf_link_ops = {
	.enable		= tmc_enable_etf_link,
	.disable	= tmc_disable_etf_link,
};

const struct coresight_ops tmc_etb_cs_ops = {
	.sink_ops	= &tmc_etf_sink_ops,
};

const struct coresight_ops tmc_etf_cs_ops = {
	.sink_ops	= &tmc_etf_sink_ops,
	.link_ops	= &tmc_etf_link_ops,
};

int tmc_read_prepare_etf(struct tmc_drvdata *drvdata)
{
	enum tmc_mode mode;
	unsigned long flags;

	spin_lock_irqsave(&drvdata->spinlock, flags);

	/* Don't interfere if operated from Perf */
	if (local_read(&drvdata->mode) == CS_MODE_PERF) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		return -EBUSY;
	}

	/* The ETB/ETF isn't enabled, so there is no need to disable it */
	if (local_read(&drvdata->mode) == CS_MODE_DISABLED) {
		/*
		 * The ETB/ETF is disabled already.  If drvdata::buf is NULL
		 * trace data has been harvested.
		 */
		if (!drvdata->buf) {
			spin_unlock_irqrestore(&drvdata->spinlock, flags);
			return -EINVAL;
		}

		goto out;
	}

	if (drvdata->config_type != TMC_CONFIG_TYPE_ETB &&
	    drvdata->config_type != TMC_CONFIG_TYPE_ETF) {
			spin_unlock_irqrestore(&drvdata->spinlock, flags);
			return -EINVAL;
	}

	/* There is no point in reading a TMC in HW FIFO mode */
	mode = readl_relaxed(drvdata->base + TMC_MODE);
	if (mode != TMC_MODE_CIRCULAR_BUFFER) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		return -EINVAL;
	}

	tmc_etb_disable_hw(drvdata);
	tmc_etb_dump_hw(drvdata);

out:
	drvdata->reading = true;
	spin_unlock_irqrestore(&drvdata->spinlock, flags);
	return 0;
}

int tmc_read_unprepare_etf(struct tmc_drvdata *drvdata)
{
	int ret = 0;
	char *buf = NULL;
	enum tmc_mode mode;
	unsigned long flags;

	spin_lock_irqsave(&drvdata->spinlock, flags);

	if (drvdata->config_type != TMC_CONFIG_TYPE_ETB &&
	    drvdata->config_type != TMC_CONFIG_TYPE_ETF) {
			ret = -EINVAL;
			goto err;
	}

	/* The TMC isn't enabled, so there is no need to enable it */
	if (local_read(&drvdata->mode) == CS_MODE_DISABLED) {
		/*
		 * The ETB/ETF is not tracing and the buffer was just read.
		 * As such prepare to free the trace buffer.
		 */
		buf = drvdata->buf;

		/*
		 * drvdata::buf is switched on in tmc_read_prepare_etf() so
		 * it is important to set it back to NULL.
		 */
		drvdata->buf = NULL;
		goto out;
	}

	/* There is no point in reading a TMC in HW FIFO mode */
	mode = readl_relaxed(drvdata->base + TMC_MODE);
	if (mode != TMC_MODE_CIRCULAR_BUFFER) {
		ret = -EINVAL;
		goto err;
	}

	/*
	 * The trace run will continue with the same allocated trace buffer.
	 * As such zero-out the buffer so that we don't end up with stale
	 * data.
	 */
	memset(drvdata->buf, 0, drvdata->size);
	tmc_etb_enable_hw(drvdata);

out:
	drvdata->reading = false;

err:
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

	/* Free allocated memory outside of the spinlock */
	if (buf)
		kfree(buf);

	return ret;
}
