
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mcookie_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014f0 <.init>:
  4014f0:	stp	x29, x30, [sp, #-16]!
  4014f4:	mov	x29, sp
  4014f8:	bl	401970 <ferror@plt+0x60>
  4014fc:	ldp	x29, x30, [sp], #16
  401500:	ret

Disassembly of section .plt:

0000000000401510 <memcpy@plt-0x20>:
  401510:	stp	x16, x30, [sp, #-16]!
  401514:	adrp	x16, 415000 <ferror@plt+0x136f0>
  401518:	ldr	x17, [x16, #4088]
  40151c:	add	x16, x16, #0xff8
  401520:	br	x17
  401524:	nop
  401528:	nop
  40152c:	nop

0000000000401530 <memcpy@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401534:	ldr	x17, [x16]
  401538:	add	x16, x16, #0x0
  40153c:	br	x17

0000000000401540 <_exit@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401544:	ldr	x17, [x16, #8]
  401548:	add	x16, x16, #0x8
  40154c:	br	x17

0000000000401550 <strtoul@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401554:	ldr	x17, [x16, #16]
  401558:	add	x16, x16, #0x10
  40155c:	br	x17

0000000000401560 <strlen@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401564:	ldr	x17, [x16, #24]
  401568:	add	x16, x16, #0x18
  40156c:	br	x17

0000000000401570 <fputs@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401574:	ldr	x17, [x16, #32]
  401578:	add	x16, x16, #0x20
  40157c:	br	x17

0000000000401580 <exit@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401584:	ldr	x17, [x16, #40]
  401588:	add	x16, x16, #0x28
  40158c:	br	x17

0000000000401590 <dup@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401594:	ldr	x17, [x16, #48]
  401598:	add	x16, x16, #0x30
  40159c:	br	x17

00000000004015a0 <strtod@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4015a4:	ldr	x17, [x16, #56]
  4015a8:	add	x16, x16, #0x38
  4015ac:	br	x17

00000000004015b0 <getuid@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4015b4:	ldr	x17, [x16, #64]
  4015b8:	add	x16, x16, #0x40
  4015bc:	br	x17

00000000004015c0 <putc@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4015c4:	ldr	x17, [x16, #72]
  4015c8:	add	x16, x16, #0x48
  4015cc:	br	x17

00000000004015d0 <__cxa_atexit@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4015d4:	ldr	x17, [x16, #80]
  4015d8:	add	x16, x16, #0x50
  4015dc:	br	x17

00000000004015e0 <fputc@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4015e4:	ldr	x17, [x16, #88]
  4015e8:	add	x16, x16, #0x58
  4015ec:	br	x17

00000000004015f0 <snprintf@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4015f4:	ldr	x17, [x16, #96]
  4015f8:	add	x16, x16, #0x60
  4015fc:	br	x17

0000000000401600 <localeconv@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401604:	ldr	x17, [x16, #104]
  401608:	add	x16, x16, #0x68
  40160c:	br	x17

0000000000401610 <fileno@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401614:	ldr	x17, [x16, #112]
  401618:	add	x16, x16, #0x70
  40161c:	br	x17

0000000000401620 <getpid@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401624:	ldr	x17, [x16, #120]
  401628:	add	x16, x16, #0x78
  40162c:	br	x17

0000000000401630 <malloc@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401634:	ldr	x17, [x16, #128]
  401638:	add	x16, x16, #0x80
  40163c:	br	x17

0000000000401640 <open@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401644:	ldr	x17, [x16, #136]
  401648:	add	x16, x16, #0x88
  40164c:	br	x17

0000000000401650 <getppid@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401654:	ldr	x17, [x16, #144]
  401658:	add	x16, x16, #0x90
  40165c:	br	x17

0000000000401660 <__strtol_internal@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401664:	ldr	x17, [x16, #152]
  401668:	add	x16, x16, #0x98
  40166c:	br	x17

0000000000401670 <strncmp@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401674:	ldr	x17, [x16, #160]
  401678:	add	x16, x16, #0xa0
  40167c:	br	x17

0000000000401680 <bindtextdomain@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401684:	ldr	x17, [x16, #168]
  401688:	add	x16, x16, #0xa8
  40168c:	br	x17

0000000000401690 <__libc_start_main@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401694:	ldr	x17, [x16, #176]
  401698:	add	x16, x16, #0xb0
  40169c:	br	x17

00000000004016a0 <fgetc@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4016a4:	ldr	x17, [x16, #184]
  4016a8:	add	x16, x16, #0xb8
  4016ac:	br	x17

00000000004016b0 <memset@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4016b4:	ldr	x17, [x16, #192]
  4016b8:	add	x16, x16, #0xc0
  4016bc:	br	x17

00000000004016c0 <gettimeofday@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4016c4:	ldr	x17, [x16, #200]
  4016c8:	add	x16, x16, #0xc8
  4016cc:	br	x17

00000000004016d0 <random@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4016d4:	ldr	x17, [x16, #208]
  4016d8:	add	x16, x16, #0xd0
  4016dc:	br	x17

00000000004016e0 <__strtoul_internal@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4016e4:	ldr	x17, [x16, #216]
  4016e8:	add	x16, x16, #0xd8
  4016ec:	br	x17

00000000004016f0 <strdup@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4016f4:	ldr	x17, [x16, #224]
  4016f8:	add	x16, x16, #0xe0
  4016fc:	br	x17

0000000000401700 <close@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401704:	ldr	x17, [x16, #232]
  401708:	add	x16, x16, #0xe8
  40170c:	br	x17

0000000000401710 <__gmon_start__@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401714:	ldr	x17, [x16, #240]
  401718:	add	x16, x16, #0xf0
  40171c:	br	x17

0000000000401720 <abort@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401724:	ldr	x17, [x16, #248]
  401728:	add	x16, x16, #0xf8
  40172c:	br	x17

0000000000401730 <textdomain@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401734:	ldr	x17, [x16, #256]
  401738:	add	x16, x16, #0x100
  40173c:	br	x17

0000000000401740 <getopt_long@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401744:	ldr	x17, [x16, #264]
  401748:	add	x16, x16, #0x108
  40174c:	br	x17

0000000000401750 <strcmp@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401754:	ldr	x17, [x16, #272]
  401758:	add	x16, x16, #0x110
  40175c:	br	x17

0000000000401760 <warn@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401764:	ldr	x17, [x16, #280]
  401768:	add	x16, x16, #0x118
  40176c:	br	x17

0000000000401770 <__ctype_b_loc@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401774:	ldr	x17, [x16, #288]
  401778:	add	x16, x16, #0x120
  40177c:	br	x17

0000000000401780 <strtol@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401784:	ldr	x17, [x16, #296]
  401788:	add	x16, x16, #0x128
  40178c:	br	x17

0000000000401790 <free@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401794:	ldr	x17, [x16, #304]
  401798:	add	x16, x16, #0x130
  40179c:	br	x17

00000000004017a0 <nanosleep@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4017a4:	ldr	x17, [x16, #312]
  4017a8:	add	x16, x16, #0x138
  4017ac:	br	x17

00000000004017b0 <vasprintf@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4017b4:	ldr	x17, [x16, #320]
  4017b8:	add	x16, x16, #0x140
  4017bc:	br	x17

00000000004017c0 <strndup@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4017c4:	ldr	x17, [x16, #328]
  4017c8:	add	x16, x16, #0x148
  4017cc:	br	x17

00000000004017d0 <strspn@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4017d4:	ldr	x17, [x16, #336]
  4017d8:	add	x16, x16, #0x150
  4017dc:	br	x17

00000000004017e0 <strchr@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4017e4:	ldr	x17, [x16, #344]
  4017e8:	add	x16, x16, #0x158
  4017ec:	br	x17

00000000004017f0 <fcntl@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4017f4:	ldr	x17, [x16, #352]
  4017f8:	add	x16, x16, #0x160
  4017fc:	br	x17

0000000000401800 <dcngettext@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401804:	ldr	x17, [x16, #360]
  401808:	add	x16, x16, #0x168
  40180c:	br	x17

0000000000401810 <fflush@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401814:	ldr	x17, [x16, #368]
  401818:	add	x16, x16, #0x170
  40181c:	br	x17

0000000000401820 <warnx@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401824:	ldr	x17, [x16, #376]
  401828:	add	x16, x16, #0x178
  40182c:	br	x17

0000000000401830 <read@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401834:	ldr	x17, [x16, #384]
  401838:	add	x16, x16, #0x180
  40183c:	br	x17

0000000000401840 <memchr@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401844:	ldr	x17, [x16, #392]
  401848:	add	x16, x16, #0x188
  40184c:	br	x17

0000000000401850 <jrand48@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401854:	ldr	x17, [x16, #400]
  401858:	add	x16, x16, #0x190
  40185c:	br	x17

0000000000401860 <dcgettext@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401864:	ldr	x17, [x16, #408]
  401868:	add	x16, x16, #0x198
  40186c:	br	x17

0000000000401870 <srandom@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401874:	ldr	x17, [x16, #416]
  401878:	add	x16, x16, #0x1a0
  40187c:	br	x17

0000000000401880 <errx@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401884:	ldr	x17, [x16, #424]
  401888:	add	x16, x16, #0x1a8
  40188c:	br	x17

0000000000401890 <getrandom@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401894:	ldr	x17, [x16, #432]
  401898:	add	x16, x16, #0x1b0
  40189c:	br	x17

00000000004018a0 <strcspn@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4018a4:	ldr	x17, [x16, #440]
  4018a8:	add	x16, x16, #0x1b8
  4018ac:	br	x17

00000000004018b0 <printf@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4018b4:	ldr	x17, [x16, #448]
  4018b8:	add	x16, x16, #0x1c0
  4018bc:	br	x17

00000000004018c0 <__errno_location@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4018c4:	ldr	x17, [x16, #456]
  4018c8:	add	x16, x16, #0x1c8
  4018cc:	br	x17

00000000004018d0 <syscall@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4018d4:	ldr	x17, [x16, #464]
  4018d8:	add	x16, x16, #0x1d0
  4018dc:	br	x17

00000000004018e0 <fprintf@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4018e4:	ldr	x17, [x16, #472]
  4018e8:	add	x16, x16, #0x1d8
  4018ec:	br	x17

00000000004018f0 <err@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x146f0>
  4018f4:	ldr	x17, [x16, #480]
  4018f8:	add	x16, x16, #0x1e0
  4018fc:	br	x17

0000000000401900 <setlocale@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401904:	ldr	x17, [x16, #488]
  401908:	add	x16, x16, #0x1e8
  40190c:	br	x17

0000000000401910 <ferror@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x146f0>
  401914:	ldr	x17, [x16, #496]
  401918:	add	x16, x16, #0x1f0
  40191c:	br	x17

Disassembly of section .text:

0000000000401920 <.text>:
  401920:	mov	x29, #0x0                   	// #0
  401924:	mov	x30, #0x0                   	// #0
  401928:	mov	x5, x0
  40192c:	ldr	x1, [sp]
  401930:	add	x2, sp, #0x8
  401934:	mov	x6, sp
  401938:	movz	x0, #0x0, lsl #48
  40193c:	movk	x0, #0x0, lsl #32
  401940:	movk	x0, #0x40, lsl #16
  401944:	movk	x0, #0x1a2c
  401948:	movz	x3, #0x0, lsl #48
  40194c:	movk	x3, #0x0, lsl #32
  401950:	movk	x3, #0x40, lsl #16
  401954:	movk	x3, #0x4e60
  401958:	movz	x4, #0x0, lsl #48
  40195c:	movk	x4, #0x0, lsl #32
  401960:	movk	x4, #0x40, lsl #16
  401964:	movk	x4, #0x4ee0
  401968:	bl	401690 <__libc_start_main@plt>
  40196c:	bl	401720 <abort@plt>
  401970:	adrp	x0, 415000 <ferror@plt+0x136f0>
  401974:	ldr	x0, [x0, #4064]
  401978:	cbz	x0, 401980 <ferror@plt+0x70>
  40197c:	b	401710 <__gmon_start__@plt>
  401980:	ret
  401984:	nop
  401988:	adrp	x0, 416000 <ferror@plt+0x146f0>
  40198c:	add	x0, x0, #0x210
  401990:	adrp	x1, 416000 <ferror@plt+0x146f0>
  401994:	add	x1, x1, #0x210
  401998:	cmp	x1, x0
  40199c:	b.eq	4019b4 <ferror@plt+0xa4>  // b.none
  4019a0:	adrp	x1, 404000 <ferror@plt+0x26f0>
  4019a4:	ldr	x1, [x1, #3864]
  4019a8:	cbz	x1, 4019b4 <ferror@plt+0xa4>
  4019ac:	mov	x16, x1
  4019b0:	br	x16
  4019b4:	ret
  4019b8:	adrp	x0, 416000 <ferror@plt+0x146f0>
  4019bc:	add	x0, x0, #0x210
  4019c0:	adrp	x1, 416000 <ferror@plt+0x146f0>
  4019c4:	add	x1, x1, #0x210
  4019c8:	sub	x1, x1, x0
  4019cc:	lsr	x2, x1, #63
  4019d0:	add	x1, x2, x1, asr #3
  4019d4:	cmp	xzr, x1, asr #1
  4019d8:	asr	x1, x1, #1
  4019dc:	b.eq	4019f4 <ferror@plt+0xe4>  // b.none
  4019e0:	adrp	x2, 404000 <ferror@plt+0x26f0>
  4019e4:	ldr	x2, [x2, #3872]
  4019e8:	cbz	x2, 4019f4 <ferror@plt+0xe4>
  4019ec:	mov	x16, x2
  4019f0:	br	x16
  4019f4:	ret
  4019f8:	stp	x29, x30, [sp, #-32]!
  4019fc:	mov	x29, sp
  401a00:	str	x19, [sp, #16]
  401a04:	adrp	x19, 416000 <ferror@plt+0x146f0>
  401a08:	ldrb	w0, [x19, #560]
  401a0c:	cbnz	w0, 401a1c <ferror@plt+0x10c>
  401a10:	bl	401988 <ferror@plt+0x78>
  401a14:	mov	w0, #0x1                   	// #1
  401a18:	strb	w0, [x19, #560]
  401a1c:	ldr	x19, [sp, #16]
  401a20:	ldp	x29, x30, [sp], #32
  401a24:	ret
  401a28:	b	4019b8 <ferror@plt+0xa8>
  401a2c:	stp	x29, x30, [sp, #-96]!
  401a30:	stp	x28, x27, [sp, #16]
  401a34:	stp	x26, x25, [sp, #32]
  401a38:	stp	x24, x23, [sp, #48]
  401a3c:	stp	x22, x21, [sp, #64]
  401a40:	stp	x20, x19, [sp, #80]
  401a44:	mov	x29, sp
  401a48:	sub	sp, sp, #0x1, lsl #12
  401a4c:	sub	sp, sp, #0xb0
  401a50:	mov	x19, x1
  401a54:	adrp	x1, 405000 <ferror@plt+0x36f0>
  401a58:	mov	w22, w0
  401a5c:	movi	v0.2d, #0x0
  401a60:	add	x1, x1, #0x1d6
  401a64:	mov	w0, #0x6                   	// #6
  401a68:	str	xzr, [sp, #128]
  401a6c:	stp	q0, q0, [sp, #96]
  401a70:	stp	q0, q0, [sp, #64]
  401a74:	stp	q0, q0, [sp, #32]
  401a78:	str	q0, [sp, #16]
  401a7c:	bl	401900 <setlocale@plt>
  401a80:	adrp	x20, 405000 <ferror@plt+0x36f0>
  401a84:	add	x20, x20, #0x99
  401a88:	adrp	x1, 405000 <ferror@plt+0x36f0>
  401a8c:	add	x1, x1, #0xa4
  401a90:	mov	x0, x20
  401a94:	bl	401680 <bindtextdomain@plt>
  401a98:	mov	x0, x20
  401a9c:	bl	401730 <textdomain@plt>
  401aa0:	adrp	x0, 402000 <ferror@plt+0x6f0>
  401aa4:	add	x0, x0, #0x1e4
  401aa8:	bl	404ee8 <ferror@plt+0x35d8>
  401aac:	sbfiz	x20, x22, #3, #32
  401ab0:	adrp	x27, 416000 <ferror@plt+0x146f0>
  401ab4:	mov	x26, xzr
  401ab8:	mov	x21, xzr
  401abc:	cbz	w22, 401b80 <ferror@plt+0x270>
  401ac0:	adrp	x23, 405000 <ferror@plt+0x36f0>
  401ac4:	adrp	x24, 404000 <ferror@plt+0x26f0>
  401ac8:	adrp	x28, 404000 <ferror@plt+0x26f0>
  401acc:	adrp	x25, 405000 <ferror@plt+0x36f0>
  401ad0:	add	x23, x23, #0xb6
  401ad4:	add	x24, x24, #0xfc8
  401ad8:	add	x28, x28, #0xf40
  401adc:	add	x25, x25, #0xbe
  401ae0:	mov	w0, w22
  401ae4:	mov	x1, x19
  401ae8:	mov	x2, x23
  401aec:	mov	x3, x24
  401af0:	mov	x4, xzr
  401af4:	bl	401740 <getopt_long@plt>
  401af8:	sub	w8, w0, #0x56
  401afc:	cmp	w8, #0x20
  401b00:	b.hi	401c3c <ferror@plt+0x32c>  // b.pmore
  401b04:	adr	x9, 401b14 <ferror@plt+0x204>
  401b08:	ldrh	w10, [x28, x8, lsl #1]
  401b0c:	add	x9, x9, x10, lsl #2
  401b10:	br	x9
  401b14:	ldr	x0, [sp, #104]
  401b18:	cbnz	x0, 401b2c <ferror@plt+0x21c>
  401b1c:	mov	x0, x20
  401b20:	bl	401630 <malloc@plt>
  401b24:	cbz	x0, 40205c <ferror@plt+0x74c>
  401b28:	str	x0, [sp, #104]
  401b2c:	ldr	x8, [x27, #536]
  401b30:	add	x9, x26, #0x1
  401b34:	str	x9, [sp, #112]
  401b38:	str	x8, [x0, x26, lsl #3]
  401b3c:	mov	x26, x9
  401b40:	b	401ae0 <ferror@plt+0x1d0>
  401b44:	ldrb	w8, [sp, #128]
  401b48:	orr	w8, w8, #0x1
  401b4c:	strb	w8, [sp, #128]
  401b50:	b	401ae0 <ferror@plt+0x1d0>
  401b54:	ldr	x21, [x27, #536]
  401b58:	mov	w2, #0x5                   	// #5
  401b5c:	mov	x0, xzr
  401b60:	mov	x1, x25
  401b64:	bl	401860 <dcgettext@plt>
  401b68:	mov	x1, x0
  401b6c:	mov	x0, x21
  401b70:	bl	403efc <ferror@plt+0x25ec>
  401b74:	mov	x21, x0
  401b78:	str	x0, [sp, #120]
  401b7c:	b	401ae0 <ferror@plt+0x1d0>
  401b80:	adrp	x22, 405000 <ferror@plt+0x36f0>
  401b84:	adrp	x23, 404000 <ferror@plt+0x26f0>
  401b88:	adrp	x25, 404000 <ferror@plt+0x26f0>
  401b8c:	adrp	x24, 405000 <ferror@plt+0x36f0>
  401b90:	add	x22, x22, #0xb6
  401b94:	add	x23, x23, #0xfc8
  401b98:	add	x25, x25, #0xf82
  401b9c:	add	x24, x24, #0xbe
  401ba0:	mov	w0, wzr
  401ba4:	mov	x1, x19
  401ba8:	mov	x2, x22
  401bac:	mov	x3, x23
  401bb0:	mov	x4, xzr
  401bb4:	bl	401740 <getopt_long@plt>
  401bb8:	sub	w8, w0, #0x56
  401bbc:	cmp	w8, #0x20
  401bc0:	b.hi	401c3c <ferror@plt+0x32c>  // b.pmore
  401bc4:	adr	x9, 401bd4 <ferror@plt+0x2c4>
  401bc8:	ldrh	w10, [x25, x8, lsl #1]
  401bcc:	add	x9, x9, x10, lsl #2
  401bd0:	br	x9
  401bd4:	ldr	x0, [sp, #104]
  401bd8:	cbnz	x0, 401be8 <ferror@plt+0x2d8>
  401bdc:	mov	x0, x20
  401be0:	bl	401630 <malloc@plt>
  401be4:	str	x0, [sp, #104]
  401be8:	ldr	x8, [x27, #536]
  401bec:	add	x9, x26, #0x1
  401bf0:	str	x9, [sp, #112]
  401bf4:	str	x8, [x0, x26, lsl #3]
  401bf8:	mov	x26, x9
  401bfc:	b	401ba0 <ferror@plt+0x290>
  401c00:	ldrb	w8, [sp, #128]
  401c04:	orr	w8, w8, #0x1
  401c08:	strb	w8, [sp, #128]
  401c0c:	b	401ba0 <ferror@plt+0x290>
  401c10:	ldr	x21, [x27, #536]
  401c14:	mov	w2, #0x5                   	// #5
  401c18:	mov	x0, xzr
  401c1c:	mov	x1, x24
  401c20:	bl	401860 <dcgettext@plt>
  401c24:	mov	x1, x0
  401c28:	mov	x0, x21
  401c2c:	bl	403efc <ferror@plt+0x25ec>
  401c30:	mov	x21, x0
  401c34:	str	x0, [sp, #120]
  401c38:	b	401ba0 <ferror@plt+0x290>
  401c3c:	cmn	w0, #0x1
  401c40:	b.ne	401ff0 <ferror@plt+0x6e0>  // b.any
  401c44:	cbz	x21, 401c64 <ferror@plt+0x354>
  401c48:	cbnz	x26, 401c64 <ferror@plt+0x354>
  401c4c:	adrp	x1, 405000 <ferror@plt+0x36f0>
  401c50:	add	x1, x1, #0x11a
  401c54:	mov	w2, #0x5                   	// #5
  401c58:	mov	x0, xzr
  401c5c:	bl	401860 <dcgettext@plt>
  401c60:	bl	401820 <warnx@plt>
  401c64:	add	x0, sp, #0x10
  401c68:	bl	4022f4 <ferror@plt+0x9e4>
  401c6c:	ldr	x8, [sp, #112]
  401c70:	cbz	x8, 401e48 <ferror@plt+0x538>
  401c74:	adrp	x8, 404000 <ferror@plt+0x26f0>
  401c78:	ldr	q0, [x8, #3888]
  401c7c:	mov	x28, xzr
  401c80:	mov	w19, #0x1000                	// #4096
  401c84:	str	q0, [sp]
  401c88:	b	401cb8 <ferror@plt+0x3a8>
  401c8c:	adrp	x1, 405000 <ferror@plt+0x36f0>
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	mov	x0, xzr
  401c98:	add	x1, x1, #0x2fa
  401c9c:	bl	401860 <dcgettext@plt>
  401ca0:	mov	x1, x22
  401ca4:	bl	401760 <warn@plt>
  401ca8:	ldr	x8, [sp, #112]
  401cac:	add	x28, x28, #0x1
  401cb0:	cmp	x28, x8
  401cb4:	b.cs	401e48 <ferror@plt+0x538>  // b.hs, b.nlast
  401cb8:	ldr	x8, [sp, #104]
  401cbc:	ldr	x22, [x8, x28, lsl #3]
  401cc0:	ldrb	w8, [x22]
  401cc4:	cmp	w8, #0x2d
  401cc8:	b.ne	401cd4 <ferror@plt+0x3c4>  // b.any
  401ccc:	ldrb	w8, [x22, #1]
  401cd0:	cbz	w8, 401cec <ferror@plt+0x3dc>
  401cd4:	mov	x0, x22
  401cd8:	mov	w1, wzr
  401cdc:	bl	401640 <open@plt>
  401ce0:	mov	w23, w0
  401ce4:	tbz	w0, #31, 401cf0 <ferror@plt+0x3e0>
  401ce8:	b	401c8c <ferror@plt+0x37c>
  401cec:	mov	w23, wzr
  401cf0:	ldr	x8, [sp, #120]
  401cf4:	mov	x24, xzr
  401cf8:	cmp	x8, #0x0
  401cfc:	csel	x20, x19, x8, eq  // eq = none
  401d00:	b	401d28 <ferror@plt+0x418>
  401d04:	cbz	x25, 401dd4 <ferror@plt+0x4c4>
  401d08:	tbnz	x25, #63, 401dd4 <ferror@plt+0x4c4>
  401d0c:	add	x0, sp, #0x10
  401d10:	add	x1, sp, #0x90
  401d14:	mov	w2, w25
  401d18:	bl	402308 <ferror@plt+0x9f8>
  401d1c:	add	x24, x25, x24
  401d20:	cmp	x20, x24
  401d24:	b.ls	401dd4 <ferror@plt+0x4c4>  // b.plast
  401d28:	sub	x8, x20, x24
  401d2c:	cmp	x8, #0x1, lsl #12
  401d30:	csel	x26, x8, x19, cc  // cc = lo, ul, last
  401d34:	add	x0, sp, #0x90
  401d38:	mov	w1, wzr
  401d3c:	mov	x2, x26
  401d40:	bl	4016b0 <memset@plt>
  401d44:	mov	x25, xzr
  401d48:	cbz	x26, 401d0c <ferror@plt+0x3fc>
  401d4c:	add	x27, sp, #0x90
  401d50:	b	401d64 <ferror@plt+0x454>
  401d54:	subs	x26, x26, x0
  401d58:	add	x27, x27, x0
  401d5c:	add	x25, x0, x25
  401d60:	b.eq	401d08 <ferror@plt+0x3f8>  // b.none
  401d64:	mov	w0, w23
  401d68:	mov	x1, x27
  401d6c:	mov	x2, x26
  401d70:	bl	401830 <read@plt>
  401d74:	cmp	x0, #0x0
  401d78:	b.gt	401d54 <ferror@plt+0x444>
  401d7c:	mov	w21, #0x6                   	// #6
  401d80:	tbz	x0, #63, 401d04 <ferror@plt+0x3f4>
  401d84:	bl	4018c0 <__errno_location@plt>
  401d88:	ldr	w8, [x0]
  401d8c:	cmp	w8, #0xb
  401d90:	b.eq	401d9c <ferror@plt+0x48c>  // b.none
  401d94:	cmp	w8, #0x4
  401d98:	b.ne	401d04 <ferror@plt+0x3f4>  // b.any
  401d9c:	subs	w21, w21, #0x1
  401da0:	b.eq	401d04 <ferror@plt+0x3f4>  // b.none
  401da4:	ldr	q0, [sp]
  401da8:	sub	x0, x29, #0x20
  401dac:	mov	x1, xzr
  401db0:	stur	q0, [x29, #-32]
  401db4:	bl	4017a0 <nanosleep@plt>
  401db8:	mov	w0, w23
  401dbc:	mov	x1, x27
  401dc0:	mov	x2, x26
  401dc4:	bl	401830 <read@plt>
  401dc8:	cmp	x0, #0x1
  401dcc:	b.lt	401d80 <ferror@plt+0x470>  // b.tstop
  401dd0:	b	401d54 <ferror@plt+0x444>
  401dd4:	add	x0, sp, #0x10
  401dd8:	add	x1, sp, #0x90
  401ddc:	mov	w2, #0x1                   	// #1
  401de0:	strb	wzr, [sp, #144]
  401de4:	bl	402308 <ferror@plt+0x9f8>
  401de8:	ldrb	w8, [sp, #128]
  401dec:	tbnz	w8, #0, 401e04 <ferror@plt+0x4f4>
  401df0:	cbz	w23, 401ca8 <ferror@plt+0x398>
  401df4:	mov	w0, w23
  401df8:	bl	401700 <close@plt>
  401dfc:	cbz	w0, 401ca8 <ferror@plt+0x398>
  401e00:	b	401fcc <ferror@plt+0x6bc>
  401e04:	adrp	x8, 416000 <ferror@plt+0x146f0>
  401e08:	ldr	x25, [x8, #528]
  401e0c:	adrp	x1, 405000 <ferror@plt+0x36f0>
  401e10:	adrp	x2, 405000 <ferror@plt+0x36f0>
  401e14:	mov	w4, #0x5                   	// #5
  401e18:	mov	x0, xzr
  401e1c:	add	x1, x1, #0x309
  401e20:	add	x2, x2, #0x31f
  401e24:	mov	x3, x24
  401e28:	bl	401800 <dcngettext@plt>
  401e2c:	mov	x1, x0
  401e30:	mov	x0, x25
  401e34:	mov	x2, x24
  401e38:	mov	x3, x22
  401e3c:	bl	4018e0 <fprintf@plt>
  401e40:	cbnz	w23, 401df4 <ferror@plt+0x4e4>
  401e44:	b	401ca8 <ferror@plt+0x398>
  401e48:	ldr	x0, [sp, #104]
  401e4c:	sub	x21, x29, #0x20
  401e50:	bl	401790 <free@plt>
  401e54:	add	x0, sp, #0x90
  401e58:	mov	w1, #0x80                  	// #128
  401e5c:	bl	403004 <ferror@plt+0x16f4>
  401e60:	add	x0, sp, #0x10
  401e64:	add	x1, sp, #0x90
  401e68:	mov	w2, #0x80                  	// #128
  401e6c:	bl	402308 <ferror@plt+0x9f8>
  401e70:	ldrb	w8, [sp, #128]
  401e74:	tbnz	w8, #0, 401f84 <ferror@plt+0x674>
  401e78:	sub	x0, x29, #0x20
  401e7c:	add	x1, sp, #0x10
  401e80:	bl	402dd4 <ferror@plt+0x14c4>
  401e84:	ldrb	w1, [x21]
  401e88:	adrp	x19, 405000 <ferror@plt+0x36f0>
  401e8c:	add	x19, x19, #0x171
  401e90:	mov	x0, x19
  401e94:	bl	4018b0 <printf@plt>
  401e98:	ldrb	w1, [x21, #1]
  401e9c:	mov	x0, x19
  401ea0:	bl	4018b0 <printf@plt>
  401ea4:	ldrb	w1, [x21, #2]
  401ea8:	mov	x0, x19
  401eac:	bl	4018b0 <printf@plt>
  401eb0:	ldrb	w1, [x21, #3]
  401eb4:	mov	x0, x19
  401eb8:	bl	4018b0 <printf@plt>
  401ebc:	ldrb	w1, [x21, #4]
  401ec0:	mov	x0, x19
  401ec4:	bl	4018b0 <printf@plt>
  401ec8:	ldrb	w1, [x21, #5]
  401ecc:	mov	x0, x19
  401ed0:	bl	4018b0 <printf@plt>
  401ed4:	ldrb	w1, [x21, #6]
  401ed8:	mov	x0, x19
  401edc:	bl	4018b0 <printf@plt>
  401ee0:	ldrb	w1, [x21, #7]
  401ee4:	mov	x0, x19
  401ee8:	bl	4018b0 <printf@plt>
  401eec:	ldrb	w1, [x21, #8]
  401ef0:	mov	x0, x19
  401ef4:	bl	4018b0 <printf@plt>
  401ef8:	ldrb	w1, [x21, #9]
  401efc:	mov	x0, x19
  401f00:	bl	4018b0 <printf@plt>
  401f04:	ldrb	w1, [x21, #10]
  401f08:	mov	x0, x19
  401f0c:	bl	4018b0 <printf@plt>
  401f10:	ldrb	w1, [x21, #11]
  401f14:	mov	x0, x19
  401f18:	bl	4018b0 <printf@plt>
  401f1c:	ldrb	w1, [x21, #12]
  401f20:	mov	x0, x19
  401f24:	bl	4018b0 <printf@plt>
  401f28:	ldrb	w1, [x21, #13]
  401f2c:	mov	x0, x19
  401f30:	bl	4018b0 <printf@plt>
  401f34:	ldrb	w1, [x21, #14]
  401f38:	mov	x0, x19
  401f3c:	bl	4018b0 <printf@plt>
  401f40:	ldrb	w1, [x21, #15]
  401f44:	mov	x0, x19
  401f48:	bl	4018b0 <printf@plt>
  401f4c:	adrp	x8, 416000 <ferror@plt+0x146f0>
  401f50:	ldr	x1, [x8, #544]
  401f54:	mov	w0, #0xa                   	// #10
  401f58:	bl	4015c0 <putc@plt>
  401f5c:	mov	w0, wzr
  401f60:	add	sp, sp, #0x1, lsl #12
  401f64:	add	sp, sp, #0xb0
  401f68:	ldp	x20, x19, [sp, #80]
  401f6c:	ldp	x22, x21, [sp, #64]
  401f70:	ldp	x24, x23, [sp, #48]
  401f74:	ldp	x26, x25, [sp, #32]
  401f78:	ldp	x28, x27, [sp, #16]
  401f7c:	ldp	x29, x30, [sp], #96
  401f80:	ret
  401f84:	adrp	x8, 416000 <ferror@plt+0x146f0>
  401f88:	ldr	x19, [x8, #528]
  401f8c:	adrp	x1, 405000 <ferror@plt+0x36f0>
  401f90:	adrp	x2, 405000 <ferror@plt+0x36f0>
  401f94:	add	x1, x1, #0x146
  401f98:	add	x2, x2, #0x15b
  401f9c:	mov	w3, #0x80                  	// #128
  401fa0:	mov	w4, #0x5                   	// #5
  401fa4:	mov	x0, xzr
  401fa8:	bl	401800 <dcngettext@plt>
  401fac:	mov	x20, x0
  401fb0:	bl	403258 <ferror@plt+0x1948>
  401fb4:	mov	x3, x0
  401fb8:	mov	w2, #0x80                  	// #128
  401fbc:	mov	x0, x19
  401fc0:	mov	x1, x20
  401fc4:	bl	4018e0 <fprintf@plt>
  401fc8:	b	401e78 <ferror@plt+0x568>
  401fcc:	adrp	x1, 405000 <ferror@plt+0x36f0>
  401fd0:	add	x1, x1, #0x336
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	mov	x0, xzr
  401fdc:	bl	401860 <dcgettext@plt>
  401fe0:	mov	x1, x0
  401fe4:	mov	w0, #0x1                   	// #1
  401fe8:	mov	x2, x22
  401fec:	bl	4018f0 <err@plt>
  401ff0:	adrp	x8, 416000 <ferror@plt+0x146f0>
  401ff4:	ldr	x19, [x8, #528]
  401ff8:	adrp	x1, 405000 <ferror@plt+0x36f0>
  401ffc:	add	x1, x1, #0xf3
  402000:	mov	w2, #0x5                   	// #5
  402004:	mov	x0, xzr
  402008:	bl	401860 <dcgettext@plt>
  40200c:	adrp	x8, 416000 <ferror@plt+0x146f0>
  402010:	ldr	x2, [x8, #552]
  402014:	mov	x1, x0
  402018:	mov	x0, x19
  40201c:	bl	4018e0 <fprintf@plt>
  402020:	mov	w0, #0x1                   	// #1
  402024:	bl	401580 <exit@plt>
  402028:	adrp	x1, 405000 <ferror@plt+0x36f0>
  40202c:	add	x1, x1, #0xd5
  402030:	mov	w2, #0x5                   	// #5
  402034:	mov	x0, xzr
  402038:	bl	401860 <dcgettext@plt>
  40203c:	adrp	x8, 416000 <ferror@plt+0x146f0>
  402040:	ldr	x1, [x8, #552]
  402044:	adrp	x2, 405000 <ferror@plt+0x36f0>
  402048:	add	x2, x2, #0xe1
  40204c:	bl	4018b0 <printf@plt>
  402050:	mov	w0, wzr
  402054:	bl	401580 <exit@plt>
  402058:	bl	402070 <ferror@plt+0x760>
  40205c:	adrp	x1, 405000 <ferror@plt+0x36f0>
  402060:	add	x1, x1, #0x182
  402064:	mov	w0, #0x1                   	// #1
  402068:	mov	x2, x20
  40206c:	bl	4018f0 <err@plt>
  402070:	stp	x29, x30, [sp, #-32]!
  402074:	adrp	x8, 416000 <ferror@plt+0x146f0>
  402078:	str	x19, [sp, #16]
  40207c:	ldr	x19, [x8, #544]
  402080:	adrp	x1, 405000 <ferror@plt+0x36f0>
  402084:	add	x1, x1, #0x19c
  402088:	mov	w2, #0x5                   	// #5
  40208c:	mov	x0, xzr
  402090:	mov	x29, sp
  402094:	bl	401860 <dcgettext@plt>
  402098:	mov	x1, x19
  40209c:	bl	401570 <fputs@plt>
  4020a0:	adrp	x1, 405000 <ferror@plt+0x36f0>
  4020a4:	add	x1, x1, #0x1a5
  4020a8:	mov	w2, #0x5                   	// #5
  4020ac:	mov	x0, xzr
  4020b0:	bl	401860 <dcgettext@plt>
  4020b4:	adrp	x8, 416000 <ferror@plt+0x146f0>
  4020b8:	ldr	x2, [x8, #552]
  4020bc:	mov	x1, x0
  4020c0:	mov	x0, x19
  4020c4:	bl	4018e0 <fprintf@plt>
  4020c8:	mov	w0, #0xa                   	// #10
  4020cc:	mov	x1, x19
  4020d0:	bl	4015e0 <fputc@plt>
  4020d4:	adrp	x1, 405000 <ferror@plt+0x36f0>
  4020d8:	add	x1, x1, #0x1b4
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	mov	x0, xzr
  4020e4:	bl	401860 <dcgettext@plt>
  4020e8:	mov	x1, x19
  4020ec:	bl	401570 <fputs@plt>
  4020f0:	adrp	x1, 405000 <ferror@plt+0x36f0>
  4020f4:	add	x1, x1, #0x1d7
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	mov	x0, xzr
  402100:	bl	401860 <dcgettext@plt>
  402104:	mov	x1, x19
  402108:	bl	401570 <fputs@plt>
  40210c:	adrp	x1, 405000 <ferror@plt+0x36f0>
  402110:	add	x1, x1, #0x1e2
  402114:	mov	w2, #0x5                   	// #5
  402118:	mov	x0, xzr
  40211c:	bl	401860 <dcgettext@plt>
  402120:	mov	x1, x19
  402124:	bl	401570 <fputs@plt>
  402128:	adrp	x1, 405000 <ferror@plt+0x36f0>
  40212c:	add	x1, x1, #0x214
  402130:	mov	w2, #0x5                   	// #5
  402134:	mov	x0, xzr
  402138:	bl	401860 <dcgettext@plt>
  40213c:	mov	x1, x19
  402140:	bl	401570 <fputs@plt>
  402144:	adrp	x1, 405000 <ferror@plt+0x36f0>
  402148:	add	x1, x1, #0x253
  40214c:	mov	w2, #0x5                   	// #5
  402150:	mov	x0, xzr
  402154:	bl	401860 <dcgettext@plt>
  402158:	mov	x1, x19
  40215c:	bl	401570 <fputs@plt>
  402160:	mov	w0, #0xa                   	// #10
  402164:	mov	x1, x19
  402168:	bl	4015e0 <fputc@plt>
  40216c:	adrp	x1, 405000 <ferror@plt+0x36f0>
  402170:	add	x1, x1, #0x2a3
  402174:	mov	w2, #0x5                   	// #5
  402178:	mov	x0, xzr
  40217c:	bl	401860 <dcgettext@plt>
  402180:	adrp	x1, 405000 <ferror@plt+0x36f0>
  402184:	mov	x19, x0
  402188:	add	x1, x1, #0x2c4
  40218c:	mov	w2, #0x5                   	// #5
  402190:	mov	x0, xzr
  402194:	bl	401860 <dcgettext@plt>
  402198:	mov	x4, x0
  40219c:	adrp	x0, 405000 <ferror@plt+0x36f0>
  4021a0:	adrp	x1, 405000 <ferror@plt+0x36f0>
  4021a4:	adrp	x3, 405000 <ferror@plt+0x36f0>
  4021a8:	add	x0, x0, #0x286
  4021ac:	add	x1, x1, #0x297
  4021b0:	add	x3, x3, #0x2b5
  4021b4:	mov	x2, x19
  4021b8:	bl	4018b0 <printf@plt>
  4021bc:	adrp	x1, 405000 <ferror@plt+0x36f0>
  4021c0:	add	x1, x1, #0x2d4
  4021c4:	mov	w2, #0x5                   	// #5
  4021c8:	mov	x0, xzr
  4021cc:	bl	401860 <dcgettext@plt>
  4021d0:	adrp	x1, 405000 <ferror@plt+0x36f0>
  4021d4:	add	x1, x1, #0x2ef
  4021d8:	bl	4018b0 <printf@plt>
  4021dc:	mov	w0, wzr
  4021e0:	bl	401580 <exit@plt>
  4021e4:	stp	x29, x30, [sp, #-32]!
  4021e8:	adrp	x8, 416000 <ferror@plt+0x146f0>
  4021ec:	stp	x20, x19, [sp, #16]
  4021f0:	ldr	x20, [x8, #544]
  4021f4:	mov	x29, sp
  4021f8:	bl	4018c0 <__errno_location@plt>
  4021fc:	mov	x19, x0
  402200:	str	wzr, [x0]
  402204:	mov	x0, x20
  402208:	bl	401910 <ferror@plt>
  40220c:	cbnz	w0, 4022ac <ferror@plt+0x99c>
  402210:	mov	x0, x20
  402214:	bl	401810 <fflush@plt>
  402218:	cbz	w0, 40226c <ferror@plt+0x95c>
  40221c:	ldr	w20, [x19]
  402220:	cmp	w20, #0x9
  402224:	b.eq	402230 <ferror@plt+0x920>  // b.none
  402228:	cmp	w20, #0x20
  40222c:	b.ne	4022c4 <ferror@plt+0x9b4>  // b.any
  402230:	adrp	x8, 416000 <ferror@plt+0x146f0>
  402234:	ldr	x20, [x8, #528]
  402238:	str	wzr, [x19]
  40223c:	mov	x0, x20
  402240:	bl	401910 <ferror@plt>
  402244:	cbnz	w0, 4022ec <ferror@plt+0x9dc>
  402248:	mov	x0, x20
  40224c:	bl	401810 <fflush@plt>
  402250:	cbz	w0, 40228c <ferror@plt+0x97c>
  402254:	ldr	w8, [x19]
  402258:	cmp	w8, #0x9
  40225c:	b.ne	4022ec <ferror@plt+0x9dc>  // b.any
  402260:	ldp	x20, x19, [sp, #16]
  402264:	ldp	x29, x30, [sp], #32
  402268:	ret
  40226c:	mov	x0, x20
  402270:	bl	401610 <fileno@plt>
  402274:	tbnz	w0, #31, 40221c <ferror@plt+0x90c>
  402278:	bl	401590 <dup@plt>
  40227c:	tbnz	w0, #31, 40221c <ferror@plt+0x90c>
  402280:	bl	401700 <close@plt>
  402284:	cbnz	w0, 40221c <ferror@plt+0x90c>
  402288:	b	402230 <ferror@plt+0x920>
  40228c:	mov	x0, x20
  402290:	bl	401610 <fileno@plt>
  402294:	tbnz	w0, #31, 402254 <ferror@plt+0x944>
  402298:	bl	401590 <dup@plt>
  40229c:	tbnz	w0, #31, 402254 <ferror@plt+0x944>
  4022a0:	bl	401700 <close@plt>
  4022a4:	cbnz	w0, 402254 <ferror@plt+0x944>
  4022a8:	b	402260 <ferror@plt+0x950>
  4022ac:	adrp	x1, 405000 <ferror@plt+0x36f0>
  4022b0:	add	x1, x1, #0x176
  4022b4:	mov	w2, #0x5                   	// #5
  4022b8:	mov	x0, xzr
  4022bc:	bl	401860 <dcgettext@plt>
  4022c0:	b	4022dc <ferror@plt+0x9cc>
  4022c4:	adrp	x1, 405000 <ferror@plt+0x36f0>
  4022c8:	add	x1, x1, #0x176
  4022cc:	mov	w2, #0x5                   	// #5
  4022d0:	mov	x0, xzr
  4022d4:	bl	401860 <dcgettext@plt>
  4022d8:	cbnz	w20, 4022e8 <ferror@plt+0x9d8>
  4022dc:	bl	401820 <warnx@plt>
  4022e0:	mov	w0, #0x1                   	// #1
  4022e4:	bl	401540 <_exit@plt>
  4022e8:	bl	401760 <warn@plt>
  4022ec:	mov	w0, #0x1                   	// #1
  4022f0:	bl	401540 <_exit@plt>
  4022f4:	adrp	x8, 405000 <ferror@plt+0x36f0>
  4022f8:	ldr	q0, [x8, #848]
  4022fc:	str	xzr, [x0, #16]
  402300:	str	q0, [x0]
  402304:	ret
  402308:	stp	x29, x30, [sp, #-64]!
  40230c:	str	x23, [sp, #16]
  402310:	stp	x22, x21, [sp, #32]
  402314:	stp	x20, x19, [sp, #48]
  402318:	ldp	w8, w9, [x0, #16]
  40231c:	mov	w20, w2
  402320:	mov	x19, x1
  402324:	mov	x21, x0
  402328:	adds	w10, w8, w2, lsl #3
  40232c:	mov	x29, sp
  402330:	str	w10, [x0, #16]
  402334:	b.cc	402340 <ferror@plt+0xa30>  // b.lo, b.ul, b.last
  402338:	add	w9, w9, #0x1
  40233c:	str	w9, [x21, #20]
  402340:	add	w9, w9, w20, lsr #29
  402344:	ubfx	x8, x8, #3, #6
  402348:	str	w9, [x21, #20]
  40234c:	cbz	w8, 402394 <ferror@plt+0xa84>
  402350:	mov	w10, #0x40                  	// #64
  402354:	add	x9, x21, x8
  402358:	sub	w22, w10, w8
  40235c:	cmp	w22, w20
  402360:	add	x0, x9, #0x18
  402364:	b.ls	402370 <ferror@plt+0xa60>  // b.plast
  402368:	mov	w2, w20
  40236c:	b	4023d8 <ferror@plt+0xac8>
  402370:	mov	x1, x19
  402374:	mov	x2, x22
  402378:	add	x23, x21, #0x18
  40237c:	bl	401530 <memcpy@plt>
  402380:	mov	x0, x21
  402384:	mov	x1, x23
  402388:	bl	4023f0 <ferror@plt+0xae0>
  40238c:	add	x19, x19, x22
  402390:	sub	w20, w20, w22
  402394:	cmp	w20, #0x40
  402398:	add	x22, x21, #0x18
  40239c:	b.cc	4023d0 <ferror@plt+0xac0>  // b.lo, b.ul, b.last
  4023a0:	mov	w23, w20
  4023a4:	ldp	q1, q0, [x19, #32]
  4023a8:	ldp	q3, q2, [x19], #64
  4023ac:	mov	x0, x21
  4023b0:	mov	x1, x22
  4023b4:	stp	q1, q0, [x22, #32]
  4023b8:	stp	q3, q2, [x22]
  4023bc:	bl	4023f0 <ferror@plt+0xae0>
  4023c0:	sub	w23, w23, #0x40
  4023c4:	cmp	w23, #0x3f
  4023c8:	b.hi	4023a4 <ferror@plt+0xa94>  // b.pmore
  4023cc:	and	w20, w20, #0x3f
  4023d0:	mov	w2, w20
  4023d4:	mov	x0, x22
  4023d8:	mov	x1, x19
  4023dc:	ldp	x20, x19, [sp, #48]
  4023e0:	ldp	x22, x21, [sp, #32]
  4023e4:	ldr	x23, [sp, #16]
  4023e8:	ldp	x29, x30, [sp], #64
  4023ec:	b	401530 <memcpy@plt>
  4023f0:	str	x27, [sp, #-80]!
  4023f4:	stp	x26, x25, [sp, #16]
  4023f8:	stp	x24, x23, [sp, #32]
  4023fc:	stp	x22, x21, [sp, #48]
  402400:	stp	x20, x19, [sp, #64]
  402404:	ldp	w11, w8, [x0]
  402408:	ldp	w9, w10, [x0, #8]
  40240c:	ldp	w4, w13, [x1]
  402410:	mov	w2, #0xa478                	// #42104
  402414:	movk	w2, #0xd76a, lsl #16
  402418:	bic	w25, w10, w8
  40241c:	and	w26, w9, w8
  402420:	orr	w25, w26, w25
  402424:	add	w26, w11, w4
  402428:	add	w25, w26, w25
  40242c:	add	w2, w25, w2
  402430:	ror	w2, w2, #25
  402434:	add	w2, w2, w8
  402438:	bic	w25, w9, w2
  40243c:	and	w26, w8, w2
  402440:	mov	w5, #0xb756                	// #46934
  402444:	orr	w25, w26, w25
  402448:	add	w26, w10, w13
  40244c:	movk	w5, #0xe8c7, lsl #16
  402450:	add	w25, w26, w25
  402454:	ldp	w12, w17, [x1, #8]
  402458:	add	w5, w25, w5
  40245c:	ror	w5, w5, #20
  402460:	add	w5, w5, w2
  402464:	bic	w25, w8, w5
  402468:	and	w26, w2, w5
  40246c:	mov	w6, #0x70db                	// #28891
  402470:	orr	w25, w26, w25
  402474:	add	w26, w9, w12
  402478:	movk	w6, #0x2420, lsl #16
  40247c:	add	w25, w26, w25
  402480:	add	w6, w25, w6
  402484:	ror	w6, w6, #15
  402488:	add	w6, w6, w5
  40248c:	bic	w25, w2, w6
  402490:	and	w26, w5, w6
  402494:	mov	w19, #0xceee                	// #52974
  402498:	orr	w25, w26, w25
  40249c:	add	w26, w8, w17
  4024a0:	movk	w19, #0xc1bd, lsl #16
  4024a4:	add	w25, w26, w25
  4024a8:	ldp	w14, w3, [x1, #16]
  4024ac:	add	w19, w25, w19
  4024b0:	ror	w19, w19, #10
  4024b4:	add	w19, w19, w6
  4024b8:	bic	w25, w5, w19
  4024bc:	and	w26, w6, w19
  4024c0:	mov	w20, #0xfaf                 	// #4015
  4024c4:	orr	w25, w26, w25
  4024c8:	add	w2, w14, w2
  4024cc:	movk	w20, #0xf57c, lsl #16
  4024d0:	add	w2, w2, w25
  4024d4:	add	w2, w2, w20
  4024d8:	ror	w2, w2, #25
  4024dc:	add	w20, w2, w19
  4024e0:	bic	w2, w6, w20
  4024e4:	and	w25, w19, w20
  4024e8:	mov	w21, #0xc62a                	// #50730
  4024ec:	orr	w2, w25, w2
  4024f0:	add	w5, w3, w5
  4024f4:	movk	w21, #0x4787, lsl #16
  4024f8:	add	w2, w5, w2
  4024fc:	ldp	w15, w7, [x1, #24]
  402500:	add	w2, w2, w21
  402504:	ror	w2, w2, #20
  402508:	add	w5, w2, w20
  40250c:	bic	w2, w19, w5
  402510:	and	w21, w20, w5
  402514:	mov	w22, #0x4613                	// #17939
  402518:	add	w6, w15, w6
  40251c:	orr	w2, w21, w2
  402520:	movk	w22, #0xa830, lsl #16
  402524:	add	w2, w6, w2
  402528:	add	w2, w2, w22
  40252c:	ror	w2, w2, #15
  402530:	add	w21, w2, w5
  402534:	bic	w2, w20, w21
  402538:	and	w6, w5, w21
  40253c:	mov	w23, #0x9501                	// #38145
  402540:	orr	w22, w6, w2
  402544:	add	w19, w7, w19
  402548:	movk	w23, #0xfd46, lsl #16
  40254c:	add	w19, w19, w22
  402550:	ldp	w18, w16, [x1, #32]
  402554:	add	w19, w19, w23
  402558:	ror	w19, w19, #10
  40255c:	add	w22, w19, w21
  402560:	bic	w19, w5, w22
  402564:	and	w23, w21, w22
  402568:	mov	w24, #0x98d8                	// #39128
  40256c:	orr	w19, w23, w19
  402570:	add	w20, w18, w20
  402574:	movk	w24, #0x6980, lsl #16
  402578:	add	w19, w20, w19
  40257c:	add	w19, w19, w24
  402580:	ror	w19, w19, #25
  402584:	add	w20, w19, w22
  402588:	bic	w19, w21, w20
  40258c:	and	w24, w22, w20
  402590:	mov	w26, #0xf7af                	// #63407
  402594:	orr	w19, w24, w19
  402598:	add	w5, w16, w5
  40259c:	movk	w26, #0x8b44, lsl #16
  4025a0:	add	w5, w5, w19
  4025a4:	ldp	w6, w2, [x1, #40]
  4025a8:	add	w5, w5, w26
  4025ac:	ror	w5, w5, #20
  4025b0:	add	w26, w5, w20
  4025b4:	bic	w5, w22, w26
  4025b8:	and	w19, w20, w26
  4025bc:	add	w21, w6, w21
  4025c0:	orr	w5, w19, w5
  4025c4:	mov	w25, #0xffff5bb1            	// #-42063
  4025c8:	add	w5, w21, w5
  4025cc:	add	w5, w5, w25
  4025d0:	ror	w5, w5, #15
  4025d4:	add	w21, w5, w26
  4025d8:	bic	w5, w20, w21
  4025dc:	and	w19, w26, w21
  4025e0:	mov	w23, #0xd7be                	// #55230
  4025e4:	orr	w25, w19, w5
  4025e8:	add	w22, w2, w22
  4025ec:	movk	w23, #0x895c, lsl #16
  4025f0:	add	w22, w22, w25
  4025f4:	ldp	w19, w5, [x1, #48]
  4025f8:	add	w22, w22, w23
  4025fc:	ror	w22, w22, #10
  402600:	add	w22, w22, w21
  402604:	bic	w23, w26, w22
  402608:	and	w25, w21, w22
  40260c:	mov	w24, #0x1122                	// #4386
  402610:	orr	w23, w25, w23
  402614:	add	w20, w19, w20
  402618:	movk	w24, #0x6b90, lsl #16
  40261c:	add	w20, w20, w23
  402620:	add	w20, w20, w24
  402624:	ror	w20, w20, #25
  402628:	add	w23, w20, w22
  40262c:	bic	w20, w21, w23
  402630:	and	w24, w22, w23
  402634:	mov	w25, #0x7193                	// #29075
  402638:	add	w26, w5, w26
  40263c:	orr	w20, w24, w20
  402640:	movk	w25, #0xfd98, lsl #16
  402644:	add	w20, w26, w20
  402648:	add	w20, w20, w25
  40264c:	ror	w20, w20, #20
  402650:	add	w24, w20, w23
  402654:	ldp	w20, w1, [x1, #56]
  402658:	bic	w25, w22, w24
  40265c:	and	w26, w23, w24
  402660:	orr	w25, w26, w25
  402664:	mov	w26, #0x438e                	// #17294
  402668:	add	w21, w20, w21
  40266c:	movk	w26, #0xa679, lsl #16
  402670:	add	w21, w21, w25
  402674:	add	w21, w21, w26
  402678:	ror	w21, w21, #15
  40267c:	add	w21, w21, w24
  402680:	bic	w25, w23, w21
  402684:	and	w26, w24, w21
  402688:	orr	w25, w26, w25
  40268c:	mov	w26, #0x821                 	// #2081
  402690:	add	w22, w1, w22
  402694:	movk	w26, #0x49b4, lsl #16
  402698:	add	w22, w22, w25
  40269c:	add	w22, w22, w26
  4026a0:	ror	w22, w22, #10
  4026a4:	add	w22, w22, w21
  4026a8:	bic	w25, w21, w24
  4026ac:	and	w26, w22, w24
  4026b0:	orr	w25, w26, w25
  4026b4:	mov	w26, #0x2562                	// #9570
  4026b8:	add	w23, w13, w23
  4026bc:	movk	w26, #0xf61e, lsl #16
  4026c0:	add	w23, w23, w25
  4026c4:	add	w23, w23, w26
  4026c8:	ror	w23, w23, #27
  4026cc:	add	w23, w23, w22
  4026d0:	bic	w25, w22, w21
  4026d4:	and	w26, w23, w21
  4026d8:	orr	w25, w26, w25
  4026dc:	mov	w26, #0xb340                	// #45888
  4026e0:	add	w24, w15, w24
  4026e4:	movk	w26, #0xc040, lsl #16
  4026e8:	add	w24, w24, w25
  4026ec:	add	w24, w24, w26
  4026f0:	ror	w24, w24, #23
  4026f4:	add	w24, w24, w23
  4026f8:	bic	w25, w23, w22
  4026fc:	and	w26, w24, w22
  402700:	orr	w25, w26, w25
  402704:	mov	w26, #0x5a51                	// #23121
  402708:	add	w21, w2, w21
  40270c:	movk	w26, #0x265e, lsl #16
  402710:	add	w21, w21, w25
  402714:	add	w21, w21, w26
  402718:	ror	w21, w21, #18
  40271c:	add	w21, w21, w24
  402720:	bic	w25, w24, w23
  402724:	and	w26, w21, w23
  402728:	orr	w25, w26, w25
  40272c:	mov	w26, #0xc7aa                	// #51114
  402730:	add	w22, w4, w22
  402734:	movk	w26, #0xe9b6, lsl #16
  402738:	add	w22, w22, w25
  40273c:	add	w22, w22, w26
  402740:	ror	w22, w22, #12
  402744:	add	w22, w22, w21
  402748:	bic	w25, w21, w24
  40274c:	and	w26, w22, w24
  402750:	orr	w25, w26, w25
  402754:	mov	w26, #0x105d                	// #4189
  402758:	add	w23, w3, w23
  40275c:	movk	w26, #0xd62f, lsl #16
  402760:	add	w23, w23, w25
  402764:	add	w23, w23, w26
  402768:	ror	w23, w23, #27
  40276c:	add	w23, w23, w22
  402770:	bic	w25, w22, w21
  402774:	and	w26, w23, w21
  402778:	orr	w25, w26, w25
  40277c:	mov	w26, #0x1453                	// #5203
  402780:	add	w24, w6, w24
  402784:	movk	w26, #0x244, lsl #16
  402788:	add	w24, w24, w25
  40278c:	add	w24, w24, w26
  402790:	ror	w24, w24, #23
  402794:	add	w24, w24, w23
  402798:	bic	w25, w23, w22
  40279c:	and	w26, w24, w22
  4027a0:	orr	w25, w26, w25
  4027a4:	mov	w26, #0xe681                	// #59009
  4027a8:	add	w21, w1, w21
  4027ac:	movk	w26, #0xd8a1, lsl #16
  4027b0:	add	w21, w21, w25
  4027b4:	add	w21, w21, w26
  4027b8:	ror	w21, w21, #18
  4027bc:	add	w21, w21, w24
  4027c0:	bic	w25, w24, w23
  4027c4:	and	w26, w21, w23
  4027c8:	orr	w25, w26, w25
  4027cc:	mov	w26, #0xfbc8                	// #64456
  4027d0:	add	w22, w14, w22
  4027d4:	movk	w26, #0xe7d3, lsl #16
  4027d8:	add	w22, w22, w25
  4027dc:	add	w22, w22, w26
  4027e0:	ror	w22, w22, #12
  4027e4:	add	w22, w22, w21
  4027e8:	bic	w25, w21, w24
  4027ec:	and	w26, w22, w24
  4027f0:	orr	w25, w26, w25
  4027f4:	mov	w26, #0xcde6                	// #52710
  4027f8:	add	w23, w16, w23
  4027fc:	movk	w26, #0x21e1, lsl #16
  402800:	add	w23, w23, w25
  402804:	add	w23, w23, w26
  402808:	ror	w23, w23, #27
  40280c:	add	w23, w23, w22
  402810:	bic	w25, w22, w21
  402814:	and	w26, w23, w21
  402818:	orr	w25, w26, w25
  40281c:	mov	w26, #0x7d6                 	// #2006
  402820:	add	w24, w20, w24
  402824:	movk	w26, #0xc337, lsl #16
  402828:	add	w24, w24, w25
  40282c:	add	w24, w24, w26
  402830:	ror	w24, w24, #23
  402834:	add	w24, w24, w23
  402838:	bic	w25, w23, w22
  40283c:	and	w26, w24, w22
  402840:	orr	w25, w26, w25
  402844:	mov	w26, #0xd87                 	// #3463
  402848:	add	w21, w17, w21
  40284c:	movk	w26, #0xf4d5, lsl #16
  402850:	add	w21, w21, w25
  402854:	add	w21, w21, w26
  402858:	ror	w21, w21, #18
  40285c:	add	w21, w21, w24
  402860:	bic	w25, w24, w23
  402864:	and	w26, w21, w23
  402868:	orr	w25, w26, w25
  40286c:	mov	w26, #0x14ed                	// #5357
  402870:	add	w22, w18, w22
  402874:	movk	w26, #0x455a, lsl #16
  402878:	add	w22, w22, w25
  40287c:	add	w22, w22, w26
  402880:	ror	w22, w22, #12
  402884:	add	w22, w22, w21
  402888:	bic	w25, w21, w24
  40288c:	and	w26, w22, w24
  402890:	orr	w25, w26, w25
  402894:	mov	w26, #0xe905                	// #59653
  402898:	add	w23, w5, w23
  40289c:	movk	w26, #0xa9e3, lsl #16
  4028a0:	add	w23, w23, w25
  4028a4:	add	w23, w23, w26
  4028a8:	ror	w23, w23, #27
  4028ac:	add	w23, w23, w22
  4028b0:	bic	w25, w22, w21
  4028b4:	and	w26, w23, w21
  4028b8:	orr	w25, w26, w25
  4028bc:	mov	w26, #0xa3f8                	// #41976
  4028c0:	add	w24, w12, w24
  4028c4:	movk	w26, #0xfcef, lsl #16
  4028c8:	add	w24, w24, w25
  4028cc:	add	w24, w24, w26
  4028d0:	ror	w24, w24, #23
  4028d4:	add	w24, w24, w23
  4028d8:	bic	w25, w23, w22
  4028dc:	and	w26, w24, w22
  4028e0:	orr	w25, w26, w25
  4028e4:	mov	w26, #0x2d9                 	// #729
  4028e8:	add	w21, w7, w21
  4028ec:	movk	w26, #0x676f, lsl #16
  4028f0:	add	w21, w21, w25
  4028f4:	add	w21, w21, w26
  4028f8:	ror	w21, w21, #18
  4028fc:	add	w21, w21, w24
  402900:	eor	w25, w21, w24
  402904:	and	w26, w25, w23
  402908:	add	w22, w19, w22
  40290c:	eor	w26, w26, w24
  402910:	add	w22, w22, w26
  402914:	mov	w26, #0x4c8a                	// #19594
  402918:	movk	w26, #0x8d2a, lsl #16
  40291c:	add	w22, w22, w26
  402920:	ror	w22, w22, #12
  402924:	add	w22, w22, w21
  402928:	mov	w26, #0x3942                	// #14658
  40292c:	add	w23, w3, w23
  402930:	eor	w25, w25, w22
  402934:	movk	w26, #0xfffa, lsl #16
  402938:	add	w23, w23, w25
  40293c:	add	w23, w23, w26
  402940:	ror	w23, w23, #28
  402944:	eor	w26, w22, w21
  402948:	add	w23, w23, w22
  40294c:	mov	w25, #0xf681                	// #63105
  402950:	add	w24, w18, w24
  402954:	eor	w26, w26, w23
  402958:	movk	w25, #0x8771, lsl #16
  40295c:	add	w24, w24, w26
  402960:	add	w24, w24, w25
  402964:	ror	w24, w24, #21
  402968:	eor	w25, w23, w22
  40296c:	add	w24, w24, w23
  402970:	mov	w26, #0x6122                	// #24866
  402974:	add	w21, w2, w21
  402978:	eor	w25, w25, w24
  40297c:	movk	w26, #0x6d9d, lsl #16
  402980:	add	w21, w21, w25
  402984:	add	w21, w21, w26
  402988:	ror	w21, w21, #16
  40298c:	eor	w26, w24, w23
  402990:	add	w21, w21, w24
  402994:	mov	w25, #0x380c                	// #14348
  402998:	add	w22, w20, w22
  40299c:	eor	w26, w26, w21
  4029a0:	movk	w25, #0xfde5, lsl #16
  4029a4:	add	w22, w22, w26
  4029a8:	add	w22, w22, w25
  4029ac:	ror	w22, w22, #9
  4029b0:	eor	w25, w21, w24
  4029b4:	add	w22, w22, w21
  4029b8:	mov	w26, #0xea44                	// #59972
  4029bc:	add	w23, w13, w23
  4029c0:	eor	w25, w25, w22
  4029c4:	movk	w26, #0xa4be, lsl #16
  4029c8:	add	w23, w23, w25
  4029cc:	add	w23, w23, w26
  4029d0:	ror	w23, w23, #28
  4029d4:	eor	w26, w22, w21
  4029d8:	add	w23, w23, w22
  4029dc:	mov	w25, #0xcfa9                	// #53161
  4029e0:	add	w24, w14, w24
  4029e4:	eor	w26, w26, w23
  4029e8:	movk	w25, #0x4bde, lsl #16
  4029ec:	add	w24, w24, w26
  4029f0:	add	w24, w24, w25
  4029f4:	ror	w24, w24, #21
  4029f8:	eor	w25, w23, w22
  4029fc:	add	w24, w24, w23
  402a00:	mov	w26, #0x4b60                	// #19296
  402a04:	add	w21, w7, w21
  402a08:	eor	w25, w25, w24
  402a0c:	movk	w26, #0xf6bb, lsl #16
  402a10:	add	w21, w21, w25
  402a14:	add	w21, w21, w26
  402a18:	ror	w21, w21, #16
  402a1c:	eor	w26, w24, w23
  402a20:	add	w21, w21, w24
  402a24:	mov	w25, #0xbc70                	// #48240
  402a28:	add	w22, w6, w22
  402a2c:	eor	w26, w26, w21
  402a30:	movk	w25, #0xbebf, lsl #16
  402a34:	add	w22, w22, w26
  402a38:	add	w22, w22, w25
  402a3c:	ror	w22, w22, #9
  402a40:	eor	w25, w21, w24
  402a44:	add	w22, w22, w21
  402a48:	mov	w26, #0x7ec6                	// #32454
  402a4c:	add	w23, w5, w23
  402a50:	eor	w25, w25, w22
  402a54:	movk	w26, #0x289b, lsl #16
  402a58:	add	w23, w23, w25
  402a5c:	add	w23, w23, w26
  402a60:	ror	w23, w23, #28
  402a64:	eor	w26, w22, w21
  402a68:	add	w23, w23, w22
  402a6c:	mov	w25, #0x27fa                	// #10234
  402a70:	add	w24, w4, w24
  402a74:	eor	w26, w26, w23
  402a78:	movk	w25, #0xeaa1, lsl #16
  402a7c:	add	w24, w24, w26
  402a80:	add	w24, w24, w25
  402a84:	ror	w24, w24, #21
  402a88:	eor	w25, w23, w22
  402a8c:	add	w24, w24, w23
  402a90:	mov	w26, #0x3085                	// #12421
  402a94:	add	w21, w17, w21
  402a98:	eor	w25, w25, w24
  402a9c:	movk	w26, #0xd4ef, lsl #16
  402aa0:	add	w21, w21, w25
  402aa4:	add	w21, w21, w26
  402aa8:	ror	w21, w21, #16
  402aac:	eor	w26, w24, w23
  402ab0:	add	w21, w21, w24
  402ab4:	mov	w25, #0x1d05                	// #7429
  402ab8:	add	w22, w15, w22
  402abc:	eor	w26, w26, w21
  402ac0:	movk	w25, #0x488, lsl #16
  402ac4:	add	w22, w22, w26
  402ac8:	add	w22, w22, w25
  402acc:	ror	w22, w22, #9
  402ad0:	eor	w25, w21, w24
  402ad4:	add	w22, w22, w21
  402ad8:	mov	w26, #0xd039                	// #53305
  402adc:	add	w23, w16, w23
  402ae0:	eor	w25, w25, w22
  402ae4:	movk	w26, #0xd9d4, lsl #16
  402ae8:	add	w23, w23, w25
  402aec:	add	w23, w23, w26
  402af0:	ror	w23, w23, #28
  402af4:	eor	w26, w22, w21
  402af8:	add	w23, w23, w22
  402afc:	mov	w25, #0x99e5                	// #39397
  402b00:	add	w24, w19, w24
  402b04:	eor	w26, w26, w23
  402b08:	movk	w25, #0xe6db, lsl #16
  402b0c:	add	w24, w24, w26
  402b10:	add	w24, w24, w25
  402b14:	ror	w24, w24, #21
  402b18:	eor	w25, w23, w22
  402b1c:	add	w24, w24, w23
  402b20:	mov	w26, #0x7cf8                	// #31992
  402b24:	add	w21, w1, w21
  402b28:	eor	w25, w25, w24
  402b2c:	movk	w26, #0x1fa2, lsl #16
  402b30:	add	w21, w21, w25
  402b34:	add	w21, w21, w26
  402b38:	ror	w21, w21, #16
  402b3c:	add	w4, w4, w23
  402b40:	eor	w23, w24, w23
  402b44:	add	w21, w21, w24
  402b48:	mov	w25, #0x5665                	// #22117
  402b4c:	add	w22, w12, w22
  402b50:	eor	w23, w23, w21
  402b54:	movk	w25, #0xc4ac, lsl #16
  402b58:	add	w22, w22, w23
  402b5c:	add	w22, w22, w25
  402b60:	ror	w22, w22, #9
  402b64:	add	w22, w22, w21
  402b68:	add	w7, w7, w24
  402b6c:	orn	w24, w22, w24
  402b70:	mov	w26, #0x2244                	// #8772
  402b74:	eor	w24, w24, w21
  402b78:	movk	w26, #0xf429, lsl #16
  402b7c:	add	w4, w4, w24
  402b80:	add	w4, w4, w26
  402b84:	ror	w4, w4, #26
  402b88:	add	w27, w4, w22
  402b8c:	orn	w4, w27, w21
  402b90:	mov	w23, #0xff97                	// #65431
  402b94:	eor	w4, w4, w22
  402b98:	movk	w23, #0x432a, lsl #16
  402b9c:	add	w4, w7, w4
  402ba0:	add	w20, w20, w21
  402ba4:	add	w21, w4, w23
  402ba8:	add	w23, w3, w22
  402bac:	ror	w3, w21, #22
  402bb0:	add	w21, w3, w27
  402bb4:	orn	w3, w21, w22
  402bb8:	mov	w25, #0x23a7                	// #9127
  402bbc:	eor	w3, w3, w27
  402bc0:	movk	w25, #0xab94, lsl #16
  402bc4:	add	w20, w20, w3
  402bc8:	add	w20, w20, w25
  402bcc:	ror	w20, w20, #17
  402bd0:	add	w20, w20, w21
  402bd4:	orn	w25, w20, w27
  402bd8:	mov	w24, #0xa039                	// #41017
  402bdc:	eor	w25, w25, w21
  402be0:	movk	w24, #0xfc93, lsl #16
  402be4:	add	w23, w23, w25
  402be8:	add	w23, w23, w24
  402bec:	ror	w23, w23, #11
  402bf0:	add	w23, w23, w20
  402bf4:	add	w17, w17, w21
  402bf8:	orn	w21, w23, w21
  402bfc:	mov	w26, #0x59c3                	// #22979
  402c00:	add	w19, w19, w27
  402c04:	eor	w21, w21, w20
  402c08:	movk	w26, #0x655b, lsl #16
  402c0c:	add	w19, w19, w21
  402c10:	add	w19, w19, w26
  402c14:	ror	w19, w19, #26
  402c18:	add	w19, w19, w23
  402c1c:	add	w6, w6, w20
  402c20:	orn	w20, w19, w20
  402c24:	mov	w7, #0xcc92                	// #52370
  402c28:	eor	w20, w20, w23
  402c2c:	movk	w7, #0x8f0c, lsl #16
  402c30:	add	w17, w17, w20
  402c34:	add	w17, w17, w7
  402c38:	ror	w17, w17, #22
  402c3c:	add	w17, w17, w19
  402c40:	add	w13, w13, w23
  402c44:	orn	w23, w17, w23
  402c48:	mov	w4, #0xf47d                	// #62589
  402c4c:	eor	w23, w23, w19
  402c50:	movk	w4, #0xffef, lsl #16
  402c54:	add	w6, w6, w23
  402c58:	add	w4, w6, w4
  402c5c:	ror	w4, w4, #17
  402c60:	add	w4, w4, w17
  402c64:	orn	w6, w4, w19
  402c68:	mov	w3, #0x5dd1                	// #24017
  402c6c:	eor	w6, w6, w17
  402c70:	movk	w3, #0x8584, lsl #16
  402c74:	add	w13, w13, w6
  402c78:	add	w13, w13, w3
  402c7c:	ror	w13, w13, #11
  402c80:	add	w13, w13, w4
  402c84:	add	w1, w1, w17
  402c88:	orn	w17, w13, w17
  402c8c:	mov	w22, #0x7e4f                	// #32335
  402c90:	add	w18, w18, w19
  402c94:	eor	w17, w17, w4
  402c98:	movk	w22, #0x6fa8, lsl #16
  402c9c:	add	w17, w18, w17
  402ca0:	add	w17, w17, w22
  402ca4:	ror	w17, w17, #26
  402ca8:	add	w17, w17, w13
  402cac:	orn	w18, w17, w4
  402cb0:	mov	w25, #0xe6e0                	// #59104
  402cb4:	eor	w18, w18, w13
  402cb8:	movk	w25, #0xfe2c, lsl #16
  402cbc:	add	w18, w1, w18
  402cc0:	add	w18, w18, w25
  402cc4:	ror	w18, w18, #22
  402cc8:	add	w18, w18, w17
  402ccc:	add	w3, w5, w13
  402cd0:	orn	w13, w18, w13
  402cd4:	mov	w24, #0x4314                	// #17172
  402cd8:	add	w15, w15, w4
  402cdc:	eor	w13, w13, w17
  402ce0:	movk	w24, #0xa301, lsl #16
  402ce4:	add	w13, w15, w13
  402ce8:	add	w13, w13, w24
  402cec:	ror	w13, w13, #17
  402cf0:	add	w13, w13, w18
  402cf4:	orn	w15, w13, w17
  402cf8:	mov	w21, #0x11a1                	// #4513
  402cfc:	eor	w15, w15, w18
  402d00:	movk	w21, #0x4e08, lsl #16
  402d04:	add	w15, w3, w15
  402d08:	add	w15, w15, w21
  402d0c:	ror	w15, w15, #11
  402d10:	add	w15, w15, w13
  402d14:	add	w14, w14, w17
  402d18:	orn	w17, w15, w18
  402d1c:	mov	w26, #0x7e82                	// #32386
  402d20:	eor	w17, w17, w13
  402d24:	movk	w26, #0xf753, lsl #16
  402d28:	add	w14, w14, w17
  402d2c:	add	w14, w14, w26
  402d30:	ror	w14, w14, #26
  402d34:	add	w14, w14, w15
  402d38:	add	w12, w12, w13
  402d3c:	orn	w13, w14, w13
  402d40:	mov	w20, #0xf235                	// #62005
  402d44:	add	w1, w2, w18
  402d48:	eor	w13, w13, w15
  402d4c:	movk	w20, #0xbd3a, lsl #16
  402d50:	add	w13, w1, w13
  402d54:	add	w13, w13, w20
  402d58:	ror	w13, w13, #22
  402d5c:	add	w13, w13, w14
  402d60:	add	w16, w16, w15
  402d64:	orn	w15, w13, w15
  402d68:	mov	w7, #0xd2bb                	// #53947
  402d6c:	eor	w15, w15, w14
  402d70:	movk	w7, #0x2ad7, lsl #16
  402d74:	add	w12, w12, w15
  402d78:	add	w12, w12, w7
  402d7c:	ror	w12, w12, #17
  402d80:	add	w12, w12, w13
  402d84:	add	w11, w14, w11
  402d88:	orn	w14, w12, w14
  402d8c:	mov	w23, #0xd391                	// #54161
  402d90:	add	w8, w12, w8
  402d94:	add	w9, w12, w9
  402d98:	eor	w12, w14, w13
  402d9c:	movk	w23, #0xeb86, lsl #16
  402da0:	add	w12, w16, w12
  402da4:	add	w12, w12, w23
  402da8:	ror	w12, w12, #11
  402dac:	add	w10, w13, w10
  402db0:	add	w8, w8, w12
  402db4:	stp	w11, w8, [x0]
  402db8:	stp	w9, w10, [x0, #8]
  402dbc:	ldp	x20, x19, [sp, #64]
  402dc0:	ldp	x22, x21, [sp, #48]
  402dc4:	ldp	x24, x23, [sp, #32]
  402dc8:	ldp	x26, x25, [sp, #16]
  402dcc:	ldr	x27, [sp], #80
  402dd0:	ret
  402dd4:	stp	x29, x30, [sp, #-48]!
  402dd8:	stp	x22, x21, [sp, #16]
  402ddc:	stp	x20, x19, [sp, #32]
  402de0:	ldr	w22, [x1, #16]
  402de4:	add	x21, x1, #0x18
  402de8:	mov	x20, x0
  402dec:	mov	w8, #0x80                  	// #128
  402df0:	ubfx	x9, x22, #3, #6
  402df4:	add	x0, x21, x9
  402df8:	eor	w2, w9, #0x3f
  402dfc:	mov	x19, x1
  402e00:	cmp	w2, #0x7
  402e04:	strb	w8, [x0], #1
  402e08:	mov	x29, sp
  402e0c:	b.hi	402e3c <ferror@plt+0x152c>  // b.pmore
  402e10:	mov	w1, wzr
  402e14:	bl	4016b0 <memset@plt>
  402e18:	mov	x0, x19
  402e1c:	mov	x1, x21
  402e20:	bl	4023f0 <ferror@plt+0xae0>
  402e24:	movi	v0.2d, #0x0
  402e28:	str	xzr, [x21, #48]
  402e2c:	stp	q0, q0, [x21, #16]
  402e30:	str	q0, [x21]
  402e34:	ldr	w22, [x19, #16]
  402e38:	b	402e48 <ferror@plt+0x1538>
  402e3c:	sub	w2, w2, #0x8
  402e40:	mov	w1, wzr
  402e44:	bl	4016b0 <memset@plt>
  402e48:	ldr	w8, [x19, #20]
  402e4c:	mov	x0, x19
  402e50:	mov	x1, x21
  402e54:	stp	w22, w8, [x19, #80]
  402e58:	bl	4023f0 <ferror@plt+0xae0>
  402e5c:	ldr	q0, [x19]
  402e60:	movi	v1.2d, #0x0
  402e64:	str	q0, [x20]
  402e68:	stp	q1, q1, [x19, #32]
  402e6c:	str	q1, [x19, #64]
  402e70:	str	xzr, [x19, #80]
  402e74:	stp	q1, q1, [x19]
  402e78:	ldp	x20, x19, [sp, #32]
  402e7c:	ldp	x22, x21, [sp, #16]
  402e80:	ldp	x29, x30, [sp], #48
  402e84:	ret
  402e88:	stp	x29, x30, [sp, #-32]!
  402e8c:	stp	x20, x19, [sp, #16]
  402e90:	mov	x29, sp
  402e94:	mov	w19, w1
  402e98:	mov	w20, w0
  402e9c:	bl	4016d0 <random@plt>
  402ea0:	sub	w8, w19, w20
  402ea4:	add	w8, w8, #0x1
  402ea8:	sxtw	x9, w8
  402eac:	sdiv	x9, x0, x9
  402eb0:	msub	w8, w9, w8, w0
  402eb4:	add	w0, w8, w20
  402eb8:	ldp	x20, x19, [sp, #16]
  402ebc:	ldp	x29, x30, [sp], #32
  402ec0:	ret
  402ec4:	stp	x29, x30, [sp, #-32]!
  402ec8:	adrp	x0, 405000 <ferror@plt+0x36f0>
  402ecc:	add	x0, x0, #0x370
  402ed0:	mov	w1, #0x80000               	// #524288
  402ed4:	str	x19, [sp, #16]
  402ed8:	mov	x29, sp
  402edc:	bl	401640 <open@plt>
  402ee0:	mov	w19, w0
  402ee4:	cmn	w0, #0x1
  402ee8:	b.eq	402ef4 <ferror@plt+0x15e4>  // b.none
  402eec:	tbz	w19, #31, 402f10 <ferror@plt+0x1600>
  402ef0:	b	402f30 <ferror@plt+0x1620>
  402ef4:	adrp	x0, 405000 <ferror@plt+0x36f0>
  402ef8:	mov	w1, #0x800                 	// #2048
  402efc:	add	x0, x0, #0x37d
  402f00:	movk	w1, #0x8, lsl #16
  402f04:	bl	401640 <open@plt>
  402f08:	mov	w19, w0
  402f0c:	tbnz	w19, #31, 402f30 <ferror@plt+0x1620>
  402f10:	mov	w1, #0x1                   	// #1
  402f14:	mov	w0, w19
  402f18:	bl	4017f0 <fcntl@plt>
  402f1c:	tbnz	w0, #31, 402f30 <ferror@plt+0x1620>
  402f20:	orr	w2, w0, #0x1
  402f24:	mov	w1, #0x2                   	// #2
  402f28:	mov	w0, w19
  402f2c:	bl	4017f0 <fcntl@plt>
  402f30:	bl	402f44 <ferror@plt+0x1634>
  402f34:	mov	w0, w19
  402f38:	ldr	x19, [sp, #16]
  402f3c:	ldp	x29, x30, [sp], #32
  402f40:	ret
  402f44:	sub	sp, sp, #0x40
  402f48:	mov	x0, sp
  402f4c:	mov	x1, xzr
  402f50:	stp	x29, x30, [sp, #16]
  402f54:	str	x21, [sp, #32]
  402f58:	stp	x20, x19, [sp, #48]
  402f5c:	add	x29, sp, #0x10
  402f60:	bl	4016c0 <gettimeofday@plt>
  402f64:	bl	401620 <getpid@plt>
  402f68:	mov	w19, w0
  402f6c:	bl	4015b0 <getuid@plt>
  402f70:	ldp	x20, x21, [sp]
  402f74:	eor	w8, w0, w19, lsl #16
  402f78:	eor	x19, x21, x20
  402f7c:	eor	w0, w8, w19
  402f80:	bl	401870 <srandom@plt>
  402f84:	bl	401620 <getpid@plt>
  402f88:	eor	w8, w20, w0
  402f8c:	movz	x0, #0x0, lsl #16
  402f90:	movk	x0, #0x10
  402f94:	nop
  402f98:	nop
  402f9c:	mrs	x9, tpidr_el0
  402fa0:	add	x20, x9, x0
  402fa4:	strh	w8, [x20]
  402fa8:	bl	401650 <getppid@plt>
  402fac:	eor	w8, w21, w0
  402fb0:	lsr	x9, x19, #16
  402fb4:	mov	x0, sp
  402fb8:	mov	x1, xzr
  402fbc:	strh	w8, [x20, #2]
  402fc0:	strh	w9, [x20, #4]
  402fc4:	bl	4016c0 <gettimeofday@plt>
  402fc8:	ldr	w8, [sp]
  402fcc:	ldr	w9, [sp, #8]
  402fd0:	eor	w8, w9, w8
  402fd4:	ands	w8, w8, #0x1f
  402fd8:	b.eq	402ff0 <ferror@plt+0x16e0>  // b.none
  402fdc:	add	w19, w8, #0x1
  402fe0:	bl	4016d0 <random@plt>
  402fe4:	sub	w19, w19, #0x1
  402fe8:	cmp	w19, #0x1
  402fec:	b.gt	402fe0 <ferror@plt+0x16d0>
  402ff0:	ldp	x20, x19, [sp, #48]
  402ff4:	ldr	x21, [sp, #32]
  402ff8:	ldp	x29, x30, [sp, #16]
  402ffc:	add	sp, sp, #0x40
  403000:	ret
  403004:	sub	sp, sp, #0x60
  403008:	stp	x29, x30, [sp, #32]
  40300c:	stp	x24, x23, [sp, #48]
  403010:	stp	x22, x21, [sp, #64]
  403014:	stp	x20, x19, [sp, #80]
  403018:	add	x29, sp, #0x20
  40301c:	mov	x19, x1
  403020:	mov	x20, x0
  403024:	bl	4018c0 <__errno_location@plt>
  403028:	mov	x23, x0
  40302c:	cbz	x19, 4030b8 <ferror@plt+0x17a8>
  403030:	adrp	x8, 405000 <ferror@plt+0x36f0>
  403034:	ldr	q0, [x8, #864]
  403038:	mov	w24, wzr
  40303c:	mov	x21, x20
  403040:	mov	x22, x19
  403044:	str	q0, [sp]
  403048:	b	403060 <ferror@plt+0x1750>
  40304c:	sxtw	x8, w0
  403050:	mov	w24, wzr
  403054:	sub	x22, x22, x8
  403058:	add	x21, x21, x8
  40305c:	cbz	x22, 4030c0 <ferror@plt+0x17b0>
  403060:	mov	w2, #0x1                   	// #1
  403064:	mov	x0, x21
  403068:	mov	x1, x22
  40306c:	str	wzr, [x23]
  403070:	bl	401890 <getrandom@plt>
  403074:	cmp	w0, #0x1
  403078:	b.ge	40304c <ferror@plt+0x173c>  // b.tcont
  40307c:	ldr	w8, [x23]
  403080:	cmp	w8, #0x26
  403084:	b.eq	4030cc <ferror@plt+0x17bc>  // b.none
  403088:	cmp	w24, #0x7
  40308c:	b.gt	4030c0 <ferror@plt+0x17b0>
  403090:	cmp	w8, #0xb
  403094:	b.ne	4030c0 <ferror@plt+0x17b0>  // b.any
  403098:	ldr	q0, [sp]
  40309c:	add	x0, sp, #0x10
  4030a0:	mov	x1, xzr
  4030a4:	str	q0, [sp, #16]
  4030a8:	bl	4017a0 <nanosleep@plt>
  4030ac:	add	w24, w24, #0x1
  4030b0:	cbnz	x22, 403060 <ferror@plt+0x1750>
  4030b4:	b	4030c0 <ferror@plt+0x17b0>
  4030b8:	mov	x22, xzr
  4030bc:	mov	x21, x20
  4030c0:	ldr	w8, [x23]
  4030c4:	cmp	w8, #0x26
  4030c8:	b.ne	40317c <ferror@plt+0x186c>  // b.any
  4030cc:	adrp	x0, 405000 <ferror@plt+0x36f0>
  4030d0:	add	x0, x0, #0x370
  4030d4:	mov	w1, #0x80000               	// #524288
  4030d8:	bl	401640 <open@plt>
  4030dc:	mov	w23, w0
  4030e0:	cmn	w0, #0x1
  4030e4:	b.eq	40322c <ferror@plt+0x191c>  // b.none
  4030e8:	tbnz	w23, #31, 403248 <ferror@plt+0x1938>
  4030ec:	mov	w1, #0x1                   	// #1
  4030f0:	mov	w0, w23
  4030f4:	bl	4017f0 <fcntl@plt>
  4030f8:	tbnz	w0, #31, 40310c <ferror@plt+0x17fc>
  4030fc:	orr	w2, w0, #0x1
  403100:	mov	w1, #0x2                   	// #2
  403104:	mov	w0, w23
  403108:	bl	4017f0 <fcntl@plt>
  40310c:	bl	402f44 <ferror@plt+0x1634>
  403110:	cbz	x22, 403174 <ferror@plt+0x1864>
  403114:	adrp	x8, 405000 <ferror@plt+0x36f0>
  403118:	ldr	q0, [x8, #864]
  40311c:	mov	w24, wzr
  403120:	str	q0, [sp]
  403124:	b	403138 <ferror@plt+0x1828>
  403128:	mov	w24, wzr
  40312c:	sub	x22, x22, x0
  403130:	add	x21, x21, x0
  403134:	cbz	x22, 403174 <ferror@plt+0x1864>
  403138:	mov	w0, w23
  40313c:	mov	x1, x21
  403140:	mov	x2, x22
  403144:	bl	401830 <read@plt>
  403148:	cmp	x0, #0x0
  40314c:	b.gt	403128 <ferror@plt+0x1818>
  403150:	cmp	w24, #0x8
  403154:	b.gt	403174 <ferror@plt+0x1864>
  403158:	ldr	q0, [sp]
  40315c:	add	x0, sp, #0x10
  403160:	mov	x1, xzr
  403164:	add	w24, w24, #0x1
  403168:	str	q0, [sp, #16]
  40316c:	bl	4017a0 <nanosleep@plt>
  403170:	cbnz	x22, 403138 <ferror@plt+0x1828>
  403174:	mov	w0, w23
  403178:	bl	401700 <close@plt>
  40317c:	bl	402f44 <ferror@plt+0x1634>
  403180:	cbz	x19, 4031a4 <ferror@plt+0x1894>
  403184:	mov	x21, x19
  403188:	mov	x22, x20
  40318c:	bl	4016d0 <random@plt>
  403190:	ldrb	w8, [x22]
  403194:	subs	x21, x21, #0x1
  403198:	eor	w8, w8, w0, lsr #7
  40319c:	strb	w8, [x22], #1
  4031a0:	b.ne	40318c <ferror@plt+0x187c>  // b.any
  4031a4:	movz	x0, #0x0, lsl #16
  4031a8:	movk	x0, #0x10
  4031ac:	nop
  4031b0:	nop
  4031b4:	mrs	x21, tpidr_el0
  4031b8:	add	x22, x21, x0
  4031bc:	ldr	w8, [x22]
  4031c0:	ldrh	w23, [x22, #4]
  4031c4:	mov	w0, #0xb2                  	// #178
  4031c8:	str	w8, [sp, #16]
  4031cc:	strh	w23, [sp, #20]
  4031d0:	bl	4018d0 <syscall@plt>
  4031d4:	eor	w8, w23, w0
  4031d8:	strh	w8, [x22, #4]
  4031dc:	cbz	x19, 4031fc <ferror@plt+0x18ec>
  4031e0:	add	x0, sp, #0x10
  4031e4:	bl	401850 <jrand48@plt>
  4031e8:	ldrb	w8, [x20]
  4031ec:	subs	x19, x19, #0x1
  4031f0:	eor	w8, w8, w0, lsr #7
  4031f4:	strb	w8, [x20], #1
  4031f8:	b.ne	4031e0 <ferror@plt+0x18d0>  // b.any
  4031fc:	ldr	w8, [sp, #16]
  403200:	movz	x0, #0x0, lsl #16
  403204:	movk	x0, #0x10
  403208:	nop
  40320c:	nop
  403210:	str	w8, [x21, x0]
  403214:	ldp	x20, x19, [sp, #80]
  403218:	ldp	x22, x21, [sp, #64]
  40321c:	ldp	x24, x23, [sp, #48]
  403220:	ldp	x29, x30, [sp, #32]
  403224:	add	sp, sp, #0x60
  403228:	ret
  40322c:	adrp	x0, 405000 <ferror@plt+0x36f0>
  403230:	mov	w1, #0x800                 	// #2048
  403234:	add	x0, x0, #0x37d
  403238:	movk	w1, #0x8, lsl #16
  40323c:	bl	401640 <open@plt>
  403240:	mov	w23, w0
  403244:	tbz	w23, #31, 4030ec <ferror@plt+0x17dc>
  403248:	bl	402f44 <ferror@plt+0x1634>
  40324c:	bl	402f44 <ferror@plt+0x1634>
  403250:	cbnz	x19, 403184 <ferror@plt+0x1874>
  403254:	b	4031a4 <ferror@plt+0x1894>
  403258:	adrp	x1, 405000 <ferror@plt+0x36f0>
  40325c:	add	x1, x1, #0x389
  403260:	mov	w2, #0x5                   	// #5
  403264:	mov	x0, xzr
  403268:	b	401860 <dcgettext@plt>
  40326c:	adrp	x8, 416000 <ferror@plt+0x146f0>
  403270:	str	w0, [x8, #520]
  403274:	ret
  403278:	sub	sp, sp, #0x70
  40327c:	stp	x29, x30, [sp, #16]
  403280:	stp	x28, x27, [sp, #32]
  403284:	stp	x26, x25, [sp, #48]
  403288:	stp	x24, x23, [sp, #64]
  40328c:	stp	x22, x21, [sp, #80]
  403290:	stp	x20, x19, [sp, #96]
  403294:	add	x29, sp, #0x10
  403298:	str	xzr, [x1]
  40329c:	cbz	x0, 4032e0 <ferror@plt+0x19d0>
  4032a0:	ldrb	w22, [x0]
  4032a4:	mov	x20, x0
  4032a8:	cbz	x22, 4032e0 <ferror@plt+0x19d0>
  4032ac:	mov	x21, x2
  4032b0:	mov	x19, x1
  4032b4:	bl	401770 <__ctype_b_loc@plt>
  4032b8:	ldr	x8, [x0]
  4032bc:	mov	x23, x0
  4032c0:	ldrh	w9, [x8, x22, lsl #1]
  4032c4:	tbz	w9, #13, 4032d8 <ferror@plt+0x19c8>
  4032c8:	add	x9, x20, #0x1
  4032cc:	ldrb	w22, [x9], #1
  4032d0:	ldrh	w10, [x8, x22, lsl #1]
  4032d4:	tbnz	w10, #13, 4032cc <ferror@plt+0x19bc>
  4032d8:	cmp	w22, #0x2d
  4032dc:	b.ne	403314 <ferror@plt+0x1a04>  // b.any
  4032e0:	mov	w22, #0xffffffea            	// #-22
  4032e4:	neg	w19, w22
  4032e8:	bl	4018c0 <__errno_location@plt>
  4032ec:	str	w19, [x0]
  4032f0:	mov	w0, w22
  4032f4:	ldp	x20, x19, [sp, #96]
  4032f8:	ldp	x22, x21, [sp, #80]
  4032fc:	ldp	x24, x23, [sp, #64]
  403300:	ldp	x26, x25, [sp, #48]
  403304:	ldp	x28, x27, [sp, #32]
  403308:	ldp	x29, x30, [sp, #16]
  40330c:	add	sp, sp, #0x70
  403310:	ret
  403314:	bl	4018c0 <__errno_location@plt>
  403318:	mov	x24, x0
  40331c:	str	wzr, [x0]
  403320:	add	x1, sp, #0x8
  403324:	mov	x0, x20
  403328:	mov	w2, wzr
  40332c:	mov	w3, wzr
  403330:	str	xzr, [sp, #8]
  403334:	bl	4016e0 <__strtoul_internal@plt>
  403338:	ldr	x25, [sp, #8]
  40333c:	ldr	w8, [x24]
  403340:	cmp	x25, x20
  403344:	b.eq	4034c4 <ferror@plt+0x1bb4>  // b.none
  403348:	add	x9, x0, #0x1
  40334c:	mov	x20, x0
  403350:	cmp	x9, #0x1
  403354:	b.hi	40335c <ferror@plt+0x1a4c>  // b.pmore
  403358:	cbnz	w8, 4034c8 <ferror@plt+0x1bb8>
  40335c:	cbz	x25, 4034d4 <ferror@plt+0x1bc4>
  403360:	ldrb	w8, [x25]
  403364:	cbz	w8, 4034d4 <ferror@plt+0x1bc4>
  403368:	mov	w27, wzr
  40336c:	mov	x28, xzr
  403370:	b	403380 <ferror@plt+0x1a70>
  403374:	mov	x28, xzr
  403378:	str	x22, [sp, #8]
  40337c:	mov	x25, x22
  403380:	ldrb	w8, [x25, #1]
  403384:	cmp	w8, #0x61
  403388:	b.le	4033b8 <ferror@plt+0x1aa8>
  40338c:	cmp	w8, #0x62
  403390:	b.eq	4033c0 <ferror@plt+0x1ab0>  // b.none
  403394:	cmp	w8, #0x69
  403398:	b.ne	4033d0 <ferror@plt+0x1ac0>  // b.any
  40339c:	ldrb	w8, [x25, #2]
  4033a0:	orr	w8, w8, #0x20
  4033a4:	cmp	w8, #0x62
  4033a8:	b.ne	4033d0 <ferror@plt+0x1ac0>  // b.any
  4033ac:	ldrb	w8, [x25, #3]
  4033b0:	cbnz	w8, 4033d0 <ferror@plt+0x1ac0>
  4033b4:	b	4034e4 <ferror@plt+0x1bd4>
  4033b8:	cmp	w8, #0x42
  4033bc:	b.ne	4033cc <ferror@plt+0x1abc>  // b.any
  4033c0:	ldrb	w8, [x25, #2]
  4033c4:	cbnz	w8, 4033d0 <ferror@plt+0x1ac0>
  4033c8:	b	4034ec <ferror@plt+0x1bdc>
  4033cc:	cbz	w8, 4034e4 <ferror@plt+0x1bd4>
  4033d0:	bl	401600 <localeconv@plt>
  4033d4:	cbz	x0, 4033f4 <ferror@plt+0x1ae4>
  4033d8:	ldr	x22, [x0]
  4033dc:	cbz	x22, 403400 <ferror@plt+0x1af0>
  4033e0:	mov	x0, x22
  4033e4:	bl	401560 <strlen@plt>
  4033e8:	mov	x26, x0
  4033ec:	mov	w8, #0x1                   	// #1
  4033f0:	b	403408 <ferror@plt+0x1af8>
  4033f4:	mov	w8, wzr
  4033f8:	mov	x22, xzr
  4033fc:	b	403404 <ferror@plt+0x1af4>
  403400:	mov	w8, wzr
  403404:	mov	x26, xzr
  403408:	cbnz	x28, 4032e0 <ferror@plt+0x19d0>
  40340c:	ldrb	w9, [x25]
  403410:	eor	w8, w8, #0x1
  403414:	cmp	w9, #0x0
  403418:	cset	w9, eq  // eq = none
  40341c:	orr	w8, w8, w9
  403420:	tbnz	w8, #0, 4032e0 <ferror@plt+0x19d0>
  403424:	mov	x0, x22
  403428:	mov	x1, x25
  40342c:	mov	x2, x26
  403430:	bl	401670 <strncmp@plt>
  403434:	cbnz	w0, 4032e0 <ferror@plt+0x19d0>
  403438:	add	x22, x25, x26
  40343c:	ldrb	w8, [x22]
  403440:	cmp	w8, #0x30
  403444:	b.ne	403458 <ferror@plt+0x1b48>  // b.any
  403448:	ldrb	w8, [x22, #1]!
  40344c:	add	w27, w27, #0x1
  403450:	cmp	w8, #0x30
  403454:	b.eq	403448 <ferror@plt+0x1b38>  // b.none
  403458:	ldr	x9, [x23]
  40345c:	sxtb	x8, w8
  403460:	ldrh	w8, [x9, x8, lsl #1]
  403464:	tbz	w8, #11, 403374 <ferror@plt+0x1a64>
  403468:	add	x1, sp, #0x8
  40346c:	mov	x0, x22
  403470:	mov	w2, wzr
  403474:	mov	w3, wzr
  403478:	str	wzr, [x24]
  40347c:	str	xzr, [sp, #8]
  403480:	bl	4016e0 <__strtoul_internal@plt>
  403484:	ldr	x25, [sp, #8]
  403488:	ldr	w8, [x24]
  40348c:	cmp	x25, x22
  403490:	b.eq	4034c4 <ferror@plt+0x1bb4>  // b.none
  403494:	add	x9, x0, #0x1
  403498:	cmp	x9, #0x1
  40349c:	b.hi	4034a4 <ferror@plt+0x1b94>  // b.pmore
  4034a0:	cbnz	w8, 4034c8 <ferror@plt+0x1bb8>
  4034a4:	mov	x28, xzr
  4034a8:	cbz	x0, 403380 <ferror@plt+0x1a70>
  4034ac:	cbz	x25, 4032e0 <ferror@plt+0x19d0>
  4034b0:	ldrb	w8, [x25]
  4034b4:	mov	w22, #0xffffffea            	// #-22
  4034b8:	mov	x28, x0
  4034bc:	cbnz	w8, 403380 <ferror@plt+0x1a70>
  4034c0:	b	4032e4 <ferror@plt+0x19d4>
  4034c4:	cbz	w8, 4032e0 <ferror@plt+0x19d0>
  4034c8:	neg	w22, w8
  4034cc:	tbz	w22, #31, 4032f0 <ferror@plt+0x19e0>
  4034d0:	b	4032e4 <ferror@plt+0x19d4>
  4034d4:	mov	w22, wzr
  4034d8:	str	x20, [x19]
  4034dc:	tbz	w22, #31, 4032f0 <ferror@plt+0x19e0>
  4034e0:	b	4032e4 <ferror@plt+0x19d4>
  4034e4:	mov	w24, #0x400                 	// #1024
  4034e8:	b	4034f0 <ferror@plt+0x1be0>
  4034ec:	mov	w24, #0x3e8                 	// #1000
  4034f0:	ldrsb	w22, [x25]
  4034f4:	adrp	x23, 405000 <ferror@plt+0x36f0>
  4034f8:	add	x23, x23, #0x3aa
  4034fc:	mov	w2, #0x9                   	// #9
  403500:	mov	x0, x23
  403504:	mov	w1, w22
  403508:	bl	401840 <memchr@plt>
  40350c:	cbnz	x0, 40352c <ferror@plt+0x1c1c>
  403510:	adrp	x23, 405000 <ferror@plt+0x36f0>
  403514:	add	x23, x23, #0x3b3
  403518:	mov	w2, #0x9                   	// #9
  40351c:	mov	x0, x23
  403520:	mov	w1, w22
  403524:	bl	401840 <memchr@plt>
  403528:	cbz	x0, 4032e0 <ferror@plt+0x19d0>
  40352c:	sub	w8, w0, w23
  403530:	adds	w8, w8, #0x1
  403534:	b.cs	403558 <ferror@plt+0x1c48>  // b.hs, b.nlast
  403538:	mvn	w9, w0
  40353c:	add	w9, w9, w23
  403540:	umulh	x10, x24, x20
  403544:	cmp	xzr, x10
  403548:	b.ne	403560 <ferror@plt+0x1c50>  // b.any
  40354c:	adds	w9, w9, #0x1
  403550:	mul	x20, x20, x24
  403554:	b.cc	403540 <ferror@plt+0x1c30>  // b.lo, b.ul, b.last
  403558:	mov	w22, wzr
  40355c:	b	403564 <ferror@plt+0x1c54>
  403560:	mov	w22, #0xffffffde            	// #-34
  403564:	cbz	x21, 40356c <ferror@plt+0x1c5c>
  403568:	str	w8, [x21]
  40356c:	cbz	x28, 4034d8 <ferror@plt+0x1bc8>
  403570:	cbz	w8, 4034d8 <ferror@plt+0x1bc8>
  403574:	mvn	w8, w0
  403578:	add	w9, w8, w23
  40357c:	mov	w8, #0x1                   	// #1
  403580:	umulh	x10, x24, x8
  403584:	cmp	xzr, x10
  403588:	b.ne	403598 <ferror@plt+0x1c88>  // b.any
  40358c:	adds	w9, w9, #0x1
  403590:	mul	x8, x8, x24
  403594:	b.cc	403580 <ferror@plt+0x1c70>  // b.lo, b.ul, b.last
  403598:	mov	w9, #0xa                   	// #10
  40359c:	cmp	x28, #0xb
  4035a0:	b.cc	4035b4 <ferror@plt+0x1ca4>  // b.lo, b.ul, b.last
  4035a4:	add	x9, x9, x9, lsl #2
  4035a8:	lsl	x9, x9, #1
  4035ac:	cmp	x9, x28
  4035b0:	b.cc	4035a4 <ferror@plt+0x1c94>  // b.lo, b.ul, b.last
  4035b4:	cmp	w27, #0x1
  4035b8:	b.lt	403664 <ferror@plt+0x1d54>  // b.tstop
  4035bc:	cmp	w27, #0x3
  4035c0:	b.hi	4035cc <ferror@plt+0x1cbc>  // b.pmore
  4035c4:	mov	w10, wzr
  4035c8:	b	403650 <ferror@plt+0x1d40>
  4035cc:	mov	w10, #0x1                   	// #1
  4035d0:	dup	v0.2d, x10
  4035d4:	and	w10, w27, #0xfffffffc
  4035d8:	mov	v1.16b, v0.16b
  4035dc:	mov	v1.d[0], x9
  4035e0:	mov	w9, w10
  4035e4:	fmov	x12, d1
  4035e8:	mov	x11, v1.d[1]
  4035ec:	add	x12, x12, x12, lsl #2
  4035f0:	fmov	x13, d0
  4035f4:	lsl	x12, x12, #1
  4035f8:	add	x11, x11, x11, lsl #2
  4035fc:	add	x13, x13, x13, lsl #2
  403600:	mov	x14, v0.d[1]
  403604:	fmov	d1, x12
  403608:	lsl	x11, x11, #1
  40360c:	lsl	x13, x13, #1
  403610:	mov	v1.d[1], x11
  403614:	add	x11, x14, x14, lsl #2
  403618:	fmov	d0, x13
  40361c:	lsl	x11, x11, #1
  403620:	subs	w9, w9, #0x4
  403624:	mov	v0.d[1], x11
  403628:	b.ne	4035e4 <ferror@plt+0x1cd4>  // b.any
  40362c:	mov	x9, v1.d[1]
  403630:	mov	x11, v0.d[1]
  403634:	fmov	x12, d1
  403638:	fmov	x13, d0
  40363c:	mul	x12, x13, x12
  403640:	mul	x9, x11, x9
  403644:	cmp	w27, w10
  403648:	mul	x9, x12, x9
  40364c:	b.eq	403664 <ferror@plt+0x1d54>  // b.none
  403650:	sub	w10, w27, w10
  403654:	add	x9, x9, x9, lsl #2
  403658:	subs	w10, w10, #0x1
  40365c:	lsl	x9, x9, #1
  403660:	b.ne	403654 <ferror@plt+0x1d44>  // b.any
  403664:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  403668:	mov	w12, #0x1                   	// #1
  40366c:	movk	x10, #0xcccd
  403670:	mov	w11, #0xa                   	// #10
  403674:	b	403688 <ferror@plt+0x1d78>
  403678:	cmp	x28, #0x9
  40367c:	mov	x28, x13
  403680:	mov	x12, x14
  403684:	b.ls	4034d8 <ferror@plt+0x1bc8>  // b.plast
  403688:	umulh	x13, x28, x10
  40368c:	lsr	x13, x13, #3
  403690:	add	x14, x12, x12, lsl #2
  403694:	msub	x15, x13, x11, x28
  403698:	lsl	x14, x14, #1
  40369c:	cbz	x15, 403678 <ferror@plt+0x1d68>
  4036a0:	udiv	x12, x9, x12
  4036a4:	udiv	x12, x12, x15
  4036a8:	udiv	x12, x8, x12
  4036ac:	add	x20, x12, x20
  4036b0:	b	403678 <ferror@plt+0x1d68>
  4036b4:	mov	x2, xzr
  4036b8:	b	403278 <ferror@plt+0x1968>
  4036bc:	stp	x29, x30, [sp, #-48]!
  4036c0:	stp	x20, x19, [sp, #32]
  4036c4:	mov	x20, x1
  4036c8:	mov	x19, x0
  4036cc:	str	x21, [sp, #16]
  4036d0:	mov	x29, sp
  4036d4:	cbz	x0, 403708 <ferror@plt+0x1df8>
  4036d8:	ldrb	w21, [x19]
  4036dc:	mov	x8, x19
  4036e0:	cbz	w21, 40370c <ferror@plt+0x1dfc>
  4036e4:	bl	401770 <__ctype_b_loc@plt>
  4036e8:	ldr	x9, [x0]
  4036ec:	mov	x8, x19
  4036f0:	and	x10, x21, #0xff
  4036f4:	ldrh	w10, [x9, x10, lsl #1]
  4036f8:	tbz	w10, #11, 40370c <ferror@plt+0x1dfc>
  4036fc:	ldrb	w21, [x8, #1]!
  403700:	cbnz	w21, 4036f0 <ferror@plt+0x1de0>
  403704:	b	40370c <ferror@plt+0x1dfc>
  403708:	mov	x8, xzr
  40370c:	cbz	x20, 403714 <ferror@plt+0x1e04>
  403710:	str	x8, [x20]
  403714:	cmp	x8, x19
  403718:	b.ls	403738 <ferror@plt+0x1e28>  // b.plast
  40371c:	ldrb	w8, [x8]
  403720:	cmp	w8, #0x0
  403724:	cset	w0, eq  // eq = none
  403728:	ldp	x20, x19, [sp, #32]
  40372c:	ldr	x21, [sp, #16]
  403730:	ldp	x29, x30, [sp], #48
  403734:	ret
  403738:	mov	w0, wzr
  40373c:	ldp	x20, x19, [sp, #32]
  403740:	ldr	x21, [sp, #16]
  403744:	ldp	x29, x30, [sp], #48
  403748:	ret
  40374c:	stp	x29, x30, [sp, #-48]!
  403750:	stp	x20, x19, [sp, #32]
  403754:	mov	x20, x1
  403758:	mov	x19, x0
  40375c:	str	x21, [sp, #16]
  403760:	mov	x29, sp
  403764:	cbz	x0, 403798 <ferror@plt+0x1e88>
  403768:	ldrb	w21, [x19]
  40376c:	mov	x8, x19
  403770:	cbz	w21, 40379c <ferror@plt+0x1e8c>
  403774:	bl	401770 <__ctype_b_loc@plt>
  403778:	ldr	x9, [x0]
  40377c:	mov	x8, x19
  403780:	and	x10, x21, #0xff
  403784:	ldrh	w10, [x9, x10, lsl #1]
  403788:	tbz	w10, #12, 40379c <ferror@plt+0x1e8c>
  40378c:	ldrb	w21, [x8, #1]!
  403790:	cbnz	w21, 403780 <ferror@plt+0x1e70>
  403794:	b	40379c <ferror@plt+0x1e8c>
  403798:	mov	x8, xzr
  40379c:	cbz	x20, 4037a4 <ferror@plt+0x1e94>
  4037a0:	str	x8, [x20]
  4037a4:	cmp	x8, x19
  4037a8:	b.ls	4037c8 <ferror@plt+0x1eb8>  // b.plast
  4037ac:	ldrb	w8, [x8]
  4037b0:	cmp	w8, #0x0
  4037b4:	cset	w0, eq  // eq = none
  4037b8:	ldp	x20, x19, [sp, #32]
  4037bc:	ldr	x21, [sp, #16]
  4037c0:	ldp	x29, x30, [sp], #48
  4037c4:	ret
  4037c8:	mov	w0, wzr
  4037cc:	ldp	x20, x19, [sp, #32]
  4037d0:	ldr	x21, [sp, #16]
  4037d4:	ldp	x29, x30, [sp], #48
  4037d8:	ret
  4037dc:	sub	sp, sp, #0x110
  4037e0:	stp	x29, x30, [sp, #208]
  4037e4:	add	x29, sp, #0xd0
  4037e8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4037ec:	mov	x9, sp
  4037f0:	sub	x10, x29, #0x50
  4037f4:	stp	x28, x23, [sp, #224]
  4037f8:	stp	x22, x21, [sp, #240]
  4037fc:	stp	x20, x19, [sp, #256]
  403800:	mov	x20, x1
  403804:	mov	x19, x0
  403808:	movk	x8, #0xff80, lsl #32
  40380c:	add	x11, x29, #0x40
  403810:	add	x9, x9, #0x80
  403814:	add	x22, x10, #0x30
  403818:	mov	w23, #0xffffffd0            	// #-48
  40381c:	stp	x2, x3, [x29, #-80]
  403820:	stp	x4, x5, [x29, #-64]
  403824:	stp	x6, x7, [x29, #-48]
  403828:	stp	q1, q2, [sp, #16]
  40382c:	stp	q3, q4, [sp, #48]
  403830:	str	q0, [sp]
  403834:	stp	q5, q6, [sp, #80]
  403838:	str	q7, [sp, #112]
  40383c:	stp	x9, x8, [x29, #-16]
  403840:	stp	x11, x22, [x29, #-32]
  403844:	tbnz	w23, #31, 403850 <ferror@plt+0x1f40>
  403848:	mov	w8, w23
  40384c:	b	403868 <ferror@plt+0x1f58>
  403850:	add	w8, w23, #0x8
  403854:	cmn	w23, #0x8
  403858:	stur	w8, [x29, #-8]
  40385c:	b.gt	403868 <ferror@plt+0x1f58>
  403860:	add	x9, x22, w23, sxtw
  403864:	b	403874 <ferror@plt+0x1f64>
  403868:	ldur	x9, [x29, #-32]
  40386c:	add	x10, x9, #0x8
  403870:	stur	x10, [x29, #-32]
  403874:	ldr	x1, [x9]
  403878:	cbz	x1, 4038f0 <ferror@plt+0x1fe0>
  40387c:	tbnz	w8, #31, 403888 <ferror@plt+0x1f78>
  403880:	mov	w23, w8
  403884:	b	4038a0 <ferror@plt+0x1f90>
  403888:	add	w23, w8, #0x8
  40388c:	cmn	w8, #0x8
  403890:	stur	w23, [x29, #-8]
  403894:	b.gt	4038a0 <ferror@plt+0x1f90>
  403898:	add	x8, x22, w8, sxtw
  40389c:	b	4038ac <ferror@plt+0x1f9c>
  4038a0:	ldur	x8, [x29, #-32]
  4038a4:	add	x9, x8, #0x8
  4038a8:	stur	x9, [x29, #-32]
  4038ac:	ldr	x21, [x8]
  4038b0:	cbz	x21, 4038f0 <ferror@plt+0x1fe0>
  4038b4:	mov	x0, x19
  4038b8:	bl	401750 <strcmp@plt>
  4038bc:	cbz	w0, 4038d4 <ferror@plt+0x1fc4>
  4038c0:	mov	x0, x19
  4038c4:	mov	x1, x21
  4038c8:	bl	401750 <strcmp@plt>
  4038cc:	cbnz	w0, 403844 <ferror@plt+0x1f34>
  4038d0:	b	4038d8 <ferror@plt+0x1fc8>
  4038d4:	mov	w0, #0x1                   	// #1
  4038d8:	ldp	x20, x19, [sp, #256]
  4038dc:	ldp	x22, x21, [sp, #240]
  4038e0:	ldp	x28, x23, [sp, #224]
  4038e4:	ldp	x29, x30, [sp, #208]
  4038e8:	add	sp, sp, #0x110
  4038ec:	ret
  4038f0:	adrp	x8, 416000 <ferror@plt+0x146f0>
  4038f4:	ldr	w0, [x8, #520]
  4038f8:	adrp	x1, 405000 <ferror@plt+0x36f0>
  4038fc:	add	x1, x1, #0x3bc
  403900:	mov	x2, x20
  403904:	mov	x3, x19
  403908:	bl	401880 <errx@plt>
  40390c:	cbz	x1, 403930 <ferror@plt+0x2020>
  403910:	sxtb	w8, w2
  403914:	ldrsb	w9, [x0]
  403918:	cbz	w9, 403930 <ferror@plt+0x2020>
  40391c:	cmp	w8, w9
  403920:	b.eq	403934 <ferror@plt+0x2024>  // b.none
  403924:	sub	x1, x1, #0x1
  403928:	add	x0, x0, #0x1
  40392c:	cbnz	x1, 403914 <ferror@plt+0x2004>
  403930:	mov	x0, xzr
  403934:	ret
  403938:	stp	x29, x30, [sp, #-32]!
  40393c:	stp	x20, x19, [sp, #16]
  403940:	mov	x29, sp
  403944:	mov	x20, x1
  403948:	mov	x19, x0
  40394c:	bl	403aa8 <ferror@plt+0x2198>
  403950:	cmp	x0, w0, sxtw
  403954:	b.ne	40396c <ferror@plt+0x205c>  // b.any
  403958:	cmp	w0, w0, sxth
  40395c:	b.ne	40396c <ferror@plt+0x205c>  // b.any
  403960:	ldp	x20, x19, [sp, #16]
  403964:	ldp	x29, x30, [sp], #32
  403968:	ret
  40396c:	bl	4018c0 <__errno_location@plt>
  403970:	mov	w8, #0x22                  	// #34
  403974:	str	w8, [x0]
  403978:	adrp	x8, 416000 <ferror@plt+0x146f0>
  40397c:	ldr	w0, [x8, #520]
  403980:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403984:	add	x1, x1, #0x3bc
  403988:	mov	x2, x20
  40398c:	mov	x3, x19
  403990:	bl	4018f0 <err@plt>
  403994:	stp	x29, x30, [sp, #-32]!
  403998:	stp	x20, x19, [sp, #16]
  40399c:	mov	x29, sp
  4039a0:	mov	x20, x1
  4039a4:	mov	x19, x0
  4039a8:	bl	403aa8 <ferror@plt+0x2198>
  4039ac:	cmp	x0, w0, sxtw
  4039b0:	b.ne	4039c0 <ferror@plt+0x20b0>  // b.any
  4039b4:	ldp	x20, x19, [sp, #16]
  4039b8:	ldp	x29, x30, [sp], #32
  4039bc:	ret
  4039c0:	bl	4018c0 <__errno_location@plt>
  4039c4:	mov	w8, #0x22                  	// #34
  4039c8:	str	w8, [x0]
  4039cc:	adrp	x8, 416000 <ferror@plt+0x146f0>
  4039d0:	ldr	w0, [x8, #520]
  4039d4:	adrp	x1, 405000 <ferror@plt+0x36f0>
  4039d8:	add	x1, x1, #0x3bc
  4039dc:	mov	x2, x20
  4039e0:	mov	x3, x19
  4039e4:	bl	4018f0 <err@plt>
  4039e8:	stp	x29, x30, [sp, #-32]!
  4039ec:	mov	w2, #0xa                   	// #10
  4039f0:	stp	x20, x19, [sp, #16]
  4039f4:	mov	x29, sp
  4039f8:	mov	x20, x1
  4039fc:	mov	x19, x0
  403a00:	bl	403c18 <ferror@plt+0x2308>
  403a04:	lsr	x8, x0, #32
  403a08:	cbnz	x8, 403a20 <ferror@plt+0x2110>
  403a0c:	cmp	w0, #0x10, lsl #12
  403a10:	b.cs	403a20 <ferror@plt+0x2110>  // b.hs, b.nlast
  403a14:	ldp	x20, x19, [sp, #16]
  403a18:	ldp	x29, x30, [sp], #32
  403a1c:	ret
  403a20:	bl	4018c0 <__errno_location@plt>
  403a24:	mov	w8, #0x22                  	// #34
  403a28:	str	w8, [x0]
  403a2c:	adrp	x8, 416000 <ferror@plt+0x146f0>
  403a30:	ldr	w0, [x8, #520]
  403a34:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403a38:	add	x1, x1, #0x3bc
  403a3c:	mov	x2, x20
  403a40:	mov	x3, x19
  403a44:	bl	4018f0 <err@plt>
  403a48:	stp	x29, x30, [sp, #-32]!
  403a4c:	mov	w2, #0x10                  	// #16
  403a50:	stp	x20, x19, [sp, #16]
  403a54:	mov	x29, sp
  403a58:	mov	x20, x1
  403a5c:	mov	x19, x0
  403a60:	bl	403c18 <ferror@plt+0x2308>
  403a64:	lsr	x8, x0, #32
  403a68:	cbnz	x8, 403a80 <ferror@plt+0x2170>
  403a6c:	cmp	w0, #0x10, lsl #12
  403a70:	b.cs	403a80 <ferror@plt+0x2170>  // b.hs, b.nlast
  403a74:	ldp	x20, x19, [sp, #16]
  403a78:	ldp	x29, x30, [sp], #32
  403a7c:	ret
  403a80:	bl	4018c0 <__errno_location@plt>
  403a84:	mov	w8, #0x22                  	// #34
  403a88:	str	w8, [x0]
  403a8c:	adrp	x8, 416000 <ferror@plt+0x146f0>
  403a90:	ldr	w0, [x8, #520]
  403a94:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403a98:	add	x1, x1, #0x3bc
  403a9c:	mov	x2, x20
  403aa0:	mov	x3, x19
  403aa4:	bl	4018f0 <err@plt>
  403aa8:	stp	x29, x30, [sp, #-48]!
  403aac:	mov	x29, sp
  403ab0:	str	x21, [sp, #16]
  403ab4:	stp	x20, x19, [sp, #32]
  403ab8:	mov	x20, x1
  403abc:	mov	x19, x0
  403ac0:	str	xzr, [x29, #24]
  403ac4:	bl	4018c0 <__errno_location@plt>
  403ac8:	str	wzr, [x0]
  403acc:	cbz	x19, 403b20 <ferror@plt+0x2210>
  403ad0:	ldrb	w8, [x19]
  403ad4:	cbz	w8, 403b20 <ferror@plt+0x2210>
  403ad8:	mov	x21, x0
  403adc:	add	x1, x29, #0x18
  403ae0:	mov	w2, #0xa                   	// #10
  403ae4:	mov	x0, x19
  403ae8:	mov	w3, wzr
  403aec:	bl	401660 <__strtol_internal@plt>
  403af0:	ldr	w8, [x21]
  403af4:	cbnz	w8, 403b3c <ferror@plt+0x222c>
  403af8:	ldr	x8, [x29, #24]
  403afc:	cmp	x8, x19
  403b00:	b.eq	403b20 <ferror@plt+0x2210>  // b.none
  403b04:	cbz	x8, 403b10 <ferror@plt+0x2200>
  403b08:	ldrb	w8, [x8]
  403b0c:	cbnz	w8, 403b20 <ferror@plt+0x2210>
  403b10:	ldp	x20, x19, [sp, #32]
  403b14:	ldr	x21, [sp, #16]
  403b18:	ldp	x29, x30, [sp], #48
  403b1c:	ret
  403b20:	adrp	x8, 416000 <ferror@plt+0x146f0>
  403b24:	ldr	w0, [x8, #520]
  403b28:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403b2c:	add	x1, x1, #0x3bc
  403b30:	mov	x2, x20
  403b34:	mov	x3, x19
  403b38:	bl	401880 <errx@plt>
  403b3c:	adrp	x9, 416000 <ferror@plt+0x146f0>
  403b40:	ldr	w0, [x9, #520]
  403b44:	cmp	w8, #0x22
  403b48:	b.ne	403b28 <ferror@plt+0x2218>  // b.any
  403b4c:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403b50:	add	x1, x1, #0x3bc
  403b54:	mov	x2, x20
  403b58:	mov	x3, x19
  403b5c:	bl	4018f0 <err@plt>
  403b60:	stp	x29, x30, [sp, #-32]!
  403b64:	mov	w2, #0xa                   	// #10
  403b68:	stp	x20, x19, [sp, #16]
  403b6c:	mov	x29, sp
  403b70:	mov	x20, x1
  403b74:	mov	x19, x0
  403b78:	bl	403c18 <ferror@plt+0x2308>
  403b7c:	lsr	x8, x0, #32
  403b80:	cbnz	x8, 403b90 <ferror@plt+0x2280>
  403b84:	ldp	x20, x19, [sp, #16]
  403b88:	ldp	x29, x30, [sp], #32
  403b8c:	ret
  403b90:	bl	4018c0 <__errno_location@plt>
  403b94:	mov	w8, #0x22                  	// #34
  403b98:	str	w8, [x0]
  403b9c:	adrp	x8, 416000 <ferror@plt+0x146f0>
  403ba0:	ldr	w0, [x8, #520]
  403ba4:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403ba8:	add	x1, x1, #0x3bc
  403bac:	mov	x2, x20
  403bb0:	mov	x3, x19
  403bb4:	bl	4018f0 <err@plt>
  403bb8:	stp	x29, x30, [sp, #-32]!
  403bbc:	mov	w2, #0x10                  	// #16
  403bc0:	stp	x20, x19, [sp, #16]
  403bc4:	mov	x29, sp
  403bc8:	mov	x20, x1
  403bcc:	mov	x19, x0
  403bd0:	bl	403c18 <ferror@plt+0x2308>
  403bd4:	lsr	x8, x0, #32
  403bd8:	cbnz	x8, 403be8 <ferror@plt+0x22d8>
  403bdc:	ldp	x20, x19, [sp, #16]
  403be0:	ldp	x29, x30, [sp], #32
  403be4:	ret
  403be8:	bl	4018c0 <__errno_location@plt>
  403bec:	mov	w8, #0x22                  	// #34
  403bf0:	str	w8, [x0]
  403bf4:	adrp	x8, 416000 <ferror@plt+0x146f0>
  403bf8:	ldr	w0, [x8, #520]
  403bfc:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403c00:	add	x1, x1, #0x3bc
  403c04:	mov	x2, x20
  403c08:	mov	x3, x19
  403c0c:	bl	4018f0 <err@plt>
  403c10:	mov	w2, #0xa                   	// #10
  403c14:	b	403c18 <ferror@plt+0x2308>
  403c18:	sub	sp, sp, #0x40
  403c1c:	stp	x29, x30, [sp, #16]
  403c20:	stp	x22, x21, [sp, #32]
  403c24:	stp	x20, x19, [sp, #48]
  403c28:	add	x29, sp, #0x10
  403c2c:	mov	w21, w2
  403c30:	mov	x20, x1
  403c34:	mov	x19, x0
  403c38:	str	xzr, [sp, #8]
  403c3c:	bl	4018c0 <__errno_location@plt>
  403c40:	str	wzr, [x0]
  403c44:	cbz	x19, 403c9c <ferror@plt+0x238c>
  403c48:	ldrb	w8, [x19]
  403c4c:	cbz	w8, 403c9c <ferror@plt+0x238c>
  403c50:	mov	x22, x0
  403c54:	add	x1, sp, #0x8
  403c58:	mov	x0, x19
  403c5c:	mov	w2, w21
  403c60:	mov	w3, wzr
  403c64:	bl	4016e0 <__strtoul_internal@plt>
  403c68:	ldr	w8, [x22]
  403c6c:	cbnz	w8, 403cb8 <ferror@plt+0x23a8>
  403c70:	ldr	x8, [sp, #8]
  403c74:	cmp	x8, x19
  403c78:	b.eq	403c9c <ferror@plt+0x238c>  // b.none
  403c7c:	cbz	x8, 403c88 <ferror@plt+0x2378>
  403c80:	ldrb	w8, [x8]
  403c84:	cbnz	w8, 403c9c <ferror@plt+0x238c>
  403c88:	ldp	x20, x19, [sp, #48]
  403c8c:	ldp	x22, x21, [sp, #32]
  403c90:	ldp	x29, x30, [sp, #16]
  403c94:	add	sp, sp, #0x40
  403c98:	ret
  403c9c:	adrp	x8, 416000 <ferror@plt+0x146f0>
  403ca0:	ldr	w0, [x8, #520]
  403ca4:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403ca8:	add	x1, x1, #0x3bc
  403cac:	mov	x2, x20
  403cb0:	mov	x3, x19
  403cb4:	bl	401880 <errx@plt>
  403cb8:	adrp	x9, 416000 <ferror@plt+0x146f0>
  403cbc:	ldr	w0, [x9, #520]
  403cc0:	cmp	w8, #0x22
  403cc4:	b.ne	403ca4 <ferror@plt+0x2394>  // b.any
  403cc8:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403ccc:	add	x1, x1, #0x3bc
  403cd0:	mov	x2, x20
  403cd4:	mov	x3, x19
  403cd8:	bl	4018f0 <err@plt>
  403cdc:	mov	w2, #0x10                  	// #16
  403ce0:	b	403c18 <ferror@plt+0x2308>
  403ce4:	stp	x29, x30, [sp, #-48]!
  403ce8:	mov	x29, sp
  403cec:	str	x21, [sp, #16]
  403cf0:	stp	x20, x19, [sp, #32]
  403cf4:	mov	x20, x1
  403cf8:	mov	x19, x0
  403cfc:	str	xzr, [x29, #24]
  403d00:	bl	4018c0 <__errno_location@plt>
  403d04:	str	wzr, [x0]
  403d08:	cbz	x19, 403d54 <ferror@plt+0x2444>
  403d0c:	ldrb	w8, [x19]
  403d10:	cbz	w8, 403d54 <ferror@plt+0x2444>
  403d14:	mov	x21, x0
  403d18:	add	x1, x29, #0x18
  403d1c:	mov	x0, x19
  403d20:	bl	4015a0 <strtod@plt>
  403d24:	ldr	w8, [x21]
  403d28:	cbnz	w8, 403d70 <ferror@plt+0x2460>
  403d2c:	ldr	x8, [x29, #24]
  403d30:	cmp	x8, x19
  403d34:	b.eq	403d54 <ferror@plt+0x2444>  // b.none
  403d38:	cbz	x8, 403d44 <ferror@plt+0x2434>
  403d3c:	ldrb	w8, [x8]
  403d40:	cbnz	w8, 403d54 <ferror@plt+0x2444>
  403d44:	ldp	x20, x19, [sp, #32]
  403d48:	ldr	x21, [sp, #16]
  403d4c:	ldp	x29, x30, [sp], #48
  403d50:	ret
  403d54:	adrp	x8, 416000 <ferror@plt+0x146f0>
  403d58:	ldr	w0, [x8, #520]
  403d5c:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403d60:	add	x1, x1, #0x3bc
  403d64:	mov	x2, x20
  403d68:	mov	x3, x19
  403d6c:	bl	401880 <errx@plt>
  403d70:	adrp	x9, 416000 <ferror@plt+0x146f0>
  403d74:	ldr	w0, [x9, #520]
  403d78:	cmp	w8, #0x22
  403d7c:	b.ne	403d5c <ferror@plt+0x244c>  // b.any
  403d80:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403d84:	add	x1, x1, #0x3bc
  403d88:	mov	x2, x20
  403d8c:	mov	x3, x19
  403d90:	bl	4018f0 <err@plt>
  403d94:	stp	x29, x30, [sp, #-48]!
  403d98:	mov	x29, sp
  403d9c:	str	x21, [sp, #16]
  403da0:	stp	x20, x19, [sp, #32]
  403da4:	mov	x20, x1
  403da8:	mov	x19, x0
  403dac:	str	xzr, [x29, #24]
  403db0:	bl	4018c0 <__errno_location@plt>
  403db4:	str	wzr, [x0]
  403db8:	cbz	x19, 403e08 <ferror@plt+0x24f8>
  403dbc:	ldrb	w8, [x19]
  403dc0:	cbz	w8, 403e08 <ferror@plt+0x24f8>
  403dc4:	mov	x21, x0
  403dc8:	add	x1, x29, #0x18
  403dcc:	mov	w2, #0xa                   	// #10
  403dd0:	mov	x0, x19
  403dd4:	bl	401780 <strtol@plt>
  403dd8:	ldr	w8, [x21]
  403ddc:	cbnz	w8, 403e24 <ferror@plt+0x2514>
  403de0:	ldr	x8, [x29, #24]
  403de4:	cmp	x8, x19
  403de8:	b.eq	403e08 <ferror@plt+0x24f8>  // b.none
  403dec:	cbz	x8, 403df8 <ferror@plt+0x24e8>
  403df0:	ldrb	w8, [x8]
  403df4:	cbnz	w8, 403e08 <ferror@plt+0x24f8>
  403df8:	ldp	x20, x19, [sp, #32]
  403dfc:	ldr	x21, [sp, #16]
  403e00:	ldp	x29, x30, [sp], #48
  403e04:	ret
  403e08:	adrp	x8, 416000 <ferror@plt+0x146f0>
  403e0c:	ldr	w0, [x8, #520]
  403e10:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403e14:	add	x1, x1, #0x3bc
  403e18:	mov	x2, x20
  403e1c:	mov	x3, x19
  403e20:	bl	401880 <errx@plt>
  403e24:	adrp	x9, 416000 <ferror@plt+0x146f0>
  403e28:	ldr	w0, [x9, #520]
  403e2c:	cmp	w8, #0x22
  403e30:	b.ne	403e10 <ferror@plt+0x2500>  // b.any
  403e34:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403e38:	add	x1, x1, #0x3bc
  403e3c:	mov	x2, x20
  403e40:	mov	x3, x19
  403e44:	bl	4018f0 <err@plt>
  403e48:	stp	x29, x30, [sp, #-48]!
  403e4c:	mov	x29, sp
  403e50:	str	x21, [sp, #16]
  403e54:	stp	x20, x19, [sp, #32]
  403e58:	mov	x20, x1
  403e5c:	mov	x19, x0
  403e60:	str	xzr, [x29, #24]
  403e64:	bl	4018c0 <__errno_location@plt>
  403e68:	str	wzr, [x0]
  403e6c:	cbz	x19, 403ebc <ferror@plt+0x25ac>
  403e70:	ldrb	w8, [x19]
  403e74:	cbz	w8, 403ebc <ferror@plt+0x25ac>
  403e78:	mov	x21, x0
  403e7c:	add	x1, x29, #0x18
  403e80:	mov	w2, #0xa                   	// #10
  403e84:	mov	x0, x19
  403e88:	bl	401550 <strtoul@plt>
  403e8c:	ldr	w8, [x21]
  403e90:	cbnz	w8, 403ed8 <ferror@plt+0x25c8>
  403e94:	ldr	x8, [x29, #24]
  403e98:	cmp	x8, x19
  403e9c:	b.eq	403ebc <ferror@plt+0x25ac>  // b.none
  403ea0:	cbz	x8, 403eac <ferror@plt+0x259c>
  403ea4:	ldrb	w8, [x8]
  403ea8:	cbnz	w8, 403ebc <ferror@plt+0x25ac>
  403eac:	ldp	x20, x19, [sp, #32]
  403eb0:	ldr	x21, [sp, #16]
  403eb4:	ldp	x29, x30, [sp], #48
  403eb8:	ret
  403ebc:	adrp	x8, 416000 <ferror@plt+0x146f0>
  403ec0:	ldr	w0, [x8, #520]
  403ec4:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403ec8:	add	x1, x1, #0x3bc
  403ecc:	mov	x2, x20
  403ed0:	mov	x3, x19
  403ed4:	bl	401880 <errx@plt>
  403ed8:	adrp	x9, 416000 <ferror@plt+0x146f0>
  403edc:	ldr	w0, [x9, #520]
  403ee0:	cmp	w8, #0x22
  403ee4:	b.ne	403ec4 <ferror@plt+0x25b4>  // b.any
  403ee8:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403eec:	add	x1, x1, #0x3bc
  403ef0:	mov	x2, x20
  403ef4:	mov	x3, x19
  403ef8:	bl	4018f0 <err@plt>
  403efc:	sub	sp, sp, #0x30
  403f00:	stp	x20, x19, [sp, #32]
  403f04:	mov	x20, x1
  403f08:	add	x1, sp, #0x8
  403f0c:	mov	x2, xzr
  403f10:	stp	x29, x30, [sp, #16]
  403f14:	add	x29, sp, #0x10
  403f18:	mov	x19, x0
  403f1c:	bl	403278 <ferror@plt+0x1968>
  403f20:	cbnz	w0, 403f38 <ferror@plt+0x2628>
  403f24:	ldr	x0, [sp, #8]
  403f28:	ldp	x20, x19, [sp, #32]
  403f2c:	ldp	x29, x30, [sp, #16]
  403f30:	add	sp, sp, #0x30
  403f34:	ret
  403f38:	bl	4018c0 <__errno_location@plt>
  403f3c:	adrp	x9, 416000 <ferror@plt+0x146f0>
  403f40:	ldr	w8, [x0]
  403f44:	ldr	w0, [x9, #520]
  403f48:	adrp	x1, 405000 <ferror@plt+0x36f0>
  403f4c:	add	x1, x1, #0x3bc
  403f50:	mov	x2, x20
  403f54:	mov	x3, x19
  403f58:	cbnz	w8, 403f60 <ferror@plt+0x2650>
  403f5c:	bl	401880 <errx@plt>
  403f60:	bl	4018f0 <err@plt>
  403f64:	stp	x29, x30, [sp, #-32]!
  403f68:	str	x19, [sp, #16]
  403f6c:	mov	x19, x1
  403f70:	mov	x1, x2
  403f74:	mov	x29, sp
  403f78:	bl	403ce4 <ferror@plt+0x23d4>
  403f7c:	fcvtzs	x8, d0
  403f80:	mov	x9, #0x848000000000        	// #145685290680320
  403f84:	movk	x9, #0x412e, lsl #48
  403f88:	scvtf	d1, x8
  403f8c:	fmov	d2, x9
  403f90:	fsub	d0, d0, d1
  403f94:	fmul	d0, d0, d2
  403f98:	fcvtzs	x9, d0
  403f9c:	stp	x8, x9, [x19]
  403fa0:	ldr	x19, [sp, #16]
  403fa4:	ldp	x29, x30, [sp], #32
  403fa8:	ret
  403fac:	and	w8, w0, #0xf000
  403fb0:	sub	w8, w8, #0x1, lsl #12
  403fb4:	lsr	w9, w8, #12
  403fb8:	cmp	w9, #0xb
  403fbc:	mov	w8, wzr
  403fc0:	b.hi	404014 <ferror@plt+0x2704>  // b.pmore
  403fc4:	adrp	x10, 405000 <ferror@plt+0x36f0>
  403fc8:	add	x10, x10, #0x39e
  403fcc:	adr	x11, 403fe0 <ferror@plt+0x26d0>
  403fd0:	ldrb	w12, [x10, x9]
  403fd4:	add	x11, x11, x12, lsl #2
  403fd8:	mov	w9, #0x64                  	// #100
  403fdc:	br	x11
  403fe0:	mov	w9, #0x70                  	// #112
  403fe4:	b	40400c <ferror@plt+0x26fc>
  403fe8:	mov	w9, #0x63                  	// #99
  403fec:	b	40400c <ferror@plt+0x26fc>
  403ff0:	mov	w9, #0x62                  	// #98
  403ff4:	b	40400c <ferror@plt+0x26fc>
  403ff8:	mov	w9, #0x6c                  	// #108
  403ffc:	b	40400c <ferror@plt+0x26fc>
  404000:	mov	w9, #0x73                  	// #115
  404004:	b	40400c <ferror@plt+0x26fc>
  404008:	mov	w9, #0x2d                  	// #45
  40400c:	mov	w8, #0x1                   	// #1
  404010:	strb	w9, [x1]
  404014:	tst	w0, #0x100
  404018:	mov	w9, #0x72                  	// #114
  40401c:	mov	w10, #0x2d                  	// #45
  404020:	add	x11, x1, x8
  404024:	mov	w12, #0x77                  	// #119
  404028:	csel	w17, w10, w9, eq  // eq = none
  40402c:	tst	w0, #0x80
  404030:	mov	w14, #0x53                  	// #83
  404034:	mov	w15, #0x73                  	// #115
  404038:	mov	w16, #0x78                  	// #120
  40403c:	strb	w17, [x11]
  404040:	csel	w17, w10, w12, eq  // eq = none
  404044:	tst	w0, #0x40
  404048:	orr	x13, x8, #0x2
  40404c:	strb	w17, [x11, #1]
  404050:	csel	w11, w15, w14, ne  // ne = any
  404054:	csel	w17, w16, w10, ne  // ne = any
  404058:	tst	w0, #0x800
  40405c:	csel	w11, w17, w11, eq  // eq = none
  404060:	add	x13, x13, x1
  404064:	tst	w0, #0x20
  404068:	strb	w11, [x13]
  40406c:	csel	w11, w10, w9, eq  // eq = none
  404070:	tst	w0, #0x10
  404074:	strb	w11, [x13, #1]
  404078:	csel	w11, w10, w12, eq  // eq = none
  40407c:	tst	w0, #0x8
  404080:	csel	w14, w15, w14, ne  // ne = any
  404084:	csel	w15, w16, w10, ne  // ne = any
  404088:	tst	w0, #0x400
  40408c:	orr	x8, x8, #0x6
  404090:	csel	w14, w15, w14, eq  // eq = none
  404094:	tst	w0, #0x4
  404098:	add	x8, x8, x1
  40409c:	csel	w9, w10, w9, eq  // eq = none
  4040a0:	tst	w0, #0x2
  4040a4:	mov	w17, #0x54                  	// #84
  4040a8:	strb	w11, [x13, #2]
  4040ac:	mov	w11, #0x74                  	// #116
  4040b0:	strb	w14, [x13, #3]
  4040b4:	strb	w9, [x8]
  4040b8:	csel	w9, w10, w12, eq  // eq = none
  4040bc:	tst	w0, #0x1
  4040c0:	strb	w9, [x8, #1]
  4040c4:	csel	w9, w11, w17, ne  // ne = any
  4040c8:	csel	w10, w16, w10, ne  // ne = any
  4040cc:	tst	w0, #0x200
  4040d0:	csel	w9, w10, w9, eq  // eq = none
  4040d4:	mov	x0, x1
  4040d8:	strb	w9, [x8, #2]
  4040dc:	strb	wzr, [x8, #3]
  4040e0:	ret
  4040e4:	sub	sp, sp, #0x50
  4040e8:	add	x8, sp, #0x8
  4040ec:	stp	x29, x30, [sp, #48]
  4040f0:	stp	x20, x19, [sp, #64]
  4040f4:	add	x29, sp, #0x30
  4040f8:	tbz	w0, #1, 404108 <ferror@plt+0x27f8>
  4040fc:	orr	x8, x8, #0x1
  404100:	mov	w9, #0x20                  	// #32
  404104:	strb	w9, [sp, #8]
  404108:	cmp	x1, #0x400
  40410c:	b.cs	404120 <ferror@plt+0x2810>  // b.hs, b.nlast
  404110:	mov	w9, #0x42                  	// #66
  404114:	mov	w19, w1
  404118:	strh	w9, [x8]
  40411c:	b	404280 <ferror@plt+0x2970>
  404120:	cmp	x1, #0x100, lsl #12
  404124:	b.cs	404130 <ferror@plt+0x2820>  // b.hs, b.nlast
  404128:	mov	w9, #0xa                   	// #10
  40412c:	b	404174 <ferror@plt+0x2864>
  404130:	lsr	x9, x1, #30
  404134:	cbnz	x9, 404140 <ferror@plt+0x2830>
  404138:	mov	w9, #0x14                  	// #20
  40413c:	b	404174 <ferror@plt+0x2864>
  404140:	lsr	x9, x1, #40
  404144:	cbnz	x9, 404150 <ferror@plt+0x2840>
  404148:	mov	w9, #0x1e                  	// #30
  40414c:	b	404174 <ferror@plt+0x2864>
  404150:	lsr	x9, x1, #50
  404154:	cbnz	x9, 404160 <ferror@plt+0x2850>
  404158:	mov	w9, #0x28                  	// #40
  40415c:	b	404174 <ferror@plt+0x2864>
  404160:	lsr	x9, x1, #60
  404164:	mov	w10, #0x3c                  	// #60
  404168:	cmp	x9, #0x0
  40416c:	mov	w9, #0x32                  	// #50
  404170:	csel	w9, w9, w10, eq  // eq = none
  404174:	mov	w10, #0xcccd                	// #52429
  404178:	movk	w10, #0xcccc, lsl #16
  40417c:	adrp	x11, 405000 <ferror@plt+0x36f0>
  404180:	umull	x10, w9, w10
  404184:	add	x11, x11, #0x3c5
  404188:	lsr	x10, x10, #35
  40418c:	ldrb	w12, [x11, x10]
  404190:	mov	x10, #0xffffffffffffffff    	// #-1
  404194:	lsl	x10, x10, x9
  404198:	mov	x11, x8
  40419c:	lsr	x19, x1, x9
  4041a0:	bic	x10, x1, x10
  4041a4:	strb	w12, [x11], #1
  4041a8:	tbz	w0, #0, 4041c0 <ferror@plt+0x28b0>
  4041ac:	cmp	w9, #0xa
  4041b0:	b.cc	4041c0 <ferror@plt+0x28b0>  // b.lo, b.ul, b.last
  4041b4:	mov	w11, #0x4269                	// #17001
  4041b8:	sturh	w11, [x8, #1]
  4041bc:	add	x11, x8, #0x3
  4041c0:	strb	wzr, [x11]
  4041c4:	cbz	x10, 404280 <ferror@plt+0x2970>
  4041c8:	sub	w8, w9, #0xa
  4041cc:	lsr	x8, x10, x8
  4041d0:	tbnz	w0, #2, 4041e8 <ferror@plt+0x28d8>
  4041d4:	sub	x9, x8, #0x3b6
  4041d8:	cmp	x9, #0x64
  4041dc:	b.cs	40425c <ferror@plt+0x294c>  // b.hs, b.nlast
  4041e0:	add	w19, w19, #0x1
  4041e4:	b	404280 <ferror@plt+0x2970>
  4041e8:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4041ec:	add	x8, x8, #0x5
  4041f0:	movk	x9, #0xcccd
  4041f4:	umulh	x10, x8, x9
  4041f8:	lsr	x20, x10, #3
  4041fc:	mul	x9, x20, x9
  404200:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404204:	ror	x9, x9, #1
  404208:	movk	x10, #0x1999, lsl #48
  40420c:	cmp	x9, x10
  404210:	b.ls	404260 <ferror@plt+0x2950>  // b.plast
  404214:	cbz	x20, 404280 <ferror@plt+0x2970>
  404218:	bl	401600 <localeconv@plt>
  40421c:	cbz	x0, 404230 <ferror@plt+0x2920>
  404220:	ldr	x4, [x0]
  404224:	cbz	x4, 404230 <ferror@plt+0x2920>
  404228:	ldrb	w8, [x4]
  40422c:	cbnz	w8, 404238 <ferror@plt+0x2928>
  404230:	adrp	x4, 405000 <ferror@plt+0x36f0>
  404234:	add	x4, x4, #0x3cd
  404238:	adrp	x2, 405000 <ferror@plt+0x36f0>
  40423c:	add	x2, x2, #0x3cf
  404240:	add	x0, sp, #0x10
  404244:	add	x6, sp, #0x8
  404248:	mov	w1, #0x20                  	// #32
  40424c:	mov	w3, w19
  404250:	mov	x5, x20
  404254:	bl	4015f0 <snprintf@plt>
  404258:	b	40429c <ferror@plt+0x298c>
  40425c:	add	x8, x8, #0x32
  404260:	mov	x9, #0xf5c3                	// #62915
  404264:	movk	x9, #0x5c28, lsl #16
  404268:	movk	x9, #0xc28f, lsl #32
  40426c:	lsr	x8, x8, #2
  404270:	movk	x9, #0x28f5, lsl #48
  404274:	umulh	x8, x8, x9
  404278:	lsr	x20, x8, #2
  40427c:	cbnz	x20, 404218 <ferror@plt+0x2908>
  404280:	adrp	x2, 405000 <ferror@plt+0x36f0>
  404284:	add	x2, x2, #0x3d9
  404288:	add	x0, sp, #0x10
  40428c:	add	x4, sp, #0x8
  404290:	mov	w1, #0x20                  	// #32
  404294:	mov	w3, w19
  404298:	bl	4015f0 <snprintf@plt>
  40429c:	add	x0, sp, #0x10
  4042a0:	bl	4016f0 <strdup@plt>
  4042a4:	ldp	x20, x19, [sp, #64]
  4042a8:	ldp	x29, x30, [sp, #48]
  4042ac:	add	sp, sp, #0x50
  4042b0:	ret
  4042b4:	stp	x29, x30, [sp, #-64]!
  4042b8:	stp	x24, x23, [sp, #16]
  4042bc:	stp	x22, x21, [sp, #32]
  4042c0:	stp	x20, x19, [sp, #48]
  4042c4:	mov	x29, sp
  4042c8:	cbz	x0, 404384 <ferror@plt+0x2a74>
  4042cc:	mov	x19, x3
  4042d0:	mov	x9, x0
  4042d4:	mov	w0, #0xffffffff            	// #-1
  4042d8:	cbz	x3, 404388 <ferror@plt+0x2a78>
  4042dc:	mov	x20, x2
  4042e0:	cbz	x2, 404388 <ferror@plt+0x2a78>
  4042e4:	mov	x21, x1
  4042e8:	cbz	x1, 404388 <ferror@plt+0x2a78>
  4042ec:	ldrb	w10, [x9]
  4042f0:	cbz	w10, 404388 <ferror@plt+0x2a78>
  4042f4:	mov	x23, xzr
  4042f8:	mov	x8, xzr
  4042fc:	add	x22, x9, #0x1
  404300:	b	404314 <ferror@plt+0x2a04>
  404304:	mov	x0, x23
  404308:	add	x22, x22, #0x1
  40430c:	mov	x23, x0
  404310:	cbz	w10, 404388 <ferror@plt+0x2a78>
  404314:	cmp	x23, x20
  404318:	b.cs	40439c <ferror@plt+0x2a8c>  // b.hs, b.nlast
  40431c:	and	w11, w10, #0xff
  404320:	ldrb	w10, [x22]
  404324:	sub	x9, x22, #0x1
  404328:	cmp	x8, #0x0
  40432c:	csel	x8, x9, x8, eq  // eq = none
  404330:	cmp	w11, #0x2c
  404334:	csel	x9, x9, xzr, eq  // eq = none
  404338:	cmp	w10, #0x0
  40433c:	csel	x24, x22, x9, eq  // eq = none
  404340:	cbz	x8, 404304 <ferror@plt+0x29f4>
  404344:	cbz	x24, 404304 <ferror@plt+0x29f4>
  404348:	subs	x1, x24, x8
  40434c:	b.ls	404384 <ferror@plt+0x2a74>  // b.plast
  404350:	mov	x0, x8
  404354:	blr	x19
  404358:	cmn	w0, #0x1
  40435c:	b.eq	404384 <ferror@plt+0x2a74>  // b.none
  404360:	str	w0, [x21, x23, lsl #2]
  404364:	ldrb	w8, [x24]
  404368:	add	x0, x23, #0x1
  40436c:	cbz	w8, 404388 <ferror@plt+0x2a78>
  404370:	ldrb	w10, [x22], #1
  404374:	mov	x8, xzr
  404378:	mov	x23, x0
  40437c:	cbnz	w10, 404314 <ferror@plt+0x2a04>
  404380:	b	404388 <ferror@plt+0x2a78>
  404384:	mov	w0, #0xffffffff            	// #-1
  404388:	ldp	x20, x19, [sp, #48]
  40438c:	ldp	x22, x21, [sp, #32]
  404390:	ldp	x24, x23, [sp, #16]
  404394:	ldp	x29, x30, [sp], #64
  404398:	ret
  40439c:	mov	w0, #0xfffffffe            	// #-2
  4043a0:	b	404388 <ferror@plt+0x2a78>
  4043a4:	stp	x29, x30, [sp, #-80]!
  4043a8:	str	x25, [sp, #16]
  4043ac:	stp	x24, x23, [sp, #32]
  4043b0:	stp	x22, x21, [sp, #48]
  4043b4:	stp	x20, x19, [sp, #64]
  4043b8:	mov	x29, sp
  4043bc:	cbz	x0, 4043e4 <ferror@plt+0x2ad4>
  4043c0:	mov	x19, x3
  4043c4:	mov	x9, x0
  4043c8:	mov	w0, #0xffffffff            	// #-1
  4043cc:	cbz	x3, 4043e8 <ferror@plt+0x2ad8>
  4043d0:	ldrb	w8, [x9]
  4043d4:	cbz	w8, 4043e8 <ferror@plt+0x2ad8>
  4043d8:	ldr	x11, [x19]
  4043dc:	cmp	x11, x2
  4043e0:	b.ls	404400 <ferror@plt+0x2af0>  // b.plast
  4043e4:	mov	w0, #0xffffffff            	// #-1
  4043e8:	ldp	x20, x19, [sp, #64]
  4043ec:	ldp	x22, x21, [sp, #48]
  4043f0:	ldp	x24, x23, [sp, #32]
  4043f4:	ldr	x25, [sp, #16]
  4043f8:	ldp	x29, x30, [sp], #80
  4043fc:	ret
  404400:	mov	x20, x4
  404404:	cmp	w8, #0x2b
  404408:	b.ne	404414 <ferror@plt+0x2b04>  // b.any
  40440c:	add	x9, x9, #0x1
  404410:	b	40441c <ferror@plt+0x2b0c>
  404414:	mov	x11, xzr
  404418:	str	xzr, [x19]
  40441c:	mov	w0, #0xffffffff            	// #-1
  404420:	cbz	x20, 4043e8 <ferror@plt+0x2ad8>
  404424:	sub	x21, x2, x11
  404428:	cbz	x21, 4043e8 <ferror@plt+0x2ad8>
  40442c:	cbz	x1, 4043e8 <ferror@plt+0x2ad8>
  404430:	ldrb	w10, [x9]
  404434:	cbz	w10, 4043e8 <ferror@plt+0x2ad8>
  404438:	mov	x24, xzr
  40443c:	mov	x8, xzr
  404440:	add	x22, x1, x11, lsl #2
  404444:	add	x23, x9, #0x1
  404448:	b	40445c <ferror@plt+0x2b4c>
  40444c:	mov	x0, x24
  404450:	add	x23, x23, #0x1
  404454:	mov	x24, x0
  404458:	cbz	w10, 4044c8 <ferror@plt+0x2bb8>
  40445c:	cmp	x24, x21
  404460:	b.cs	4044e0 <ferror@plt+0x2bd0>  // b.hs, b.nlast
  404464:	and	w11, w10, #0xff
  404468:	ldrb	w10, [x23]
  40446c:	sub	x9, x23, #0x1
  404470:	cmp	x8, #0x0
  404474:	csel	x8, x9, x8, eq  // eq = none
  404478:	cmp	w11, #0x2c
  40447c:	csel	x9, x9, xzr, eq  // eq = none
  404480:	cmp	w10, #0x0
  404484:	csel	x25, x23, x9, eq  // eq = none
  404488:	cbz	x8, 40444c <ferror@plt+0x2b3c>
  40448c:	cbz	x25, 40444c <ferror@plt+0x2b3c>
  404490:	subs	x1, x25, x8
  404494:	b.ls	4043e4 <ferror@plt+0x2ad4>  // b.plast
  404498:	mov	x0, x8
  40449c:	blr	x20
  4044a0:	cmn	w0, #0x1
  4044a4:	b.eq	4043e4 <ferror@plt+0x2ad4>  // b.none
  4044a8:	str	w0, [x22, x24, lsl #2]
  4044ac:	ldrb	w8, [x25]
  4044b0:	add	x0, x24, #0x1
  4044b4:	cbz	w8, 4044c8 <ferror@plt+0x2bb8>
  4044b8:	ldrb	w10, [x23], #1
  4044bc:	mov	x8, xzr
  4044c0:	mov	x24, x0
  4044c4:	cbnz	w10, 40445c <ferror@plt+0x2b4c>
  4044c8:	cmp	w0, #0x1
  4044cc:	b.lt	4043e8 <ferror@plt+0x2ad8>  // b.tstop
  4044d0:	ldr	x8, [x19]
  4044d4:	add	x8, x8, w0, uxtw
  4044d8:	str	x8, [x19]
  4044dc:	b	4043e8 <ferror@plt+0x2ad8>
  4044e0:	mov	w0, #0xfffffffe            	// #-2
  4044e4:	b	4043e8 <ferror@plt+0x2ad8>
  4044e8:	stp	x29, x30, [sp, #-64]!
  4044ec:	mov	x8, x0
  4044f0:	mov	w0, #0xffffffea            	// #-22
  4044f4:	str	x23, [sp, #16]
  4044f8:	stp	x22, x21, [sp, #32]
  4044fc:	stp	x20, x19, [sp, #48]
  404500:	mov	x29, sp
  404504:	cbz	x1, 4045ac <ferror@plt+0x2c9c>
  404508:	cbz	x8, 4045ac <ferror@plt+0x2c9c>
  40450c:	mov	x19, x2
  404510:	cbz	x2, 4045ac <ferror@plt+0x2c9c>
  404514:	ldrb	w9, [x8]
  404518:	cbz	w9, 4045a8 <ferror@plt+0x2c98>
  40451c:	mov	x20, x1
  404520:	mov	x0, xzr
  404524:	add	x21, x8, #0x1
  404528:	mov	w22, #0x1                   	// #1
  40452c:	b	404538 <ferror@plt+0x2c28>
  404530:	add	x21, x21, #0x1
  404534:	cbz	w9, 4045a8 <ferror@plt+0x2c98>
  404538:	mov	x8, x21
  40453c:	ldrb	w10, [x8], #-1
  404540:	and	w9, w9, #0xff
  404544:	cmp	x0, #0x0
  404548:	csel	x0, x8, x0, eq  // eq = none
  40454c:	cmp	w9, #0x2c
  404550:	csel	x8, x8, xzr, eq  // eq = none
  404554:	cmp	w10, #0x0
  404558:	mov	w9, w10
  40455c:	csel	x23, x21, x8, eq  // eq = none
  404560:	cbz	x0, 404530 <ferror@plt+0x2c20>
  404564:	cbz	x23, 404530 <ferror@plt+0x2c20>
  404568:	subs	x1, x23, x0
  40456c:	b.ls	4045c0 <ferror@plt+0x2cb0>  // b.plast
  404570:	blr	x19
  404574:	tbnz	w0, #31, 4045ac <ferror@plt+0x2c9c>
  404578:	mov	w8, w0
  40457c:	lsr	x8, x8, #3
  404580:	ldrb	w9, [x20, x8]
  404584:	and	w10, w0, #0x7
  404588:	lsl	w10, w22, w10
  40458c:	orr	w9, w9, w10
  404590:	strb	w9, [x20, x8]
  404594:	ldrb	w8, [x23]
  404598:	cbz	w8, 4045a8 <ferror@plt+0x2c98>
  40459c:	ldrb	w9, [x21]
  4045a0:	mov	x0, xzr
  4045a4:	b	404530 <ferror@plt+0x2c20>
  4045a8:	mov	w0, wzr
  4045ac:	ldp	x20, x19, [sp, #48]
  4045b0:	ldp	x22, x21, [sp, #32]
  4045b4:	ldr	x23, [sp, #16]
  4045b8:	ldp	x29, x30, [sp], #64
  4045bc:	ret
  4045c0:	mov	w0, #0xffffffff            	// #-1
  4045c4:	b	4045ac <ferror@plt+0x2c9c>
  4045c8:	stp	x29, x30, [sp, #-48]!
  4045cc:	mov	x8, x0
  4045d0:	mov	w0, #0xffffffea            	// #-22
  4045d4:	stp	x22, x21, [sp, #16]
  4045d8:	stp	x20, x19, [sp, #32]
  4045dc:	mov	x29, sp
  4045e0:	cbz	x1, 404674 <ferror@plt+0x2d64>
  4045e4:	cbz	x8, 404674 <ferror@plt+0x2d64>
  4045e8:	mov	x19, x2
  4045ec:	cbz	x2, 404674 <ferror@plt+0x2d64>
  4045f0:	ldrb	w9, [x8]
  4045f4:	cbz	w9, 404670 <ferror@plt+0x2d60>
  4045f8:	mov	x20, x1
  4045fc:	mov	x0, xzr
  404600:	add	x21, x8, #0x1
  404604:	b	404610 <ferror@plt+0x2d00>
  404608:	add	x21, x21, #0x1
  40460c:	cbz	w9, 404670 <ferror@plt+0x2d60>
  404610:	mov	x8, x21
  404614:	ldrb	w10, [x8], #-1
  404618:	and	w9, w9, #0xff
  40461c:	cmp	x0, #0x0
  404620:	csel	x0, x8, x0, eq  // eq = none
  404624:	cmp	w9, #0x2c
  404628:	csel	x8, x8, xzr, eq  // eq = none
  40462c:	cmp	w10, #0x0
  404630:	mov	w9, w10
  404634:	csel	x22, x21, x8, eq  // eq = none
  404638:	cbz	x0, 404608 <ferror@plt+0x2cf8>
  40463c:	cbz	x22, 404608 <ferror@plt+0x2cf8>
  404640:	subs	x1, x22, x0
  404644:	b.ls	404684 <ferror@plt+0x2d74>  // b.plast
  404648:	blr	x19
  40464c:	tbnz	x0, #63, 404674 <ferror@plt+0x2d64>
  404650:	ldr	x8, [x20]
  404654:	orr	x8, x8, x0
  404658:	str	x8, [x20]
  40465c:	ldrb	w8, [x22]
  404660:	cbz	w8, 404670 <ferror@plt+0x2d60>
  404664:	ldrb	w9, [x21]
  404668:	mov	x0, xzr
  40466c:	b	404608 <ferror@plt+0x2cf8>
  404670:	mov	w0, wzr
  404674:	ldp	x20, x19, [sp, #32]
  404678:	ldp	x22, x21, [sp, #16]
  40467c:	ldp	x29, x30, [sp], #48
  404680:	ret
  404684:	mov	w0, #0xffffffff            	// #-1
  404688:	ldp	x20, x19, [sp, #32]
  40468c:	ldp	x22, x21, [sp, #16]
  404690:	ldp	x29, x30, [sp], #48
  404694:	ret
  404698:	stp	x29, x30, [sp, #-64]!
  40469c:	mov	x29, sp
  4046a0:	str	x23, [sp, #16]
  4046a4:	stp	x22, x21, [sp, #32]
  4046a8:	stp	x20, x19, [sp, #48]
  4046ac:	str	xzr, [x29, #24]
  4046b0:	cbz	x0, 404788 <ferror@plt+0x2e78>
  4046b4:	mov	w21, w3
  4046b8:	mov	x19, x2
  4046bc:	mov	x23, x1
  4046c0:	mov	x22, x0
  4046c4:	str	w3, [x1]
  4046c8:	str	w3, [x2]
  4046cc:	bl	4018c0 <__errno_location@plt>
  4046d0:	str	wzr, [x0]
  4046d4:	ldrb	w8, [x22]
  4046d8:	mov	x20, x0
  4046dc:	cmp	w8, #0x3a
  4046e0:	b.ne	4046ec <ferror@plt+0x2ddc>  // b.any
  4046e4:	add	x21, x22, #0x1
  4046e8:	b	404748 <ferror@plt+0x2e38>
  4046ec:	add	x1, x29, #0x18
  4046f0:	mov	w2, #0xa                   	// #10
  4046f4:	mov	x0, x22
  4046f8:	bl	401780 <strtol@plt>
  4046fc:	str	w0, [x23]
  404700:	str	w0, [x19]
  404704:	ldr	x8, [x29, #24]
  404708:	mov	w0, #0xffffffff            	// #-1
  40470c:	cmp	x8, x22
  404710:	b.eq	404788 <ferror@plt+0x2e78>  // b.none
  404714:	ldr	w9, [x20]
  404718:	cbnz	w9, 404788 <ferror@plt+0x2e78>
  40471c:	cbz	x8, 404788 <ferror@plt+0x2e78>
  404720:	ldrb	w9, [x8]
  404724:	cmp	w9, #0x2d
  404728:	b.eq	40473c <ferror@plt+0x2e2c>  // b.none
  40472c:	cmp	w9, #0x3a
  404730:	b.ne	404784 <ferror@plt+0x2e74>  // b.any
  404734:	ldrb	w9, [x8, #1]
  404738:	cbz	w9, 40479c <ferror@plt+0x2e8c>
  40473c:	add	x21, x8, #0x1
  404740:	str	xzr, [x29, #24]
  404744:	str	wzr, [x20]
  404748:	add	x1, x29, #0x18
  40474c:	mov	w2, #0xa                   	// #10
  404750:	mov	x0, x21
  404754:	bl	401780 <strtol@plt>
  404758:	str	w0, [x19]
  40475c:	ldr	w8, [x20]
  404760:	mov	w0, #0xffffffff            	// #-1
  404764:	cbnz	w8, 404788 <ferror@plt+0x2e78>
  404768:	ldr	x8, [x29, #24]
  40476c:	cbz	x8, 404788 <ferror@plt+0x2e78>
  404770:	cmp	x8, x21
  404774:	mov	w0, #0xffffffff            	// #-1
  404778:	b.eq	404788 <ferror@plt+0x2e78>  // b.none
  40477c:	ldrb	w8, [x8]
  404780:	cbnz	w8, 404788 <ferror@plt+0x2e78>
  404784:	mov	w0, wzr
  404788:	ldp	x20, x19, [sp, #48]
  40478c:	ldp	x22, x21, [sp, #32]
  404790:	ldr	x23, [sp, #16]
  404794:	ldp	x29, x30, [sp], #64
  404798:	ret
  40479c:	str	w21, [x19]
  4047a0:	b	404784 <ferror@plt+0x2e74>
  4047a4:	stp	x29, x30, [sp, #-48]!
  4047a8:	mov	w8, wzr
  4047ac:	str	x21, [sp, #16]
  4047b0:	stp	x20, x19, [sp, #32]
  4047b4:	mov	x29, sp
  4047b8:	cbz	x1, 4048ec <ferror@plt+0x2fdc>
  4047bc:	cbz	x0, 4048ec <ferror@plt+0x2fdc>
  4047c0:	ldrb	w8, [x0]
  4047c4:	and	w8, w8, #0xff
  4047c8:	cmp	w8, #0x2f
  4047cc:	mov	x19, x0
  4047d0:	b.ne	4047ec <ferror@plt+0x2edc>  // b.any
  4047d4:	mov	x0, x19
  4047d8:	ldrb	w8, [x0, #1]!
  4047dc:	cmp	w8, #0x2f
  4047e0:	mov	w8, #0x2f                  	// #47
  4047e4:	b.eq	4047c4 <ferror@plt+0x2eb4>  // b.none
  4047e8:	b	4047fc <ferror@plt+0x2eec>
  4047ec:	cbnz	w8, 4047fc <ferror@plt+0x2eec>
  4047f0:	mov	x20, xzr
  4047f4:	mov	x19, xzr
  4047f8:	b	40481c <ferror@plt+0x2f0c>
  4047fc:	mov	w20, #0x1                   	// #1
  404800:	ldrb	w8, [x19, x20]
  404804:	cbz	w8, 40481c <ferror@plt+0x2f0c>
  404808:	cmp	w8, #0x2f
  40480c:	b.eq	40481c <ferror@plt+0x2f0c>  // b.none
  404810:	add	x20, x20, #0x1
  404814:	ldrb	w8, [x19, x20]
  404818:	cbnz	w8, 404808 <ferror@plt+0x2ef8>
  40481c:	ldrb	w8, [x1]
  404820:	and	w8, w8, #0xff
  404824:	cmp	w8, #0x2f
  404828:	mov	x21, x1
  40482c:	b.ne	404848 <ferror@plt+0x2f38>  // b.any
  404830:	mov	x1, x21
  404834:	ldrb	w8, [x1, #1]!
  404838:	cmp	w8, #0x2f
  40483c:	mov	w8, #0x2f                  	// #47
  404840:	b.eq	404820 <ferror@plt+0x2f10>  // b.none
  404844:	b	404858 <ferror@plt+0x2f48>
  404848:	cbnz	w8, 404858 <ferror@plt+0x2f48>
  40484c:	mov	x8, xzr
  404850:	mov	x21, xzr
  404854:	b	404878 <ferror@plt+0x2f68>
  404858:	mov	w8, #0x1                   	// #1
  40485c:	ldrb	w9, [x21, x8]
  404860:	cbz	w9, 404878 <ferror@plt+0x2f68>
  404864:	cmp	w9, #0x2f
  404868:	b.eq	404878 <ferror@plt+0x2f68>  // b.none
  40486c:	add	x8, x8, #0x1
  404870:	ldrb	w9, [x21, x8]
  404874:	cbnz	w9, 404864 <ferror@plt+0x2f54>
  404878:	add	x9, x8, x20
  40487c:	cmp	x9, #0x1
  404880:	b.eq	40488c <ferror@plt+0x2f7c>  // b.none
  404884:	cbnz	x9, 4048ac <ferror@plt+0x2f9c>
  404888:	b	4048e0 <ferror@plt+0x2fd0>
  40488c:	cbz	x19, 40489c <ferror@plt+0x2f8c>
  404890:	ldrb	w9, [x19]
  404894:	cmp	w9, #0x2f
  404898:	b.eq	4048e0 <ferror@plt+0x2fd0>  // b.none
  40489c:	cbz	x21, 4048e8 <ferror@plt+0x2fd8>
  4048a0:	ldrb	w9, [x21]
  4048a4:	cmp	w9, #0x2f
  4048a8:	b.eq	4048e0 <ferror@plt+0x2fd0>  // b.none
  4048ac:	cmp	x20, x8
  4048b0:	mov	w8, wzr
  4048b4:	b.ne	4048ec <ferror@plt+0x2fdc>  // b.any
  4048b8:	cbz	x19, 4048ec <ferror@plt+0x2fdc>
  4048bc:	cbz	x21, 4048ec <ferror@plt+0x2fdc>
  4048c0:	mov	x0, x19
  4048c4:	mov	x1, x21
  4048c8:	mov	x2, x20
  4048cc:	bl	401670 <strncmp@plt>
  4048d0:	cbnz	w0, 4048e8 <ferror@plt+0x2fd8>
  4048d4:	add	x0, x19, x20
  4048d8:	add	x1, x21, x20
  4048dc:	b	4047c0 <ferror@plt+0x2eb0>
  4048e0:	mov	w8, #0x1                   	// #1
  4048e4:	b	4048ec <ferror@plt+0x2fdc>
  4048e8:	mov	w8, wzr
  4048ec:	ldp	x20, x19, [sp, #32]
  4048f0:	ldr	x21, [sp, #16]
  4048f4:	mov	w0, w8
  4048f8:	ldp	x29, x30, [sp], #48
  4048fc:	ret
  404900:	stp	x29, x30, [sp, #-64]!
  404904:	orr	x8, x0, x1
  404908:	stp	x24, x23, [sp, #16]
  40490c:	stp	x22, x21, [sp, #32]
  404910:	stp	x20, x19, [sp, #48]
  404914:	mov	x29, sp
  404918:	cbz	x8, 40494c <ferror@plt+0x303c>
  40491c:	mov	x19, x1
  404920:	mov	x21, x0
  404924:	mov	x20, x2
  404928:	cbz	x0, 404968 <ferror@plt+0x3058>
  40492c:	cbz	x19, 404984 <ferror@plt+0x3074>
  404930:	mov	x0, x21
  404934:	bl	401560 <strlen@plt>
  404938:	mvn	x8, x0
  40493c:	cmp	x8, x20
  404940:	b.cs	40498c <ferror@plt+0x307c>  // b.hs, b.nlast
  404944:	mov	x22, xzr
  404948:	b	4049c8 <ferror@plt+0x30b8>
  40494c:	adrp	x0, 405000 <ferror@plt+0x36f0>
  404950:	add	x0, x0, #0x1d6
  404954:	ldp	x20, x19, [sp, #48]
  404958:	ldp	x22, x21, [sp, #32]
  40495c:	ldp	x24, x23, [sp, #16]
  404960:	ldp	x29, x30, [sp], #64
  404964:	b	4016f0 <strdup@plt>
  404968:	mov	x0, x19
  40496c:	mov	x1, x20
  404970:	ldp	x20, x19, [sp, #48]
  404974:	ldp	x22, x21, [sp, #32]
  404978:	ldp	x24, x23, [sp, #16]
  40497c:	ldp	x29, x30, [sp], #64
  404980:	b	4017c0 <strndup@plt>
  404984:	mov	x0, x21
  404988:	b	404954 <ferror@plt+0x3044>
  40498c:	add	x24, x0, x20
  404990:	mov	x23, x0
  404994:	add	x0, x24, #0x1
  404998:	bl	401630 <malloc@plt>
  40499c:	mov	x22, x0
  4049a0:	cbz	x0, 4049c8 <ferror@plt+0x30b8>
  4049a4:	mov	x0, x22
  4049a8:	mov	x1, x21
  4049ac:	mov	x2, x23
  4049b0:	bl	401530 <memcpy@plt>
  4049b4:	add	x0, x22, x23
  4049b8:	mov	x1, x19
  4049bc:	mov	x2, x20
  4049c0:	bl	401530 <memcpy@plt>
  4049c4:	strb	wzr, [x22, x24]
  4049c8:	mov	x0, x22
  4049cc:	ldp	x20, x19, [sp, #48]
  4049d0:	ldp	x22, x21, [sp, #32]
  4049d4:	ldp	x24, x23, [sp, #16]
  4049d8:	ldp	x29, x30, [sp], #64
  4049dc:	ret
  4049e0:	stp	x29, x30, [sp, #-64]!
  4049e4:	stp	x20, x19, [sp, #48]
  4049e8:	mov	x20, x0
  4049ec:	stp	x24, x23, [sp, #16]
  4049f0:	stp	x22, x21, [sp, #32]
  4049f4:	mov	x29, sp
  4049f8:	cbz	x1, 404a2c <ferror@plt+0x311c>
  4049fc:	mov	x0, x1
  404a00:	mov	x19, x1
  404a04:	bl	401560 <strlen@plt>
  404a08:	mov	x21, x0
  404a0c:	cbz	x20, 404a38 <ferror@plt+0x3128>
  404a10:	mov	x0, x20
  404a14:	bl	401560 <strlen@plt>
  404a18:	mvn	x8, x0
  404a1c:	cmp	x21, x8
  404a20:	b.ls	404a54 <ferror@plt+0x3144>  // b.plast
  404a24:	mov	x22, xzr
  404a28:	b	404a90 <ferror@plt+0x3180>
  404a2c:	cbz	x20, 404aa8 <ferror@plt+0x3198>
  404a30:	mov	x0, x20
  404a34:	b	404ab0 <ferror@plt+0x31a0>
  404a38:	mov	x0, x19
  404a3c:	mov	x1, x21
  404a40:	ldp	x20, x19, [sp, #48]
  404a44:	ldp	x22, x21, [sp, #32]
  404a48:	ldp	x24, x23, [sp, #16]
  404a4c:	ldp	x29, x30, [sp], #64
  404a50:	b	4017c0 <strndup@plt>
  404a54:	add	x24, x0, x21
  404a58:	mov	x23, x0
  404a5c:	add	x0, x24, #0x1
  404a60:	bl	401630 <malloc@plt>
  404a64:	mov	x22, x0
  404a68:	cbz	x0, 404a90 <ferror@plt+0x3180>
  404a6c:	mov	x0, x22
  404a70:	mov	x1, x20
  404a74:	mov	x2, x23
  404a78:	bl	401530 <memcpy@plt>
  404a7c:	add	x0, x22, x23
  404a80:	mov	x1, x19
  404a84:	mov	x2, x21
  404a88:	bl	401530 <memcpy@plt>
  404a8c:	strb	wzr, [x22, x24]
  404a90:	mov	x0, x22
  404a94:	ldp	x20, x19, [sp, #48]
  404a98:	ldp	x22, x21, [sp, #32]
  404a9c:	ldp	x24, x23, [sp, #16]
  404aa0:	ldp	x29, x30, [sp], #64
  404aa4:	ret
  404aa8:	adrp	x0, 405000 <ferror@plt+0x36f0>
  404aac:	add	x0, x0, #0x1d6
  404ab0:	ldp	x20, x19, [sp, #48]
  404ab4:	ldp	x22, x21, [sp, #32]
  404ab8:	ldp	x24, x23, [sp, #16]
  404abc:	ldp	x29, x30, [sp], #64
  404ac0:	b	4016f0 <strdup@plt>
  404ac4:	sub	sp, sp, #0x140
  404ac8:	stp	x29, x30, [sp, #240]
  404acc:	add	x29, sp, #0xf0
  404ad0:	sub	x9, x29, #0x70
  404ad4:	mov	x10, sp
  404ad8:	mov	x11, #0xffffffffffffffd0    	// #-48
  404adc:	add	x8, x29, #0x50
  404ae0:	movk	x11, #0xff80, lsl #32
  404ae4:	add	x9, x9, #0x30
  404ae8:	add	x10, x10, #0x80
  404aec:	stp	x8, x9, [x29, #-32]
  404af0:	stp	x10, x11, [x29, #-16]
  404af4:	stp	x2, x3, [x29, #-112]
  404af8:	stp	x4, x5, [x29, #-96]
  404afc:	stp	x6, x7, [x29, #-80]
  404b00:	stp	q1, q2, [sp, #16]
  404b04:	str	q0, [sp]
  404b08:	ldp	q0, q1, [x29, #-32]
  404b0c:	stp	x20, x19, [sp, #304]
  404b10:	mov	x19, x0
  404b14:	add	x0, x29, #0x18
  404b18:	sub	x2, x29, #0x40
  404b1c:	str	x28, [sp, #256]
  404b20:	stp	x24, x23, [sp, #272]
  404b24:	stp	x22, x21, [sp, #288]
  404b28:	stp	q3, q4, [sp, #48]
  404b2c:	stp	q5, q6, [sp, #80]
  404b30:	str	q7, [sp, #112]
  404b34:	stp	q0, q1, [x29, #-64]
  404b38:	bl	4017b0 <vasprintf@plt>
  404b3c:	tbnz	w0, #31, 404b74 <ferror@plt+0x3264>
  404b40:	ldr	x21, [x29, #24]
  404b44:	orr	x8, x19, x21
  404b48:	cbz	x8, 404b7c <ferror@plt+0x326c>
  404b4c:	mov	w22, w0
  404b50:	cbz	x19, 404b90 <ferror@plt+0x3280>
  404b54:	cbz	x21, 404ba4 <ferror@plt+0x3294>
  404b58:	mov	x0, x19
  404b5c:	bl	401560 <strlen@plt>
  404b60:	mvn	x8, x0
  404b64:	cmp	x8, x22
  404b68:	b.cs	404bac <ferror@plt+0x329c>  // b.hs, b.nlast
  404b6c:	mov	x20, xzr
  404b70:	b	404be8 <ferror@plt+0x32d8>
  404b74:	mov	x20, xzr
  404b78:	b	404bf0 <ferror@plt+0x32e0>
  404b7c:	adrp	x0, 405000 <ferror@plt+0x36f0>
  404b80:	add	x0, x0, #0x1d6
  404b84:	bl	4016f0 <strdup@plt>
  404b88:	mov	x20, x0
  404b8c:	b	404be8 <ferror@plt+0x32d8>
  404b90:	mov	x0, x21
  404b94:	mov	x1, x22
  404b98:	bl	4017c0 <strndup@plt>
  404b9c:	mov	x20, x0
  404ba0:	b	404be8 <ferror@plt+0x32d8>
  404ba4:	mov	x0, x19
  404ba8:	b	404b84 <ferror@plt+0x3274>
  404bac:	add	x24, x0, x22
  404bb0:	mov	x23, x0
  404bb4:	add	x0, x24, #0x1
  404bb8:	bl	401630 <malloc@plt>
  404bbc:	mov	x20, x0
  404bc0:	cbz	x0, 404be8 <ferror@plt+0x32d8>
  404bc4:	mov	x0, x20
  404bc8:	mov	x1, x19
  404bcc:	mov	x2, x23
  404bd0:	bl	401530 <memcpy@plt>
  404bd4:	add	x0, x20, x23
  404bd8:	mov	x1, x21
  404bdc:	mov	x2, x22
  404be0:	bl	401530 <memcpy@plt>
  404be4:	strb	wzr, [x20, x24]
  404be8:	ldr	x0, [x29, #24]
  404bec:	bl	401790 <free@plt>
  404bf0:	mov	x0, x20
  404bf4:	ldp	x20, x19, [sp, #304]
  404bf8:	ldp	x22, x21, [sp, #288]
  404bfc:	ldp	x24, x23, [sp, #272]
  404c00:	ldr	x28, [sp, #256]
  404c04:	ldp	x29, x30, [sp, #240]
  404c08:	add	sp, sp, #0x140
  404c0c:	ret
  404c10:	sub	sp, sp, #0x60
  404c14:	stp	x29, x30, [sp, #16]
  404c18:	stp	x26, x25, [sp, #32]
  404c1c:	stp	x24, x23, [sp, #48]
  404c20:	stp	x22, x21, [sp, #64]
  404c24:	stp	x20, x19, [sp, #80]
  404c28:	ldr	x23, [x0]
  404c2c:	add	x29, sp, #0x10
  404c30:	ldrb	w8, [x23]
  404c34:	cbz	w8, 404df4 <ferror@plt+0x34e4>
  404c38:	mov	x20, x0
  404c3c:	mov	x22, x1
  404c40:	mov	x0, x23
  404c44:	mov	x1, x2
  404c48:	mov	w24, w3
  404c4c:	mov	x21, x2
  404c50:	bl	4017d0 <strspn@plt>
  404c54:	add	x19, x23, x0
  404c58:	ldrb	w25, [x19]
  404c5c:	cbz	x25, 404df0 <ferror@plt+0x34e0>
  404c60:	cbz	w24, 404cf0 <ferror@plt+0x33e0>
  404c64:	cmp	w25, #0x3f
  404c68:	b.hi	404d0c <ferror@plt+0x33fc>  // b.pmore
  404c6c:	mov	w8, #0x1                   	// #1
  404c70:	mov	x9, #0x1                   	// #1
  404c74:	lsl	x8, x8, x25
  404c78:	movk	x9, #0x84, lsl #32
  404c7c:	and	x8, x8, x9
  404c80:	cbz	x8, 404d0c <ferror@plt+0x33fc>
  404c84:	sturb	w25, [x29, #-4]
  404c88:	sturb	wzr, [x29, #-3]
  404c8c:	mov	x24, x19
  404c90:	ldrb	w9, [x24, #1]!
  404c94:	cbz	w9, 404d8c <ferror@plt+0x347c>
  404c98:	add	x10, x0, x23
  404c9c:	mov	x26, xzr
  404ca0:	mov	w8, wzr
  404ca4:	add	x23, x10, #0x2
  404ca8:	b	404ccc <ferror@plt+0x33bc>
  404cac:	sxtb	w1, w9
  404cb0:	sub	x0, x29, #0x4
  404cb4:	bl	4017e0 <strchr@plt>
  404cb8:	cbnz	x0, 404da0 <ferror@plt+0x3490>
  404cbc:	mov	w8, wzr
  404cc0:	ldrb	w9, [x23, x26]
  404cc4:	add	x26, x26, #0x1
  404cc8:	cbz	w9, 404cec <ferror@plt+0x33dc>
  404ccc:	cbnz	w8, 404cbc <ferror@plt+0x33ac>
  404cd0:	and	w8, w9, #0xff
  404cd4:	cmp	w8, #0x5c
  404cd8:	b.ne	404cac <ferror@plt+0x339c>  // b.any
  404cdc:	mov	w8, #0x1                   	// #1
  404ce0:	ldrb	w9, [x23, x26]
  404ce4:	add	x26, x26, #0x1
  404ce8:	cbnz	w9, 404ccc <ferror@plt+0x33bc>
  404cec:	b	404da4 <ferror@plt+0x3494>
  404cf0:	mov	x0, x19
  404cf4:	mov	x1, x21
  404cf8:	bl	4018a0 <strcspn@plt>
  404cfc:	add	x8, x19, x0
  404d00:	str	x0, [x22]
  404d04:	str	x8, [x20]
  404d08:	b	404df8 <ferror@plt+0x34e8>
  404d0c:	add	x9, x0, x23
  404d10:	mov	x24, xzr
  404d14:	mov	w8, wzr
  404d18:	add	x23, x9, #0x1
  404d1c:	b	404d40 <ferror@plt+0x3430>
  404d20:	sxtb	w1, w25
  404d24:	mov	x0, x21
  404d28:	bl	4017e0 <strchr@plt>
  404d2c:	cbnz	x0, 404d98 <ferror@plt+0x3488>
  404d30:	mov	w8, wzr
  404d34:	ldrb	w25, [x23, x24]
  404d38:	add	x24, x24, #0x1
  404d3c:	cbz	w25, 404d60 <ferror@plt+0x3450>
  404d40:	cbnz	w8, 404d30 <ferror@plt+0x3420>
  404d44:	and	w8, w25, #0xff
  404d48:	cmp	w8, #0x5c
  404d4c:	b.ne	404d20 <ferror@plt+0x3410>  // b.any
  404d50:	mov	w8, #0x1                   	// #1
  404d54:	ldrb	w25, [x23, x24]
  404d58:	add	x24, x24, #0x1
  404d5c:	cbnz	w25, 404d40 <ferror@plt+0x3430>
  404d60:	sub	w8, w24, w8
  404d64:	sxtw	x8, w8
  404d68:	str	x8, [x22]
  404d6c:	add	x22, x19, x8
  404d70:	ldrsb	w1, [x22]
  404d74:	cbz	w1, 404d84 <ferror@plt+0x3474>
  404d78:	mov	x0, x21
  404d7c:	bl	4017e0 <strchr@plt>
  404d80:	cbz	x0, 404df0 <ferror@plt+0x34e0>
  404d84:	str	x22, [x20]
  404d88:	b	404df8 <ferror@plt+0x34e8>
  404d8c:	mov	w8, wzr
  404d90:	mov	w26, wzr
  404d94:	b	404da4 <ferror@plt+0x3494>
  404d98:	mov	w8, wzr
  404d9c:	b	404d60 <ferror@plt+0x3450>
  404da0:	mov	w8, wzr
  404da4:	sub	w8, w26, w8
  404da8:	sxtw	x23, w8
  404dac:	str	x23, [x22]
  404db0:	add	x8, x23, x19
  404db4:	ldrb	w8, [x8, #1]
  404db8:	cbz	w8, 404df0 <ferror@plt+0x34e0>
  404dbc:	cmp	w8, w25
  404dc0:	b.ne	404df0 <ferror@plt+0x34e0>  // b.any
  404dc4:	add	x8, x23, x19
  404dc8:	ldrsb	w1, [x8, #2]
  404dcc:	cbz	w1, 404ddc <ferror@plt+0x34cc>
  404dd0:	mov	x0, x21
  404dd4:	bl	4017e0 <strchr@plt>
  404dd8:	cbz	x0, 404df0 <ferror@plt+0x34e0>
  404ddc:	add	x8, x19, x23
  404de0:	add	x8, x8, #0x2
  404de4:	str	x8, [x20]
  404de8:	mov	x19, x24
  404dec:	b	404df8 <ferror@plt+0x34e8>
  404df0:	str	x19, [x20]
  404df4:	mov	x19, xzr
  404df8:	mov	x0, x19
  404dfc:	ldp	x20, x19, [sp, #80]
  404e00:	ldp	x22, x21, [sp, #64]
  404e04:	ldp	x24, x23, [sp, #48]
  404e08:	ldp	x26, x25, [sp, #32]
  404e0c:	ldp	x29, x30, [sp, #16]
  404e10:	add	sp, sp, #0x60
  404e14:	ret
  404e18:	stp	x29, x30, [sp, #-32]!
  404e1c:	str	x19, [sp, #16]
  404e20:	mov	x19, x0
  404e24:	mov	x29, sp
  404e28:	mov	x0, x19
  404e2c:	bl	4016a0 <fgetc@plt>
  404e30:	cmp	w0, #0xa
  404e34:	b.eq	404e50 <ferror@plt+0x3540>  // b.none
  404e38:	cmn	w0, #0x1
  404e3c:	b.ne	404e28 <ferror@plt+0x3518>  // b.any
  404e40:	mov	w0, #0x1                   	// #1
  404e44:	ldr	x19, [sp, #16]
  404e48:	ldp	x29, x30, [sp], #32
  404e4c:	ret
  404e50:	mov	w0, wzr
  404e54:	ldr	x19, [sp, #16]
  404e58:	ldp	x29, x30, [sp], #32
  404e5c:	ret
  404e60:	stp	x29, x30, [sp, #-64]!
  404e64:	mov	x29, sp
  404e68:	stp	x19, x20, [sp, #16]
  404e6c:	adrp	x20, 415000 <ferror@plt+0x136f0>
  404e70:	add	x20, x20, #0xdf0
  404e74:	stp	x21, x22, [sp, #32]
  404e78:	adrp	x21, 415000 <ferror@plt+0x136f0>
  404e7c:	add	x21, x21, #0xde8
  404e80:	sub	x20, x20, x21
  404e84:	mov	w22, w0
  404e88:	stp	x23, x24, [sp, #48]
  404e8c:	mov	x23, x1
  404e90:	mov	x24, x2
  404e94:	bl	4014f0 <memcpy@plt-0x40>
  404e98:	cmp	xzr, x20, asr #3
  404e9c:	b.eq	404ec8 <ferror@plt+0x35b8>  // b.none
  404ea0:	asr	x20, x20, #3
  404ea4:	mov	x19, #0x0                   	// #0
  404ea8:	ldr	x3, [x21, x19, lsl #3]
  404eac:	mov	x2, x24
  404eb0:	add	x19, x19, #0x1
  404eb4:	mov	x1, x23
  404eb8:	mov	w0, w22
  404ebc:	blr	x3
  404ec0:	cmp	x20, x19
  404ec4:	b.ne	404ea8 <ferror@plt+0x3598>  // b.any
  404ec8:	ldp	x19, x20, [sp, #16]
  404ecc:	ldp	x21, x22, [sp, #32]
  404ed0:	ldp	x23, x24, [sp, #48]
  404ed4:	ldp	x29, x30, [sp], #64
  404ed8:	ret
  404edc:	nop
  404ee0:	ret
  404ee4:	nop
  404ee8:	adrp	x2, 416000 <ferror@plt+0x146f0>
  404eec:	mov	x1, #0x0                   	// #0
  404ef0:	ldr	x2, [x2, #512]
  404ef4:	b	4015d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404ef8 <.fini>:
  404ef8:	stp	x29, x30, [sp, #-16]!
  404efc:	mov	x29, sp
  404f00:	ldp	x29, x30, [sp], #16
  404f04:	ret
