###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 17:03:18 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
data24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.550
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.800
  Arrival Time                  3.133
  Slack Time                    0.333
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.317 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.521 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.820 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    2.113 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |   2.755 |    2.422 | 
     | FECTS_clks_clk___L5_I25                            | A v -> Y v   | CLKBUF1 | 0.020 | 0.206 |   2.961 |    2.628 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/U2  | A v -> Y ^   | INVX1   | 0.058 | 0.058 |   3.019 |    2.685 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.041 | 0.114 |   3.133 |    2.799 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | A ^          | AND2X2  | 0.041 | 0.000 |   3.133 |    2.800 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.983 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.188 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.510 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.254 | 0.338 |   2.514 |    2.847 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B v          | AND2X2  | 0.266 | 0.036 |   2.550 |    2.883 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crc_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.544
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.794
  Arrival Time                  3.146
  Slack Time                    0.351
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.299 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.503 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.802 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.114 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.317 |   2.782 |    2.431 | 
     | FECTS_clks_clk___L5_I17                            | A v -> Y v   | CLKBUF1 | 0.025 | 0.190 |   2.973 |    2.621 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/U2       | A v -> Y ^   | INVX1   | 0.060 | 0.060 |   3.032 |    2.681 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/latch    | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.114 |   3.146 |    2.794 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gat | A ^          | AND2X1  | 0.040 | 0.000 |   3.146 |    2.794 | 
     | e                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.001 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.206 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.528 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.226 | 0.338 |   2.514 |    2.865 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gat | B v          | AND2X1  | 0.236 | 0.030 |   2.544 |    2.896 | 
     | e                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crc_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.531
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.781
  Arrival Time                  3.135
  Slack Time                    0.354
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.296 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.500 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.799 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    2.092 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |   2.755 |    2.401 | 
     | FECTS_clks_clk___L5_I24                            | A v -> Y v   | CLKBUF1 | 0.048 | 0.198 |   2.953 |    2.599 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/U2       | A v -> Y ^   | INVX1   | 0.065 | 0.067 |   3.020 |    2.666 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/latch    | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.115 |   3.135 |    2.781 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/main_gat | A ^          | AND2X1  | 0.040 | 0.000 |   3.135 |    2.781 | 
     | e                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.004 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.209 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.531 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.254 | 0.338 |   2.514 |    2.868 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/main_gat | B v          | AND2X1  | 0.263 | 0.017 |   2.531 |    2.885 | 
     | e                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.535
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.785
  Arrival Time                  3.148
  Slack Time                    0.364
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.286 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.490 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.789 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    2.083 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |   2.755 |    2.391 | 
     | FECTS_clks_clk___L5_I24                            | A v -> Y v   | CLKBUF1 | 0.048 | 0.198 |   2.953 |    2.589 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1   | 0.066 | 0.071 |   3.024 |    2.661 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.053 | 0.124 |   3.148 |    2.784 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | A ^          | AND2X2  | 0.053 | 0.000 |   3.148 |    2.785 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.014 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.218 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.540 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.254 | 0.338 |   2.514 |    2.878 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | B v          | AND2X2  | 0.264 | 0.021 |   2.535 |    2.898 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.565
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.815
  Arrival Time                  3.185
  Slack Time                    0.369
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.281 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.485 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.784 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.096 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.359 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |   2.972 |    2.603 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.096 |   3.068 |    2.699 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.116 |   3.185 |    2.815 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | A ^          | AND2X2  | 0.040 | 0.000 |   3.185 |    2.815 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.019 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.224 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.546 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.231 | 0.338 |   2.515 |    2.884 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B v          | AND2X2  | 0.245 | 0.051 |   2.565 |    2.935 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.566
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.816
  Arrival Time                  3.196
  Slack Time                    0.381
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.269 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.474 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.772 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.085 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.347 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |   2.972 |    2.591 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1   | 0.078 | 0.093 |   3.065 |    2.685 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.060 | 0.130 |   3.196 |    2.815 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | A ^          | AND2X2  | 0.060 | 0.001 |   3.196 |    2.816 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.031 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.235 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.557 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.231 | 0.338 |   2.515 |    2.895 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B v          | AND2X2  | 0.245 | 0.051 |   2.566 |    2.946 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.566
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.816
  Arrival Time                  3.208
  Slack Time                    0.392
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.258 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.462 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.761 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.073 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.335 | 
     | FECTS_clks_clk___L5_I9                             | A v -> Y v   | CLKBUF1 | 0.130 | 0.261 |   2.988 |    2.596 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1   | 0.082 | 0.096 |   3.085 |    2.692 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.048 | 0.123 |   3.208 |    2.815 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | A ^          | AND2X2  | 0.048 | 0.000 |   3.208 |    2.816 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.042 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.247 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.569 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.231 | 0.338 |   2.515 |    2.907 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B v          | AND2X2  | 0.245 | 0.051 |   2.566 |    2.958 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
data24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.553
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.803
  Arrival Time                  3.195
  Slack Time                    0.393
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.257 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.462 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.760 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.073 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.335 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.114 | 0.252 |   2.980 |    2.588 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/U2  | A v -> Y ^   | INVX1   | 0.080 | 0.096 |   3.076 |    2.683 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.043 | 0.119 |   3.195 |    2.802 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | A ^          | AND2X2  | 0.043 | 0.000 |   3.195 |    2.803 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.043 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.247 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.569 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.226 | 0.338 |   2.514 |    2.907 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B v          | AND2X2  | 0.237 | 0.039 |   2.553 |    2.945 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.541
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.791
  Arrival Time                  3.207
  Slack Time                    0.417
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.233 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.438 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.736 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    2.030 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |   2.755 |    2.339 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |   3.003 |    2.587 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.088 |   3.091 |    2.674 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.116 |   3.207 |    2.791 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | A ^          | AND2X2  | 0.040 | 0.000 |   3.207 |    2.791 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.067 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.271 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.593 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.254 | 0.338 |   2.514 |    2.930 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | B v          | AND2X2  | 0.266 | 0.027 |   2.541 |    2.957 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.552
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.802
  Arrival Time                  3.224
  Slack Time                    0.421
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.229 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.433 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.731 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.044 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.306 | 
     | FECTS_clks_clk___L5_I9                             | A v -> Y v   | CLKBUF1 | 0.130 | 0.261 |   2.988 |    2.567 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1   | 0.082 | 0.097 |   3.085 |    2.663 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.069 | 0.138 |   3.223 |    2.801 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | A ^          | AND2X2  | 0.069 | 0.001 |   3.224 |    2.802 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.071 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.276 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.598 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.226 | 0.338 |   2.514 |    2.935 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B v          | AND2X2  | 0.237 | 0.038 |   2.552 |    2.974 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.539
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.789
  Arrival Time                  3.214
  Slack Time                    0.425
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.225 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.429 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.728 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    2.022 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |   2.755 |    2.330 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |   3.003 |    2.578 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.087 |   3.090 |    2.665 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.050 | 0.123 |   3.213 |    2.789 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | A ^          | AND2X2  | 0.050 | 0.001 |   3.214 |    2.789 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.075 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.279 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.601 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.254 | 0.338 |   2.514 |    2.939 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | B v          | AND2X2  | 0.265 | 0.025 |   2.539 |    2.964 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.537
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.787
  Arrival Time                  3.216
  Slack Time                    0.429
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.221 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.426 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.724 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    2.018 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |   2.755 |    2.326 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |   3.003 |    2.575 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1   | 0.074 | 0.086 |   3.089 |    2.660 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.054 | 0.126 |   3.215 |    2.786 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | A ^          | AND2X2  | 0.054 | 0.001 |   3.216 |    2.787 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.079 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.283 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.605 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.254 | 0.338 |   2.514 |    2.943 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B v          | AND2X2  | 0.265 | 0.023 |   2.537 |    2.966 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.559
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.809
  Arrival Time                  3.239
  Slack Time                    0.430
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.220 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.424 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.723 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.036 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.298 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |   2.972 |    2.542 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1   | 0.083 | 0.101 |   3.073 |    2.643 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.104 | 0.163 |   3.236 |    2.806 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | A ^          | AND2X2  | 0.104 | 0.003 |   3.239 |    2.809 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.080 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.284 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.606 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.231 | 0.338 |   2.515 |    2.945 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | B v          | AND2X2  | 0.245 | 0.045 |   2.559 |    2.989 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
data24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.541
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.791
  Arrival Time                  3.222
  Slack Time                    0.431
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.219 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.423 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.722 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.035 | 
     | FECTS_clks_clk___L4_I1                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.318 |   2.783 |    2.352 | 
     | FECTS_clks_clk___L5_I4                             | A v -> Y v   | CLKBUF1 | 0.089 | 0.231 |   3.014 |    2.583 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.089 |   3.103 |    2.672 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.043 | 0.119 |   3.222 |    2.791 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | A ^          | AND2X2  | 0.043 | 0.000 |   3.222 |    2.791 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.081 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.285 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.607 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.226 | 0.338 |   2.514 |    2.945 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B v          | AND2X2  | 0.233 | 0.027 |   2.541 |    2.972 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.559
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.809
  Arrival Time                  3.241
  Slack Time                    0.432
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.218 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.422 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.721 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.034 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.296 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.114 | 0.252 |   2.980 |    2.548 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1   | 0.087 | 0.099 |   3.080 |    2.648 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.096 | 0.158 |   3.238 |    2.806 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | A ^          | AND2X1  | 0.096 | 0.003 |   3.241 |    2.809 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.082 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.286 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.608 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.231 | 0.338 |   2.515 |    2.947 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | B v          | AND2X1  | 0.245 | 0.044 |   2.559 |    2.991 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.546
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.796
  Arrival Time                  3.238
  Slack Time                    0.442
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.208 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.413 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.711 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    2.005 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |   2.755 |    2.313 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.106 | 0.261 |   3.016 |    2.575 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.092 |   3.108 |    2.666 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.058 | 0.129 |   3.237 |    2.796 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | A ^          | AND2X2  | 0.058 | 0.001 |   3.238 |    2.796 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.092 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.296 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.618 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.254 | 0.338 |   2.514 |    2.956 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | B v          | AND2X2  | 0.266 | 0.032 |   2.546 |    2.988 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crc_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.530
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.780
  Arrival Time                  3.222
  Slack Time                    0.442
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.208 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.412 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.711 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.024 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |   2.772 |    2.330 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.016 |    2.574 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/U2       | A v -> Y ^   | INVX1   | 0.076 | 0.089 |   3.105 |    2.663 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/latch    | CLK ^ -> Q ^ | LATCH   | 0.041 | 0.116 |   3.222 |    2.780 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gat | A ^          | AND2X1  | 0.041 | 0.000 |   3.222 |    2.780 | 
     | e                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.092 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.296 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.618 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.231 | 0.338 |   2.515 |    2.957 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gat | B v          | AND2X1  | 0.231 | 0.015 |   2.530 |    2.972 | 
     | e                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.544
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.794
  Arrival Time                  3.238
  Slack Time                    0.444
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.206 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.410 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.709 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    2.002 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |   2.755 |    2.311 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.106 | 0.261 |   3.016 |    2.572 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.095 |   3.111 |    2.667 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.054 | 0.126 |   3.238 |    2.793 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | A ^          | AND2X2  | 0.054 | 0.001 |   3.238 |    2.794 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.094 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.299 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.621 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.254 | 0.338 |   2.514 |    2.958 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | B v          | AND2X2  | 0.266 | 0.030 |   2.544 |    2.988 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Clock Gating Hold Check with Pin \tx_core/tx_rs/clk_gate_xgmii_txd_
d_reg /main_gate/B 
Endpoint:   \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.483
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.733
  Arrival Time                  3.178
  Slack Time                    0.445
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.205 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.409 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.708 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.020 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y v   | CLKBUF1 | 0.148 | 0.289 |   2.755 |    2.310 | 
     | FECTS_clks_clk___L5_I12                            | A v -> Y v   | CLKBUF1 | 0.087 | 0.222 |   2.977 |    2.532 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /U2        | A v -> Y ^   | INVX1   | 0.075 | 0.084 |   3.061 |    2.616 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /latch     | CLK ^ -> Q ^ | LATCH   | 0.042 | 0.117 |   3.178 |    2.733 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate | A ^          | AND2X1  | 0.042 | 0.000 |   3.178 |    2.733 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.095 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.299 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    2.598 | 
     | FECTS_clks_clk___L3_I2                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.272 |   2.424 |    2.870 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate | B v          | AND2X1  | 0.203 | 0.059 |   2.483 |    2.928 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.534
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.784
  Arrival Time                  3.229
  Slack Time                    0.445
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.205 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.409 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.707 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.020 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |   2.772 |    2.326 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.016 |    2.571 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.091 |   3.107 |    2.662 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.048 | 0.121 |   3.228 |    2.783 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | A ^          | AND2X2  | 0.048 | 0.001 |   3.229 |    2.784 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.095 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.300 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.622 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.226 | 0.338 |   2.514 |    2.959 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | B v          | AND2X2  | 0.231 | 0.020 |   2.534 |    2.979 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.533
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.783
  Arrival Time                  3.229
  Slack Time                    0.446
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.204 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.408 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.707 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.020 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |   2.772 |    2.326 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.093 | 0.252 |   3.023 |    2.578 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.085 |   3.109 |    2.663 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.045 | 0.120 |   3.229 |    2.783 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | A ^          | AND2X2  | 0.045 | 0.000 |   3.229 |    2.783 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.096 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.300 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.622 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.226 | 0.338 |   2.514 |    2.960 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | B v          | AND2X2  | 0.230 | 0.019 |   2.533 |    2.979 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.537
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.787
  Arrival Time                  3.234
  Slack Time                    0.447
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.203 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.408 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.706 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    2.000 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |   2.755 |    2.308 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.090 | 0.248 |   3.003 |    2.557 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.087 |   3.090 |    2.644 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.076 | 0.142 |   3.232 |    2.785 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | A ^          | AND2X2  | 0.076 | 0.002 |   3.234 |    2.787 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.097 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.301 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.623 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.254 | 0.338 |   2.514 |    2.961 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | B v          | AND2X2  | 0.265 | 0.023 |   2.537 |    2.984 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.498
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.748
  Arrival Time                  3.197
  Slack Time                    0.449
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.201 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.406 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.704 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.017 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.279 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |   2.972 |    2.523 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1   | 0.078 | 0.095 |   3.067 |    2.619 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.057 | 0.128 |   3.196 |    2.747 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | A ^          | AND2X2  | 0.057 | 0.001 |   3.197 |    2.748 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.099 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.303 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.625 | 
     | FECTS_clks_clk___L3_I9                             | A v -> Y v   | CLKBUF1 | 0.175 | 0.290 |   2.467 |    2.915 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | B v          | AND2X2  | 0.181 | 0.031 |   2.498 |    2.947 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.551
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.801
  Arrival Time                  3.251
  Slack Time                    0.450
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.200 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.404 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.703 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.015 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.278 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.114 | 0.252 |   2.980 |    2.530 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1   | 0.079 | 0.093 |   3.073 |    2.623 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.120 | 0.174 |   3.247 |    2.797 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | A ^          | AND2X2  | 0.120 | 0.004 |   3.251 |    2.801 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.100 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.305 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.627 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.231 | 0.338 |   2.515 |    2.965 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | B v          | AND2X2  | 0.242 | 0.036 |   2.551 |    3.001 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.530
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.780
  Arrival Time                  3.232
  Slack Time                    0.451
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.199 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.403 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.702 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.014 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |   2.772 |    2.321 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.016 |    2.565 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1   | 0.075 | 0.090 |   3.106 |    2.655 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.052 | 0.125 |   3.231 |    2.780 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | A ^          | AND2X1  | 0.052 | 0.001 |   3.232 |    2.780 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.101 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.306 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.628 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.231 | 0.338 |   2.515 |    2.966 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | B v          | AND2X1  | 0.231 | 0.015 |   2.530 |    2.982 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.530
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.780
  Arrival Time                  3.232
  Slack Time                    0.452
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.198 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.403 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.701 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.014 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |   2.772 |    2.320 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.016 |    2.564 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.093 |   3.109 |    2.658 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.048 | 0.122 |   3.231 |    2.780 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | A ^          | AND2X2  | 0.048 | 0.000 |   3.232 |    2.780 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.102 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.306 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.628 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.231 | 0.338 |   2.515 |    2.966 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | B v          | AND2X2  | 0.231 | 0.015 |   2.530 |    2.982 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Clock Gating Hold Check with Pin \tx_core/tx_rs/clk_gate_
wakeuptimer_d_reg /main_gate/B 
Endpoint:   \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.504
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.754
  Arrival Time                  3.210
  Slack Time                    0.456
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.194 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.398 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.697 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.009 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |   2.772 |    2.316 | 
     | FECTS_clks_clk___L5_I2                             | A v -> Y v   | CLKBUF1 | 0.099 | 0.236 |   3.008 |    2.552 | 
     | \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /U2      | A v -> Y ^   | INVX1   | 0.075 | 0.087 |   3.094 |    2.638 | 
     | \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /latch   | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.116 |   3.210 |    2.754 | 
     | \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /main_ga | A ^          | AND2X1  | 0.040 | 0.000 |   3.210 |    2.754 | 
     | te                                                 |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.106 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.310 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.633 | 
     | FECTS_clks_clk___L3_I9                             | A v -> Y v   | CLKBUF1 | 0.175 | 0.290 |   2.467 |    2.923 | 
     | \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /main_ga | B v          | AND2X1  | 0.182 | 0.038 |   2.504 |    2.960 | 
     | te                                                 |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.543
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.793
  Arrival Time                  3.258
  Slack Time                    0.465
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.185 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.389 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.688 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.001 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.263 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.114 | 0.252 |   2.980 |    2.515 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1   | 0.081 | 0.094 |   3.075 |    2.610 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.128 | 0.178 |   3.252 |    2.787 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | A ^          | AND2X2  | 0.128 | 0.006 |   3.258 |    2.793 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.115 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.319 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.641 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.226 | 0.338 |   2.514 |    2.979 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | B v          | AND2X2  | 0.236 | 0.030 |   2.543 |    3.008 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.534
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.784
  Arrival Time                  3.255
  Slack Time                    0.470
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.180 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.384 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.683 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    1.995 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |   2.772 |    2.302 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.016 |    2.546 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1   | 0.080 | 0.098 |   3.114 |    2.644 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.071 | 0.139 |   3.253 |    2.782 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | A ^          | AND2X2  | 0.071 | 0.002 |   3.255 |    2.784 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.120 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.325 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.647 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.226 | 0.338 |   2.514 |    2.984 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | B v          | AND2X2  | 0.231 | 0.020 |   2.534 |    3.005 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.549
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.799
  Arrival Time                  3.270
  Slack Time                    0.471
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.179 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.383 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.682 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    1.975 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |   2.755 |    2.284 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.106 | 0.261 |   3.016 |    2.545 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1   | 0.079 | 0.093 |   3.110 |    2.638 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.097 | 0.157 |   3.267 |    2.795 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/mai | A ^          | AND2X1  | 0.097 | 0.004 |   3.270 |    2.799 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.121 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.326 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.648 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.254 | 0.338 |   2.514 |    2.985 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/mai | B v          | AND2X1  | 0.266 | 0.035 |   2.549 |    3.020 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.530
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.780
  Arrival Time                  3.253
  Slack Time                    0.474
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.176 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.381 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.679 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    1.992 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |   2.772 |    2.298 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.093 | 0.252 |   3.023 |    2.550 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.085 |   3.108 |    2.635 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.077 | 0.143 |   3.251 |    2.778 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | A ^          | AND2X2  | 0.077 | 0.002 |   3.253 |    2.780 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.124 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.328 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.650 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.231 | 0.338 |   2.515 |    2.988 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | B v          | AND2X2  | 0.231 | 0.015 |   2.530 |    3.003 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.456
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.706
  Arrival Time                  3.180
  Slack Time                    0.474
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.176 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.381 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.679 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    1.973 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |   2.755 |    2.281 | 
     | FECTS_clks_clk___L5_I26                            | A v -> Y v   | CLKBUF1 | 0.039 | 0.198 |   2.953 |    2.479 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1   | 0.065 | 0.067 |   3.019 |    2.546 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.100 | 0.158 |   3.177 |    2.703 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | A ^          | AND2X1  | 0.100 | 0.003 |   3.180 |    2.706 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.124 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.328 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    2.627 | 
     | FECTS_clks_clk___L3_I2                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.272 |   2.424 |    2.898 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | B v          | AND2X1  | 0.201 | 0.032 |   2.456 |    2.930 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.544
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.794
  Arrival Time                  3.269
  Slack Time                    0.475
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.175 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.379 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.678 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    1.990 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.252 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |   2.972 |    2.497 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1   | 0.081 | 0.100 |   3.072 |    2.596 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.146 | 0.190 |   3.261 |    2.786 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | A ^          | AND2X2  | 0.146 | 0.008 |   3.269 |    2.794 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.125 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.330 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.652 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.231 | 0.338 |   2.515 |    2.990 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B v          | AND2X2  | 0.238 | 0.029 |   2.544 |    3.019 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.486
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.736
  Arrival Time                  3.222
  Slack Time                    0.487
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.163 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.368 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.666 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    1.979 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |   2.772 |    2.285 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.016 |    2.529 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1   | 0.076 | 0.089 |   3.105 |    2.618 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.042 | 0.117 |   3.222 |    2.735 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | A ^          | AND2X2  | 0.042 | 0.000 |   3.222 |    2.736 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.137 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.341 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    2.640 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.952 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B v          | AND2X2  | 0.227 | 0.020 |   2.486 |    2.972 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Clock Gating Hold Check with Pin \tx_core/axi_master /clk_gate_
pfifo_datain_ctrl2_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/A 
(^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d_reg/latch/Q     
(^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.404
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.654
  Arrival Time                  3.143
  Slack Time                    0.490
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.160 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.365 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.663 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    1.976 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.317 |   2.782 |    2.293 | 
     | FECTS_clks_clk___L5_I19                            | A v -> Y v   | CLKBUF1 | 0.020 | 0.189 |   2.972 |    2.482 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | A v -> Y ^   | INVX1   | 0.058 | 0.058 |   3.029 |    2.540 | 
     | _reg/U2                                            |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | CLK ^ -> Q ^ | LATCH   | 0.041 | 0.114 |   3.143 |    2.654 | 
     | _reg/latch                                         |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | A ^          | AND2X2  | 0.041 | 0.000 |   3.143 |    2.654 | 
     | _reg/main_gate                                     |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.140 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.344 | 
     | FECTS_clks_clk___L2_I3                             | A v -> Y v   | CLKBUF1 | 0.084 | 0.250 |   2.105 |    2.594 | 
     | FECTS_clks_clk___L3_I11                            | A v -> Y v   | CLKBUF1 | 0.194 | 0.259 |   2.363 |    2.853 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | B v          | AND2X2  | 0.205 | 0.041 |   2.404 |    2.893 | 
     | _reg/main_gate                                     |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.536
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.786
  Arrival Time                  3.277
  Slack Time                    0.491
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.159 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.363 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.662 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    1.975 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |   2.772 |    2.281 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.016 |    2.525 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1   | 0.081 | 0.099 |   3.115 |    2.624 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.099 | 0.160 |   3.274 |    2.784 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | A ^          | AND2X2  | 0.099 | 0.003 |   3.277 |    2.786 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.141 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.345 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.667 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.226 | 0.338 |   2.514 |    3.005 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | B v          | AND2X2  | 0.231 | 0.022 |   2.536 |    3.027 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Clock Gating Hold Check with Pin \tx_core/axi_master /clk_gate_
pfifo_datain_1_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.458
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.708
  Arrival Time                  3.203
  Slack Time                    0.494
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.156 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.360 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.659 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    1.952 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y v   | CLKBUF1 | 0.203 | 0.298 |   2.745 |    2.250 | 
     | FECTS_clks_clk___L5_I33                            | A v -> Y v   | CLKBUF1 | 0.098 | 0.247 |   2.991 |    2.497 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | A v -> Y ^   | INVX1   | 0.080 | 0.089 |   3.080 |    2.586 | 
     | /U2                                                |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | CLK ^ -> Q ^ | LATCH   | 0.047 | 0.122 |   3.202 |    2.708 | 
     | /latch                                             |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | A ^          | AND2X2  | 0.047 | 0.000 |   3.203 |    2.708 | 
     | /main_gate                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.144 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.349 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    2.647 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    2.941 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | B v          | AND2X2  | 0.201 | 0.012 |   2.458 |    2.953 | 
     | /main_gate                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Clock Gating Hold Check with Pin \tx_core/tx_rs/clk_gate_crc_left_
d_reg /main_gate/B 
Endpoint:   \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_rs/clk_gate_crc_left_d_reg /latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.421
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.671
  Arrival Time                  3.178
  Slack Time                    0.506
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  v |         | 0.000 |       |   1.650 |    1.144 | 
     | FECTS_clks_clk___L1_I0                            | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.348 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.647 | 
     | FECTS_clks_clk___L3_I3                            | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    1.959 | 
     | FECTS_clks_clk___L4_I3                            | A v -> Y v   | CLKBUF1 | 0.148 | 0.289 |   2.755 |    2.248 | 
     | FECTS_clks_clk___L5_I12                           | A v -> Y v   | CLKBUF1 | 0.087 | 0.222 |   2.977 |    2.471 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /U2        | A v -> Y ^   | INVX1   | 0.074 | 0.083 |   3.060 |    2.553 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /latch     | CLK ^ -> Q ^ | LATCH   | 0.043 | 0.118 |   3.178 |    2.671 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | A ^          | AND2X1  | 0.043 | 0.000 |   3.178 |    2.671 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  v |         | 0.000 |       |   1.650 |    2.156 | 
     | FECTS_clks_clk___L1_I0                            | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.361 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    2.659 | 
     | FECTS_clks_clk___L3_I5                            | A v -> Y v   | CLKBUF1 | 0.131 | 0.244 |   2.397 |    2.904 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B v          | AND2X1  | 0.143 | 0.024 |   2.421 |    2.928 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.486
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.736
  Arrival Time                  3.243
  Slack Time                    0.507
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.143 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.347 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.646 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    1.959 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |   2.772 |    2.265 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.016 |    2.509 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/U2  | A v -> Y ^   | INVX1   | 0.075 | 0.087 |   3.103 |    2.596 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.071 | 0.138 |   3.242 |    2.735 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | A ^          | AND2X1  | 0.071 | 0.002 |   3.243 |    2.736 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.157 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.361 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    2.660 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    2.973 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B v          | AND2X1  | 0.227 | 0.021 |   2.486 |    2.993 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Clock Gating Hold Check with Pin \tx_core/axi_master /clk_gate_
pfifo_datain_0_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.428
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.678
  Arrival Time                  3.189
  Slack Time                    0.510
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.140 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.344 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.643 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    1.936 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y v   | CLKBUF1 | 0.203 | 0.298 |   2.745 |    2.234 | 
     | FECTS_clks_clk___L5_I35                            | A v -> Y v   | CLKBUF1 | 0.084 | 0.242 |   2.987 |    2.477 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | A v -> Y ^   | INVX1   | 0.072 | 0.086 |   3.073 |    2.563 | 
     | /U2                                                |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.116 |   3.189 |    2.678 | 
     | /latch                                             |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | A ^          | AND2X2  | 0.040 | 0.000 |   3.189 |    2.678 | 
     | /main_gate                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.160 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.365 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y v   | CLKBUF1 | 0.090 | 0.247 |   2.101 |    2.612 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.306 |   2.407 |    2.917 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | B v          | AND2X2  | 0.226 | 0.021 |   2.428 |    2.939 | 
     | /main_gate                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.520
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.770
  Arrival Time                  3.293
  Slack Time                    0.523
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.127 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.332 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.630 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    1.924 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.213 | 0.308 |   2.755 |    2.233 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.106 | 0.261 |   3.016 |    2.494 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.091 |   3.108 |    2.585 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.132 | 0.179 |   3.286 |    2.764 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | A ^          | AND2X2  | 0.132 | 0.007 |   3.293 |    2.770 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.173 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.377 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.699 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.254 | 0.338 |   2.514 |    3.036 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | B v          | AND2X2  | 0.258 | 0.007 |   2.520 |    3.043 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Clock Gating Hold Check with Pin \tx_core/axi_master /\link_addr_1_
fifo/clk_gate_data_mem_reg[0] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[0] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[0] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.427
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.677
  Arrival Time                  3.209
  Slack Time                    0.531
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.119 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.323 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.622 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    1.915 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.192 | 0.282 |   2.728 |    2.197 | 
     | FECTS_clks_clk___L5_I39                            | A v -> Y v   | CLKBUF1 | 0.103 | 0.272 |   3.000 |    2.469 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v -> Y ^   | INVX1   | 0.076 | 0.087 |   3.087 |    2.555 | 
     | ta_mem_reg[0] /U2                                  |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH   | 0.048 | 0.122 |   3.208 |    2.677 | 
     | ta_mem_reg[0] /latch                               |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A ^          | AND2X2  | 0.048 | 0.000 |   3.209 |    2.677 | 
     | ta_mem_reg[0] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.181 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.386 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    2.684 | 
     | FECTS_clks_clk___L3_I2                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.272 |   2.424 |    2.956 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | B v          | AND2X2  | 0.192 | 0.003 |   2.427 |    2.959 | 
     | ta_mem_reg[0] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.399
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.649
  Arrival Time                  3.181
  Slack Time                    0.532
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.118 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.322 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.621 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    1.934 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.196 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |   2.972 |    2.440 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.092 |   3.064 |    2.531 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.042 | 0.117 |   3.181 |    2.649 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | A ^          | AND2X1  | 0.042 | 0.000 |   3.181 |    2.649 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.182 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.386 | 
     | FECTS_clks_clk___L2_I3                             | A v -> Y v   | CLKBUF1 | 0.084 | 0.250 |   2.105 |    2.637 | 
     | FECTS_clks_clk___L3_I11                            | A v -> Y v   | CLKBUF1 | 0.194 | 0.259 |   2.363 |    2.895 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | B v          | AND2X1  | 0.205 | 0.036 |   2.399 |    2.931 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Clock Gating Hold Check with Pin \tx_core/axi_master /\link_addr_1_
fifo/clk_gate_data_mem_reg[1] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[1] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[1] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.428
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.678
  Arrival Time                  3.210
  Slack Time                    0.532
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.118 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.322 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.621 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    1.914 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.192 | 0.282 |   2.728 |    2.196 | 
     | FECTS_clks_clk___L5_I39                            | A v -> Y v   | CLKBUF1 | 0.103 | 0.272 |   3.000 |    2.468 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v -> Y ^   | INVX1   | 0.081 | 0.093 |   3.093 |    2.560 | 
     | ta_mem_reg[1] /U2                                  |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.117 |   3.210 |    2.678 | 
     | ta_mem_reg[1] /latch                               |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A ^          | AND2X2  | 0.040 | 0.000 |   3.210 |    2.678 | 
     | ta_mem_reg[1] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.182 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.387 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    2.685 | 
     | FECTS_clks_clk___L3_I2                             | A v -> Y v   | CLKBUF1 | 0.190 | 0.272 |   2.424 |    2.957 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | B v          | AND2X2  | 0.193 | 0.003 |   2.428 |    2.960 | 
     | ta_mem_reg[1] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.402
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.652
  Arrival Time                  3.188
  Slack Time                    0.536
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.114 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.318 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.617 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    1.929 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.139 | 0.262 |   2.728 |    2.191 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.111 | 0.244 |   2.972 |    2.436 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.097 |   3.069 |    2.532 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.044 | 0.119 |   3.188 |    2.652 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | A ^          | AND2X2  | 0.044 | 0.000 |   3.188 |    2.652 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.186 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.391 | 
     | FECTS_clks_clk___L2_I3                             | A v -> Y v   | CLKBUF1 | 0.084 | 0.250 |   2.105 |    2.641 | 
     | FECTS_clks_clk___L3_I11                            | A v -> Y v   | CLKBUF1 | 0.194 | 0.259 |   2.363 |    2.900 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | B v          | AND2X2  | 0.205 | 0.039 |   2.402 |    2.938 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.528
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.778
  Arrival Time                  3.319
  Slack Time                    0.541
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.109 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.313 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.612 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.221 | 0.313 |   2.466 |    1.925 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.187 | 0.306 |   2.772 |    2.231 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.093 | 0.252 |   3.023 |    2.482 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.087 |   3.110 |    2.569 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.161 | 0.199 |   3.309 |    2.768 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | A ^          | AND2X2  | 0.161 | 0.010 |   3.319 |    2.778 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.191 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.395 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.208 | 0.322 |   2.176 |    2.717 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.254 | 0.338 |   2.514 |    3.055 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B v          | AND2X2  | 0.261 | 0.014 |   2.528 |    3.069 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Clock Gating Hold Check with Pin \tx_core/axi_master /clk_gate_
link_datain_0_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_link_datain_0_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_link_datain_0_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.422
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.672
  Arrival Time                  3.213
  Slack Time                    0.541
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.109 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.313 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.612 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    1.905 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.192 | 0.282 |   2.728 |    2.187 | 
     | FECTS_clks_clk___L5_I37                            | A v -> Y v   | CLKBUF1 | 0.106 | 0.272 |   3.001 |    2.459 | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | A v -> Y ^   | INVX1   | 0.080 | 0.094 |   3.094 |    2.553 | 
     | U2                                                 |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | CLK ^ -> Q ^ | LATCH   | 0.042 | 0.119 |   3.213 |    2.672 | 
     | latch                                              |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | A ^          | AND2X1  | 0.042 | 0.000 |   3.213 |    2.672 | 
     | main_gate                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.191 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.396 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y v   | CLKBUF1 | 0.090 | 0.247 |   2.101 |    2.643 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.306 |   2.407 |    2.948 | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | B v          | AND2X1  | 0.227 | 0.015 |   2.422 |    2.963 | 
     | main_gate                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Clock Gating Hold Check with Pin \tx_core/axi_master /\link_addr_0_
fifo/clk_gate_data_mem_reg[1] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[1] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[1] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.413
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.663
  Arrival Time                  3.204
  Slack Time                    0.541
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.109 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.313 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.612 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    1.905 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.192 | 0.282 |   2.728 |    2.187 | 
     | FECTS_clks_clk___L5_I39                            | A v -> Y v   | CLKBUF1 | 0.103 | 0.272 |   3.000 |    2.459 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v -> Y ^   | INVX1   | 0.078 | 0.088 |   3.088 |    2.546 | 
     | ta_mem_reg[1] /U2                                  |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.117 |   3.204 |    2.663 | 
     | ta_mem_reg[1] /latch                               |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A ^          | AND2X2  | 0.040 | 0.000 |   3.204 |    2.663 | 
     | ta_mem_reg[1] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.191 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.396 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y v   | CLKBUF1 | 0.090 | 0.247 |   2.101 |    2.643 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.306 |   2.407 |    2.948 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B v          | AND2X2  | 0.226 | 0.006 |   2.413 |    2.954 | 
     | ta_mem_reg[1] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Clock Gating Hold Check with Pin \tx_core/axi_master /\link_addr_0_
fifo/clk_gate_data_mem_reg[0] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[0] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[0] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.413
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.663
  Arrival Time                  3.205
  Slack Time                    0.542
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.108 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.312 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.611 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    1.905 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.192 | 0.282 |   2.728 |    2.186 | 
     | FECTS_clks_clk___L5_I39                            | A v -> Y v   | CLKBUF1 | 0.103 | 0.272 |   3.000 |    2.458 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v -> Y ^   | INVX1   | 0.076 | 0.086 |   3.086 |    2.544 | 
     | ta_mem_reg[0] /U2                                  |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH   | 0.044 | 0.119 |   3.205 |    2.663 | 
     | ta_mem_reg[0] /latch                               |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A ^          | AND2X2  | 0.044 | 0.000 |   3.205 |    2.663 | 
     | ta_mem_reg[0] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.192 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.396 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y v   | CLKBUF1 | 0.090 | 0.247 |   2.101 |    2.643 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.306 |   2.407 |    2.949 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B v          | AND2X2  | 0.226 | 0.006 |   2.413 |    2.955 | 
     | ta_mem_reg[0] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.408
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.658
  Arrival Time                  3.204
  Slack Time                    0.546
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.104 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    1.309 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.166 | 0.299 |   2.153 |    1.607 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.294 |   2.447 |    1.901 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y v   | CLKBUF1 | 0.203 | 0.298 |   2.745 |    2.199 | 
     | FECTS_clks_clk___L5_I32                            | A v -> Y v   | CLKBUF1 | 0.098 | 0.252 |   2.997 |    2.451 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1   | 0.076 | 0.086 |   3.083 |    2.537 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.047 | 0.121 |   3.204 |    2.658 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | A ^          | AND2X2  | 0.047 | 0.000 |   3.204 |    2.658 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.195 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.149 | 0.204 |   1.854 |    2.400 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y v   | CLKBUF1 | 0.090 | 0.247 |   2.101 |    2.647 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y v   | CLKBUF1 | 0.217 | 0.280 |   2.381 |    2.926 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | B v          | AND2X2  | 0.228 | 0.027 |   2.408 |    2.954 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 

