{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584068119217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584068119217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 23:55:18 2020 " "Processing started: Thu Mar 12 23:55:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584068119217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584068119217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robinho -c robinho " "Command: quartus_map --read_settings_files=on --write_settings_files=off robinho -c robinho" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584068119217 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584068120626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "steppermotor.v 1 1 " "Found 1 design units, including 1 entities, in source file steppermotor.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepperMotor " "Found entity 1: stepperMotor" {  } { { "stepperMotor.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/stepperMotor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584068121317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584068121317 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "robinho.v(41) " "Verilog HDL information at robinho.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1584068121327 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "robinho.v(96) " "Verilog HDL information at robinho.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1584068121327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robinho.v 1 1 " "Found 1 design units, including 1 entities, in source file robinho.v" { { "Info" "ISGN_ENTITY_NAME" "1 robinho " "Found entity 1: robinho" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584068121327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584068121327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "robinho " "Elaborating entity \"robinho\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584068121662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 robinho.v(14) " "Verilog HDL assignment warning at robinho.v(14): truncated value with size 32 to match size of target (1)" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584068121777 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 robinho.v(23) " "Verilog HDL assignment warning at robinho.v(23): truncated value with size 32 to match size of target (1)" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584068121777 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 robinho.v(45) " "Verilog HDL assignment warning at robinho.v(45): truncated value with size 32 to match size of target (1)" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584068121842 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 robinho.v(51) " "Verilog HDL assignment warning at robinho.v(51): truncated value with size 32 to match size of target (1)" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584068121842 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "robinho.v(54) " "Verilog HDL Case Statement warning at robinho.v(54): case item expression never matches the case expression" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1584068121842 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "robinho.v(67) " "Verilog HDL Case Statement warning at robinho.v(67): case item expression never matches the case expression" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 67 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1584068121842 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "robinho.v(80) " "Verilog HDL Case Statement warning at robinho.v(80): case item expression never matches the case expression" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 80 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1584068121842 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "robinho.v(86) " "Verilog HDL Case Statement warning at robinho.v(86): case item expression never matches the case expression" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 86 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1584068121842 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 robinho.v(100) " "Verilog HDL assignment warning at robinho.v(100): truncated value with size 32 to match size of target (1)" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584068121877 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 robinho.v(106) " "Verilog HDL assignment warning at robinho.v(106): truncated value with size 32 to match size of target (1)" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584068121877 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 robinho.v(108) " "Verilog HDL assignment warning at robinho.v(108): truncated value with size 32 to match size of target (1)" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584068121877 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 robinho.v(114) " "Verilog HDL assignment warning at robinho.v(114): truncated value with size 32 to match size of target (1)" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584068121877 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 robinho.v(118) " "Verilog HDL assignment warning at robinho.v(118): truncated value with size 32 to match size of target (1)" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584068121877 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 robinho.v(123) " "Verilog HDL assignment warning at robinho.v(123): truncated value with size 32 to match size of target (1)" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584068121877 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "robinho.v(127) " "Verilog HDL Case Statement warning at robinho.v(127): case item expression never matches the case expression" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 127 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1584068121886 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "robinho.v(143) " "Verilog HDL Case Statement warning at robinho.v(143): case item expression never matches the case expression" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 143 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1584068121886 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "robinho.v(153) " "Verilog HDL Case Statement warning at robinho.v(153): case item expression never matches the case expression" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 153 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1584068121886 "|robinho"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "robinho.v(160) " "Verilog HDL Case Statement warning at robinho.v(160): case item expression never matches the case expression" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 160 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1584068121886 "|robinho"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepperMotor stepperMotor:claw " "Elaborating entity \"stepperMotor\" for hierarchy \"stepperMotor:claw\"" {  } { { "robinho.v" "claw" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584068122947 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "stepperMotor.v(42) " "Verilog HDL Case Statement warning at stepperMotor.v(42): case item expression never matches the case expression" {  } { { "stepperMotor.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/stepperMotor.v" 42 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1584068122947 "|robinho|stepperMotor:claw"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1584068128487 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "w_motor\[3\] VCC " "Pin \"w_motor\[3\]\" is stuck at VCC" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584068129057 "|robinho|w_motor[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_motor\[2\] VCC " "Pin \"w_motor\[2\]\" is stuck at VCC" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584068129057 "|robinho|w_motor[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_motor\[1\] VCC " "Pin \"w_motor\[1\]\" is stuck at VCC" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584068129057 "|robinho|w_motor[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_motor\[0\] VCC " "Pin \"w_motor\[0\]\" is stuck at VCC" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584068129057 "|robinho|w_motor[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_motor\[2\] GND " "Pin \"c_motor\[2\]\" is stuck at GND" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584068129057 "|robinho|c_motor[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_motor\[1\] GND " "Pin \"c_motor\[1\]\" is stuck at GND" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584068129057 "|robinho|c_motor[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_motor\[0\] GND " "Pin \"c_motor\[0\]\" is stuck at GND" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584068129057 "|robinho|c_motor[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1584068129057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1584068129932 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/output_files/robinho.map.smsg " "Generated suppressed messages file C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/output_files/robinho.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1584068134047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584068135517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584068135517 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584068138147 "|robinho|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rasp_on " "No output dependent on input pin \"rasp_on\"" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584068138147 "|robinho|rasp_on"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "obj_inSight " "No output dependent on input pin \"obj_inSight\"" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584068138147 "|robinho|obj_inSight"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "obj_isClose " "No output dependent on input pin \"obj_isClose\"" {  } { { "robinho.v" "" { Text "C:/Users/Francisco/Documents/Universidade/Robinho/quartus_project/robinho.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584068138147 "|robinho|obj_isClose"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1584068138147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584068138156 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584068138156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584068138156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584068138156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584068138447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 23:55:38 2020 " "Processing ended: Thu Mar 12 23:55:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584068138447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584068138447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584068138447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584068138447 ""}
