Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
<<<<<<< HEAD
| Date         : Wed Dec 11 17:40:47 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
=======
| Date         : Wed Dec 11 19:17:42 2024
| Host         : eecs-digital-05 running 64-bit Ubuntu 24.04.1 LTS
>>>>>>> 2fa23e7 (works)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

<<<<<<< HEAD
Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 processor_main/cycles_between_samples_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coordinator_main/playback_rate_reg[3][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_pass_clk_wiz_0 rise@10.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 3.469ns (47.126%)  route 3.892ns (52.874%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
=======
Slack (VIOLATED) :        -6.872ns  (required time - arrival time)
  Source:                 memio/osc_gen[3].oscillator_ram/dividend[3]_i_18_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_blue/tally_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_pixel_clk_wiz_0 rise@310.112ns - clk_100_pass_clk_wiz_0 rise@310.000ns)
  Data Path Delay:        6.604ns  (logic 1.386ns (20.987%)  route 5.218ns (79.013%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 308.549 - 310.112 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 309.101 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
>>>>>>> 2fa23e7 (works)
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
<<<<<<< HEAD
                                                     -6.965    -4.291 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  wizard_hdmi/clkout1_buf/O
                         net (fo=636, routed)         1.613    -0.916    processor_main/clk_100_pass
    RAMB18_X0Y18         RAMB18E1                                     r  processor_main/cycles_between_samples_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.538 r  processor_main/cycles_between_samples_reg/DOADO[4]
                         net (fo=5, routed)           1.320     2.858    processor_main/cycles_between_samples_reg_n_11
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.124     2.982 r  processor_main/playback_rate[3][23]_i_21/O
                         net (fo=1, routed)           0.590     3.572    processor_main/playback_rate[3][23]_i_21_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I2_O)        0.124     3.696 r  processor_main/playback_rate[3][23]_i_13/O
                         net (fo=1, routed)           0.000     3.696    processor_main/playback_rate[3][23]_i_13_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.229 r  processor_main/playback_rate_reg[3][23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.229    processor_main/playback_rate_reg[3][23]_i_5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.346 r  processor_main/playback_rate_reg[3][23]_i_3/CO[3]
                         net (fo=2, routed)           1.053     5.398    processor_main/coordinator_main/is_on12_out
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.117     5.515 r  processor_main/playback_rate[3][23]_i_1/O
                         net (fo=25, routed)          0.930     6.445    coordinator_main/E[0]
    SLICE_X7Y45          FDRE                                         r  coordinator_main/playback_rate_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  wizard_hdmi/clkout1_buf/O
                         net (fo=636, routed)         1.517     8.506    coordinator_main/clk_100_pass
    SLICE_X7Y45          FDRE                                         r  coordinator_main/playback_rate_reg[3][11]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.070     8.998    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.412     8.586    coordinator_main/playback_rate_reg[3][11]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  2.141    
=======
                                                     -6.965   305.709 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   307.375    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.471 r  wizard_hdmi/clkout1_buf/O
                         net (fo=1066, routed)        1.630   309.101    memio/osc_gen[3].oscillator_ram/clk_100_pass
    SLICE_X6Y13          FDRE                                         r  memio/osc_gen[3].oscillator_ram/dividend[3]_i_18_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518   309.619 r  memio/osc_gen[3].oscillator_ram/dividend[3]_i_18_psbram_1/Q
                         net (fo=13, routed)          1.073   310.692    memio/osc_gen[2].oscillator_ram/ram_data_b[2]
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124   310.816 f  memio/osc_gen[2].oscillator_ram/tmds_out[8]_i_6/O
                         net (fo=4, routed)           0.678   311.494    memio/osc_gen[2].oscillator_ram/tmds_out[8]_i_6_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.124   311.618 r  memio/osc_gen[2].oscillator_ram/tmds_out[8]_i_2/O
                         net (fo=21, routed)          0.392   312.010    memio/osc_gen[2].oscillator_ram/BRAM_reg_3_4
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.124   312.134 r  memio/osc_gen[2].oscillator_ram/tally[4]_i_25__1/O
                         net (fo=12, routed)          0.855   312.988    memio/osc_gen[2].oscillator_ram/tally[4]_i_25__1_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I4_O)        0.124   313.112 r  memio/osc_gen[2].oscillator_ram/tally[1]_i_15__1/O
                         net (fo=3, routed)           0.604   313.717    memio/osc_gen[2].oscillator_ram/tally[1]_i_15__1_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I2_O)        0.124   313.841 r  memio/osc_gen[2].oscillator_ram/tally[3]_i_13__0/O
                         net (fo=3, routed)           0.821   314.661    memio/osc_gen[2].oscillator_ram/tally[3]_i_13__0_n_0
    SLICE_X10Y10         LUT4 (Prop_lut4_I2_O)        0.124   314.785 r  memio/osc_gen[2].oscillator_ram/tally[3]_i_6__1/O
                         net (fo=1, routed)           0.796   315.581    memio/osc_gen[2].oscillator_ram/tally[3]_i_6__1_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.124   315.705 r  memio/osc_gen[2].oscillator_ram/tally[3]_i_1__1/O
                         net (fo=1, routed)           0.000   315.705    tmds_blue/D[2]
    SLICE_X10Y11         FDRE                                         r  tmds_blue/tally_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                    310.112   310.112 r  
    N15                                               0.000   310.112 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.112    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370   311.483 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.644    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   305.423 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   307.010    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.101 r  wizard_hdmi/clkout2_buf/O
                         net (fo=77, routed)          1.448   308.549    tmds_blue/clk_pixel
    SLICE_X10Y11         FDRE                                         r  tmds_blue/tally_reg[3]/C
                         clock pessimism              0.398   308.948    
                         clock uncertainty           -0.193   308.754    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.079   308.833    tmds_blue/tally_reg[3]
  -------------------------------------------------------------------
                         required time                        308.833    
                         arrival time                        -315.705    
  -------------------------------------------------------------------
                         slack                                 -6.872    
>>>>>>> 2fa23e7 (works)




