<stg><name>load_input_tile_block_from_DRAM.0.0</name>


<trans_list>

<trans id="22" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:1 %ti_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %ti

]]></Node>
<StgValue><ssdm name="ti_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="5">
<![CDATA[
entry:3 %ti_cast = zext i5 %ti_read

]]></Node>
<StgValue><ssdm name="ti_cast"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:5 %height_offset = mul i11 %ti_cast, i11 46

]]></Node>
<StgValue><ssdm name="height_offset"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:0 %tj_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tj

]]></Node>
<StgValue><ssdm name="tj_read"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %in_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_fm

]]></Node>
<StgValue><ssdm name="in_fm_read"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:6 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tj_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="10">
<![CDATA[
entry:7 %zext_ln31 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:8 %shl_ln31_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tj_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln31_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="8">
<![CDATA[
entry:9 %zext_ln31_1 = zext i8 %shl_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:10 %width_offset = add i11 %zext_ln31, i11 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="width_offset"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="11">
<![CDATA[
entry:11 %zext_ln31_2 = zext i11 %width_offset

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:12 %add_ln42 = add i11 %height_offset, i11 2045

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:13 %add_ln52 = add i12 %zext_ln31_2, i12 4093

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:14 %p_mid1122 = icmp_ugt  i11 %add_ln42, i11 735

]]></Node>
<StgValue><ssdm name="p_mid1122"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="64" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="11" op_52_bw="12" op_53_bw="16">
<![CDATA[
entry:15 %call_ln42 = call void @load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI, i11 %add_ln42, i11 %height_offset, i64 %in_fm_read, i1 %p_mid1122, i16 %in_fm_buf_0, i16 %in_fm_buf_1, i16 %in_fm_buf_2, i16 %in_fm_buf_3, i16 %in_fm_buf_4, i16 %in_fm_buf_5, i16 %in_fm_buf_6, i16 %in_fm_buf_7, i16 %in_fm_buf_8, i16 %in_fm_buf_9, i16 %in_fm_buf_10, i16 %in_fm_buf_11, i16 %in_fm_buf_12, i16 %in_fm_buf_13, i16 %in_fm_buf_14, i16 %in_fm_buf_15, i16 %in_fm_buf_16, i16 %in_fm_buf_17, i16 %in_fm_buf_18, i16 %in_fm_buf_19, i16 %in_fm_buf_20, i16 %in_fm_buf_21, i16 %in_fm_buf_22, i16 %in_fm_buf_23, i16 %in_fm_buf_24, i16 %in_fm_buf_25, i16 %in_fm_buf_26, i16 %in_fm_buf_27, i16 %in_fm_buf_28, i16 %in_fm_buf_29, i16 %in_fm_buf_30, i16 %in_fm_buf_31, i16 %in_fm_buf_32, i16 %in_fm_buf_33, i16 %in_fm_buf_34, i16 %in_fm_buf_35, i16 %in_fm_buf_36, i16 %in_fm_buf_37, i16 %in_fm_buf_38, i16 %in_fm_buf_39, i16 %in_fm_buf_40, i16 %in_fm_buf_41, i16 %in_fm_buf_42, i16 %in_fm_buf_43, i16 %in_fm_buf_44, i16 %in_fm_buf_45, i11 %width_offset, i12 %add_ln52, i16 %fm

]]></Node>
<StgValue><ssdm name="call_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 1, void @empty_0, void @empty_16, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="64" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="11" op_52_bw="12" op_53_bw="16">
<![CDATA[
entry:15 %call_ln42 = call void @load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI, i11 %add_ln42, i11 %height_offset, i64 %in_fm_read, i1 %p_mid1122, i16 %in_fm_buf_0, i16 %in_fm_buf_1, i16 %in_fm_buf_2, i16 %in_fm_buf_3, i16 %in_fm_buf_4, i16 %in_fm_buf_5, i16 %in_fm_buf_6, i16 %in_fm_buf_7, i16 %in_fm_buf_8, i16 %in_fm_buf_9, i16 %in_fm_buf_10, i16 %in_fm_buf_11, i16 %in_fm_buf_12, i16 %in_fm_buf_13, i16 %in_fm_buf_14, i16 %in_fm_buf_15, i16 %in_fm_buf_16, i16 %in_fm_buf_17, i16 %in_fm_buf_18, i16 %in_fm_buf_19, i16 %in_fm_buf_20, i16 %in_fm_buf_21, i16 %in_fm_buf_22, i16 %in_fm_buf_23, i16 %in_fm_buf_24, i16 %in_fm_buf_25, i16 %in_fm_buf_26, i16 %in_fm_buf_27, i16 %in_fm_buf_28, i16 %in_fm_buf_29, i16 %in_fm_buf_30, i16 %in_fm_buf_31, i16 %in_fm_buf_32, i16 %in_fm_buf_33, i16 %in_fm_buf_34, i16 %in_fm_buf_35, i16 %in_fm_buf_36, i16 %in_fm_buf_37, i16 %in_fm_buf_38, i16 %in_fm_buf_39, i16 %in_fm_buf_40, i16 %in_fm_buf_41, i16 %in_fm_buf_42, i16 %in_fm_buf_43, i16 %in_fm_buf_44, i16 %in_fm_buf_45, i11 %width_offset, i12 %add_ln52, i16 %fm

]]></Node>
<StgValue><ssdm name="call_ln42"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
entry:16 %ret_ln57 = ret

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
