|processador
clock_pc_md => fetch:fetch.clock
clock_pc_md => memoria:memoria.clock_mem
clock_general => fetch:fetch.clock_mem
clock_general => breg_ula:breg_ula.clk


|processador|fetch:fetch
pc_mais_4[0] => pc:pc.pcin[0]
pc_mais_4[1] => pc:pc.pcin[1]
pc_mais_4[2] => pc:pc.pcin[2]
pc_mais_4[3] => pc:pc.pcin[3]
pc_mais_4[4] => pc:pc.pcin[4]
pc_mais_4[5] => pc:pc.pcin[5]
pc_mais_4[6] => pc:pc.pcin[6]
pc_mais_4[7] => pc:pc.pcin[7]
pc_mais_4[8] => pc:pc.pcin[8]
pc_mais_4[9] => pc:pc.pcin[9]
pc_mais_4[10] => pc:pc.pcin[10]
pc_mais_4[11] => pc:pc.pcin[11]
pc_mais_4[12] => pc:pc.pcin[12]
pc_mais_4[13] => pc:pc.pcin[13]
pc_mais_4[14] => pc:pc.pcin[14]
pc_mais_4[15] => pc:pc.pcin[15]
pc_mais_4[16] => pc:pc.pcin[16]
pc_mais_4[17] => pc:pc.pcin[17]
pc_mais_4[18] => pc:pc.pcin[18]
pc_mais_4[19] => pc:pc.pcin[19]
pc_mais_4[20] => pc:pc.pcin[20]
pc_mais_4[21] => pc:pc.pcin[21]
pc_mais_4[22] => pc:pc.pcin[22]
pc_mais_4[23] => pc:pc.pcin[23]
pc_mais_4[24] => pc:pc.pcin[24]
pc_mais_4[25] => pc:pc.pcin[25]
pc_mais_4[26] => pc:pc.pcin[26]
pc_mais_4[27] => pc:pc.pcin[27]
pc_mais_4[28] => pc:pc.pcin[28]
pc_mais_4[29] => pc:pc.pcin[29]
pc_mais_4[30] => pc:pc.pcin[30]
pc_mais_4[31] => pc:pc.pcin[31]
clock => pc:pc.clock
pc_rst => pc:pc.pc_rst
clock_mem => memoriains:memoriaIns.clock
opcode[0] <= memoriains:memoriaIns.q[0]
opcode[1] <= memoriains:memoriaIns.q[1]
opcode[2] <= memoriains:memoriaIns.q[2]
opcode[3] <= memoriains:memoriaIns.q[3]
opcode[4] <= memoriains:memoriaIns.q[4]
opcode[5] <= memoriains:memoriaIns.q[5]
opcode[6] <= memoriains:memoriaIns.q[6]
rs1[0] <= memoriains:memoriaIns.q[15]
rs1[1] <= memoriains:memoriaIns.q[16]
rs1[2] <= memoriains:memoriaIns.q[17]
rs1[3] <= memoriains:memoriaIns.q[18]
rs1[4] <= memoriains:memoriaIns.q[19]
rs2[0] <= memoriains:memoriaIns.q[20]
rs2[1] <= memoriains:memoriaIns.q[21]
rs2[2] <= memoriains:memoriaIns.q[22]
rs2[3] <= memoriains:memoriaIns.q[23]
rs2[4] <= memoriains:memoriaIns.q[24]
rd[0] <= memoriains:memoriaIns.q[7]
rd[1] <= memoriains:memoriaIns.q[8]
rd[2] <= memoriains:memoriaIns.q[9]
rd[3] <= memoriains:memoriaIns.q[10]
rd[4] <= memoriains:memoriaIns.q[11]
pc_out[0] <= pc:pc.pcout[0]
pc_out[1] <= pc:pc.pcout[1]
pc_out[2] <= pc:pc.pcout[2]
pc_out[3] <= pc:pc.pcout[3]
pc_out[4] <= pc:pc.pcout[4]
pc_out[5] <= pc:pc.pcout[5]
pc_out[6] <= pc:pc.pcout[6]
pc_out[7] <= pc:pc.pcout[7]
pc_out[8] <= pc:pc.pcout[8]
pc_out[9] <= pc:pc.pcout[9]
pc_out[10] <= pc:pc.pcout[10]
pc_out[11] <= pc:pc.pcout[11]
pc_out[12] <= pc:pc.pcout[12]
pc_out[13] <= pc:pc.pcout[13]
pc_out[14] <= pc:pc.pcout[14]
pc_out[15] <= pc:pc.pcout[15]
pc_out[16] <= pc:pc.pcout[16]
pc_out[17] <= pc:pc.pcout[17]
pc_out[18] <= pc:pc.pcout[18]
pc_out[19] <= pc:pc.pcout[19]
pc_out[20] <= pc:pc.pcout[20]
pc_out[21] <= pc:pc.pcout[21]
pc_out[22] <= pc:pc.pcout[22]
pc_out[23] <= pc:pc.pcout[23]
pc_out[24] <= pc:pc.pcout[24]
pc_out[25] <= pc:pc.pcout[25]
pc_out[26] <= pc:pc.pcout[26]
pc_out[27] <= pc:pc.pcout[27]
pc_out[28] <= pc:pc.pcout[28]
pc_out[29] <= pc:pc.pcout[29]
pc_out[30] <= pc:pc.pcout[30]
pc_out[31] <= pc:pc.pcout[31]
imm[0] <= memoriains:memoriaIns.q[0]
imm[1] <= memoriains:memoriaIns.q[1]
imm[2] <= memoriains:memoriaIns.q[2]
imm[3] <= memoriains:memoriaIns.q[3]
imm[4] <= memoriains:memoriaIns.q[4]
imm[5] <= memoriains:memoriaIns.q[5]
imm[6] <= memoriains:memoriaIns.q[6]
imm[7] <= memoriains:memoriaIns.q[7]
imm[8] <= memoriains:memoriaIns.q[8]
imm[9] <= memoriains:memoriaIns.q[9]
imm[10] <= memoriains:memoriaIns.q[10]
imm[11] <= memoriains:memoriaIns.q[11]
imm[12] <= memoriains:memoriaIns.q[12]
imm[13] <= memoriains:memoriaIns.q[13]
imm[14] <= memoriains:memoriaIns.q[14]
imm[15] <= memoriains:memoriaIns.q[15]
imm[16] <= memoriains:memoriaIns.q[16]
imm[17] <= memoriains:memoriaIns.q[17]
imm[18] <= memoriains:memoriaIns.q[18]
imm[19] <= memoriains:memoriaIns.q[19]
imm[20] <= memoriains:memoriaIns.q[20]
imm[21] <= memoriains:memoriaIns.q[21]
imm[22] <= memoriains:memoriaIns.q[22]
imm[23] <= memoriains:memoriaIns.q[23]
imm[24] <= memoriains:memoriaIns.q[24]
imm[25] <= memoriains:memoriaIns.q[25]
imm[26] <= memoriains:memoriaIns.q[26]
imm[27] <= memoriains:memoriaIns.q[27]
imm[28] <= memoriains:memoriaIns.q[28]
imm[29] <= memoriains:memoriaIns.q[29]
imm[30] <= memoriains:memoriaIns.q[30]
imm[31] <= memoriains:memoriaIns.q[31]


|processador|fetch:fetch|pc:pc
pcin[0] => pcout[0]~reg0.DATAIN
pcin[1] => pcout[1]~reg0.DATAIN
pcin[2] => pcout[2]~reg0.DATAIN
pcin[3] => pcout[3]~reg0.DATAIN
pcin[4] => pcout[4]~reg0.DATAIN
pcin[5] => pcout[5]~reg0.DATAIN
pcin[6] => pcout[6]~reg0.DATAIN
pcin[7] => pcout[7]~reg0.DATAIN
pcin[8] => pcout[8]~reg0.DATAIN
pcin[9] => pcout[9]~reg0.DATAIN
pcin[10] => pcout[10]~reg0.DATAIN
pcin[11] => pcout[11]~reg0.DATAIN
pcin[12] => pcout[12]~reg0.DATAIN
pcin[13] => pcout[13]~reg0.DATAIN
pcin[14] => pcout[14]~reg0.DATAIN
pcin[15] => pcout[15]~reg0.DATAIN
pcin[16] => pcout[16]~reg0.DATAIN
pcin[17] => pcout[17]~reg0.DATAIN
pcin[18] => pcout[18]~reg0.DATAIN
pcin[19] => pcout[19]~reg0.DATAIN
pcin[20] => pcout[20]~reg0.DATAIN
pcin[21] => pcout[21]~reg0.DATAIN
pcin[22] => pcout[22]~reg0.DATAIN
pcin[23] => pcout[23]~reg0.DATAIN
pcin[24] => pcout[24]~reg0.DATAIN
pcin[25] => pcout[25]~reg0.DATAIN
pcin[26] => pcout[26]~reg0.DATAIN
pcin[27] => pcout[27]~reg0.DATAIN
pcin[28] => pcout[28]~reg0.DATAIN
pcin[29] => pcout[29]~reg0.DATAIN
pcin[30] => pcout[30]~reg0.DATAIN
pcin[31] => pcout[31]~reg0.DATAIN
clock => pcout[0]~reg0.CLK
clock => pcout[1]~reg0.CLK
clock => pcout[2]~reg0.CLK
clock => pcout[3]~reg0.CLK
clock => pcout[4]~reg0.CLK
clock => pcout[5]~reg0.CLK
clock => pcout[6]~reg0.CLK
clock => pcout[7]~reg0.CLK
clock => pcout[8]~reg0.CLK
clock => pcout[9]~reg0.CLK
clock => pcout[10]~reg0.CLK
clock => pcout[11]~reg0.CLK
clock => pcout[12]~reg0.CLK
clock => pcout[13]~reg0.CLK
clock => pcout[14]~reg0.CLK
clock => pcout[15]~reg0.CLK
clock => pcout[16]~reg0.CLK
clock => pcout[17]~reg0.CLK
clock => pcout[18]~reg0.CLK
clock => pcout[19]~reg0.CLK
clock => pcout[20]~reg0.CLK
clock => pcout[21]~reg0.CLK
clock => pcout[22]~reg0.CLK
clock => pcout[23]~reg0.CLK
clock => pcout[24]~reg0.CLK
clock => pcout[25]~reg0.CLK
clock => pcout[26]~reg0.CLK
clock => pcout[27]~reg0.CLK
clock => pcout[28]~reg0.CLK
clock => pcout[29]~reg0.CLK
clock => pcout[30]~reg0.CLK
clock => pcout[31]~reg0.CLK
pc_rst => pcout[0]~reg0.ACLR
pc_rst => pcout[1]~reg0.ACLR
pc_rst => pcout[2]~reg0.ACLR
pc_rst => pcout[3]~reg0.ACLR
pc_rst => pcout[4]~reg0.ACLR
pc_rst => pcout[5]~reg0.ACLR
pc_rst => pcout[6]~reg0.ACLR
pc_rst => pcout[7]~reg0.ACLR
pc_rst => pcout[8]~reg0.ACLR
pc_rst => pcout[9]~reg0.ACLR
pc_rst => pcout[10]~reg0.ACLR
pc_rst => pcout[11]~reg0.ACLR
pc_rst => pcout[12]~reg0.ACLR
pc_rst => pcout[13]~reg0.ACLR
pc_rst => pcout[14]~reg0.ACLR
pc_rst => pcout[15]~reg0.ACLR
pc_rst => pcout[16]~reg0.ACLR
pc_rst => pcout[17]~reg0.ACLR
pc_rst => pcout[18]~reg0.ACLR
pc_rst => pcout[19]~reg0.ACLR
pc_rst => pcout[20]~reg0.ACLR
pc_rst => pcout[21]~reg0.ACLR
pc_rst => pcout[22]~reg0.ACLR
pc_rst => pcout[23]~reg0.ACLR
pc_rst => pcout[24]~reg0.ACLR
pc_rst => pcout[25]~reg0.ACLR
pc_rst => pcout[26]~reg0.ACLR
pc_rst => pcout[27]~reg0.ACLR
pc_rst => pcout[28]~reg0.ACLR
pc_rst => pcout[29]~reg0.ACLR
pc_rst => pcout[30]~reg0.ACLR
pc_rst => pcout[31]~reg0.ACLR
pcout[0] <= pcout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[1] <= pcout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[2] <= pcout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[3] <= pcout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[4] <= pcout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[5] <= pcout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[6] <= pcout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[7] <= pcout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[8] <= pcout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[9] <= pcout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[10] <= pcout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[11] <= pcout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[12] <= pcout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[13] <= pcout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[14] <= pcout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[15] <= pcout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[16] <= pcout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[17] <= pcout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[18] <= pcout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[19] <= pcout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[20] <= pcout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[21] <= pcout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[22] <= pcout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[23] <= pcout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[24] <= pcout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[25] <= pcout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[26] <= pcout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[27] <= pcout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[28] <= pcout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[29] <= pcout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[30] <= pcout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcout[31] <= pcout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|fetch:fetch|memoriaIns:memoriaIns
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|processador|fetch:fetch|memoriaIns:memoriaIns|altsyncram:altsyncram_component
wren_a => altsyncram_add1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_add1:auto_generated.data_a[0]
data_a[1] => altsyncram_add1:auto_generated.data_a[1]
data_a[2] => altsyncram_add1:auto_generated.data_a[2]
data_a[3] => altsyncram_add1:auto_generated.data_a[3]
data_a[4] => altsyncram_add1:auto_generated.data_a[4]
data_a[5] => altsyncram_add1:auto_generated.data_a[5]
data_a[6] => altsyncram_add1:auto_generated.data_a[6]
data_a[7] => altsyncram_add1:auto_generated.data_a[7]
data_a[8] => altsyncram_add1:auto_generated.data_a[8]
data_a[9] => altsyncram_add1:auto_generated.data_a[9]
data_a[10] => altsyncram_add1:auto_generated.data_a[10]
data_a[11] => altsyncram_add1:auto_generated.data_a[11]
data_a[12] => altsyncram_add1:auto_generated.data_a[12]
data_a[13] => altsyncram_add1:auto_generated.data_a[13]
data_a[14] => altsyncram_add1:auto_generated.data_a[14]
data_a[15] => altsyncram_add1:auto_generated.data_a[15]
data_a[16] => altsyncram_add1:auto_generated.data_a[16]
data_a[17] => altsyncram_add1:auto_generated.data_a[17]
data_a[18] => altsyncram_add1:auto_generated.data_a[18]
data_a[19] => altsyncram_add1:auto_generated.data_a[19]
data_a[20] => altsyncram_add1:auto_generated.data_a[20]
data_a[21] => altsyncram_add1:auto_generated.data_a[21]
data_a[22] => altsyncram_add1:auto_generated.data_a[22]
data_a[23] => altsyncram_add1:auto_generated.data_a[23]
data_a[24] => altsyncram_add1:auto_generated.data_a[24]
data_a[25] => altsyncram_add1:auto_generated.data_a[25]
data_a[26] => altsyncram_add1:auto_generated.data_a[26]
data_a[27] => altsyncram_add1:auto_generated.data_a[27]
data_a[28] => altsyncram_add1:auto_generated.data_a[28]
data_a[29] => altsyncram_add1:auto_generated.data_a[29]
data_a[30] => altsyncram_add1:auto_generated.data_a[30]
data_a[31] => altsyncram_add1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_add1:auto_generated.address_a[0]
address_a[1] => altsyncram_add1:auto_generated.address_a[1]
address_a[2] => altsyncram_add1:auto_generated.address_a[2]
address_a[3] => altsyncram_add1:auto_generated.address_a[3]
address_a[4] => altsyncram_add1:auto_generated.address_a[4]
address_a[5] => altsyncram_add1:auto_generated.address_a[5]
address_a[6] => altsyncram_add1:auto_generated.address_a[6]
address_a[7] => altsyncram_add1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_add1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_add1:auto_generated.q_a[0]
q_a[1] <= altsyncram_add1:auto_generated.q_a[1]
q_a[2] <= altsyncram_add1:auto_generated.q_a[2]
q_a[3] <= altsyncram_add1:auto_generated.q_a[3]
q_a[4] <= altsyncram_add1:auto_generated.q_a[4]
q_a[5] <= altsyncram_add1:auto_generated.q_a[5]
q_a[6] <= altsyncram_add1:auto_generated.q_a[6]
q_a[7] <= altsyncram_add1:auto_generated.q_a[7]
q_a[8] <= altsyncram_add1:auto_generated.q_a[8]
q_a[9] <= altsyncram_add1:auto_generated.q_a[9]
q_a[10] <= altsyncram_add1:auto_generated.q_a[10]
q_a[11] <= altsyncram_add1:auto_generated.q_a[11]
q_a[12] <= altsyncram_add1:auto_generated.q_a[12]
q_a[13] <= altsyncram_add1:auto_generated.q_a[13]
q_a[14] <= altsyncram_add1:auto_generated.q_a[14]
q_a[15] <= altsyncram_add1:auto_generated.q_a[15]
q_a[16] <= altsyncram_add1:auto_generated.q_a[16]
q_a[17] <= altsyncram_add1:auto_generated.q_a[17]
q_a[18] <= altsyncram_add1:auto_generated.q_a[18]
q_a[19] <= altsyncram_add1:auto_generated.q_a[19]
q_a[20] <= altsyncram_add1:auto_generated.q_a[20]
q_a[21] <= altsyncram_add1:auto_generated.q_a[21]
q_a[22] <= altsyncram_add1:auto_generated.q_a[22]
q_a[23] <= altsyncram_add1:auto_generated.q_a[23]
q_a[24] <= altsyncram_add1:auto_generated.q_a[24]
q_a[25] <= altsyncram_add1:auto_generated.q_a[25]
q_a[26] <= altsyncram_add1:auto_generated.q_a[26]
q_a[27] <= altsyncram_add1:auto_generated.q_a[27]
q_a[28] <= altsyncram_add1:auto_generated.q_a[28]
q_a[29] <= altsyncram_add1:auto_generated.q_a[29]
q_a[30] <= altsyncram_add1:auto_generated.q_a[30]
q_a[31] <= altsyncram_add1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processador|fetch:fetch|memoriaIns:memoriaIns|altsyncram:altsyncram_component|altsyncram_add1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|processador|breg_ula:breg_ula
din[0] => xregs:xregs.data[0]
din[1] => xregs:xregs.data[1]
din[2] => xregs:xregs.data[2]
din[3] => xregs:xregs.data[3]
din[4] => xregs:xregs.data[4]
din[5] => xregs:xregs.data[5]
din[6] => xregs:xregs.data[6]
din[7] => xregs:xregs.data[7]
din[8] => xregs:xregs.data[8]
din[9] => xregs:xregs.data[9]
din[10] => xregs:xregs.data[10]
din[11] => xregs:xregs.data[11]
din[12] => xregs:xregs.data[12]
din[13] => xregs:xregs.data[13]
din[14] => xregs:xregs.data[14]
din[15] => xregs:xregs.data[15]
din[16] => xregs:xregs.data[16]
din[17] => xregs:xregs.data[17]
din[18] => xregs:xregs.data[18]
din[19] => xregs:xregs.data[19]
din[20] => xregs:xregs.data[20]
din[21] => xregs:xregs.data[21]
din[22] => xregs:xregs.data[22]
din[23] => xregs:xregs.data[23]
din[24] => xregs:xregs.data[24]
din[25] => xregs:xregs.data[25]
din[26] => xregs:xregs.data[26]
din[27] => xregs:xregs.data[27]
din[28] => xregs:xregs.data[28]
din[29] => xregs:xregs.data[29]
din[30] => xregs:xregs.data[30]
din[31] => xregs:xregs.data[31]
wren => xregs:xregs.wren
clk => xregs:xregs.clk
rst => xregs:xregs.rst
rs1[0] => xregs:xregs.rs1[0]
rs1[1] => xregs:xregs.rs1[1]
rs1[2] => xregs:xregs.rs1[2]
rs1[3] => xregs:xregs.rs1[3]
rs1[4] => xregs:xregs.rs1[4]
rs2[0] => xregs:xregs.rs2[0]
rs2[1] => xregs:xregs.rs2[1]
rs2[2] => xregs:xregs.rs2[2]
rs2[3] => xregs:xregs.rs2[3]
rs2[4] => xregs:xregs.rs2[4]
rd[0] => xregs:xregs.rd[0]
rd[1] => xregs:xregs.rd[1]
rd[2] => xregs:xregs.rd[2]
rd[3] => xregs:xregs.rd[3]
rd[4] => xregs:xregs.rd[4]
ALUOp[0] => controleula:controleULA.ALUOp[0]
ALUOp[1] => controleula:controleULA.ALUOp[1]
ALUSrc => mux:mux.sel
imm[0] => controleula:controleULA.opin[0]
imm[0] => genimm32:genImm32.instr[0]
imm[1] => controleula:controleULA.opin[1]
imm[1] => genimm32:genImm32.instr[1]
imm[2] => controleula:controleULA.opin[2]
imm[2] => genimm32:genImm32.instr[2]
imm[3] => controleula:controleULA.opin[3]
imm[3] => genimm32:genImm32.instr[3]
imm[4] => controleula:controleULA.opin[4]
imm[4] => genimm32:genImm32.instr[4]
imm[5] => controleula:controleULA.opin[5]
imm[5] => genimm32:genImm32.instr[5]
imm[6] => controleula:controleULA.opin[6]
imm[6] => genimm32:genImm32.instr[6]
imm[7] => controleula:controleULA.opin[7]
imm[7] => genimm32:genImm32.instr[7]
imm[8] => controleula:controleULA.opin[8]
imm[8] => genimm32:genImm32.instr[8]
imm[9] => controleula:controleULA.opin[9]
imm[9] => genimm32:genImm32.instr[9]
imm[10] => controleula:controleULA.opin[10]
imm[10] => genimm32:genImm32.instr[10]
imm[11] => controleula:controleULA.opin[11]
imm[11] => genimm32:genImm32.instr[11]
imm[12] => controleula:controleULA.opin[12]
imm[12] => genimm32:genImm32.instr[12]
imm[13] => controleula:controleULA.opin[13]
imm[13] => genimm32:genImm32.instr[13]
imm[14] => controleula:controleULA.opin[14]
imm[14] => genimm32:genImm32.instr[14]
imm[15] => controleula:controleULA.opin[15]
imm[15] => genimm32:genImm32.instr[15]
imm[16] => controleula:controleULA.opin[16]
imm[16] => genimm32:genImm32.instr[16]
imm[17] => controleula:controleULA.opin[17]
imm[17] => genimm32:genImm32.instr[17]
imm[18] => controleula:controleULA.opin[18]
imm[18] => genimm32:genImm32.instr[18]
imm[19] => controleula:controleULA.opin[19]
imm[19] => genimm32:genImm32.instr[19]
imm[20] => controleula:controleULA.opin[20]
imm[20] => genimm32:genImm32.instr[20]
imm[21] => controleula:controleULA.opin[21]
imm[21] => genimm32:genImm32.instr[21]
imm[22] => controleula:controleULA.opin[22]
imm[22] => genimm32:genImm32.instr[22]
imm[23] => controleula:controleULA.opin[23]
imm[23] => genimm32:genImm32.instr[23]
imm[24] => controleula:controleULA.opin[24]
imm[24] => genimm32:genImm32.instr[24]
imm[25] => controleula:controleULA.opin[25]
imm[25] => genimm32:genImm32.instr[25]
imm[26] => controleula:controleULA.opin[26]
imm[26] => genimm32:genImm32.instr[26]
imm[27] => controleula:controleULA.opin[27]
imm[27] => genimm32:genImm32.instr[27]
imm[28] => controleula:controleULA.opin[28]
imm[28] => genimm32:genImm32.instr[28]
imm[29] => controleula:controleULA.opin[29]
imm[29] => genimm32:genImm32.instr[29]
imm[30] => controleula:controleULA.opin[30]
imm[30] => genimm32:genImm32.instr[30]
imm[31] => controleula:controleULA.opin[31]
imm[31] => genimm32:genImm32.instr[31]
zero <= ula:ula.zero
dout[0] <= ula:ula.Z[0]
dout[1] <= ula:ula.Z[1]
dout[2] <= ula:ula.Z[2]
dout[3] <= ula:ula.Z[3]
dout[4] <= ula:ula.Z[4]
dout[5] <= ula:ula.Z[5]
dout[6] <= ula:ula.Z[6]
dout[7] <= ula:ula.Z[7]
dout[8] <= ula:ula.Z[8]
dout[9] <= ula:ula.Z[9]
dout[10] <= ula:ula.Z[10]
dout[11] <= ula:ula.Z[11]
dout[12] <= ula:ula.Z[12]
dout[13] <= ula:ula.Z[13]
dout[14] <= ula:ula.Z[14]
dout[15] <= ula:ula.Z[15]
dout[16] <= ula:ula.Z[16]
dout[17] <= ula:ula.Z[17]
dout[18] <= ula:ula.Z[18]
dout[19] <= ula:ula.Z[19]
dout[20] <= ula:ula.Z[20]
dout[21] <= ula:ula.Z[21]
dout[22] <= ula:ula.Z[22]
dout[23] <= ula:ula.Z[23]
dout[24] <= ula:ula.Z[24]
dout[25] <= ula:ula.Z[25]
dout[26] <= ula:ula.Z[26]
dout[27] <= ula:ula.Z[27]
dout[28] <= ula:ula.Z[28]
dout[29] <= ula:ula.Z[29]
dout[30] <= ula:ula.Z[30]
dout[31] <= ula:ula.Z[31]
immout[0] <= genimm32:genImm32.imm32[0]
immout[1] <= genimm32:genImm32.imm32[1]
immout[2] <= genimm32:genImm32.imm32[2]
immout[3] <= genimm32:genImm32.imm32[3]
immout[4] <= genimm32:genImm32.imm32[4]
immout[5] <= genimm32:genImm32.imm32[5]
immout[6] <= genimm32:genImm32.imm32[6]
immout[7] <= genimm32:genImm32.imm32[7]
immout[8] <= genimm32:genImm32.imm32[8]
immout[9] <= genimm32:genImm32.imm32[9]
immout[10] <= genimm32:genImm32.imm32[10]
immout[11] <= genimm32:genImm32.imm32[11]
immout[12] <= genimm32:genImm32.imm32[12]
immout[13] <= genimm32:genImm32.imm32[13]
immout[14] <= genimm32:genImm32.imm32[14]
immout[15] <= genimm32:genImm32.imm32[15]
immout[16] <= genimm32:genImm32.imm32[16]
immout[17] <= genimm32:genImm32.imm32[17]
immout[18] <= genimm32:genImm32.imm32[18]
immout[19] <= genimm32:genImm32.imm32[19]
immout[20] <= genimm32:genImm32.imm32[20]
immout[21] <= genimm32:genImm32.imm32[21]
immout[22] <= genimm32:genImm32.imm32[22]
immout[23] <= genimm32:genImm32.imm32[23]
immout[24] <= genimm32:genImm32.imm32[24]
immout[25] <= genimm32:genImm32.imm32[25]
immout[26] <= genimm32:genImm32.imm32[26]
immout[27] <= genimm32:genImm32.imm32[27]
immout[28] <= genimm32:genImm32.imm32[28]
immout[29] <= genimm32:genImm32.imm32[29]
immout[30] <= genimm32:genImm32.imm32[30]
immout[31] <= genimm32:genImm32.imm32[31]
mem_data_write[0] <= xregs:xregs.ro2[0]
mem_data_write[1] <= xregs:xregs.ro2[1]
mem_data_write[2] <= xregs:xregs.ro2[2]
mem_data_write[3] <= xregs:xregs.ro2[3]
mem_data_write[4] <= xregs:xregs.ro2[4]
mem_data_write[5] <= xregs:xregs.ro2[5]
mem_data_write[6] <= xregs:xregs.ro2[6]
mem_data_write[7] <= xregs:xregs.ro2[7]
mem_data_write[8] <= xregs:xregs.ro2[8]
mem_data_write[9] <= xregs:xregs.ro2[9]
mem_data_write[10] <= xregs:xregs.ro2[10]
mem_data_write[11] <= xregs:xregs.ro2[11]
mem_data_write[12] <= xregs:xregs.ro2[12]
mem_data_write[13] <= xregs:xregs.ro2[13]
mem_data_write[14] <= xregs:xregs.ro2[14]
mem_data_write[15] <= xregs:xregs.ro2[15]
mem_data_write[16] <= xregs:xregs.ro2[16]
mem_data_write[17] <= xregs:xregs.ro2[17]
mem_data_write[18] <= xregs:xregs.ro2[18]
mem_data_write[19] <= xregs:xregs.ro2[19]
mem_data_write[20] <= xregs:xregs.ro2[20]
mem_data_write[21] <= xregs:xregs.ro2[21]
mem_data_write[22] <= xregs:xregs.ro2[22]
mem_data_write[23] <= xregs:xregs.ro2[23]
mem_data_write[24] <= xregs:xregs.ro2[24]
mem_data_write[25] <= xregs:xregs.ro2[25]
mem_data_write[26] <= xregs:xregs.ro2[26]
mem_data_write[27] <= xregs:xregs.ro2[27]
mem_data_write[28] <= xregs:xregs.ro2[28]
mem_data_write[29] <= xregs:xregs.ro2[29]
mem_data_write[30] <= xregs:xregs.ro2[30]
mem_data_write[31] <= xregs:xregs.ro2[31]


|processador|breg_ula:breg_ula|ula:ula
opcode[0] => Mux2.IN18
opcode[0] => Mux3.IN18
opcode[0] => Mux4.IN18
opcode[0] => Mux5.IN18
opcode[0] => Mux6.IN18
opcode[0] => Mux7.IN18
opcode[0] => Mux8.IN18
opcode[0] => Mux9.IN18
opcode[0] => Mux10.IN18
opcode[0] => Mux11.IN18
opcode[0] => Mux12.IN18
opcode[0] => Mux13.IN18
opcode[0] => Mux14.IN18
opcode[0] => Mux15.IN18
opcode[0] => Mux16.IN18
opcode[0] => Mux17.IN18
opcode[0] => Mux18.IN18
opcode[0] => Mux19.IN18
opcode[0] => Mux20.IN18
opcode[0] => Mux21.IN18
opcode[0] => Mux22.IN18
opcode[0] => Mux23.IN18
opcode[0] => Mux24.IN18
opcode[0] => Mux25.IN18
opcode[0] => Mux26.IN18
opcode[0] => Mux27.IN18
opcode[0] => Mux28.IN18
opcode[0] => Mux29.IN18
opcode[0] => Mux30.IN18
opcode[0] => Mux31.IN18
opcode[0] => Mux32.IN18
opcode[0] => Mux33.IN18
opcode[0] => Mux1.IN19
opcode[0] => Mux0.IN19
opcode[1] => Mux2.IN17
opcode[1] => Mux3.IN17
opcode[1] => Mux4.IN17
opcode[1] => Mux5.IN17
opcode[1] => Mux6.IN17
opcode[1] => Mux7.IN17
opcode[1] => Mux8.IN17
opcode[1] => Mux9.IN17
opcode[1] => Mux10.IN17
opcode[1] => Mux11.IN17
opcode[1] => Mux12.IN17
opcode[1] => Mux13.IN17
opcode[1] => Mux14.IN17
opcode[1] => Mux15.IN17
opcode[1] => Mux16.IN17
opcode[1] => Mux17.IN17
opcode[1] => Mux18.IN17
opcode[1] => Mux19.IN17
opcode[1] => Mux20.IN17
opcode[1] => Mux21.IN17
opcode[1] => Mux22.IN17
opcode[1] => Mux23.IN17
opcode[1] => Mux24.IN17
opcode[1] => Mux25.IN17
opcode[1] => Mux26.IN17
opcode[1] => Mux27.IN17
opcode[1] => Mux28.IN17
opcode[1] => Mux29.IN17
opcode[1] => Mux30.IN17
opcode[1] => Mux31.IN17
opcode[1] => Mux32.IN17
opcode[1] => Mux33.IN17
opcode[1] => Mux1.IN18
opcode[1] => Mux0.IN18
opcode[2] => Mux2.IN16
opcode[2] => Mux3.IN16
opcode[2] => Mux4.IN16
opcode[2] => Mux5.IN16
opcode[2] => Mux6.IN16
opcode[2] => Mux7.IN16
opcode[2] => Mux8.IN16
opcode[2] => Mux9.IN16
opcode[2] => Mux10.IN16
opcode[2] => Mux11.IN16
opcode[2] => Mux12.IN16
opcode[2] => Mux13.IN16
opcode[2] => Mux14.IN16
opcode[2] => Mux15.IN16
opcode[2] => Mux16.IN16
opcode[2] => Mux17.IN16
opcode[2] => Mux18.IN16
opcode[2] => Mux19.IN16
opcode[2] => Mux20.IN16
opcode[2] => Mux21.IN16
opcode[2] => Mux22.IN16
opcode[2] => Mux23.IN16
opcode[2] => Mux24.IN16
opcode[2] => Mux25.IN16
opcode[2] => Mux26.IN16
opcode[2] => Mux27.IN16
opcode[2] => Mux28.IN16
opcode[2] => Mux29.IN16
opcode[2] => Mux30.IN16
opcode[2] => Mux31.IN16
opcode[2] => Mux32.IN16
opcode[2] => Mux33.IN16
opcode[2] => Mux1.IN17
opcode[2] => Mux0.IN17
opcode[3] => Mux2.IN15
opcode[3] => Mux3.IN15
opcode[3] => Mux4.IN15
opcode[3] => Mux5.IN15
opcode[3] => Mux6.IN15
opcode[3] => Mux7.IN15
opcode[3] => Mux8.IN15
opcode[3] => Mux9.IN15
opcode[3] => Mux10.IN15
opcode[3] => Mux11.IN15
opcode[3] => Mux12.IN15
opcode[3] => Mux13.IN15
opcode[3] => Mux14.IN15
opcode[3] => Mux15.IN15
opcode[3] => Mux16.IN15
opcode[3] => Mux17.IN15
opcode[3] => Mux18.IN15
opcode[3] => Mux19.IN15
opcode[3] => Mux20.IN15
opcode[3] => Mux21.IN15
opcode[3] => Mux22.IN15
opcode[3] => Mux23.IN15
opcode[3] => Mux24.IN15
opcode[3] => Mux25.IN15
opcode[3] => Mux26.IN15
opcode[3] => Mux27.IN15
opcode[3] => Mux28.IN15
opcode[3] => Mux29.IN15
opcode[3] => Mux30.IN15
opcode[3] => Mux31.IN15
opcode[3] => Mux32.IN15
opcode[3] => Mux33.IN15
opcode[3] => Mux1.IN16
opcode[3] => Mux0.IN16
A[0] => Add0.IN64
A[0] => auxZ.IN0
A[0] => auxZ.IN0
A[0] => auxZ.IN0
A[0] => ShiftLeft0.IN32
A[0] => ShiftRight0.IN32
A[0] => ShiftRight1.IN32
A[0] => LessThan0.IN32
A[0] => LessThan1.IN32
A[0] => LessThan2.IN32
A[0] => LessThan3.IN32
A[0] => Equal0.IN31
A[0] => Add1.IN32
A[1] => Add0.IN63
A[1] => auxZ.IN0
A[1] => auxZ.IN0
A[1] => auxZ.IN0
A[1] => ShiftLeft0.IN31
A[1] => ShiftRight0.IN31
A[1] => ShiftRight1.IN31
A[1] => LessThan0.IN31
A[1] => LessThan1.IN31
A[1] => LessThan2.IN31
A[1] => LessThan3.IN31
A[1] => Equal0.IN30
A[1] => Add1.IN31
A[2] => Add0.IN62
A[2] => auxZ.IN0
A[2] => auxZ.IN0
A[2] => auxZ.IN0
A[2] => ShiftLeft0.IN30
A[2] => ShiftRight0.IN30
A[2] => ShiftRight1.IN30
A[2] => LessThan0.IN30
A[2] => LessThan1.IN30
A[2] => LessThan2.IN30
A[2] => LessThan3.IN30
A[2] => Equal0.IN29
A[2] => Add1.IN30
A[3] => Add0.IN61
A[3] => auxZ.IN0
A[3] => auxZ.IN0
A[3] => auxZ.IN0
A[3] => ShiftLeft0.IN29
A[3] => ShiftRight0.IN29
A[3] => ShiftRight1.IN29
A[3] => LessThan0.IN29
A[3] => LessThan1.IN29
A[3] => LessThan2.IN29
A[3] => LessThan3.IN29
A[3] => Equal0.IN28
A[3] => Add1.IN29
A[4] => Add0.IN60
A[4] => auxZ.IN0
A[4] => auxZ.IN0
A[4] => auxZ.IN0
A[4] => ShiftLeft0.IN28
A[4] => ShiftRight0.IN28
A[4] => ShiftRight1.IN28
A[4] => LessThan0.IN28
A[4] => LessThan1.IN28
A[4] => LessThan2.IN28
A[4] => LessThan3.IN28
A[4] => Equal0.IN27
A[4] => Add1.IN28
A[5] => Add0.IN59
A[5] => auxZ.IN0
A[5] => auxZ.IN0
A[5] => auxZ.IN0
A[5] => ShiftLeft0.IN27
A[5] => ShiftRight0.IN27
A[5] => ShiftRight1.IN27
A[5] => LessThan0.IN27
A[5] => LessThan1.IN27
A[5] => LessThan2.IN27
A[5] => LessThan3.IN27
A[5] => Equal0.IN26
A[5] => Add1.IN27
A[6] => Add0.IN58
A[6] => auxZ.IN0
A[6] => auxZ.IN0
A[6] => auxZ.IN0
A[6] => ShiftLeft0.IN26
A[6] => ShiftRight0.IN26
A[6] => ShiftRight1.IN26
A[6] => LessThan0.IN26
A[6] => LessThan1.IN26
A[6] => LessThan2.IN26
A[6] => LessThan3.IN26
A[6] => Equal0.IN25
A[6] => Add1.IN26
A[7] => Add0.IN57
A[7] => auxZ.IN0
A[7] => auxZ.IN0
A[7] => auxZ.IN0
A[7] => ShiftLeft0.IN25
A[7] => ShiftRight0.IN25
A[7] => ShiftRight1.IN25
A[7] => LessThan0.IN25
A[7] => LessThan1.IN25
A[7] => LessThan2.IN25
A[7] => LessThan3.IN25
A[7] => Equal0.IN24
A[7] => Add1.IN25
A[8] => Add0.IN56
A[8] => auxZ.IN0
A[8] => auxZ.IN0
A[8] => auxZ.IN0
A[8] => ShiftLeft0.IN24
A[8] => ShiftRight0.IN24
A[8] => ShiftRight1.IN24
A[8] => LessThan0.IN24
A[8] => LessThan1.IN24
A[8] => LessThan2.IN24
A[8] => LessThan3.IN24
A[8] => Equal0.IN23
A[8] => Add1.IN24
A[9] => Add0.IN55
A[9] => auxZ.IN0
A[9] => auxZ.IN0
A[9] => auxZ.IN0
A[9] => ShiftLeft0.IN23
A[9] => ShiftRight0.IN23
A[9] => ShiftRight1.IN23
A[9] => LessThan0.IN23
A[9] => LessThan1.IN23
A[9] => LessThan2.IN23
A[9] => LessThan3.IN23
A[9] => Equal0.IN22
A[9] => Add1.IN23
A[10] => Add0.IN54
A[10] => auxZ.IN0
A[10] => auxZ.IN0
A[10] => auxZ.IN0
A[10] => ShiftLeft0.IN22
A[10] => ShiftRight0.IN22
A[10] => ShiftRight1.IN22
A[10] => LessThan0.IN22
A[10] => LessThan1.IN22
A[10] => LessThan2.IN22
A[10] => LessThan3.IN22
A[10] => Equal0.IN21
A[10] => Add1.IN22
A[11] => Add0.IN53
A[11] => auxZ.IN0
A[11] => auxZ.IN0
A[11] => auxZ.IN0
A[11] => ShiftLeft0.IN21
A[11] => ShiftRight0.IN21
A[11] => ShiftRight1.IN21
A[11] => LessThan0.IN21
A[11] => LessThan1.IN21
A[11] => LessThan2.IN21
A[11] => LessThan3.IN21
A[11] => Equal0.IN20
A[11] => Add1.IN21
A[12] => Add0.IN52
A[12] => auxZ.IN0
A[12] => auxZ.IN0
A[12] => auxZ.IN0
A[12] => ShiftLeft0.IN20
A[12] => ShiftRight0.IN20
A[12] => ShiftRight1.IN20
A[12] => LessThan0.IN20
A[12] => LessThan1.IN20
A[12] => LessThan2.IN20
A[12] => LessThan3.IN20
A[12] => Equal0.IN19
A[12] => Add1.IN20
A[13] => Add0.IN51
A[13] => auxZ.IN0
A[13] => auxZ.IN0
A[13] => auxZ.IN0
A[13] => ShiftLeft0.IN19
A[13] => ShiftRight0.IN19
A[13] => ShiftRight1.IN19
A[13] => LessThan0.IN19
A[13] => LessThan1.IN19
A[13] => LessThan2.IN19
A[13] => LessThan3.IN19
A[13] => Equal0.IN18
A[13] => Add1.IN19
A[14] => Add0.IN50
A[14] => auxZ.IN0
A[14] => auxZ.IN0
A[14] => auxZ.IN0
A[14] => ShiftLeft0.IN18
A[14] => ShiftRight0.IN18
A[14] => ShiftRight1.IN18
A[14] => LessThan0.IN18
A[14] => LessThan1.IN18
A[14] => LessThan2.IN18
A[14] => LessThan3.IN18
A[14] => Equal0.IN17
A[14] => Add1.IN18
A[15] => Add0.IN49
A[15] => auxZ.IN0
A[15] => auxZ.IN0
A[15] => auxZ.IN0
A[15] => ShiftLeft0.IN17
A[15] => ShiftRight0.IN17
A[15] => ShiftRight1.IN17
A[15] => LessThan0.IN17
A[15] => LessThan1.IN17
A[15] => LessThan2.IN17
A[15] => LessThan3.IN17
A[15] => Equal0.IN16
A[15] => Add1.IN17
A[16] => Add0.IN48
A[16] => auxZ.IN0
A[16] => auxZ.IN0
A[16] => auxZ.IN0
A[16] => ShiftLeft0.IN16
A[16] => ShiftRight0.IN16
A[16] => ShiftRight1.IN16
A[16] => LessThan0.IN16
A[16] => LessThan1.IN16
A[16] => LessThan2.IN16
A[16] => LessThan3.IN16
A[16] => Equal0.IN15
A[16] => Add1.IN16
A[17] => Add0.IN47
A[17] => auxZ.IN0
A[17] => auxZ.IN0
A[17] => auxZ.IN0
A[17] => ShiftLeft0.IN15
A[17] => ShiftRight0.IN15
A[17] => ShiftRight1.IN15
A[17] => LessThan0.IN15
A[17] => LessThan1.IN15
A[17] => LessThan2.IN15
A[17] => LessThan3.IN15
A[17] => Equal0.IN14
A[17] => Add1.IN15
A[18] => Add0.IN46
A[18] => auxZ.IN0
A[18] => auxZ.IN0
A[18] => auxZ.IN0
A[18] => ShiftLeft0.IN14
A[18] => ShiftRight0.IN14
A[18] => ShiftRight1.IN14
A[18] => LessThan0.IN14
A[18] => LessThan1.IN14
A[18] => LessThan2.IN14
A[18] => LessThan3.IN14
A[18] => Equal0.IN13
A[18] => Add1.IN14
A[19] => Add0.IN45
A[19] => auxZ.IN0
A[19] => auxZ.IN0
A[19] => auxZ.IN0
A[19] => ShiftLeft0.IN13
A[19] => ShiftRight0.IN13
A[19] => ShiftRight1.IN13
A[19] => LessThan0.IN13
A[19] => LessThan1.IN13
A[19] => LessThan2.IN13
A[19] => LessThan3.IN13
A[19] => Equal0.IN12
A[19] => Add1.IN13
A[20] => Add0.IN44
A[20] => auxZ.IN0
A[20] => auxZ.IN0
A[20] => auxZ.IN0
A[20] => ShiftLeft0.IN12
A[20] => ShiftRight0.IN12
A[20] => ShiftRight1.IN12
A[20] => LessThan0.IN12
A[20] => LessThan1.IN12
A[20] => LessThan2.IN12
A[20] => LessThan3.IN12
A[20] => Equal0.IN11
A[20] => Add1.IN12
A[21] => Add0.IN43
A[21] => auxZ.IN0
A[21] => auxZ.IN0
A[21] => auxZ.IN0
A[21] => ShiftLeft0.IN11
A[21] => ShiftRight0.IN11
A[21] => ShiftRight1.IN11
A[21] => LessThan0.IN11
A[21] => LessThan1.IN11
A[21] => LessThan2.IN11
A[21] => LessThan3.IN11
A[21] => Equal0.IN10
A[21] => Add1.IN11
A[22] => Add0.IN42
A[22] => auxZ.IN0
A[22] => auxZ.IN0
A[22] => auxZ.IN0
A[22] => ShiftLeft0.IN10
A[22] => ShiftRight0.IN10
A[22] => ShiftRight1.IN10
A[22] => LessThan0.IN10
A[22] => LessThan1.IN10
A[22] => LessThan2.IN10
A[22] => LessThan3.IN10
A[22] => Equal0.IN9
A[22] => Add1.IN10
A[23] => Add0.IN41
A[23] => auxZ.IN0
A[23] => auxZ.IN0
A[23] => auxZ.IN0
A[23] => ShiftLeft0.IN9
A[23] => ShiftRight0.IN9
A[23] => ShiftRight1.IN9
A[23] => LessThan0.IN9
A[23] => LessThan1.IN9
A[23] => LessThan2.IN9
A[23] => LessThan3.IN9
A[23] => Equal0.IN8
A[23] => Add1.IN9
A[24] => Add0.IN40
A[24] => auxZ.IN0
A[24] => auxZ.IN0
A[24] => auxZ.IN0
A[24] => ShiftLeft0.IN8
A[24] => ShiftRight0.IN8
A[24] => ShiftRight1.IN8
A[24] => LessThan0.IN8
A[24] => LessThan1.IN8
A[24] => LessThan2.IN8
A[24] => LessThan3.IN8
A[24] => Equal0.IN7
A[24] => Add1.IN8
A[25] => Add0.IN39
A[25] => auxZ.IN0
A[25] => auxZ.IN0
A[25] => auxZ.IN0
A[25] => ShiftLeft0.IN7
A[25] => ShiftRight0.IN7
A[25] => ShiftRight1.IN7
A[25] => LessThan0.IN7
A[25] => LessThan1.IN7
A[25] => LessThan2.IN7
A[25] => LessThan3.IN7
A[25] => Equal0.IN6
A[25] => Add1.IN7
A[26] => Add0.IN38
A[26] => auxZ.IN0
A[26] => auxZ.IN0
A[26] => auxZ.IN0
A[26] => ShiftLeft0.IN6
A[26] => ShiftRight0.IN6
A[26] => ShiftRight1.IN6
A[26] => LessThan0.IN6
A[26] => LessThan1.IN6
A[26] => LessThan2.IN6
A[26] => LessThan3.IN6
A[26] => Equal0.IN5
A[26] => Add1.IN6
A[27] => Add0.IN37
A[27] => auxZ.IN0
A[27] => auxZ.IN0
A[27] => auxZ.IN0
A[27] => ShiftLeft0.IN5
A[27] => ShiftRight0.IN5
A[27] => ShiftRight1.IN5
A[27] => LessThan0.IN5
A[27] => LessThan1.IN5
A[27] => LessThan2.IN5
A[27] => LessThan3.IN5
A[27] => Equal0.IN4
A[27] => Add1.IN5
A[28] => Add0.IN36
A[28] => auxZ.IN0
A[28] => auxZ.IN0
A[28] => auxZ.IN0
A[28] => ShiftLeft0.IN4
A[28] => ShiftRight0.IN4
A[28] => ShiftRight1.IN4
A[28] => LessThan0.IN4
A[28] => LessThan1.IN4
A[28] => LessThan2.IN4
A[28] => LessThan3.IN4
A[28] => Equal0.IN3
A[28] => Add1.IN4
A[29] => Add0.IN35
A[29] => auxZ.IN0
A[29] => auxZ.IN0
A[29] => auxZ.IN0
A[29] => ShiftLeft0.IN3
A[29] => ShiftRight0.IN3
A[29] => ShiftRight1.IN3
A[29] => LessThan0.IN3
A[29] => LessThan1.IN3
A[29] => LessThan2.IN3
A[29] => LessThan3.IN3
A[29] => Equal0.IN2
A[29] => Add1.IN3
A[30] => Add0.IN34
A[30] => auxZ.IN0
A[30] => auxZ.IN0
A[30] => auxZ.IN0
A[30] => ShiftLeft0.IN2
A[30] => ShiftRight0.IN2
A[30] => ShiftRight1.IN2
A[30] => LessThan0.IN2
A[30] => LessThan1.IN2
A[30] => LessThan2.IN2
A[30] => LessThan3.IN2
A[30] => Equal0.IN1
A[30] => Add1.IN2
A[31] => Add0.IN33
A[31] => auxZ.IN0
A[31] => auxZ.IN0
A[31] => auxZ.IN0
A[31] => ShiftLeft0.IN1
A[31] => ShiftRight0.IN1
A[31] => ShiftRight1.IN0
A[31] => ShiftRight1.IN1
A[31] => LessThan0.IN1
A[31] => LessThan1.IN1
A[31] => LessThan2.IN1
A[31] => LessThan3.IN1
A[31] => Equal0.IN0
A[31] => Add1.IN1
B[0] => auxZ.IN1
B[0] => auxZ.IN1
B[0] => auxZ.IN1
B[0] => ShiftLeft0.IN63
B[0] => ShiftRight0.IN63
B[0] => ShiftRight1.IN63
B[0] => LessThan0.IN64
B[0] => LessThan1.IN64
B[0] => LessThan2.IN64
B[0] => LessThan3.IN64
B[0] => Equal0.IN63
B[0] => Add1.IN64
B[0] => Mux33.IN19
B[0] => Add0.IN32
B[1] => auxZ.IN1
B[1] => auxZ.IN1
B[1] => auxZ.IN1
B[1] => ShiftLeft0.IN62
B[1] => ShiftRight0.IN62
B[1] => ShiftRight1.IN62
B[1] => LessThan0.IN63
B[1] => LessThan1.IN63
B[1] => LessThan2.IN63
B[1] => LessThan3.IN63
B[1] => Equal0.IN62
B[1] => Add1.IN63
B[1] => Mux32.IN19
B[1] => Add0.IN31
B[2] => auxZ.IN1
B[2] => auxZ.IN1
B[2] => auxZ.IN1
B[2] => ShiftLeft0.IN61
B[2] => ShiftRight0.IN61
B[2] => ShiftRight1.IN61
B[2] => LessThan0.IN62
B[2] => LessThan1.IN62
B[2] => LessThan2.IN62
B[2] => LessThan3.IN62
B[2] => Equal0.IN61
B[2] => Add1.IN62
B[2] => Mux31.IN19
B[2] => Add0.IN30
B[3] => auxZ.IN1
B[3] => auxZ.IN1
B[3] => auxZ.IN1
B[3] => ShiftLeft0.IN60
B[3] => ShiftRight0.IN60
B[3] => ShiftRight1.IN60
B[3] => LessThan0.IN61
B[3] => LessThan1.IN61
B[3] => LessThan2.IN61
B[3] => LessThan3.IN61
B[3] => Equal0.IN60
B[3] => Add1.IN61
B[3] => Mux30.IN19
B[3] => Add0.IN29
B[4] => auxZ.IN1
B[4] => auxZ.IN1
B[4] => auxZ.IN1
B[4] => ShiftLeft0.IN59
B[4] => ShiftRight0.IN59
B[4] => ShiftRight1.IN59
B[4] => LessThan0.IN60
B[4] => LessThan1.IN60
B[4] => LessThan2.IN60
B[4] => LessThan3.IN60
B[4] => Equal0.IN59
B[4] => Add1.IN60
B[4] => Mux29.IN19
B[4] => Add0.IN28
B[5] => auxZ.IN1
B[5] => auxZ.IN1
B[5] => auxZ.IN1
B[5] => ShiftLeft0.IN58
B[5] => ShiftRight0.IN58
B[5] => ShiftRight1.IN58
B[5] => LessThan0.IN59
B[5] => LessThan1.IN59
B[5] => LessThan2.IN59
B[5] => LessThan3.IN59
B[5] => Equal0.IN58
B[5] => Add1.IN59
B[5] => Mux28.IN19
B[5] => Add0.IN27
B[6] => auxZ.IN1
B[6] => auxZ.IN1
B[6] => auxZ.IN1
B[6] => ShiftLeft0.IN57
B[6] => ShiftRight0.IN57
B[6] => ShiftRight1.IN57
B[6] => LessThan0.IN58
B[6] => LessThan1.IN58
B[6] => LessThan2.IN58
B[6] => LessThan3.IN58
B[6] => Equal0.IN57
B[6] => Add1.IN58
B[6] => Mux27.IN19
B[6] => Add0.IN26
B[7] => auxZ.IN1
B[7] => auxZ.IN1
B[7] => auxZ.IN1
B[7] => ShiftLeft0.IN56
B[7] => ShiftRight0.IN56
B[7] => ShiftRight1.IN56
B[7] => LessThan0.IN57
B[7] => LessThan1.IN57
B[7] => LessThan2.IN57
B[7] => LessThan3.IN57
B[7] => Equal0.IN56
B[7] => Add1.IN57
B[7] => Mux26.IN19
B[7] => Add0.IN25
B[8] => auxZ.IN1
B[8] => auxZ.IN1
B[8] => auxZ.IN1
B[8] => ShiftLeft0.IN55
B[8] => ShiftRight0.IN55
B[8] => ShiftRight1.IN55
B[8] => LessThan0.IN56
B[8] => LessThan1.IN56
B[8] => LessThan2.IN56
B[8] => LessThan3.IN56
B[8] => Equal0.IN55
B[8] => Add1.IN56
B[8] => Mux25.IN19
B[8] => Add0.IN24
B[9] => auxZ.IN1
B[9] => auxZ.IN1
B[9] => auxZ.IN1
B[9] => ShiftLeft0.IN54
B[9] => ShiftRight0.IN54
B[9] => ShiftRight1.IN54
B[9] => LessThan0.IN55
B[9] => LessThan1.IN55
B[9] => LessThan2.IN55
B[9] => LessThan3.IN55
B[9] => Equal0.IN54
B[9] => Add1.IN55
B[9] => Mux24.IN19
B[9] => Add0.IN23
B[10] => auxZ.IN1
B[10] => auxZ.IN1
B[10] => auxZ.IN1
B[10] => ShiftLeft0.IN53
B[10] => ShiftRight0.IN53
B[10] => ShiftRight1.IN53
B[10] => LessThan0.IN54
B[10] => LessThan1.IN54
B[10] => LessThan2.IN54
B[10] => LessThan3.IN54
B[10] => Equal0.IN53
B[10] => Add1.IN54
B[10] => Mux23.IN19
B[10] => Add0.IN22
B[11] => auxZ.IN1
B[11] => auxZ.IN1
B[11] => auxZ.IN1
B[11] => ShiftLeft0.IN52
B[11] => ShiftRight0.IN52
B[11] => ShiftRight1.IN52
B[11] => LessThan0.IN53
B[11] => LessThan1.IN53
B[11] => LessThan2.IN53
B[11] => LessThan3.IN53
B[11] => Equal0.IN52
B[11] => Add1.IN53
B[11] => Mux22.IN19
B[11] => Add0.IN21
B[12] => auxZ.IN1
B[12] => auxZ.IN1
B[12] => auxZ.IN1
B[12] => ShiftLeft0.IN51
B[12] => ShiftRight0.IN51
B[12] => ShiftRight1.IN51
B[12] => LessThan0.IN52
B[12] => LessThan1.IN52
B[12] => LessThan2.IN52
B[12] => LessThan3.IN52
B[12] => Equal0.IN51
B[12] => Add1.IN52
B[12] => Mux21.IN19
B[12] => Add0.IN20
B[13] => auxZ.IN1
B[13] => auxZ.IN1
B[13] => auxZ.IN1
B[13] => ShiftLeft0.IN50
B[13] => ShiftRight0.IN50
B[13] => ShiftRight1.IN50
B[13] => LessThan0.IN51
B[13] => LessThan1.IN51
B[13] => LessThan2.IN51
B[13] => LessThan3.IN51
B[13] => Equal0.IN50
B[13] => Add1.IN51
B[13] => Mux20.IN19
B[13] => Add0.IN19
B[14] => auxZ.IN1
B[14] => auxZ.IN1
B[14] => auxZ.IN1
B[14] => ShiftLeft0.IN49
B[14] => ShiftRight0.IN49
B[14] => ShiftRight1.IN49
B[14] => LessThan0.IN50
B[14] => LessThan1.IN50
B[14] => LessThan2.IN50
B[14] => LessThan3.IN50
B[14] => Equal0.IN49
B[14] => Add1.IN50
B[14] => Mux19.IN19
B[14] => Add0.IN18
B[15] => auxZ.IN1
B[15] => auxZ.IN1
B[15] => auxZ.IN1
B[15] => ShiftLeft0.IN48
B[15] => ShiftRight0.IN48
B[15] => ShiftRight1.IN48
B[15] => LessThan0.IN49
B[15] => LessThan1.IN49
B[15] => LessThan2.IN49
B[15] => LessThan3.IN49
B[15] => Equal0.IN48
B[15] => Add1.IN49
B[15] => Mux18.IN19
B[15] => Add0.IN17
B[16] => auxZ.IN1
B[16] => auxZ.IN1
B[16] => auxZ.IN1
B[16] => ShiftLeft0.IN47
B[16] => ShiftRight0.IN47
B[16] => ShiftRight1.IN47
B[16] => LessThan0.IN48
B[16] => LessThan1.IN48
B[16] => LessThan2.IN48
B[16] => LessThan3.IN48
B[16] => Equal0.IN47
B[16] => Add1.IN48
B[16] => Mux17.IN19
B[16] => Add0.IN16
B[17] => auxZ.IN1
B[17] => auxZ.IN1
B[17] => auxZ.IN1
B[17] => ShiftLeft0.IN46
B[17] => ShiftRight0.IN46
B[17] => ShiftRight1.IN46
B[17] => LessThan0.IN47
B[17] => LessThan1.IN47
B[17] => LessThan2.IN47
B[17] => LessThan3.IN47
B[17] => Equal0.IN46
B[17] => Add1.IN47
B[17] => Mux16.IN19
B[17] => Add0.IN15
B[18] => auxZ.IN1
B[18] => auxZ.IN1
B[18] => auxZ.IN1
B[18] => ShiftLeft0.IN45
B[18] => ShiftRight0.IN45
B[18] => ShiftRight1.IN45
B[18] => LessThan0.IN46
B[18] => LessThan1.IN46
B[18] => LessThan2.IN46
B[18] => LessThan3.IN46
B[18] => Equal0.IN45
B[18] => Add1.IN46
B[18] => Mux15.IN19
B[18] => Add0.IN14
B[19] => auxZ.IN1
B[19] => auxZ.IN1
B[19] => auxZ.IN1
B[19] => ShiftLeft0.IN44
B[19] => ShiftRight0.IN44
B[19] => ShiftRight1.IN44
B[19] => LessThan0.IN45
B[19] => LessThan1.IN45
B[19] => LessThan2.IN45
B[19] => LessThan3.IN45
B[19] => Equal0.IN44
B[19] => Add1.IN45
B[19] => Mux14.IN19
B[19] => Add0.IN13
B[20] => auxZ.IN1
B[20] => auxZ.IN1
B[20] => auxZ.IN1
B[20] => ShiftLeft0.IN43
B[20] => ShiftRight0.IN43
B[20] => ShiftRight1.IN43
B[20] => LessThan0.IN44
B[20] => LessThan1.IN44
B[20] => LessThan2.IN44
B[20] => LessThan3.IN44
B[20] => Equal0.IN43
B[20] => Add1.IN44
B[20] => Mux13.IN19
B[20] => Add0.IN12
B[21] => auxZ.IN1
B[21] => auxZ.IN1
B[21] => auxZ.IN1
B[21] => ShiftLeft0.IN42
B[21] => ShiftRight0.IN42
B[21] => ShiftRight1.IN42
B[21] => LessThan0.IN43
B[21] => LessThan1.IN43
B[21] => LessThan2.IN43
B[21] => LessThan3.IN43
B[21] => Equal0.IN42
B[21] => Add1.IN43
B[21] => Mux12.IN19
B[21] => Add0.IN11
B[22] => auxZ.IN1
B[22] => auxZ.IN1
B[22] => auxZ.IN1
B[22] => ShiftLeft0.IN41
B[22] => ShiftRight0.IN41
B[22] => ShiftRight1.IN41
B[22] => LessThan0.IN42
B[22] => LessThan1.IN42
B[22] => LessThan2.IN42
B[22] => LessThan3.IN42
B[22] => Equal0.IN41
B[22] => Add1.IN42
B[22] => Mux11.IN19
B[22] => Add0.IN10
B[23] => auxZ.IN1
B[23] => auxZ.IN1
B[23] => auxZ.IN1
B[23] => ShiftLeft0.IN40
B[23] => ShiftRight0.IN40
B[23] => ShiftRight1.IN40
B[23] => LessThan0.IN41
B[23] => LessThan1.IN41
B[23] => LessThan2.IN41
B[23] => LessThan3.IN41
B[23] => Equal0.IN40
B[23] => Add1.IN41
B[23] => Mux10.IN19
B[23] => Add0.IN9
B[24] => auxZ.IN1
B[24] => auxZ.IN1
B[24] => auxZ.IN1
B[24] => ShiftLeft0.IN39
B[24] => ShiftRight0.IN39
B[24] => ShiftRight1.IN39
B[24] => LessThan0.IN40
B[24] => LessThan1.IN40
B[24] => LessThan2.IN40
B[24] => LessThan3.IN40
B[24] => Equal0.IN39
B[24] => Add1.IN40
B[24] => Mux9.IN19
B[24] => Add0.IN8
B[25] => auxZ.IN1
B[25] => auxZ.IN1
B[25] => auxZ.IN1
B[25] => ShiftLeft0.IN38
B[25] => ShiftRight0.IN38
B[25] => ShiftRight1.IN38
B[25] => LessThan0.IN39
B[25] => LessThan1.IN39
B[25] => LessThan2.IN39
B[25] => LessThan3.IN39
B[25] => Equal0.IN38
B[25] => Add1.IN39
B[25] => Mux8.IN19
B[25] => Add0.IN7
B[26] => auxZ.IN1
B[26] => auxZ.IN1
B[26] => auxZ.IN1
B[26] => ShiftLeft0.IN37
B[26] => ShiftRight0.IN37
B[26] => ShiftRight1.IN37
B[26] => LessThan0.IN38
B[26] => LessThan1.IN38
B[26] => LessThan2.IN38
B[26] => LessThan3.IN38
B[26] => Equal0.IN37
B[26] => Add1.IN38
B[26] => Mux7.IN19
B[26] => Add0.IN6
B[27] => auxZ.IN1
B[27] => auxZ.IN1
B[27] => auxZ.IN1
B[27] => ShiftLeft0.IN36
B[27] => ShiftRight0.IN36
B[27] => ShiftRight1.IN36
B[27] => LessThan0.IN37
B[27] => LessThan1.IN37
B[27] => LessThan2.IN37
B[27] => LessThan3.IN37
B[27] => Equal0.IN36
B[27] => Add1.IN37
B[27] => Mux6.IN19
B[27] => Add0.IN5
B[28] => auxZ.IN1
B[28] => auxZ.IN1
B[28] => auxZ.IN1
B[28] => ShiftLeft0.IN35
B[28] => ShiftRight0.IN35
B[28] => ShiftRight1.IN35
B[28] => LessThan0.IN36
B[28] => LessThan1.IN36
B[28] => LessThan2.IN36
B[28] => LessThan3.IN36
B[28] => Equal0.IN35
B[28] => Add1.IN36
B[28] => Mux5.IN19
B[28] => Add0.IN4
B[29] => auxZ.IN1
B[29] => auxZ.IN1
B[29] => auxZ.IN1
B[29] => ShiftLeft0.IN34
B[29] => ShiftRight0.IN34
B[29] => ShiftRight1.IN34
B[29] => LessThan0.IN35
B[29] => LessThan1.IN35
B[29] => LessThan2.IN35
B[29] => LessThan3.IN35
B[29] => Equal0.IN34
B[29] => Add1.IN35
B[29] => Mux4.IN19
B[29] => Add0.IN3
B[30] => auxZ.IN1
B[30] => auxZ.IN1
B[30] => auxZ.IN1
B[30] => ShiftLeft0.IN33
B[30] => ShiftRight0.IN33
B[30] => ShiftRight1.IN33
B[30] => LessThan0.IN34
B[30] => LessThan1.IN34
B[30] => LessThan2.IN34
B[30] => LessThan3.IN34
B[30] => Equal0.IN33
B[30] => Add1.IN34
B[30] => Mux3.IN19
B[30] => Add0.IN2
B[31] => auxZ.IN1
B[31] => auxZ.IN1
B[31] => auxZ.IN1
B[31] => LessThan0.IN33
B[31] => LessThan1.IN33
B[31] => LessThan2.IN33
B[31] => LessThan3.IN33
B[31] => Equal0.IN32
B[31] => Add1.IN33
B[31] => Mux2.IN19
B[31] => Add0.IN1
Z[0] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
zero <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|processador|breg_ula:breg_ula|xregs:xregs
clk => reg[31][0].CLK
clk => reg[31][1].CLK
clk => reg[31][2].CLK
clk => reg[31][3].CLK
clk => reg[31][4].CLK
clk => reg[31][5].CLK
clk => reg[31][6].CLK
clk => reg[31][7].CLK
clk => reg[31][8].CLK
clk => reg[31][9].CLK
clk => reg[31][10].CLK
clk => reg[31][11].CLK
clk => reg[31][12].CLK
clk => reg[31][13].CLK
clk => reg[31][14].CLK
clk => reg[31][15].CLK
clk => reg[31][16].CLK
clk => reg[31][17].CLK
clk => reg[31][18].CLK
clk => reg[31][19].CLK
clk => reg[31][20].CLK
clk => reg[31][21].CLK
clk => reg[31][22].CLK
clk => reg[31][23].CLK
clk => reg[31][24].CLK
clk => reg[31][25].CLK
clk => reg[31][26].CLK
clk => reg[31][27].CLK
clk => reg[31][28].CLK
clk => reg[31][29].CLK
clk => reg[31][30].CLK
clk => reg[31][31].CLK
clk => reg[30][0].CLK
clk => reg[30][1].CLK
clk => reg[30][2].CLK
clk => reg[30][3].CLK
clk => reg[30][4].CLK
clk => reg[30][5].CLK
clk => reg[30][6].CLK
clk => reg[30][7].CLK
clk => reg[30][8].CLK
clk => reg[30][9].CLK
clk => reg[30][10].CLK
clk => reg[30][11].CLK
clk => reg[30][12].CLK
clk => reg[30][13].CLK
clk => reg[30][14].CLK
clk => reg[30][15].CLK
clk => reg[30][16].CLK
clk => reg[30][17].CLK
clk => reg[30][18].CLK
clk => reg[30][19].CLK
clk => reg[30][20].CLK
clk => reg[30][21].CLK
clk => reg[30][22].CLK
clk => reg[30][23].CLK
clk => reg[30][24].CLK
clk => reg[30][25].CLK
clk => reg[30][26].CLK
clk => reg[30][27].CLK
clk => reg[30][28].CLK
clk => reg[30][29].CLK
clk => reg[30][30].CLK
clk => reg[30][31].CLK
clk => reg[29][0].CLK
clk => reg[29][1].CLK
clk => reg[29][2].CLK
clk => reg[29][3].CLK
clk => reg[29][4].CLK
clk => reg[29][5].CLK
clk => reg[29][6].CLK
clk => reg[29][7].CLK
clk => reg[29][8].CLK
clk => reg[29][9].CLK
clk => reg[29][10].CLK
clk => reg[29][11].CLK
clk => reg[29][12].CLK
clk => reg[29][13].CLK
clk => reg[29][14].CLK
clk => reg[29][15].CLK
clk => reg[29][16].CLK
clk => reg[29][17].CLK
clk => reg[29][18].CLK
clk => reg[29][19].CLK
clk => reg[29][20].CLK
clk => reg[29][21].CLK
clk => reg[29][22].CLK
clk => reg[29][23].CLK
clk => reg[29][24].CLK
clk => reg[29][25].CLK
clk => reg[29][26].CLK
clk => reg[29][27].CLK
clk => reg[29][28].CLK
clk => reg[29][29].CLK
clk => reg[29][30].CLK
clk => reg[29][31].CLK
clk => reg[28][0].CLK
clk => reg[28][1].CLK
clk => reg[28][2].CLK
clk => reg[28][3].CLK
clk => reg[28][4].CLK
clk => reg[28][5].CLK
clk => reg[28][6].CLK
clk => reg[28][7].CLK
clk => reg[28][8].CLK
clk => reg[28][9].CLK
clk => reg[28][10].CLK
clk => reg[28][11].CLK
clk => reg[28][12].CLK
clk => reg[28][13].CLK
clk => reg[28][14].CLK
clk => reg[28][15].CLK
clk => reg[28][16].CLK
clk => reg[28][17].CLK
clk => reg[28][18].CLK
clk => reg[28][19].CLK
clk => reg[28][20].CLK
clk => reg[28][21].CLK
clk => reg[28][22].CLK
clk => reg[28][23].CLK
clk => reg[28][24].CLK
clk => reg[28][25].CLK
clk => reg[28][26].CLK
clk => reg[28][27].CLK
clk => reg[28][28].CLK
clk => reg[28][29].CLK
clk => reg[28][30].CLK
clk => reg[28][31].CLK
clk => reg[27][0].CLK
clk => reg[27][1].CLK
clk => reg[27][2].CLK
clk => reg[27][3].CLK
clk => reg[27][4].CLK
clk => reg[27][5].CLK
clk => reg[27][6].CLK
clk => reg[27][7].CLK
clk => reg[27][8].CLK
clk => reg[27][9].CLK
clk => reg[27][10].CLK
clk => reg[27][11].CLK
clk => reg[27][12].CLK
clk => reg[27][13].CLK
clk => reg[27][14].CLK
clk => reg[27][15].CLK
clk => reg[27][16].CLK
clk => reg[27][17].CLK
clk => reg[27][18].CLK
clk => reg[27][19].CLK
clk => reg[27][20].CLK
clk => reg[27][21].CLK
clk => reg[27][22].CLK
clk => reg[27][23].CLK
clk => reg[27][24].CLK
clk => reg[27][25].CLK
clk => reg[27][26].CLK
clk => reg[27][27].CLK
clk => reg[27][28].CLK
clk => reg[27][29].CLK
clk => reg[27][30].CLK
clk => reg[27][31].CLK
clk => reg[26][0].CLK
clk => reg[26][1].CLK
clk => reg[26][2].CLK
clk => reg[26][3].CLK
clk => reg[26][4].CLK
clk => reg[26][5].CLK
clk => reg[26][6].CLK
clk => reg[26][7].CLK
clk => reg[26][8].CLK
clk => reg[26][9].CLK
clk => reg[26][10].CLK
clk => reg[26][11].CLK
clk => reg[26][12].CLK
clk => reg[26][13].CLK
clk => reg[26][14].CLK
clk => reg[26][15].CLK
clk => reg[26][16].CLK
clk => reg[26][17].CLK
clk => reg[26][18].CLK
clk => reg[26][19].CLK
clk => reg[26][20].CLK
clk => reg[26][21].CLK
clk => reg[26][22].CLK
clk => reg[26][23].CLK
clk => reg[26][24].CLK
clk => reg[26][25].CLK
clk => reg[26][26].CLK
clk => reg[26][27].CLK
clk => reg[26][28].CLK
clk => reg[26][29].CLK
clk => reg[26][30].CLK
clk => reg[26][31].CLK
clk => reg[25][0].CLK
clk => reg[25][1].CLK
clk => reg[25][2].CLK
clk => reg[25][3].CLK
clk => reg[25][4].CLK
clk => reg[25][5].CLK
clk => reg[25][6].CLK
clk => reg[25][7].CLK
clk => reg[25][8].CLK
clk => reg[25][9].CLK
clk => reg[25][10].CLK
clk => reg[25][11].CLK
clk => reg[25][12].CLK
clk => reg[25][13].CLK
clk => reg[25][14].CLK
clk => reg[25][15].CLK
clk => reg[25][16].CLK
clk => reg[25][17].CLK
clk => reg[25][18].CLK
clk => reg[25][19].CLK
clk => reg[25][20].CLK
clk => reg[25][21].CLK
clk => reg[25][22].CLK
clk => reg[25][23].CLK
clk => reg[25][24].CLK
clk => reg[25][25].CLK
clk => reg[25][26].CLK
clk => reg[25][27].CLK
clk => reg[25][28].CLK
clk => reg[25][29].CLK
clk => reg[25][30].CLK
clk => reg[25][31].CLK
clk => reg[24][0].CLK
clk => reg[24][1].CLK
clk => reg[24][2].CLK
clk => reg[24][3].CLK
clk => reg[24][4].CLK
clk => reg[24][5].CLK
clk => reg[24][6].CLK
clk => reg[24][7].CLK
clk => reg[24][8].CLK
clk => reg[24][9].CLK
clk => reg[24][10].CLK
clk => reg[24][11].CLK
clk => reg[24][12].CLK
clk => reg[24][13].CLK
clk => reg[24][14].CLK
clk => reg[24][15].CLK
clk => reg[24][16].CLK
clk => reg[24][17].CLK
clk => reg[24][18].CLK
clk => reg[24][19].CLK
clk => reg[24][20].CLK
clk => reg[24][21].CLK
clk => reg[24][22].CLK
clk => reg[24][23].CLK
clk => reg[24][24].CLK
clk => reg[24][25].CLK
clk => reg[24][26].CLK
clk => reg[24][27].CLK
clk => reg[24][28].CLK
clk => reg[24][29].CLK
clk => reg[24][30].CLK
clk => reg[24][31].CLK
clk => reg[23][0].CLK
clk => reg[23][1].CLK
clk => reg[23][2].CLK
clk => reg[23][3].CLK
clk => reg[23][4].CLK
clk => reg[23][5].CLK
clk => reg[23][6].CLK
clk => reg[23][7].CLK
clk => reg[23][8].CLK
clk => reg[23][9].CLK
clk => reg[23][10].CLK
clk => reg[23][11].CLK
clk => reg[23][12].CLK
clk => reg[23][13].CLK
clk => reg[23][14].CLK
clk => reg[23][15].CLK
clk => reg[23][16].CLK
clk => reg[23][17].CLK
clk => reg[23][18].CLK
clk => reg[23][19].CLK
clk => reg[23][20].CLK
clk => reg[23][21].CLK
clk => reg[23][22].CLK
clk => reg[23][23].CLK
clk => reg[23][24].CLK
clk => reg[23][25].CLK
clk => reg[23][26].CLK
clk => reg[23][27].CLK
clk => reg[23][28].CLK
clk => reg[23][29].CLK
clk => reg[23][30].CLK
clk => reg[23][31].CLK
clk => reg[22][0].CLK
clk => reg[22][1].CLK
clk => reg[22][2].CLK
clk => reg[22][3].CLK
clk => reg[22][4].CLK
clk => reg[22][5].CLK
clk => reg[22][6].CLK
clk => reg[22][7].CLK
clk => reg[22][8].CLK
clk => reg[22][9].CLK
clk => reg[22][10].CLK
clk => reg[22][11].CLK
clk => reg[22][12].CLK
clk => reg[22][13].CLK
clk => reg[22][14].CLK
clk => reg[22][15].CLK
clk => reg[22][16].CLK
clk => reg[22][17].CLK
clk => reg[22][18].CLK
clk => reg[22][19].CLK
clk => reg[22][20].CLK
clk => reg[22][21].CLK
clk => reg[22][22].CLK
clk => reg[22][23].CLK
clk => reg[22][24].CLK
clk => reg[22][25].CLK
clk => reg[22][26].CLK
clk => reg[22][27].CLK
clk => reg[22][28].CLK
clk => reg[22][29].CLK
clk => reg[22][30].CLK
clk => reg[22][31].CLK
clk => reg[21][0].CLK
clk => reg[21][1].CLK
clk => reg[21][2].CLK
clk => reg[21][3].CLK
clk => reg[21][4].CLK
clk => reg[21][5].CLK
clk => reg[21][6].CLK
clk => reg[21][7].CLK
clk => reg[21][8].CLK
clk => reg[21][9].CLK
clk => reg[21][10].CLK
clk => reg[21][11].CLK
clk => reg[21][12].CLK
clk => reg[21][13].CLK
clk => reg[21][14].CLK
clk => reg[21][15].CLK
clk => reg[21][16].CLK
clk => reg[21][17].CLK
clk => reg[21][18].CLK
clk => reg[21][19].CLK
clk => reg[21][20].CLK
clk => reg[21][21].CLK
clk => reg[21][22].CLK
clk => reg[21][23].CLK
clk => reg[21][24].CLK
clk => reg[21][25].CLK
clk => reg[21][26].CLK
clk => reg[21][27].CLK
clk => reg[21][28].CLK
clk => reg[21][29].CLK
clk => reg[21][30].CLK
clk => reg[21][31].CLK
clk => reg[20][0].CLK
clk => reg[20][1].CLK
clk => reg[20][2].CLK
clk => reg[20][3].CLK
clk => reg[20][4].CLK
clk => reg[20][5].CLK
clk => reg[20][6].CLK
clk => reg[20][7].CLK
clk => reg[20][8].CLK
clk => reg[20][9].CLK
clk => reg[20][10].CLK
clk => reg[20][11].CLK
clk => reg[20][12].CLK
clk => reg[20][13].CLK
clk => reg[20][14].CLK
clk => reg[20][15].CLK
clk => reg[20][16].CLK
clk => reg[20][17].CLK
clk => reg[20][18].CLK
clk => reg[20][19].CLK
clk => reg[20][20].CLK
clk => reg[20][21].CLK
clk => reg[20][22].CLK
clk => reg[20][23].CLK
clk => reg[20][24].CLK
clk => reg[20][25].CLK
clk => reg[20][26].CLK
clk => reg[20][27].CLK
clk => reg[20][28].CLK
clk => reg[20][29].CLK
clk => reg[20][30].CLK
clk => reg[20][31].CLK
clk => reg[19][0].CLK
clk => reg[19][1].CLK
clk => reg[19][2].CLK
clk => reg[19][3].CLK
clk => reg[19][4].CLK
clk => reg[19][5].CLK
clk => reg[19][6].CLK
clk => reg[19][7].CLK
clk => reg[19][8].CLK
clk => reg[19][9].CLK
clk => reg[19][10].CLK
clk => reg[19][11].CLK
clk => reg[19][12].CLK
clk => reg[19][13].CLK
clk => reg[19][14].CLK
clk => reg[19][15].CLK
clk => reg[19][16].CLK
clk => reg[19][17].CLK
clk => reg[19][18].CLK
clk => reg[19][19].CLK
clk => reg[19][20].CLK
clk => reg[19][21].CLK
clk => reg[19][22].CLK
clk => reg[19][23].CLK
clk => reg[19][24].CLK
clk => reg[19][25].CLK
clk => reg[19][26].CLK
clk => reg[19][27].CLK
clk => reg[19][28].CLK
clk => reg[19][29].CLK
clk => reg[19][30].CLK
clk => reg[19][31].CLK
clk => reg[18][0].CLK
clk => reg[18][1].CLK
clk => reg[18][2].CLK
clk => reg[18][3].CLK
clk => reg[18][4].CLK
clk => reg[18][5].CLK
clk => reg[18][6].CLK
clk => reg[18][7].CLK
clk => reg[18][8].CLK
clk => reg[18][9].CLK
clk => reg[18][10].CLK
clk => reg[18][11].CLK
clk => reg[18][12].CLK
clk => reg[18][13].CLK
clk => reg[18][14].CLK
clk => reg[18][15].CLK
clk => reg[18][16].CLK
clk => reg[18][17].CLK
clk => reg[18][18].CLK
clk => reg[18][19].CLK
clk => reg[18][20].CLK
clk => reg[18][21].CLK
clk => reg[18][22].CLK
clk => reg[18][23].CLK
clk => reg[18][24].CLK
clk => reg[18][25].CLK
clk => reg[18][26].CLK
clk => reg[18][27].CLK
clk => reg[18][28].CLK
clk => reg[18][29].CLK
clk => reg[18][30].CLK
clk => reg[18][31].CLK
clk => reg[17][0].CLK
clk => reg[17][1].CLK
clk => reg[17][2].CLK
clk => reg[17][3].CLK
clk => reg[17][4].CLK
clk => reg[17][5].CLK
clk => reg[17][6].CLK
clk => reg[17][7].CLK
clk => reg[17][8].CLK
clk => reg[17][9].CLK
clk => reg[17][10].CLK
clk => reg[17][11].CLK
clk => reg[17][12].CLK
clk => reg[17][13].CLK
clk => reg[17][14].CLK
clk => reg[17][15].CLK
clk => reg[17][16].CLK
clk => reg[17][17].CLK
clk => reg[17][18].CLK
clk => reg[17][19].CLK
clk => reg[17][20].CLK
clk => reg[17][21].CLK
clk => reg[17][22].CLK
clk => reg[17][23].CLK
clk => reg[17][24].CLK
clk => reg[17][25].CLK
clk => reg[17][26].CLK
clk => reg[17][27].CLK
clk => reg[17][28].CLK
clk => reg[17][29].CLK
clk => reg[17][30].CLK
clk => reg[17][31].CLK
clk => reg[16][0].CLK
clk => reg[16][1].CLK
clk => reg[16][2].CLK
clk => reg[16][3].CLK
clk => reg[16][4].CLK
clk => reg[16][5].CLK
clk => reg[16][6].CLK
clk => reg[16][7].CLK
clk => reg[16][8].CLK
clk => reg[16][9].CLK
clk => reg[16][10].CLK
clk => reg[16][11].CLK
clk => reg[16][12].CLK
clk => reg[16][13].CLK
clk => reg[16][14].CLK
clk => reg[16][15].CLK
clk => reg[16][16].CLK
clk => reg[16][17].CLK
clk => reg[16][18].CLK
clk => reg[16][19].CLK
clk => reg[16][20].CLK
clk => reg[16][21].CLK
clk => reg[16][22].CLK
clk => reg[16][23].CLK
clk => reg[16][24].CLK
clk => reg[16][25].CLK
clk => reg[16][26].CLK
clk => reg[16][27].CLK
clk => reg[16][28].CLK
clk => reg[16][29].CLK
clk => reg[16][30].CLK
clk => reg[16][31].CLK
clk => reg[15][0].CLK
clk => reg[15][1].CLK
clk => reg[15][2].CLK
clk => reg[15][3].CLK
clk => reg[15][4].CLK
clk => reg[15][5].CLK
clk => reg[15][6].CLK
clk => reg[15][7].CLK
clk => reg[15][8].CLK
clk => reg[15][9].CLK
clk => reg[15][10].CLK
clk => reg[15][11].CLK
clk => reg[15][12].CLK
clk => reg[15][13].CLK
clk => reg[15][14].CLK
clk => reg[15][15].CLK
clk => reg[15][16].CLK
clk => reg[15][17].CLK
clk => reg[15][18].CLK
clk => reg[15][19].CLK
clk => reg[15][20].CLK
clk => reg[15][21].CLK
clk => reg[15][22].CLK
clk => reg[15][23].CLK
clk => reg[15][24].CLK
clk => reg[15][25].CLK
clk => reg[15][26].CLK
clk => reg[15][27].CLK
clk => reg[15][28].CLK
clk => reg[15][29].CLK
clk => reg[15][30].CLK
clk => reg[15][31].CLK
clk => reg[14][0].CLK
clk => reg[14][1].CLK
clk => reg[14][2].CLK
clk => reg[14][3].CLK
clk => reg[14][4].CLK
clk => reg[14][5].CLK
clk => reg[14][6].CLK
clk => reg[14][7].CLK
clk => reg[14][8].CLK
clk => reg[14][9].CLK
clk => reg[14][10].CLK
clk => reg[14][11].CLK
clk => reg[14][12].CLK
clk => reg[14][13].CLK
clk => reg[14][14].CLK
clk => reg[14][15].CLK
clk => reg[14][16].CLK
clk => reg[14][17].CLK
clk => reg[14][18].CLK
clk => reg[14][19].CLK
clk => reg[14][20].CLK
clk => reg[14][21].CLK
clk => reg[14][22].CLK
clk => reg[14][23].CLK
clk => reg[14][24].CLK
clk => reg[14][25].CLK
clk => reg[14][26].CLK
clk => reg[14][27].CLK
clk => reg[14][28].CLK
clk => reg[14][29].CLK
clk => reg[14][30].CLK
clk => reg[14][31].CLK
clk => reg[13][0].CLK
clk => reg[13][1].CLK
clk => reg[13][2].CLK
clk => reg[13][3].CLK
clk => reg[13][4].CLK
clk => reg[13][5].CLK
clk => reg[13][6].CLK
clk => reg[13][7].CLK
clk => reg[13][8].CLK
clk => reg[13][9].CLK
clk => reg[13][10].CLK
clk => reg[13][11].CLK
clk => reg[13][12].CLK
clk => reg[13][13].CLK
clk => reg[13][14].CLK
clk => reg[13][15].CLK
clk => reg[13][16].CLK
clk => reg[13][17].CLK
clk => reg[13][18].CLK
clk => reg[13][19].CLK
clk => reg[13][20].CLK
clk => reg[13][21].CLK
clk => reg[13][22].CLK
clk => reg[13][23].CLK
clk => reg[13][24].CLK
clk => reg[13][25].CLK
clk => reg[13][26].CLK
clk => reg[13][27].CLK
clk => reg[13][28].CLK
clk => reg[13][29].CLK
clk => reg[13][30].CLK
clk => reg[13][31].CLK
clk => reg[12][0].CLK
clk => reg[12][1].CLK
clk => reg[12][2].CLK
clk => reg[12][3].CLK
clk => reg[12][4].CLK
clk => reg[12][5].CLK
clk => reg[12][6].CLK
clk => reg[12][7].CLK
clk => reg[12][8].CLK
clk => reg[12][9].CLK
clk => reg[12][10].CLK
clk => reg[12][11].CLK
clk => reg[12][12].CLK
clk => reg[12][13].CLK
clk => reg[12][14].CLK
clk => reg[12][15].CLK
clk => reg[12][16].CLK
clk => reg[12][17].CLK
clk => reg[12][18].CLK
clk => reg[12][19].CLK
clk => reg[12][20].CLK
clk => reg[12][21].CLK
clk => reg[12][22].CLK
clk => reg[12][23].CLK
clk => reg[12][24].CLK
clk => reg[12][25].CLK
clk => reg[12][26].CLK
clk => reg[12][27].CLK
clk => reg[12][28].CLK
clk => reg[12][29].CLK
clk => reg[12][30].CLK
clk => reg[12][31].CLK
clk => reg[11][0].CLK
clk => reg[11][1].CLK
clk => reg[11][2].CLK
clk => reg[11][3].CLK
clk => reg[11][4].CLK
clk => reg[11][5].CLK
clk => reg[11][6].CLK
clk => reg[11][7].CLK
clk => reg[11][8].CLK
clk => reg[11][9].CLK
clk => reg[11][10].CLK
clk => reg[11][11].CLK
clk => reg[11][12].CLK
clk => reg[11][13].CLK
clk => reg[11][14].CLK
clk => reg[11][15].CLK
clk => reg[11][16].CLK
clk => reg[11][17].CLK
clk => reg[11][18].CLK
clk => reg[11][19].CLK
clk => reg[11][20].CLK
clk => reg[11][21].CLK
clk => reg[11][22].CLK
clk => reg[11][23].CLK
clk => reg[11][24].CLK
clk => reg[11][25].CLK
clk => reg[11][26].CLK
clk => reg[11][27].CLK
clk => reg[11][28].CLK
clk => reg[11][29].CLK
clk => reg[11][30].CLK
clk => reg[11][31].CLK
clk => reg[10][0].CLK
clk => reg[10][1].CLK
clk => reg[10][2].CLK
clk => reg[10][3].CLK
clk => reg[10][4].CLK
clk => reg[10][5].CLK
clk => reg[10][6].CLK
clk => reg[10][7].CLK
clk => reg[10][8].CLK
clk => reg[10][9].CLK
clk => reg[10][10].CLK
clk => reg[10][11].CLK
clk => reg[10][12].CLK
clk => reg[10][13].CLK
clk => reg[10][14].CLK
clk => reg[10][15].CLK
clk => reg[10][16].CLK
clk => reg[10][17].CLK
clk => reg[10][18].CLK
clk => reg[10][19].CLK
clk => reg[10][20].CLK
clk => reg[10][21].CLK
clk => reg[10][22].CLK
clk => reg[10][23].CLK
clk => reg[10][24].CLK
clk => reg[10][25].CLK
clk => reg[10][26].CLK
clk => reg[10][27].CLK
clk => reg[10][28].CLK
clk => reg[10][29].CLK
clk => reg[10][30].CLK
clk => reg[10][31].CLK
clk => reg[9][0].CLK
clk => reg[9][1].CLK
clk => reg[9][2].CLK
clk => reg[9][3].CLK
clk => reg[9][4].CLK
clk => reg[9][5].CLK
clk => reg[9][6].CLK
clk => reg[9][7].CLK
clk => reg[9][8].CLK
clk => reg[9][9].CLK
clk => reg[9][10].CLK
clk => reg[9][11].CLK
clk => reg[9][12].CLK
clk => reg[9][13].CLK
clk => reg[9][14].CLK
clk => reg[9][15].CLK
clk => reg[9][16].CLK
clk => reg[9][17].CLK
clk => reg[9][18].CLK
clk => reg[9][19].CLK
clk => reg[9][20].CLK
clk => reg[9][21].CLK
clk => reg[9][22].CLK
clk => reg[9][23].CLK
clk => reg[9][24].CLK
clk => reg[9][25].CLK
clk => reg[9][26].CLK
clk => reg[9][27].CLK
clk => reg[9][28].CLK
clk => reg[9][29].CLK
clk => reg[9][30].CLK
clk => reg[9][31].CLK
clk => reg[8][0].CLK
clk => reg[8][1].CLK
clk => reg[8][2].CLK
clk => reg[8][3].CLK
clk => reg[8][4].CLK
clk => reg[8][5].CLK
clk => reg[8][6].CLK
clk => reg[8][7].CLK
clk => reg[8][8].CLK
clk => reg[8][9].CLK
clk => reg[8][10].CLK
clk => reg[8][11].CLK
clk => reg[8][12].CLK
clk => reg[8][13].CLK
clk => reg[8][14].CLK
clk => reg[8][15].CLK
clk => reg[8][16].CLK
clk => reg[8][17].CLK
clk => reg[8][18].CLK
clk => reg[8][19].CLK
clk => reg[8][20].CLK
clk => reg[8][21].CLK
clk => reg[8][22].CLK
clk => reg[8][23].CLK
clk => reg[8][24].CLK
clk => reg[8][25].CLK
clk => reg[8][26].CLK
clk => reg[8][27].CLK
clk => reg[8][28].CLK
clk => reg[8][29].CLK
clk => reg[8][30].CLK
clk => reg[8][31].CLK
clk => reg[7][0].CLK
clk => reg[7][1].CLK
clk => reg[7][2].CLK
clk => reg[7][3].CLK
clk => reg[7][4].CLK
clk => reg[7][5].CLK
clk => reg[7][6].CLK
clk => reg[7][7].CLK
clk => reg[7][8].CLK
clk => reg[7][9].CLK
clk => reg[7][10].CLK
clk => reg[7][11].CLK
clk => reg[7][12].CLK
clk => reg[7][13].CLK
clk => reg[7][14].CLK
clk => reg[7][15].CLK
clk => reg[7][16].CLK
clk => reg[7][17].CLK
clk => reg[7][18].CLK
clk => reg[7][19].CLK
clk => reg[7][20].CLK
clk => reg[7][21].CLK
clk => reg[7][22].CLK
clk => reg[7][23].CLK
clk => reg[7][24].CLK
clk => reg[7][25].CLK
clk => reg[7][26].CLK
clk => reg[7][27].CLK
clk => reg[7][28].CLK
clk => reg[7][29].CLK
clk => reg[7][30].CLK
clk => reg[7][31].CLK
clk => reg[6][0].CLK
clk => reg[6][1].CLK
clk => reg[6][2].CLK
clk => reg[6][3].CLK
clk => reg[6][4].CLK
clk => reg[6][5].CLK
clk => reg[6][6].CLK
clk => reg[6][7].CLK
clk => reg[6][8].CLK
clk => reg[6][9].CLK
clk => reg[6][10].CLK
clk => reg[6][11].CLK
clk => reg[6][12].CLK
clk => reg[6][13].CLK
clk => reg[6][14].CLK
clk => reg[6][15].CLK
clk => reg[6][16].CLK
clk => reg[6][17].CLK
clk => reg[6][18].CLK
clk => reg[6][19].CLK
clk => reg[6][20].CLK
clk => reg[6][21].CLK
clk => reg[6][22].CLK
clk => reg[6][23].CLK
clk => reg[6][24].CLK
clk => reg[6][25].CLK
clk => reg[6][26].CLK
clk => reg[6][27].CLK
clk => reg[6][28].CLK
clk => reg[6][29].CLK
clk => reg[6][30].CLK
clk => reg[6][31].CLK
clk => reg[5][0].CLK
clk => reg[5][1].CLK
clk => reg[5][2].CLK
clk => reg[5][3].CLK
clk => reg[5][4].CLK
clk => reg[5][5].CLK
clk => reg[5][6].CLK
clk => reg[5][7].CLK
clk => reg[5][8].CLK
clk => reg[5][9].CLK
clk => reg[5][10].CLK
clk => reg[5][11].CLK
clk => reg[5][12].CLK
clk => reg[5][13].CLK
clk => reg[5][14].CLK
clk => reg[5][15].CLK
clk => reg[5][16].CLK
clk => reg[5][17].CLK
clk => reg[5][18].CLK
clk => reg[5][19].CLK
clk => reg[5][20].CLK
clk => reg[5][21].CLK
clk => reg[5][22].CLK
clk => reg[5][23].CLK
clk => reg[5][24].CLK
clk => reg[5][25].CLK
clk => reg[5][26].CLK
clk => reg[5][27].CLK
clk => reg[5][28].CLK
clk => reg[5][29].CLK
clk => reg[5][30].CLK
clk => reg[5][31].CLK
clk => reg[4][0].CLK
clk => reg[4][1].CLK
clk => reg[4][2].CLK
clk => reg[4][3].CLK
clk => reg[4][4].CLK
clk => reg[4][5].CLK
clk => reg[4][6].CLK
clk => reg[4][7].CLK
clk => reg[4][8].CLK
clk => reg[4][9].CLK
clk => reg[4][10].CLK
clk => reg[4][11].CLK
clk => reg[4][12].CLK
clk => reg[4][13].CLK
clk => reg[4][14].CLK
clk => reg[4][15].CLK
clk => reg[4][16].CLK
clk => reg[4][17].CLK
clk => reg[4][18].CLK
clk => reg[4][19].CLK
clk => reg[4][20].CLK
clk => reg[4][21].CLK
clk => reg[4][22].CLK
clk => reg[4][23].CLK
clk => reg[4][24].CLK
clk => reg[4][25].CLK
clk => reg[4][26].CLK
clk => reg[4][27].CLK
clk => reg[4][28].CLK
clk => reg[4][29].CLK
clk => reg[4][30].CLK
clk => reg[4][31].CLK
clk => reg[3][0].CLK
clk => reg[3][1].CLK
clk => reg[3][2].CLK
clk => reg[3][3].CLK
clk => reg[3][4].CLK
clk => reg[3][5].CLK
clk => reg[3][6].CLK
clk => reg[3][7].CLK
clk => reg[3][8].CLK
clk => reg[3][9].CLK
clk => reg[3][10].CLK
clk => reg[3][11].CLK
clk => reg[3][12].CLK
clk => reg[3][13].CLK
clk => reg[3][14].CLK
clk => reg[3][15].CLK
clk => reg[3][16].CLK
clk => reg[3][17].CLK
clk => reg[3][18].CLK
clk => reg[3][19].CLK
clk => reg[3][20].CLK
clk => reg[3][21].CLK
clk => reg[3][22].CLK
clk => reg[3][23].CLK
clk => reg[3][24].CLK
clk => reg[3][25].CLK
clk => reg[3][26].CLK
clk => reg[3][27].CLK
clk => reg[3][28].CLK
clk => reg[3][29].CLK
clk => reg[3][30].CLK
clk => reg[3][31].CLK
clk => reg[2][0].CLK
clk => reg[2][1].CLK
clk => reg[2][2].CLK
clk => reg[2][3].CLK
clk => reg[2][4].CLK
clk => reg[2][5].CLK
clk => reg[2][6].CLK
clk => reg[2][7].CLK
clk => reg[2][8].CLK
clk => reg[2][9].CLK
clk => reg[2][10].CLK
clk => reg[2][11].CLK
clk => reg[2][12].CLK
clk => reg[2][13].CLK
clk => reg[2][14].CLK
clk => reg[2][15].CLK
clk => reg[2][16].CLK
clk => reg[2][17].CLK
clk => reg[2][18].CLK
clk => reg[2][19].CLK
clk => reg[2][20].CLK
clk => reg[2][21].CLK
clk => reg[2][22].CLK
clk => reg[2][23].CLK
clk => reg[2][24].CLK
clk => reg[2][25].CLK
clk => reg[2][26].CLK
clk => reg[2][27].CLK
clk => reg[2][28].CLK
clk => reg[2][29].CLK
clk => reg[2][30].CLK
clk => reg[2][31].CLK
clk => reg[1][0].CLK
clk => reg[1][1].CLK
clk => reg[1][2].CLK
clk => reg[1][3].CLK
clk => reg[1][4].CLK
clk => reg[1][5].CLK
clk => reg[1][6].CLK
clk => reg[1][7].CLK
clk => reg[1][8].CLK
clk => reg[1][9].CLK
clk => reg[1][10].CLK
clk => reg[1][11].CLK
clk => reg[1][12].CLK
clk => reg[1][13].CLK
clk => reg[1][14].CLK
clk => reg[1][15].CLK
clk => reg[1][16].CLK
clk => reg[1][17].CLK
clk => reg[1][18].CLK
clk => reg[1][19].CLK
clk => reg[1][20].CLK
clk => reg[1][21].CLK
clk => reg[1][22].CLK
clk => reg[1][23].CLK
clk => reg[1][24].CLK
clk => reg[1][25].CLK
clk => reg[1][26].CLK
clk => reg[1][27].CLK
clk => reg[1][28].CLK
clk => reg[1][29].CLK
clk => reg[1][30].CLK
clk => reg[1][31].CLK
clk => reg[0][0].CLK
clk => reg[0][1].CLK
clk => reg[0][2].CLK
clk => reg[0][3].CLK
clk => reg[0][4].CLK
clk => reg[0][5].CLK
clk => reg[0][6].CLK
clk => reg[0][7].CLK
clk => reg[0][8].CLK
clk => reg[0][9].CLK
clk => reg[0][10].CLK
clk => reg[0][11].CLK
clk => reg[0][12].CLK
clk => reg[0][13].CLK
clk => reg[0][14].CLK
clk => reg[0][15].CLK
clk => reg[0][16].CLK
clk => reg[0][17].CLK
clk => reg[0][18].CLK
clk => reg[0][19].CLK
clk => reg[0][20].CLK
clk => reg[0][21].CLK
clk => reg[0][22].CLK
clk => reg[0][23].CLK
clk => reg[0][24].CLK
clk => reg[0][25].CLK
clk => reg[0][26].CLK
clk => reg[0][27].CLK
clk => reg[0][28].CLK
clk => reg[0][29].CLK
clk => reg[0][30].CLK
clk => reg[0][31].CLK
wren => process_0.IN1
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rst => reg.OUTPUTSELECT
rs1[0] => Mux0.IN4
rs1[0] => Mux1.IN4
rs1[0] => Mux2.IN4
rs1[0] => Mux3.IN4
rs1[0] => Mux4.IN4
rs1[0] => Mux5.IN4
rs1[0] => Mux6.IN4
rs1[0] => Mux7.IN4
rs1[0] => Mux8.IN4
rs1[0] => Mux9.IN4
rs1[0] => Mux10.IN4
rs1[0] => Mux11.IN4
rs1[0] => Mux12.IN4
rs1[0] => Mux13.IN4
rs1[0] => Mux14.IN4
rs1[0] => Mux15.IN4
rs1[0] => Mux16.IN4
rs1[0] => Mux17.IN4
rs1[0] => Mux18.IN4
rs1[0] => Mux19.IN4
rs1[0] => Mux20.IN4
rs1[0] => Mux21.IN4
rs1[0] => Mux22.IN4
rs1[0] => Mux23.IN4
rs1[0] => Mux24.IN4
rs1[0] => Mux25.IN4
rs1[0] => Mux26.IN4
rs1[0] => Mux27.IN4
rs1[0] => Mux28.IN4
rs1[0] => Mux29.IN4
rs1[0] => Mux30.IN4
rs1[0] => Mux31.IN4
rs1[1] => Mux0.IN3
rs1[1] => Mux1.IN3
rs1[1] => Mux2.IN3
rs1[1] => Mux3.IN3
rs1[1] => Mux4.IN3
rs1[1] => Mux5.IN3
rs1[1] => Mux6.IN3
rs1[1] => Mux7.IN3
rs1[1] => Mux8.IN3
rs1[1] => Mux9.IN3
rs1[1] => Mux10.IN3
rs1[1] => Mux11.IN3
rs1[1] => Mux12.IN3
rs1[1] => Mux13.IN3
rs1[1] => Mux14.IN3
rs1[1] => Mux15.IN3
rs1[1] => Mux16.IN3
rs1[1] => Mux17.IN3
rs1[1] => Mux18.IN3
rs1[1] => Mux19.IN3
rs1[1] => Mux20.IN3
rs1[1] => Mux21.IN3
rs1[1] => Mux22.IN3
rs1[1] => Mux23.IN3
rs1[1] => Mux24.IN3
rs1[1] => Mux25.IN3
rs1[1] => Mux26.IN3
rs1[1] => Mux27.IN3
rs1[1] => Mux28.IN3
rs1[1] => Mux29.IN3
rs1[1] => Mux30.IN3
rs1[1] => Mux31.IN3
rs1[2] => Mux0.IN2
rs1[2] => Mux1.IN2
rs1[2] => Mux2.IN2
rs1[2] => Mux3.IN2
rs1[2] => Mux4.IN2
rs1[2] => Mux5.IN2
rs1[2] => Mux6.IN2
rs1[2] => Mux7.IN2
rs1[2] => Mux8.IN2
rs1[2] => Mux9.IN2
rs1[2] => Mux10.IN2
rs1[2] => Mux11.IN2
rs1[2] => Mux12.IN2
rs1[2] => Mux13.IN2
rs1[2] => Mux14.IN2
rs1[2] => Mux15.IN2
rs1[2] => Mux16.IN2
rs1[2] => Mux17.IN2
rs1[2] => Mux18.IN2
rs1[2] => Mux19.IN2
rs1[2] => Mux20.IN2
rs1[2] => Mux21.IN2
rs1[2] => Mux22.IN2
rs1[2] => Mux23.IN2
rs1[2] => Mux24.IN2
rs1[2] => Mux25.IN2
rs1[2] => Mux26.IN2
rs1[2] => Mux27.IN2
rs1[2] => Mux28.IN2
rs1[2] => Mux29.IN2
rs1[2] => Mux30.IN2
rs1[2] => Mux31.IN2
rs1[3] => Mux0.IN1
rs1[3] => Mux1.IN1
rs1[3] => Mux2.IN1
rs1[3] => Mux3.IN1
rs1[3] => Mux4.IN1
rs1[3] => Mux5.IN1
rs1[3] => Mux6.IN1
rs1[3] => Mux7.IN1
rs1[3] => Mux8.IN1
rs1[3] => Mux9.IN1
rs1[3] => Mux10.IN1
rs1[3] => Mux11.IN1
rs1[3] => Mux12.IN1
rs1[3] => Mux13.IN1
rs1[3] => Mux14.IN1
rs1[3] => Mux15.IN1
rs1[3] => Mux16.IN1
rs1[3] => Mux17.IN1
rs1[3] => Mux18.IN1
rs1[3] => Mux19.IN1
rs1[3] => Mux20.IN1
rs1[3] => Mux21.IN1
rs1[3] => Mux22.IN1
rs1[3] => Mux23.IN1
rs1[3] => Mux24.IN1
rs1[3] => Mux25.IN1
rs1[3] => Mux26.IN1
rs1[3] => Mux27.IN1
rs1[3] => Mux28.IN1
rs1[3] => Mux29.IN1
rs1[3] => Mux30.IN1
rs1[3] => Mux31.IN1
rs1[4] => Mux0.IN0
rs1[4] => Mux1.IN0
rs1[4] => Mux2.IN0
rs1[4] => Mux3.IN0
rs1[4] => Mux4.IN0
rs1[4] => Mux5.IN0
rs1[4] => Mux6.IN0
rs1[4] => Mux7.IN0
rs1[4] => Mux8.IN0
rs1[4] => Mux9.IN0
rs1[4] => Mux10.IN0
rs1[4] => Mux11.IN0
rs1[4] => Mux12.IN0
rs1[4] => Mux13.IN0
rs1[4] => Mux14.IN0
rs1[4] => Mux15.IN0
rs1[4] => Mux16.IN0
rs1[4] => Mux17.IN0
rs1[4] => Mux18.IN0
rs1[4] => Mux19.IN0
rs1[4] => Mux20.IN0
rs1[4] => Mux21.IN0
rs1[4] => Mux22.IN0
rs1[4] => Mux23.IN0
rs1[4] => Mux24.IN0
rs1[4] => Mux25.IN0
rs1[4] => Mux26.IN0
rs1[4] => Mux27.IN0
rs1[4] => Mux28.IN0
rs1[4] => Mux29.IN0
rs1[4] => Mux30.IN0
rs1[4] => Mux31.IN0
rs2[0] => Mux32.IN4
rs2[0] => Mux33.IN4
rs2[0] => Mux34.IN4
rs2[0] => Mux35.IN4
rs2[0] => Mux36.IN4
rs2[0] => Mux37.IN4
rs2[0] => Mux38.IN4
rs2[0] => Mux39.IN4
rs2[0] => Mux40.IN4
rs2[0] => Mux41.IN4
rs2[0] => Mux42.IN4
rs2[0] => Mux43.IN4
rs2[0] => Mux44.IN4
rs2[0] => Mux45.IN4
rs2[0] => Mux46.IN4
rs2[0] => Mux47.IN4
rs2[0] => Mux48.IN4
rs2[0] => Mux49.IN4
rs2[0] => Mux50.IN4
rs2[0] => Mux51.IN4
rs2[0] => Mux52.IN4
rs2[0] => Mux53.IN4
rs2[0] => Mux54.IN4
rs2[0] => Mux55.IN4
rs2[0] => Mux56.IN4
rs2[0] => Mux57.IN4
rs2[0] => Mux58.IN4
rs2[0] => Mux59.IN4
rs2[0] => Mux60.IN4
rs2[0] => Mux61.IN4
rs2[0] => Mux62.IN4
rs2[0] => Mux63.IN4
rs2[1] => Mux32.IN3
rs2[1] => Mux33.IN3
rs2[1] => Mux34.IN3
rs2[1] => Mux35.IN3
rs2[1] => Mux36.IN3
rs2[1] => Mux37.IN3
rs2[1] => Mux38.IN3
rs2[1] => Mux39.IN3
rs2[1] => Mux40.IN3
rs2[1] => Mux41.IN3
rs2[1] => Mux42.IN3
rs2[1] => Mux43.IN3
rs2[1] => Mux44.IN3
rs2[1] => Mux45.IN3
rs2[1] => Mux46.IN3
rs2[1] => Mux47.IN3
rs2[1] => Mux48.IN3
rs2[1] => Mux49.IN3
rs2[1] => Mux50.IN3
rs2[1] => Mux51.IN3
rs2[1] => Mux52.IN3
rs2[1] => Mux53.IN3
rs2[1] => Mux54.IN3
rs2[1] => Mux55.IN3
rs2[1] => Mux56.IN3
rs2[1] => Mux57.IN3
rs2[1] => Mux58.IN3
rs2[1] => Mux59.IN3
rs2[1] => Mux60.IN3
rs2[1] => Mux61.IN3
rs2[1] => Mux62.IN3
rs2[1] => Mux63.IN3
rs2[2] => Mux32.IN2
rs2[2] => Mux33.IN2
rs2[2] => Mux34.IN2
rs2[2] => Mux35.IN2
rs2[2] => Mux36.IN2
rs2[2] => Mux37.IN2
rs2[2] => Mux38.IN2
rs2[2] => Mux39.IN2
rs2[2] => Mux40.IN2
rs2[2] => Mux41.IN2
rs2[2] => Mux42.IN2
rs2[2] => Mux43.IN2
rs2[2] => Mux44.IN2
rs2[2] => Mux45.IN2
rs2[2] => Mux46.IN2
rs2[2] => Mux47.IN2
rs2[2] => Mux48.IN2
rs2[2] => Mux49.IN2
rs2[2] => Mux50.IN2
rs2[2] => Mux51.IN2
rs2[2] => Mux52.IN2
rs2[2] => Mux53.IN2
rs2[2] => Mux54.IN2
rs2[2] => Mux55.IN2
rs2[2] => Mux56.IN2
rs2[2] => Mux57.IN2
rs2[2] => Mux58.IN2
rs2[2] => Mux59.IN2
rs2[2] => Mux60.IN2
rs2[2] => Mux61.IN2
rs2[2] => Mux62.IN2
rs2[2] => Mux63.IN2
rs2[3] => Mux32.IN1
rs2[3] => Mux33.IN1
rs2[3] => Mux34.IN1
rs2[3] => Mux35.IN1
rs2[3] => Mux36.IN1
rs2[3] => Mux37.IN1
rs2[3] => Mux38.IN1
rs2[3] => Mux39.IN1
rs2[3] => Mux40.IN1
rs2[3] => Mux41.IN1
rs2[3] => Mux42.IN1
rs2[3] => Mux43.IN1
rs2[3] => Mux44.IN1
rs2[3] => Mux45.IN1
rs2[3] => Mux46.IN1
rs2[3] => Mux47.IN1
rs2[3] => Mux48.IN1
rs2[3] => Mux49.IN1
rs2[3] => Mux50.IN1
rs2[3] => Mux51.IN1
rs2[3] => Mux52.IN1
rs2[3] => Mux53.IN1
rs2[3] => Mux54.IN1
rs2[3] => Mux55.IN1
rs2[3] => Mux56.IN1
rs2[3] => Mux57.IN1
rs2[3] => Mux58.IN1
rs2[3] => Mux59.IN1
rs2[3] => Mux60.IN1
rs2[3] => Mux61.IN1
rs2[3] => Mux62.IN1
rs2[3] => Mux63.IN1
rs2[4] => Mux32.IN0
rs2[4] => Mux33.IN0
rs2[4] => Mux34.IN0
rs2[4] => Mux35.IN0
rs2[4] => Mux36.IN0
rs2[4] => Mux37.IN0
rs2[4] => Mux38.IN0
rs2[4] => Mux39.IN0
rs2[4] => Mux40.IN0
rs2[4] => Mux41.IN0
rs2[4] => Mux42.IN0
rs2[4] => Mux43.IN0
rs2[4] => Mux44.IN0
rs2[4] => Mux45.IN0
rs2[4] => Mux46.IN0
rs2[4] => Mux47.IN0
rs2[4] => Mux48.IN0
rs2[4] => Mux49.IN0
rs2[4] => Mux50.IN0
rs2[4] => Mux51.IN0
rs2[4] => Mux52.IN0
rs2[4] => Mux53.IN0
rs2[4] => Mux54.IN0
rs2[4] => Mux55.IN0
rs2[4] => Mux56.IN0
rs2[4] => Mux57.IN0
rs2[4] => Mux58.IN0
rs2[4] => Mux59.IN0
rs2[4] => Mux60.IN0
rs2[4] => Mux61.IN0
rs2[4] => Mux62.IN0
rs2[4] => Mux63.IN0
rd[0] => Decoder0.IN4
rd[0] => Equal0.IN4
rd[1] => Decoder0.IN3
rd[1] => Equal0.IN3
rd[2] => Decoder0.IN2
rd[2] => Equal0.IN2
rd[3] => Decoder0.IN1
rd[3] => Equal0.IN1
rd[4] => Decoder0.IN0
rd[4] => Equal0.IN0
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[0] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[1] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[2] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[3] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[4] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[5] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[6] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[7] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[8] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[9] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[10] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[11] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[12] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[13] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[14] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[15] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[16] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[17] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[18] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[19] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[20] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[21] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[22] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[23] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[24] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[25] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[26] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[27] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[28] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[29] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[30] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
data[31] => reg.DATAB
ro1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ro1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ro1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ro1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ro1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ro1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ro1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ro1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ro1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ro1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ro1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ro1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ro1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ro1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ro1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ro1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ro1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ro1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ro1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ro1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ro1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ro1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ro1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ro1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ro1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ro1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ro1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ro1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ro1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ro1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ro1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ro1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ro2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
ro2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
ro2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
ro2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
ro2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
ro2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
ro2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
ro2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
ro2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
ro2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
ro2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
ro2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
ro2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
ro2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
ro2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
ro2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
ro2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
ro2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
ro2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
ro2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
ro2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
ro2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
ro2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
ro2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
ro2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
ro2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
ro2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
ro2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
ro2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
ro2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
ro2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
ro2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|processador|breg_ula:breg_ula|controleULA:controleULA
opin[0] => Equal0.IN6
opin[0] => Equal1.IN6
opin[1] => Equal0.IN5
opin[1] => Equal1.IN5
opin[2] => Equal0.IN4
opin[2] => Equal1.IN3
opin[3] => Equal0.IN1
opin[3] => Equal1.IN2
opin[4] => Equal0.IN3
opin[4] => Equal1.IN4
opin[5] => Equal0.IN2
opin[5] => Equal1.IN1
opin[6] => Equal0.IN0
opin[6] => Equal1.IN0
opin[7] => ~NO_FANOUT~
opin[8] => ~NO_FANOUT~
opin[9] => ~NO_FANOUT~
opin[10] => ~NO_FANOUT~
opin[11] => ~NO_FANOUT~
opin[12] => Mux1.IN10
opin[12] => Mux2.IN10
opin[12] => Mux3.IN10
opin[12] => Mux4.IN10
opin[12] => Mux5.IN10
opin[12] => Mux6.IN10
opin[12] => Mux8.IN19
opin[12] => Mux9.IN19
opin[12] => Mux10.IN19
opin[12] => Mux11.IN19
opin[13] => Mux0.IN5
opin[13] => Mux1.IN9
opin[13] => Mux2.IN9
opin[13] => Mux3.IN9
opin[13] => Mux4.IN9
opin[13] => Mux5.IN9
opin[13] => Mux6.IN9
opin[13] => Mux7.IN5
opin[13] => Mux8.IN18
opin[13] => Mux9.IN18
opin[13] => Mux10.IN18
opin[13] => Mux11.IN18
opin[14] => Mux0.IN4
opin[14] => Mux1.IN8
opin[14] => Mux2.IN8
opin[14] => Mux3.IN8
opin[14] => Mux4.IN8
opin[14] => Mux5.IN8
opin[14] => Mux6.IN8
opin[14] => Mux7.IN4
opin[14] => Mux8.IN17
opin[14] => Mux9.IN17
opin[14] => Mux10.IN17
opin[14] => Mux11.IN17
opin[15] => ~NO_FANOUT~
opin[16] => ~NO_FANOUT~
opin[17] => ~NO_FANOUT~
opin[18] => ~NO_FANOUT~
opin[19] => ~NO_FANOUT~
opin[20] => ~NO_FANOUT~
opin[21] => ~NO_FANOUT~
opin[22] => ~NO_FANOUT~
opin[23] => ~NO_FANOUT~
opin[24] => ~NO_FANOUT~
opin[25] => ~NO_FANOUT~
opin[26] => ~NO_FANOUT~
opin[27] => ~NO_FANOUT~
opin[28] => ~NO_FANOUT~
opin[29] => ~NO_FANOUT~
opin[30] => Mux8.IN16
opin[30] => Mux9.IN16
opin[30] => Mux10.IN16
opin[30] => Mux11.IN16
opin[30] => Mux3.IN7
opin[31] => ~NO_FANOUT~
ALUOp[0] => Equal2.IN1
ALUOp[0] => Equal3.IN1
ALUOp[0] => Equal4.IN1
ALUOp[1] => Equal2.IN0
ALUOp[1] => Equal3.IN0
ALUOp[1] => Equal4.IN0
opout[0] <= aux.DB_MAX_OUTPUT_PORT_TYPE
opout[1] <= aux.DB_MAX_OUTPUT_PORT_TYPE
opout[2] <= aux.DB_MAX_OUTPUT_PORT_TYPE
opout[3] <= aux.DB_MAX_OUTPUT_PORT_TYPE


|processador|breg_ula:breg_ula|genImm32:genImm32
instr[0] => Mux7.IN263
instr[0] => Mux8.IN263
instr[0] => Mux9.IN263
instr[0] => Mux10.IN263
instr[0] => Mux11.IN263
instr[0] => Mux12.IN263
instr[0] => Mux13.IN263
instr[0] => Mux14.IN263
instr[0] => Mux15.IN263
instr[0] => Mux16.IN263
instr[0] => Mux17.IN263
instr[0] => Mux18.IN263
instr[0] => Mux19.IN263
instr[0] => Mux20.IN263
instr[0] => Mux21.IN263
instr[0] => Mux22.IN263
instr[0] => Mux23.IN263
instr[0] => Mux24.IN263
instr[0] => Mux25.IN263
instr[0] => Mux26.IN263
instr[0] => Mux27.IN263
instr[0] => Mux28.IN263
instr[0] => Mux29.IN263
instr[0] => Mux30.IN263
instr[0] => Mux31.IN263
instr[0] => Mux32.IN263
instr[0] => Mux33.IN263
instr[0] => Mux34.IN263
instr[0] => Mux35.IN263
instr[0] => Mux36.IN263
instr[0] => Mux37.IN263
instr[0] => Mux38.IN263
instr[1] => Mux7.IN262
instr[1] => Mux8.IN262
instr[1] => Mux9.IN262
instr[1] => Mux10.IN262
instr[1] => Mux11.IN262
instr[1] => Mux12.IN262
instr[1] => Mux13.IN262
instr[1] => Mux14.IN262
instr[1] => Mux15.IN262
instr[1] => Mux16.IN262
instr[1] => Mux17.IN262
instr[1] => Mux18.IN262
instr[1] => Mux19.IN262
instr[1] => Mux20.IN262
instr[1] => Mux21.IN262
instr[1] => Mux22.IN262
instr[1] => Mux23.IN262
instr[1] => Mux24.IN262
instr[1] => Mux25.IN262
instr[1] => Mux26.IN262
instr[1] => Mux27.IN262
instr[1] => Mux28.IN262
instr[1] => Mux29.IN262
instr[1] => Mux30.IN262
instr[1] => Mux31.IN262
instr[1] => Mux32.IN262
instr[1] => Mux33.IN262
instr[1] => Mux34.IN262
instr[1] => Mux35.IN262
instr[1] => Mux36.IN262
instr[1] => Mux37.IN262
instr[1] => Mux38.IN262
instr[2] => Mux7.IN261
instr[2] => Mux8.IN261
instr[2] => Mux9.IN261
instr[2] => Mux10.IN261
instr[2] => Mux11.IN261
instr[2] => Mux12.IN261
instr[2] => Mux13.IN261
instr[2] => Mux14.IN261
instr[2] => Mux15.IN261
instr[2] => Mux16.IN261
instr[2] => Mux17.IN261
instr[2] => Mux18.IN261
instr[2] => Mux19.IN261
instr[2] => Mux20.IN261
instr[2] => Mux21.IN261
instr[2] => Mux22.IN261
instr[2] => Mux23.IN261
instr[2] => Mux24.IN261
instr[2] => Mux25.IN261
instr[2] => Mux26.IN261
instr[2] => Mux27.IN261
instr[2] => Mux28.IN261
instr[2] => Mux29.IN261
instr[2] => Mux30.IN261
instr[2] => Mux31.IN261
instr[2] => Mux32.IN261
instr[2] => Mux33.IN261
instr[2] => Mux34.IN261
instr[2] => Mux35.IN261
instr[2] => Mux36.IN261
instr[2] => Mux37.IN261
instr[2] => Mux38.IN261
instr[3] => Mux7.IN260
instr[3] => Mux8.IN260
instr[3] => Mux9.IN260
instr[3] => Mux10.IN260
instr[3] => Mux11.IN260
instr[3] => Mux12.IN260
instr[3] => Mux13.IN260
instr[3] => Mux14.IN260
instr[3] => Mux15.IN260
instr[3] => Mux16.IN260
instr[3] => Mux17.IN260
instr[3] => Mux18.IN260
instr[3] => Mux19.IN260
instr[3] => Mux20.IN260
instr[3] => Mux21.IN260
instr[3] => Mux22.IN260
instr[3] => Mux23.IN260
instr[3] => Mux24.IN260
instr[3] => Mux25.IN260
instr[3] => Mux26.IN260
instr[3] => Mux27.IN260
instr[3] => Mux28.IN260
instr[3] => Mux29.IN260
instr[3] => Mux30.IN260
instr[3] => Mux31.IN260
instr[3] => Mux32.IN260
instr[3] => Mux33.IN260
instr[3] => Mux34.IN260
instr[3] => Mux35.IN260
instr[3] => Mux36.IN260
instr[3] => Mux37.IN260
instr[3] => Mux38.IN260
instr[4] => Mux7.IN259
instr[4] => Mux8.IN259
instr[4] => Mux9.IN259
instr[4] => Mux10.IN259
instr[4] => Mux11.IN259
instr[4] => Mux12.IN259
instr[4] => Mux13.IN259
instr[4] => Mux14.IN259
instr[4] => Mux15.IN259
instr[4] => Mux16.IN259
instr[4] => Mux17.IN259
instr[4] => Mux18.IN259
instr[4] => Mux19.IN259
instr[4] => Mux20.IN259
instr[4] => Mux21.IN259
instr[4] => Mux22.IN259
instr[4] => Mux23.IN259
instr[4] => Mux24.IN259
instr[4] => Mux25.IN259
instr[4] => Mux26.IN259
instr[4] => Mux27.IN259
instr[4] => Mux28.IN259
instr[4] => Mux29.IN259
instr[4] => Mux30.IN259
instr[4] => Mux31.IN259
instr[4] => Mux32.IN259
instr[4] => Mux33.IN259
instr[4] => Mux34.IN259
instr[4] => Mux35.IN259
instr[4] => Mux36.IN259
instr[4] => Mux37.IN259
instr[4] => Mux38.IN259
instr[5] => Mux7.IN258
instr[5] => Mux8.IN258
instr[5] => Mux9.IN258
instr[5] => Mux10.IN258
instr[5] => Mux11.IN258
instr[5] => Mux12.IN258
instr[5] => Mux13.IN258
instr[5] => Mux14.IN258
instr[5] => Mux15.IN258
instr[5] => Mux16.IN258
instr[5] => Mux17.IN258
instr[5] => Mux18.IN258
instr[5] => Mux19.IN258
instr[5] => Mux20.IN258
instr[5] => Mux21.IN258
instr[5] => Mux22.IN258
instr[5] => Mux23.IN258
instr[5] => Mux24.IN258
instr[5] => Mux25.IN258
instr[5] => Mux26.IN258
instr[5] => Mux27.IN258
instr[5] => Mux28.IN258
instr[5] => Mux29.IN258
instr[5] => Mux30.IN258
instr[5] => Mux31.IN258
instr[5] => Mux32.IN258
instr[5] => Mux33.IN258
instr[5] => Mux34.IN258
instr[5] => Mux35.IN258
instr[5] => Mux36.IN258
instr[5] => Mux37.IN258
instr[5] => Mux38.IN258
instr[6] => Mux7.IN257
instr[6] => Mux8.IN257
instr[6] => Mux9.IN257
instr[6] => Mux10.IN257
instr[6] => Mux11.IN257
instr[6] => Mux12.IN257
instr[6] => Mux13.IN257
instr[6] => Mux14.IN257
instr[6] => Mux15.IN257
instr[6] => Mux16.IN257
instr[6] => Mux17.IN257
instr[6] => Mux18.IN257
instr[6] => Mux19.IN257
instr[6] => Mux20.IN257
instr[6] => Mux21.IN257
instr[6] => Mux22.IN257
instr[6] => Mux23.IN257
instr[6] => Mux24.IN257
instr[6] => Mux25.IN257
instr[6] => Mux26.IN257
instr[6] => Mux27.IN257
instr[6] => Mux28.IN257
instr[6] => Mux29.IN257
instr[6] => Mux30.IN257
instr[6] => Mux31.IN257
instr[6] => Mux32.IN257
instr[6] => Mux33.IN257
instr[6] => Mux34.IN257
instr[6] => Mux35.IN257
instr[6] => Mux36.IN257
instr[6] => Mux37.IN257
instr[6] => Mux38.IN257
instr[7] => Mux27.IN32
instr[7] => Mux38.IN98
instr[8] => Mux37.IN96
instr[8] => Mux37.IN32
instr[9] => Mux36.IN96
instr[9] => Mux36.IN32
instr[10] => Mux35.IN96
instr[10] => Mux35.IN32
instr[11] => Mux34.IN96
instr[11] => Mux34.IN32
instr[12] => Mux0.IN5
instr[12] => Mux1.IN5
instr[12] => Mux2.IN5
instr[12] => Mux3.IN5
instr[12] => Mux4.IN5
instr[12] => Mux5.IN5
instr[12] => Mux6.IN5
instr[12] => Mux26.IN106
instr[12] => Mux26.IN74
instr[12] => Mux26.IN18
instr[13] => Mux0.IN4
instr[13] => Mux1.IN4
instr[13] => Mux2.IN4
instr[13] => Mux3.IN4
instr[13] => Mux4.IN4
instr[13] => Mux5.IN4
instr[13] => Mux6.IN4
instr[13] => Mux25.IN106
instr[13] => Mux25.IN74
instr[13] => Mux25.IN18
instr[14] => Mux24.IN106
instr[14] => Mux24.IN74
instr[14] => Mux24.IN18
instr[15] => Mux23.IN106
instr[15] => Mux23.IN74
instr[15] => Mux23.IN18
instr[16] => Mux22.IN106
instr[16] => Mux22.IN74
instr[16] => Mux22.IN18
instr[17] => Mux21.IN106
instr[17] => Mux21.IN74
instr[17] => Mux21.IN18
instr[18] => Mux20.IN106
instr[18] => Mux20.IN74
instr[18] => Mux20.IN18
instr[19] => Mux19.IN106
instr[19] => Mux19.IN74
instr[19] => Mux19.IN18
instr[20] => Mux18.IN106
instr[20] => Mux18.IN74
instr[20] => Mux27.IN20
instr[20] => Mux38.IN133
instr[20] => Mux38.IN132
instr[20] => Mux38.IN131
instr[20] => Mux38.IN130
instr[20] => Mux38.IN129
instr[20] => Mux38.IN128
instr[20] => Mux38.IN127
instr[20] => Mux38.IN126
instr[20] => Mux38.IN125
instr[20] => Mux38.IN124
instr[20] => Mux38.IN123
instr[20] => Mux38.IN122
instr[20] => Mux38.IN121
instr[20] => Mux38.IN120
instr[20] => Mux38.IN119
instr[20] => Mux38.IN118
instr[20] => Mux38.IN117
instr[20] => Mux38.IN116
instr[20] => Mux38.IN115
instr[20] => Mux38.IN114
instr[20] => Mux38.IN113
instr[20] => Mux38.IN112
instr[20] => Mux38.IN111
instr[20] => Mux38.IN109
instr[20] => Mux38.IN108
instr[20] => Mux38.IN107
instr[20] => Mux38.IN106
instr[20] => Mux38.IN105
instr[20] => Mux38.IN104
instr[20] => Mux38.IN103
instr[20] => Mux38.IN102
instr[20] => Mux38.IN101
instr[20] => Mux38.IN100
instr[20] => Mux38.IN99
instr[20] => Mux38.IN97
instr[20] => Mux38.IN96
instr[20] => Mux38.IN95
instr[20] => Mux38.IN94
instr[20] => Mux38.IN93
instr[20] => Mux38.IN92
instr[20] => Mux38.IN91
instr[20] => Mux38.IN90
instr[20] => Mux38.IN89
instr[20] => Mux38.IN88
instr[20] => Mux38.IN87
instr[20] => Mux38.IN86
instr[20] => Mux38.IN85
instr[20] => Mux38.IN84
instr[20] => Mux38.IN83
instr[20] => Mux38.IN81
instr[20] => Mux38.IN80
instr[20] => Mux38.IN79
instr[20] => Mux38.IN77
instr[20] => Mux38.IN76
instr[20] => Mux38.IN75
instr[20] => Mux38.IN74
instr[20] => Mux38.IN73
instr[20] => Mux38.IN72
instr[20] => Mux38.IN71
instr[20] => Mux38.IN70
instr[20] => Mux38.IN69
instr[20] => Mux38.IN68
instr[20] => Mux38.IN67
instr[20] => Mux38.IN66
instr[20] => Mux38.IN65
instr[20] => Mux38.IN64
instr[20] => Mux38.IN63
instr[20] => Mux38.IN62
instr[20] => Mux38.IN61
instr[20] => Mux38.IN60
instr[20] => Mux38.IN59
instr[20] => Mux38.IN58
instr[20] => Mux38.IN57
instr[20] => Mux38.IN56
instr[20] => Mux38.IN55
instr[20] => Mux38.IN54
instr[20] => Mux38.IN53
instr[20] => Mux38.IN52
instr[20] => Mux38.IN51
instr[20] => Mux38.IN50
instr[20] => Mux38.IN49
instr[20] => Mux38.IN48
instr[20] => Mux38.IN47
instr[20] => Mux38.IN46
instr[20] => Mux38.IN45
instr[20] => Mux38.IN44
instr[20] => Mux38.IN43
instr[20] => Mux38.IN42
instr[20] => Mux38.IN41
instr[20] => Mux38.IN40
instr[20] => Mux38.IN39
instr[20] => Mux38.IN38
instr[20] => Mux38.IN37
instr[20] => Mux38.IN36
instr[20] => Mux38.IN35
instr[20] => Mux38.IN33
instr[20] => Mux38.IN32
instr[20] => Mux38.IN31
instr[20] => Mux38.IN30
instr[20] => Mux38.IN29
instr[20] => Mux38.IN28
instr[20] => Mux38.IN27
instr[20] => Mux38.IN26
instr[20] => Mux38.IN25
instr[20] => Mux38.IN24
instr[20] => Mux38.IN23
instr[20] => Mux38.IN21
instr[20] => Mux38.IN20
instr[20] => Mux38.IN19
instr[20] => Mux38.IN18
instr[20] => Mux38.IN17
instr[20] => Mux38.IN16
instr[20] => Mux38.IN15
instr[20] => Mux38.IN14
instr[20] => Mux38.IN13
instr[20] => Mux38.IN12
instr[20] => Mux38.IN11
instr[20] => Mux38.IN10
instr[20] => Mux38.IN9
instr[20] => Mux38.IN8
instr[20] => Mux38.IN7
instr[20] => Mux38.IN6
instr[21] => Mux17.IN106
instr[21] => Mux17.IN74
instr[21] => Mux37.IN131
instr[21] => Mux37.IN130
instr[21] => Mux37.IN129
instr[21] => Mux37.IN128
instr[21] => Mux37.IN127
instr[21] => Mux37.IN126
instr[21] => Mux37.IN125
instr[21] => Mux37.IN124
instr[21] => Mux37.IN123
instr[21] => Mux37.IN122
instr[21] => Mux37.IN121
instr[21] => Mux37.IN120
instr[21] => Mux37.IN119
instr[21] => Mux37.IN118
instr[21] => Mux37.IN117
instr[21] => Mux37.IN116
instr[21] => Mux37.IN115
instr[21] => Mux37.IN114
instr[21] => Mux37.IN113
instr[21] => Mux37.IN112
instr[21] => Mux37.IN111
instr[21] => Mux37.IN110
instr[21] => Mux37.IN109
instr[21] => Mux37.IN107
instr[21] => Mux37.IN106
instr[21] => Mux37.IN105
instr[21] => Mux37.IN104
instr[21] => Mux37.IN103
instr[21] => Mux37.IN102
instr[21] => Mux37.IN101
instr[21] => Mux37.IN100
instr[21] => Mux37.IN99
instr[21] => Mux37.IN98
instr[21] => Mux37.IN97
instr[21] => Mux37.IN95
instr[21] => Mux37.IN94
instr[21] => Mux37.IN93
instr[21] => Mux37.IN92
instr[21] => Mux37.IN91
instr[21] => Mux37.IN90
instr[21] => Mux37.IN89
instr[21] => Mux37.IN88
instr[21] => Mux37.IN87
instr[21] => Mux37.IN86
instr[21] => Mux37.IN85
instr[21] => Mux37.IN84
instr[21] => Mux37.IN83
instr[21] => Mux37.IN82
instr[21] => Mux37.IN81
instr[21] => Mux37.IN79
instr[21] => Mux37.IN78
instr[21] => Mux37.IN77
instr[21] => Mux37.IN75
instr[21] => Mux37.IN74
instr[21] => Mux37.IN73
instr[21] => Mux37.IN72
instr[21] => Mux37.IN71
instr[21] => Mux37.IN70
instr[21] => Mux37.IN69
instr[21] => Mux37.IN68
instr[21] => Mux37.IN67
instr[21] => Mux37.IN66
instr[21] => Mux37.IN65
instr[21] => Mux37.IN64
instr[21] => Mux37.IN63
instr[21] => Mux37.IN62
instr[21] => Mux37.IN61
instr[21] => Mux37.IN60
instr[21] => Mux37.IN59
instr[21] => Mux37.IN58
instr[21] => Mux37.IN57
instr[21] => Mux37.IN56
instr[21] => Mux37.IN55
instr[21] => Mux37.IN54
instr[21] => Mux37.IN53
instr[21] => Mux37.IN52
instr[21] => Mux37.IN51
instr[21] => Mux37.IN50
instr[21] => Mux37.IN49
instr[21] => Mux37.IN48
instr[21] => Mux37.IN47
instr[21] => Mux37.IN46
instr[21] => Mux37.IN45
instr[21] => Mux37.IN44
instr[21] => Mux37.IN43
instr[21] => Mux37.IN42
instr[21] => Mux37.IN41
instr[21] => Mux37.IN40
instr[21] => Mux37.IN39
instr[21] => Mux37.IN38
instr[21] => Mux37.IN37
instr[21] => Mux37.IN36
instr[21] => Mux37.IN35
instr[21] => Mux37.IN34
instr[21] => Mux37.IN33
instr[21] => Mux37.IN31
instr[21] => Mux37.IN30
instr[21] => Mux37.IN29
instr[21] => Mux37.IN28
instr[21] => Mux37.IN27
instr[21] => Mux37.IN26
instr[21] => Mux37.IN25
instr[21] => Mux37.IN24
instr[21] => Mux37.IN23
instr[21] => Mux37.IN22
instr[21] => Mux37.IN21
instr[21] => Mux37.IN20
instr[21] => Mux37.IN19
instr[21] => Mux37.IN18
instr[21] => Mux37.IN17
instr[21] => Mux37.IN16
instr[21] => Mux37.IN15
instr[21] => Mux37.IN14
instr[21] => Mux37.IN13
instr[21] => Mux37.IN12
instr[21] => Mux37.IN11
instr[21] => Mux37.IN10
instr[21] => Mux37.IN9
instr[21] => Mux37.IN8
instr[21] => Mux37.IN7
instr[21] => Mux37.IN6
instr[21] => Mux37.IN5
instr[21] => Mux37.IN4
instr[22] => Mux16.IN106
instr[22] => Mux16.IN74
instr[22] => Mux36.IN131
instr[22] => Mux36.IN130
instr[22] => Mux36.IN129
instr[22] => Mux36.IN128
instr[22] => Mux36.IN127
instr[22] => Mux36.IN126
instr[22] => Mux36.IN125
instr[22] => Mux36.IN124
instr[22] => Mux36.IN123
instr[22] => Mux36.IN122
instr[22] => Mux36.IN121
instr[22] => Mux36.IN120
instr[22] => Mux36.IN119
instr[22] => Mux36.IN118
instr[22] => Mux36.IN117
instr[22] => Mux36.IN116
instr[22] => Mux36.IN115
instr[22] => Mux36.IN114
instr[22] => Mux36.IN113
instr[22] => Mux36.IN112
instr[22] => Mux36.IN111
instr[22] => Mux36.IN110
instr[22] => Mux36.IN109
instr[22] => Mux36.IN107
instr[22] => Mux36.IN106
instr[22] => Mux36.IN105
instr[22] => Mux36.IN104
instr[22] => Mux36.IN103
instr[22] => Mux36.IN102
instr[22] => Mux36.IN101
instr[22] => Mux36.IN100
instr[22] => Mux36.IN99
instr[22] => Mux36.IN98
instr[22] => Mux36.IN97
instr[22] => Mux36.IN95
instr[22] => Mux36.IN94
instr[22] => Mux36.IN93
instr[22] => Mux36.IN92
instr[22] => Mux36.IN91
instr[22] => Mux36.IN90
instr[22] => Mux36.IN89
instr[22] => Mux36.IN88
instr[22] => Mux36.IN87
instr[22] => Mux36.IN86
instr[22] => Mux36.IN85
instr[22] => Mux36.IN84
instr[22] => Mux36.IN83
instr[22] => Mux36.IN82
instr[22] => Mux36.IN81
instr[22] => Mux36.IN79
instr[22] => Mux36.IN78
instr[22] => Mux36.IN77
instr[22] => Mux36.IN75
instr[22] => Mux36.IN74
instr[22] => Mux36.IN73
instr[22] => Mux36.IN72
instr[22] => Mux36.IN71
instr[22] => Mux36.IN70
instr[22] => Mux36.IN69
instr[22] => Mux36.IN68
instr[22] => Mux36.IN67
instr[22] => Mux36.IN66
instr[22] => Mux36.IN65
instr[22] => Mux36.IN64
instr[22] => Mux36.IN63
instr[22] => Mux36.IN62
instr[22] => Mux36.IN61
instr[22] => Mux36.IN60
instr[22] => Mux36.IN59
instr[22] => Mux36.IN58
instr[22] => Mux36.IN57
instr[22] => Mux36.IN56
instr[22] => Mux36.IN55
instr[22] => Mux36.IN54
instr[22] => Mux36.IN53
instr[22] => Mux36.IN52
instr[22] => Mux36.IN51
instr[22] => Mux36.IN50
instr[22] => Mux36.IN49
instr[22] => Mux36.IN48
instr[22] => Mux36.IN47
instr[22] => Mux36.IN46
instr[22] => Mux36.IN45
instr[22] => Mux36.IN44
instr[22] => Mux36.IN43
instr[22] => Mux36.IN42
instr[22] => Mux36.IN41
instr[22] => Mux36.IN40
instr[22] => Mux36.IN39
instr[22] => Mux36.IN38
instr[22] => Mux36.IN37
instr[22] => Mux36.IN36
instr[22] => Mux36.IN35
instr[22] => Mux36.IN34
instr[22] => Mux36.IN33
instr[22] => Mux36.IN31
instr[22] => Mux36.IN30
instr[22] => Mux36.IN29
instr[22] => Mux36.IN28
instr[22] => Mux36.IN27
instr[22] => Mux36.IN26
instr[22] => Mux36.IN25
instr[22] => Mux36.IN24
instr[22] => Mux36.IN23
instr[22] => Mux36.IN22
instr[22] => Mux36.IN21
instr[22] => Mux36.IN20
instr[22] => Mux36.IN19
instr[22] => Mux36.IN18
instr[22] => Mux36.IN17
instr[22] => Mux36.IN16
instr[22] => Mux36.IN15
instr[22] => Mux36.IN14
instr[22] => Mux36.IN13
instr[22] => Mux36.IN12
instr[22] => Mux36.IN11
instr[22] => Mux36.IN10
instr[22] => Mux36.IN9
instr[22] => Mux36.IN8
instr[22] => Mux36.IN7
instr[22] => Mux36.IN6
instr[22] => Mux36.IN5
instr[22] => Mux36.IN4
instr[23] => Mux15.IN106
instr[23] => Mux15.IN74
instr[23] => Mux35.IN131
instr[23] => Mux35.IN130
instr[23] => Mux35.IN129
instr[23] => Mux35.IN128
instr[23] => Mux35.IN127
instr[23] => Mux35.IN126
instr[23] => Mux35.IN125
instr[23] => Mux35.IN124
instr[23] => Mux35.IN123
instr[23] => Mux35.IN122
instr[23] => Mux35.IN121
instr[23] => Mux35.IN120
instr[23] => Mux35.IN119
instr[23] => Mux35.IN118
instr[23] => Mux35.IN117
instr[23] => Mux35.IN116
instr[23] => Mux35.IN115
instr[23] => Mux35.IN114
instr[23] => Mux35.IN113
instr[23] => Mux35.IN112
instr[23] => Mux35.IN111
instr[23] => Mux35.IN110
instr[23] => Mux35.IN109
instr[23] => Mux35.IN107
instr[23] => Mux35.IN106
instr[23] => Mux35.IN105
instr[23] => Mux35.IN104
instr[23] => Mux35.IN103
instr[23] => Mux35.IN102
instr[23] => Mux35.IN101
instr[23] => Mux35.IN100
instr[23] => Mux35.IN99
instr[23] => Mux35.IN98
instr[23] => Mux35.IN97
instr[23] => Mux35.IN95
instr[23] => Mux35.IN94
instr[23] => Mux35.IN93
instr[23] => Mux35.IN92
instr[23] => Mux35.IN91
instr[23] => Mux35.IN90
instr[23] => Mux35.IN89
instr[23] => Mux35.IN88
instr[23] => Mux35.IN87
instr[23] => Mux35.IN86
instr[23] => Mux35.IN85
instr[23] => Mux35.IN84
instr[23] => Mux35.IN83
instr[23] => Mux35.IN82
instr[23] => Mux35.IN81
instr[23] => Mux35.IN79
instr[23] => Mux35.IN78
instr[23] => Mux35.IN77
instr[23] => Mux35.IN75
instr[23] => Mux35.IN74
instr[23] => Mux35.IN73
instr[23] => Mux35.IN72
instr[23] => Mux35.IN71
instr[23] => Mux35.IN70
instr[23] => Mux35.IN69
instr[23] => Mux35.IN68
instr[23] => Mux35.IN67
instr[23] => Mux35.IN66
instr[23] => Mux35.IN65
instr[23] => Mux35.IN64
instr[23] => Mux35.IN63
instr[23] => Mux35.IN62
instr[23] => Mux35.IN61
instr[23] => Mux35.IN60
instr[23] => Mux35.IN59
instr[23] => Mux35.IN58
instr[23] => Mux35.IN57
instr[23] => Mux35.IN56
instr[23] => Mux35.IN55
instr[23] => Mux35.IN54
instr[23] => Mux35.IN53
instr[23] => Mux35.IN52
instr[23] => Mux35.IN51
instr[23] => Mux35.IN50
instr[23] => Mux35.IN49
instr[23] => Mux35.IN48
instr[23] => Mux35.IN47
instr[23] => Mux35.IN46
instr[23] => Mux35.IN45
instr[23] => Mux35.IN44
instr[23] => Mux35.IN43
instr[23] => Mux35.IN42
instr[23] => Mux35.IN41
instr[23] => Mux35.IN40
instr[23] => Mux35.IN39
instr[23] => Mux35.IN38
instr[23] => Mux35.IN37
instr[23] => Mux35.IN36
instr[23] => Mux35.IN35
instr[23] => Mux35.IN34
instr[23] => Mux35.IN33
instr[23] => Mux35.IN31
instr[23] => Mux35.IN30
instr[23] => Mux35.IN29
instr[23] => Mux35.IN28
instr[23] => Mux35.IN27
instr[23] => Mux35.IN26
instr[23] => Mux35.IN25
instr[23] => Mux35.IN24
instr[23] => Mux35.IN23
instr[23] => Mux35.IN22
instr[23] => Mux35.IN21
instr[23] => Mux35.IN20
instr[23] => Mux35.IN19
instr[23] => Mux35.IN18
instr[23] => Mux35.IN17
instr[23] => Mux35.IN16
instr[23] => Mux35.IN15
instr[23] => Mux35.IN14
instr[23] => Mux35.IN13
instr[23] => Mux35.IN12
instr[23] => Mux35.IN11
instr[23] => Mux35.IN10
instr[23] => Mux35.IN9
instr[23] => Mux35.IN8
instr[23] => Mux35.IN7
instr[23] => Mux35.IN6
instr[23] => Mux35.IN5
instr[23] => Mux35.IN4
instr[24] => Mux0.IN3
instr[24] => Mux1.IN3
instr[24] => Mux2.IN3
instr[24] => Mux3.IN3
instr[24] => Mux4.IN3
instr[24] => Mux5.IN3
instr[24] => Mux6.IN3
instr[24] => Mux14.IN106
instr[24] => Mux14.IN74
instr[24] => Mux34.IN131
instr[24] => Mux34.IN130
instr[24] => Mux34.IN129
instr[24] => Mux34.IN128
instr[24] => Mux34.IN127
instr[24] => Mux34.IN126
instr[24] => Mux34.IN125
instr[24] => Mux34.IN124
instr[24] => Mux34.IN123
instr[24] => Mux34.IN122
instr[24] => Mux34.IN121
instr[24] => Mux34.IN120
instr[24] => Mux34.IN119
instr[24] => Mux34.IN118
instr[24] => Mux34.IN117
instr[24] => Mux34.IN116
instr[24] => Mux34.IN115
instr[24] => Mux34.IN114
instr[24] => Mux34.IN113
instr[24] => Mux34.IN112
instr[24] => Mux34.IN111
instr[24] => Mux34.IN110
instr[24] => Mux34.IN109
instr[24] => Mux34.IN107
instr[24] => Mux34.IN106
instr[24] => Mux34.IN105
instr[24] => Mux34.IN104
instr[24] => Mux34.IN103
instr[24] => Mux34.IN102
instr[24] => Mux34.IN101
instr[24] => Mux34.IN100
instr[24] => Mux34.IN99
instr[24] => Mux34.IN98
instr[24] => Mux34.IN97
instr[24] => Mux34.IN95
instr[24] => Mux34.IN94
instr[24] => Mux34.IN93
instr[24] => Mux34.IN92
instr[24] => Mux34.IN91
instr[24] => Mux34.IN90
instr[24] => Mux34.IN89
instr[24] => Mux34.IN88
instr[24] => Mux34.IN87
instr[24] => Mux34.IN86
instr[24] => Mux34.IN85
instr[24] => Mux34.IN84
instr[24] => Mux34.IN83
instr[24] => Mux34.IN82
instr[24] => Mux34.IN81
instr[24] => Mux34.IN79
instr[24] => Mux34.IN78
instr[24] => Mux34.IN77
instr[24] => Mux34.IN75
instr[24] => Mux34.IN74
instr[24] => Mux34.IN73
instr[24] => Mux34.IN72
instr[24] => Mux34.IN71
instr[24] => Mux34.IN70
instr[24] => Mux34.IN69
instr[24] => Mux34.IN68
instr[24] => Mux34.IN67
instr[24] => Mux34.IN66
instr[24] => Mux34.IN65
instr[24] => Mux34.IN64
instr[24] => Mux34.IN63
instr[24] => Mux34.IN62
instr[24] => Mux34.IN61
instr[24] => Mux34.IN60
instr[24] => Mux34.IN59
instr[24] => Mux34.IN58
instr[24] => Mux34.IN57
instr[24] => Mux34.IN56
instr[24] => Mux34.IN55
instr[24] => Mux34.IN54
instr[24] => Mux34.IN53
instr[24] => Mux34.IN52
instr[24] => Mux34.IN51
instr[24] => Mux34.IN50
instr[24] => Mux34.IN49
instr[24] => Mux34.IN48
instr[24] => Mux34.IN47
instr[24] => Mux34.IN46
instr[24] => Mux34.IN45
instr[24] => Mux34.IN44
instr[24] => Mux34.IN43
instr[24] => Mux34.IN42
instr[24] => Mux34.IN41
instr[24] => Mux34.IN40
instr[24] => Mux34.IN39
instr[24] => Mux34.IN38
instr[24] => Mux34.IN37
instr[24] => Mux34.IN36
instr[24] => Mux34.IN35
instr[24] => Mux34.IN34
instr[24] => Mux34.IN33
instr[24] => Mux34.IN31
instr[24] => Mux34.IN30
instr[24] => Mux34.IN29
instr[24] => Mux34.IN28
instr[24] => Mux34.IN27
instr[24] => Mux34.IN26
instr[24] => Mux34.IN25
instr[24] => Mux34.IN24
instr[24] => Mux34.IN23
instr[24] => Mux34.IN22
instr[24] => Mux34.IN21
instr[24] => Mux34.IN20
instr[24] => Mux34.IN19
instr[24] => Mux34.IN18
instr[24] => Mux34.IN17
instr[24] => Mux34.IN16
instr[24] => Mux34.IN15
instr[24] => Mux34.IN14
instr[24] => Mux34.IN13
instr[24] => Mux34.IN12
instr[24] => Mux34.IN11
instr[24] => Mux34.IN10
instr[24] => Mux34.IN9
instr[24] => Mux34.IN8
instr[24] => Mux34.IN7
instr[24] => Mux34.IN6
instr[24] => Mux34.IN5
instr[24] => Mux34.IN4
instr[25] => Mux6.IN0
instr[25] => Mux6.IN1
instr[25] => Mux6.IN2
instr[25] => Mux13.IN106
instr[25] => Mux13.IN74
instr[25] => Mux33.IN96
instr[25] => Mux33.IN32
instr[25] => Mux33.IN20
instr[26] => Mux5.IN0
instr[26] => Mux5.IN1
instr[26] => Mux5.IN2
instr[26] => Mux12.IN106
instr[26] => Mux12.IN74
instr[26] => Mux32.IN96
instr[26] => Mux32.IN32
instr[26] => Mux32.IN20
instr[27] => Mux4.IN0
instr[27] => Mux4.IN1
instr[27] => Mux4.IN2
instr[27] => Mux11.IN106
instr[27] => Mux11.IN74
instr[27] => Mux31.IN96
instr[27] => Mux31.IN32
instr[27] => Mux31.IN20
instr[28] => Mux3.IN0
instr[28] => Mux3.IN1
instr[28] => Mux3.IN2
instr[28] => Mux10.IN106
instr[28] => Mux10.IN74
instr[28] => Mux30.IN96
instr[28] => Mux30.IN32
instr[28] => Mux30.IN20
instr[29] => Mux2.IN0
instr[29] => Mux2.IN1
instr[29] => Mux2.IN2
instr[29] => Mux9.IN106
instr[29] => Mux9.IN74
instr[29] => Mux29.IN96
instr[29] => Mux29.IN32
instr[29] => Mux29.IN20
instr[30] => Mux1.IN0
instr[30] => Mux1.IN1
instr[30] => Mux1.IN2
instr[30] => Mux8.IN106
instr[30] => Mux8.IN74
instr[30] => Mux28.IN96
instr[30] => Mux28.IN32
instr[30] => Mux28.IN20
instr[31] => Mux0.IN0
instr[31] => Mux0.IN1
instr[31] => Mux0.IN2
instr[31] => Mux7.IN106
instr[31] => Mux7.IN94
instr[31] => Mux7.IN74
instr[31] => Mux7.IN30
instr[31] => Mux7.IN18
instr[31] => Mux8.IN94
instr[31] => Mux8.IN30
instr[31] => Mux8.IN18
instr[31] => Mux9.IN94
instr[31] => Mux9.IN30
instr[31] => Mux9.IN18
instr[31] => Mux10.IN94
instr[31] => Mux10.IN30
instr[31] => Mux10.IN18
instr[31] => Mux11.IN94
instr[31] => Mux11.IN30
instr[31] => Mux11.IN18
instr[31] => Mux12.IN94
instr[31] => Mux12.IN30
instr[31] => Mux12.IN18
instr[31] => Mux13.IN94
instr[31] => Mux13.IN30
instr[31] => Mux13.IN18
instr[31] => Mux14.IN94
instr[31] => Mux14.IN30
instr[31] => Mux14.IN18
instr[31] => Mux15.IN94
instr[31] => Mux15.IN30
instr[31] => Mux15.IN18
instr[31] => Mux16.IN94
instr[31] => Mux16.IN30
instr[31] => Mux16.IN18
instr[31] => Mux17.IN94
instr[31] => Mux17.IN30
instr[31] => Mux17.IN18
instr[31] => Mux18.IN94
instr[31] => Mux18.IN30
instr[31] => Mux18.IN18
instr[31] => Mux19.IN94
instr[31] => Mux19.IN30
instr[31] => Mux20.IN94
instr[31] => Mux20.IN30
instr[31] => Mux21.IN94
instr[31] => Mux21.IN30
instr[31] => Mux22.IN94
instr[31] => Mux22.IN30
instr[31] => Mux23.IN94
instr[31] => Mux23.IN30
instr[31] => Mux24.IN94
instr[31] => Mux24.IN30
instr[31] => Mux25.IN94
instr[31] => Mux25.IN30
instr[31] => Mux26.IN94
instr[31] => Mux26.IN30
instr[31] => Mux27.IN96
imm32[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
imm32[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
imm32[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
imm32[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
imm32[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
imm32[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
imm32[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
imm32[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
imm32[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
imm32[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
imm32[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
imm32[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
imm32[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
imm32[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
imm32[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
imm32[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
imm32[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
imm32[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
imm32[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
imm32[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
imm32[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
imm32[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
imm32[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
imm32[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
imm32[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
imm32[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
imm32[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
imm32[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
imm32[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
imm32[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
imm32[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
imm32[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE


|processador|breg_ula:breg_ula|mux:mux
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
A[0] => X_mux.DATAB
A[1] => X_mux.DATAB
A[2] => X_mux.DATAB
A[3] => X_mux.DATAB
A[4] => X_mux.DATAB
A[5] => X_mux.DATAB
A[6] => X_mux.DATAB
A[7] => X_mux.DATAB
A[8] => X_mux.DATAB
A[9] => X_mux.DATAB
A[10] => X_mux.DATAB
A[11] => X_mux.DATAB
A[12] => X_mux.DATAB
A[13] => X_mux.DATAB
A[14] => X_mux.DATAB
A[15] => X_mux.DATAB
A[16] => X_mux.DATAB
A[17] => X_mux.DATAB
A[18] => X_mux.DATAB
A[19] => X_mux.DATAB
A[20] => X_mux.DATAB
A[21] => X_mux.DATAB
A[22] => X_mux.DATAB
A[23] => X_mux.DATAB
A[24] => X_mux.DATAB
A[25] => X_mux.DATAB
A[26] => X_mux.DATAB
A[27] => X_mux.DATAB
A[28] => X_mux.DATAB
A[29] => X_mux.DATAB
A[30] => X_mux.DATAB
A[31] => X_mux.DATAB
B[0] => X_mux.DATAA
B[1] => X_mux.DATAA
B[2] => X_mux.DATAA
B[3] => X_mux.DATAA
B[4] => X_mux.DATAA
B[5] => X_mux.DATAA
B[6] => X_mux.DATAA
B[7] => X_mux.DATAA
B[8] => X_mux.DATAA
B[9] => X_mux.DATAA
B[10] => X_mux.DATAA
B[11] => X_mux.DATAA
B[12] => X_mux.DATAA
B[13] => X_mux.DATAA
B[14] => X_mux.DATAA
B[15] => X_mux.DATAA
B[16] => X_mux.DATAA
B[17] => X_mux.DATAA
B[18] => X_mux.DATAA
B[19] => X_mux.DATAA
B[20] => X_mux.DATAA
B[21] => X_mux.DATAA
B[22] => X_mux.DATAA
B[23] => X_mux.DATAA
B[24] => X_mux.DATAA
B[25] => X_mux.DATAA
B[26] => X_mux.DATAA
B[27] => X_mux.DATAA
B[28] => X_mux.DATAA
B[29] => X_mux.DATAA
B[30] => X_mux.DATAA
B[31] => X_mux.DATAA
X[0] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE


|processador|controle:controle
opcode[0] => Mux0.IN134
opcode[0] => Mux1.IN134
opcode[0] => Mux2.IN134
opcode[0] => Mux3.IN134
opcode[0] => Mux4.IN134
opcode[0] => Mux5.IN134
opcode[0] => Mux6.IN134
opcode[0] => Mux7.IN134
opcode[1] => Mux0.IN133
opcode[1] => Mux1.IN133
opcode[1] => Mux2.IN133
opcode[1] => Mux3.IN133
opcode[1] => Mux4.IN133
opcode[1] => Mux5.IN133
opcode[1] => Mux6.IN133
opcode[1] => Mux7.IN133
opcode[2] => Mux0.IN132
opcode[2] => Mux1.IN132
opcode[2] => Mux2.IN132
opcode[2] => Mux3.IN132
opcode[2] => Mux4.IN132
opcode[2] => Mux5.IN132
opcode[2] => Mux6.IN132
opcode[2] => Mux7.IN132
opcode[3] => Mux0.IN131
opcode[3] => Mux1.IN131
opcode[3] => Mux2.IN131
opcode[3] => Mux3.IN131
opcode[3] => Mux4.IN131
opcode[3] => Mux5.IN131
opcode[3] => Mux6.IN131
opcode[3] => Mux7.IN131
opcode[4] => Mux0.IN130
opcode[4] => Mux1.IN130
opcode[4] => Mux2.IN130
opcode[4] => Mux3.IN130
opcode[4] => Mux4.IN130
opcode[4] => Mux5.IN130
opcode[4] => Mux6.IN130
opcode[4] => Mux7.IN130
opcode[5] => Mux0.IN129
opcode[5] => Mux1.IN129
opcode[5] => Mux2.IN129
opcode[5] => Mux3.IN129
opcode[5] => Mux4.IN129
opcode[5] => Mux5.IN129
opcode[5] => Mux6.IN129
opcode[5] => Mux7.IN129
opcode[6] => Mux0.IN128
opcode[6] => Mux1.IN128
opcode[6] => Mux2.IN128
opcode[6] => Mux3.IN128
opcode[6] => Mux4.IN128
opcode[6] => Mux5.IN128
opcode[6] => Mux6.IN128
opcode[6] => Mux7.IN128
ALUOp[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= Mux5.DB_MAX_OUTPUT_PORT_TYPE


|processador|memoria:memoria
DataAddress[0] => ~NO_FANOUT~
DataAddress[1] => ~NO_FANOUT~
DataAddress[2] => memoriadados:memoriaDados.address[0]
DataAddress[3] => memoriadados:memoriaDados.address[1]
DataAddress[4] => memoriadados:memoriaDados.address[2]
DataAddress[5] => memoriadados:memoriaDados.address[3]
DataAddress[6] => memoriadados:memoriaDados.address[4]
DataAddress[7] => memoriadados:memoriaDados.address[5]
DataAddress[8] => memoriadados:memoriaDados.address[6]
DataAddress[9] => memoriadados:memoriaDados.address[7]
DataAddress[10] => ~NO_FANOUT~
DataAddress[11] => ~NO_FANOUT~
DataAddress[12] => ~NO_FANOUT~
DataAddress[13] => ~NO_FANOUT~
DataAddress[14] => ~NO_FANOUT~
DataAddress[15] => ~NO_FANOUT~
DataAddress[16] => ~NO_FANOUT~
DataAddress[17] => ~NO_FANOUT~
DataAddress[18] => ~NO_FANOUT~
DataAddress[19] => ~NO_FANOUT~
DataAddress[20] => ~NO_FANOUT~
DataAddress[21] => ~NO_FANOUT~
DataAddress[22] => ~NO_FANOUT~
DataAddress[23] => ~NO_FANOUT~
DataAddress[24] => ~NO_FANOUT~
DataAddress[25] => ~NO_FANOUT~
DataAddress[26] => ~NO_FANOUT~
DataAddress[27] => ~NO_FANOUT~
DataAddress[28] => ~NO_FANOUT~
DataAddress[29] => ~NO_FANOUT~
DataAddress[30] => ~NO_FANOUT~
DataAddress[31] => ~NO_FANOUT~
DataMux[0] => mux:mux.A[0]
DataMux[1] => mux:mux.A[1]
DataMux[2] => mux:mux.A[2]
DataMux[3] => mux:mux.A[3]
DataMux[4] => mux:mux.A[4]
DataMux[5] => mux:mux.A[5]
DataMux[6] => mux:mux.A[6]
DataMux[7] => mux:mux.A[7]
DataMux[8] => mux:mux.A[8]
DataMux[9] => mux:mux.A[9]
DataMux[10] => mux:mux.A[10]
DataMux[11] => mux:mux.A[11]
DataMux[12] => mux:mux.A[12]
DataMux[13] => mux:mux.A[13]
DataMux[14] => mux:mux.A[14]
DataMux[15] => mux:mux.A[15]
DataMux[16] => mux:mux.A[16]
DataMux[17] => mux:mux.A[17]
DataMux[18] => mux:mux.A[18]
DataMux[19] => mux:mux.A[19]
DataMux[20] => mux:mux.A[20]
DataMux[21] => mux:mux.A[21]
DataMux[22] => mux:mux.A[22]
DataMux[23] => mux:mux.A[23]
DataMux[24] => mux:mux.A[24]
DataMux[25] => mux:mux.A[25]
DataMux[26] => mux:mux.A[26]
DataMux[27] => mux:mux.A[27]
DataMux[28] => mux:mux.A[28]
DataMux[29] => mux:mux.A[29]
DataMux[30] => mux:mux.A[30]
DataMux[31] => mux:mux.A[31]
WriteData[0] => memoriadados:memoriaDados.data[0]
WriteData[1] => memoriadados:memoriaDados.data[1]
WriteData[2] => memoriadados:memoriaDados.data[2]
WriteData[3] => memoriadados:memoriaDados.data[3]
WriteData[4] => memoriadados:memoriaDados.data[4]
WriteData[5] => memoriadados:memoriaDados.data[5]
WriteData[6] => memoriadados:memoriaDados.data[6]
WriteData[7] => memoriadados:memoriaDados.data[7]
WriteData[8] => memoriadados:memoriaDados.data[8]
WriteData[9] => memoriadados:memoriaDados.data[9]
WriteData[10] => memoriadados:memoriaDados.data[10]
WriteData[11] => memoriadados:memoriaDados.data[11]
WriteData[12] => memoriadados:memoriaDados.data[12]
WriteData[13] => memoriadados:memoriaDados.data[13]
WriteData[14] => memoriadados:memoriaDados.data[14]
WriteData[15] => memoriadados:memoriaDados.data[15]
WriteData[16] => memoriadados:memoriaDados.data[16]
WriteData[17] => memoriadados:memoriaDados.data[17]
WriteData[18] => memoriadados:memoriaDados.data[18]
WriteData[19] => memoriadados:memoriaDados.data[19]
WriteData[20] => memoriadados:memoriaDados.data[20]
WriteData[21] => memoriadados:memoriaDados.data[21]
WriteData[22] => memoriadados:memoriaDados.data[22]
WriteData[23] => memoriadados:memoriaDados.data[23]
WriteData[24] => memoriadados:memoriaDados.data[24]
WriteData[25] => memoriadados:memoriaDados.data[25]
WriteData[26] => memoriadados:memoriaDados.data[26]
WriteData[27] => memoriadados:memoriaDados.data[27]
WriteData[28] => memoriadados:memoriaDados.data[28]
WriteData[29] => memoriadados:memoriaDados.data[29]
WriteData[30] => memoriadados:memoriaDados.data[30]
WriteData[31] => memoriadados:memoriaDados.data[31]
MemWrite => memoriadados:memoriaDados.wren
MemRead => ~NO_FANOUT~
MemtoReg => mux:mux.sel
clock_mem => memoriadados:memoriaDados.clock
dataout[0] <= mux:mux.X[0]
dataout[1] <= mux:mux.X[1]
dataout[2] <= mux:mux.X[2]
dataout[3] <= mux:mux.X[3]
dataout[4] <= mux:mux.X[4]
dataout[5] <= mux:mux.X[5]
dataout[6] <= mux:mux.X[6]
dataout[7] <= mux:mux.X[7]
dataout[8] <= mux:mux.X[8]
dataout[9] <= mux:mux.X[9]
dataout[10] <= mux:mux.X[10]
dataout[11] <= mux:mux.X[11]
dataout[12] <= mux:mux.X[12]
dataout[13] <= mux:mux.X[13]
dataout[14] <= mux:mux.X[14]
dataout[15] <= mux:mux.X[15]
dataout[16] <= mux:mux.X[16]
dataout[17] <= mux:mux.X[17]
dataout[18] <= mux:mux.X[18]
dataout[19] <= mux:mux.X[19]
dataout[20] <= mux:mux.X[20]
dataout[21] <= mux:mux.X[21]
dataout[22] <= mux:mux.X[22]
dataout[23] <= mux:mux.X[23]
dataout[24] <= mux:mux.X[24]
dataout[25] <= mux:mux.X[25]
dataout[26] <= mux:mux.X[26]
dataout[27] <= mux:mux.X[27]
dataout[28] <= mux:mux.X[28]
dataout[29] <= mux:mux.X[29]
dataout[30] <= mux:mux.X[30]
dataout[31] <= mux:mux.X[31]


|processador|memoria:memoria|memoriaDados:memoriaDados
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|processador|memoria:memoria|memoriaDados:memoriaDados|altsyncram:altsyncram_component
wren_a => altsyncram_6rc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6rc1:auto_generated.data_a[0]
data_a[1] => altsyncram_6rc1:auto_generated.data_a[1]
data_a[2] => altsyncram_6rc1:auto_generated.data_a[2]
data_a[3] => altsyncram_6rc1:auto_generated.data_a[3]
data_a[4] => altsyncram_6rc1:auto_generated.data_a[4]
data_a[5] => altsyncram_6rc1:auto_generated.data_a[5]
data_a[6] => altsyncram_6rc1:auto_generated.data_a[6]
data_a[7] => altsyncram_6rc1:auto_generated.data_a[7]
data_a[8] => altsyncram_6rc1:auto_generated.data_a[8]
data_a[9] => altsyncram_6rc1:auto_generated.data_a[9]
data_a[10] => altsyncram_6rc1:auto_generated.data_a[10]
data_a[11] => altsyncram_6rc1:auto_generated.data_a[11]
data_a[12] => altsyncram_6rc1:auto_generated.data_a[12]
data_a[13] => altsyncram_6rc1:auto_generated.data_a[13]
data_a[14] => altsyncram_6rc1:auto_generated.data_a[14]
data_a[15] => altsyncram_6rc1:auto_generated.data_a[15]
data_a[16] => altsyncram_6rc1:auto_generated.data_a[16]
data_a[17] => altsyncram_6rc1:auto_generated.data_a[17]
data_a[18] => altsyncram_6rc1:auto_generated.data_a[18]
data_a[19] => altsyncram_6rc1:auto_generated.data_a[19]
data_a[20] => altsyncram_6rc1:auto_generated.data_a[20]
data_a[21] => altsyncram_6rc1:auto_generated.data_a[21]
data_a[22] => altsyncram_6rc1:auto_generated.data_a[22]
data_a[23] => altsyncram_6rc1:auto_generated.data_a[23]
data_a[24] => altsyncram_6rc1:auto_generated.data_a[24]
data_a[25] => altsyncram_6rc1:auto_generated.data_a[25]
data_a[26] => altsyncram_6rc1:auto_generated.data_a[26]
data_a[27] => altsyncram_6rc1:auto_generated.data_a[27]
data_a[28] => altsyncram_6rc1:auto_generated.data_a[28]
data_a[29] => altsyncram_6rc1:auto_generated.data_a[29]
data_a[30] => altsyncram_6rc1:auto_generated.data_a[30]
data_a[31] => altsyncram_6rc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6rc1:auto_generated.address_a[0]
address_a[1] => altsyncram_6rc1:auto_generated.address_a[1]
address_a[2] => altsyncram_6rc1:auto_generated.address_a[2]
address_a[3] => altsyncram_6rc1:auto_generated.address_a[3]
address_a[4] => altsyncram_6rc1:auto_generated.address_a[4]
address_a[5] => altsyncram_6rc1:auto_generated.address_a[5]
address_a[6] => altsyncram_6rc1:auto_generated.address_a[6]
address_a[7] => altsyncram_6rc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6rc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6rc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6rc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6rc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_6rc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_6rc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_6rc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_6rc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_6rc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_6rc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_6rc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_6rc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_6rc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_6rc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_6rc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_6rc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_6rc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_6rc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_6rc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_6rc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_6rc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_6rc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_6rc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_6rc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_6rc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_6rc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_6rc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_6rc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_6rc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_6rc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_6rc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_6rc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_6rc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processador|memoria:memoria|memoriaDados:memoriaDados|altsyncram:altsyncram_component|altsyncram_6rc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|processador|memoria:memoria|mux:mux
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
A[0] => X_mux.DATAB
A[1] => X_mux.DATAB
A[2] => X_mux.DATAB
A[3] => X_mux.DATAB
A[4] => X_mux.DATAB
A[5] => X_mux.DATAB
A[6] => X_mux.DATAB
A[7] => X_mux.DATAB
A[8] => X_mux.DATAB
A[9] => X_mux.DATAB
A[10] => X_mux.DATAB
A[11] => X_mux.DATAB
A[12] => X_mux.DATAB
A[13] => X_mux.DATAB
A[14] => X_mux.DATAB
A[15] => X_mux.DATAB
A[16] => X_mux.DATAB
A[17] => X_mux.DATAB
A[18] => X_mux.DATAB
A[19] => X_mux.DATAB
A[20] => X_mux.DATAB
A[21] => X_mux.DATAB
A[22] => X_mux.DATAB
A[23] => X_mux.DATAB
A[24] => X_mux.DATAB
A[25] => X_mux.DATAB
A[26] => X_mux.DATAB
A[27] => X_mux.DATAB
A[28] => X_mux.DATAB
A[29] => X_mux.DATAB
A[30] => X_mux.DATAB
A[31] => X_mux.DATAB
B[0] => X_mux.DATAA
B[1] => X_mux.DATAA
B[2] => X_mux.DATAA
B[3] => X_mux.DATAA
B[4] => X_mux.DATAA
B[5] => X_mux.DATAA
B[6] => X_mux.DATAA
B[7] => X_mux.DATAA
B[8] => X_mux.DATAA
B[9] => X_mux.DATAA
B[10] => X_mux.DATAA
B[11] => X_mux.DATAA
B[12] => X_mux.DATAA
B[13] => X_mux.DATAA
B[14] => X_mux.DATAA
B[15] => X_mux.DATAA
B[16] => X_mux.DATAA
B[17] => X_mux.DATAA
B[18] => X_mux.DATAA
B[19] => X_mux.DATAA
B[20] => X_mux.DATAA
B[21] => X_mux.DATAA
B[22] => X_mux.DATAA
B[23] => X_mux.DATAA
B[24] => X_mux.DATAA
B[25] => X_mux.DATAA
B[26] => X_mux.DATAA
B[27] => X_mux.DATAA
B[28] => X_mux.DATAA
B[29] => X_mux.DATAA
B[30] => X_mux.DATAA
B[31] => X_mux.DATAA
X[0] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE


|processador|mux:mux3
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
sel => X_mux.OUTPUTSELECT
A[0] => X_mux.DATAB
A[1] => X_mux.DATAB
A[2] => X_mux.DATAB
A[3] => X_mux.DATAB
A[4] => X_mux.DATAB
A[5] => X_mux.DATAB
A[6] => X_mux.DATAB
A[7] => X_mux.DATAB
A[8] => X_mux.DATAB
A[9] => X_mux.DATAB
A[10] => X_mux.DATAB
A[11] => X_mux.DATAB
A[12] => X_mux.DATAB
A[13] => X_mux.DATAB
A[14] => X_mux.DATAB
A[15] => X_mux.DATAB
A[16] => X_mux.DATAB
A[17] => X_mux.DATAB
A[18] => X_mux.DATAB
A[19] => X_mux.DATAB
A[20] => X_mux.DATAB
A[21] => X_mux.DATAB
A[22] => X_mux.DATAB
A[23] => X_mux.DATAB
A[24] => X_mux.DATAB
A[25] => X_mux.DATAB
A[26] => X_mux.DATAB
A[27] => X_mux.DATAB
A[28] => X_mux.DATAB
A[29] => X_mux.DATAB
A[30] => X_mux.DATAB
A[31] => X_mux.DATAB
B[0] => X_mux.DATAA
B[1] => X_mux.DATAA
B[2] => X_mux.DATAA
B[3] => X_mux.DATAA
B[4] => X_mux.DATAA
B[5] => X_mux.DATAA
B[6] => X_mux.DATAA
B[7] => X_mux.DATAA
B[8] => X_mux.DATAA
B[9] => X_mux.DATAA
B[10] => X_mux.DATAA
B[11] => X_mux.DATAA
B[12] => X_mux.DATAA
B[13] => X_mux.DATAA
B[14] => X_mux.DATAA
B[15] => X_mux.DATAA
B[16] => X_mux.DATAA
B[17] => X_mux.DATAA
B[18] => X_mux.DATAA
B[19] => X_mux.DATAA
B[20] => X_mux.DATAA
B[21] => X_mux.DATAA
B[22] => X_mux.DATAA
B[23] => X_mux.DATAA
B[24] => X_mux.DATAA
B[25] => X_mux.DATAA
B[26] => X_mux.DATAA
B[27] => X_mux.DATAA
B[28] => X_mux.DATAA
B[29] => X_mux.DATAA
B[30] => X_mux.DATAA
B[31] => X_mux.DATAA
X[0] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X_mux.DB_MAX_OUTPUT_PORT_TYPE


|processador|somador:adder1
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
Z[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|processador|somador:adder2
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
Z[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


