#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Nov 26 19:03:10 2023
# Process ID: 246445
# Current directory: /home/marcelo/Desktop/vsp/vsp.runs/Instruction_Mem_IP_Address_Adder_0_2_synth_1
# Command line: vivado -log Instruction_Mem_IP_Address_Adder_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Instruction_Mem_IP_Address_Adder_0_2.tcl
# Log file: /home/marcelo/Desktop/vsp/vsp.runs/Instruction_Mem_IP_Address_Adder_0_2_synth_1/Instruction_Mem_IP_Address_Adder_0_2.vds
# Journal file: /home/marcelo/Desktop/vsp/vsp.runs/Instruction_Mem_IP_Address_Adder_0_2_synth_1/vivado.jou
# Running On: marcelopc, OS: Linux, CPU Frequency: 1914.609 MHz, CPU Physical cores: 4, Host memory: 16442 MB
#-----------------------------------------------------------
source Instruction_Mem_IP_Address_Adder_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1302.801 ; gain = 93.039 ; free physical = 5122 ; free virtual = 12046
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Instruction_Mem_IP_Address_Adder_0_2
Command: synth_design -top Instruction_Mem_IP_Address_Adder_0_2 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 246581
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2051.602 ; gain = 404.715 ; free physical = 2372 ; free virtual = 9296
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem_IP_Address_Adder_0_2' [/home/marcelo/Desktop/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Address_Adder_0_2/synth/Instruction_Mem_IP_Address_Adder_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'Address_Adder' [/home/marcelo/Desktop/vsp/vsp.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Address_Adder' (0#1) [/home/marcelo/Desktop/vsp/vsp.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem_IP_Address_Adder_0_2' (0#1) [/home/marcelo/Desktop/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Address_Adder_0_2/synth/Instruction_Mem_IP_Address_Adder_0_2.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2128.570 ; gain = 481.684 ; free physical = 1970 ; free virtual = 8895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2143.414 ; gain = 496.527 ; free physical = 1961 ; free virtual = 8886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2143.414 ; gain = 496.527 ; free physical = 1961 ; free virtual = 8886
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2143.414 ; gain = 0.000 ; free physical = 1961 ; free virtual = 8886
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.352 ; gain = 0.000 ; free physical = 1838 ; free virtual = 8763
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.387 ; gain = 0.000 ; free physical = 1837 ; free virtual = 8762
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1798 ; free virtual = 8724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1798 ; free virtual = 8724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1798 ; free virtual = 8724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1797 ; free virtual = 8724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1785 ; free virtual = 8713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1778 ; free virtual = 8707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1778 ; free virtual = 8707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1778 ; free virtual = 8707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1776 ; free virtual = 8705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1776 ; free virtual = 8705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1776 ; free virtual = 8705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1776 ; free virtual = 8705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1776 ; free virtual = 8705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1776 ; free virtual = 8705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |     2|
|5     |LUT5 |     2|
|6     |LUT6 |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1776 ; free virtual = 8705
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2216.387 ; gain = 496.527 ; free physical = 1776 ; free virtual = 8705
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2216.387 ; gain = 569.500 ; free physical = 1776 ; free virtual = 8705
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.387 ; gain = 0.000 ; free physical = 1776 ; free virtual = 8705
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.359 ; gain = 0.000 ; free physical = 2061 ; free virtual = 8990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e7d9d790
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2224.395 ; gain = 899.812 ; free physical = 2061 ; free virtual = 8989
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1671.916; main = 1356.127; forked = 322.802
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3181.543; main = 2224.363; forked = 989.195
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.371 ; gain = 0.000 ; free physical = 2061 ; free virtual = 8989
INFO: [Common 17-1381] The checkpoint '/home/marcelo/Desktop/vsp/vsp.runs/Instruction_Mem_IP_Address_Adder_0_2_synth_1/Instruction_Mem_IP_Address_Adder_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Instruction_Mem_IP_Address_Adder_0_2, cache-ID = 14bfa249254efed4
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.371 ; gain = 0.000 ; free physical = 2330 ; free virtual = 9258
INFO: [Common 17-1381] The checkpoint '/home/marcelo/Desktop/vsp/vsp.runs/Instruction_Mem_IP_Address_Adder_0_2_synth_1/Instruction_Mem_IP_Address_Adder_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Instruction_Mem_IP_Address_Adder_0_2_utilization_synth.rpt -pb Instruction_Mem_IP_Address_Adder_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 19:03:45 2023...
