{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 20:30:42 2016 " "Info: Processing started: Sun Sep 11 20:30:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock2 -c clock2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock2 -c clock2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register counter:Prescaler\|I\[17\] register counter:Prescaler\|COUNT_OUT\[22\] 162.79 MHz 6.143 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 162.79 MHz between source register \"counter:Prescaler\|I\[17\]\" and destination register \"counter:Prescaler\|COUNT_OUT\[22\]\" (period= 6.143 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.882 ns + Longest register register " "Info: + Longest register to register delay is 5.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:Prescaler\|I\[17\] 1 REG LCFF_X10_Y3_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y3_N9; Fanout = 4; REG Node = 'counter:Prescaler\|I\[17\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:Prescaler|I[17] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.651 ns) 2.228 ns counter:Prescaler\|LessThan0~4 2 COMB LCCOMB_X8_Y4_N30 1 " "Info: 2: + IC(1.577 ns) + CELL(0.651 ns) = 2.228 ns; Loc. = LCCOMB_X8_Y4_N30; Fanout = 1; COMB Node = 'counter:Prescaler\|LessThan0~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { counter:Prescaler|I[17] counter:Prescaler|LessThan0~4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.651 ns) 3.494 ns counter:Prescaler\|LessThan0~7 3 COMB LCCOMB_X9_Y4_N20 27 " "Info: 3: + IC(0.615 ns) + CELL(0.651 ns) = 3.494 ns; Loc. = LCCOMB_X9_Y4_N20; Fanout = 27; COMB Node = 'counter:Prescaler\|LessThan0~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { counter:Prescaler|LessThan0~4 counter:Prescaler|LessThan0~7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 4.245 ns counter:Prescaler\|COUNT_OUT\[25\]~104 4 COMB LCCOMB_X9_Y4_N14 24 " "Info: 4: + IC(0.385 ns) + CELL(0.366 ns) = 4.245 ns; Loc. = LCCOMB_X9_Y4_N14; Fanout = 24; COMB Node = 'counter:Prescaler\|COUNT_OUT\[25\]~104'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { counter:Prescaler|LessThan0~7 counter:Prescaler|COUNT_OUT[25]~104 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.370 ns) 5.774 ns counter:Prescaler\|COUNT_OUT~127 5 COMB LCCOMB_X10_Y2_N2 1 " "Info: 5: + IC(1.159 ns) + CELL(0.370 ns) = 5.774 ns; Loc. = LCCOMB_X10_Y2_N2; Fanout = 1; COMB Node = 'counter:Prescaler\|COUNT_OUT~127'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { counter:Prescaler|COUNT_OUT[25]~104 counter:Prescaler|COUNT_OUT~127 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.882 ns counter:Prescaler\|COUNT_OUT\[22\] 6 REG LCFF_X10_Y2_N3 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.882 ns; Loc. = LCFF_X10_Y2_N3; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter:Prescaler|COUNT_OUT~127 counter:Prescaler|COUNT_OUT[22] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.146 ns ( 36.48 % ) " "Info: Total cell delay = 2.146 ns ( 36.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.736 ns ( 63.52 % ) " "Info: Total interconnect delay = 3.736 ns ( 63.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.882 ns" { counter:Prescaler|I[17] counter:Prescaler|LessThan0~4 counter:Prescaler|LessThan0~7 counter:Prescaler|COUNT_OUT[25]~104 counter:Prescaler|COUNT_OUT~127 counter:Prescaler|COUNT_OUT[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.882 ns" { counter:Prescaler|I[17] {} counter:Prescaler|LessThan0~4 {} counter:Prescaler|LessThan0~7 {} counter:Prescaler|COUNT_OUT[25]~104 {} counter:Prescaler|COUNT_OUT~127 {} counter:Prescaler|COUNT_OUT[22] {} } { 0.000ns 1.577ns 0.615ns 0.385ns 1.159ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.366ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.751 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns counter:Prescaler\|COUNT_OUT\[22\] 3 REG LCFF_X10_Y2_N3 3 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X10_Y2_N3; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK~clkctrl counter:Prescaler|COUNT_OUT[22] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[22] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.748 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns counter:Prescaler\|I\[17\] 3 REG LCFF_X10_Y3_N9 4 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X10_Y3_N9; Fanout = 4; REG Node = 'counter:Prescaler\|I\[17\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { CLK~clkctrl counter:Prescaler|I[17] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl counter:Prescaler|I[17] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|I[17] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[22] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl counter:Prescaler|I[17] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|I[17] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.882 ns" { counter:Prescaler|I[17] counter:Prescaler|LessThan0~4 counter:Prescaler|LessThan0~7 counter:Prescaler|COUNT_OUT[25]~104 counter:Prescaler|COUNT_OUT~127 counter:Prescaler|COUNT_OUT[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.882 ns" { counter:Prescaler|I[17] {} counter:Prescaler|LessThan0~4 {} counter:Prescaler|LessThan0~7 {} counter:Prescaler|COUNT_OUT[25]~104 {} counter:Prescaler|COUNT_OUT~127 {} counter:Prescaler|COUNT_OUT[22] {} } { 0.000ns 1.577ns 0.615ns 0.385ns 1.159ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.366ns 0.370ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[22] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl counter:Prescaler|I[17] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|I[17] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter:Prescaler\|I\[14\] SRST CLK 7.588 ns register " "Info: tsu for register \"counter:Prescaler\|I\[14\]\" (data pin = \"SRST\", clock pin = \"CLK\") is 7.588 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.376 ns + Longest pin register " "Info: + Longest pin to register delay is 10.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns SRST 1 PIN PIN_3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 9; PIN Node = 'SRST'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRST } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.942 ns) + CELL(0.589 ns) 8.496 ns counter:Prescaler\|TC~1 2 COMB LCCOMB_X9_Y4_N0 27 " "Info: 2: + IC(6.942 ns) + CELL(0.589 ns) = 8.496 ns; Loc. = LCCOMB_X9_Y4_N0; Fanout = 27; COMB Node = 'counter:Prescaler\|TC~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.531 ns" { SRST counter:Prescaler|TC~1 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.855 ns) 10.376 ns counter:Prescaler\|I\[14\] 3 REG LCFF_X10_Y3_N3 4 " "Info: 3: + IC(1.025 ns) + CELL(0.855 ns) = 10.376 ns; Loc. = LCFF_X10_Y3_N3; Fanout = 4; REG Node = 'counter:Prescaler\|I\[14\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { counter:Prescaler|TC~1 counter:Prescaler|I[14] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.409 ns ( 23.22 % ) " "Info: Total cell delay = 2.409 ns ( 23.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.967 ns ( 76.78 % ) " "Info: Total interconnect delay = 7.967 ns ( 76.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.376 ns" { SRST counter:Prescaler|TC~1 counter:Prescaler|I[14] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.376 ns" { SRST {} SRST~combout {} counter:Prescaler|TC~1 {} counter:Prescaler|I[14] {} } { 0.000ns 0.000ns 6.942ns 1.025ns } { 0.000ns 0.965ns 0.589ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.748 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns counter:Prescaler\|I\[14\] 3 REG LCFF_X10_Y3_N3 4 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X10_Y3_N3; Fanout = 4; REG Node = 'counter:Prescaler\|I\[14\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { CLK~clkctrl counter:Prescaler|I[14] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl counter:Prescaler|I[14] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|I[14] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.376 ns" { SRST counter:Prescaler|TC~1 counter:Prescaler|I[14] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.376 ns" { SRST {} SRST~combout {} counter:Prescaler|TC~1 {} counter:Prescaler|I[14] {} } { 0.000ns 0.000ns 6.942ns 1.025ns } { 0.000ns 0.965ns 0.589ns 0.855ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl counter:Prescaler|I[14] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|I[14] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DISPLAY0\[6\] counter:Counter_1s\|COUNT_OUT\[2\] 9.847 ns register " "Info: tco from clock \"CLK\" to destination pin \"DISPLAY0\[6\]\" through register \"counter:Counter_1s\|COUNT_OUT\[2\]\" is 9.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns counter:Counter_1s\|COUNT_OUT\[2\] 3 REG LCFF_X21_Y5_N25 10 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X21_Y5_N25; Fanout = 10; REG Node = 'counter:Counter_1s\|COUNT_OUT\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK~clkctrl counter:Counter_1s|COUNT_OUT[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK CLK~clkctrl counter:Counter_1s|COUNT_OUT[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Counter_1s|COUNT_OUT[2] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.800 ns + Longest register pin " "Info: + Longest register to pin delay is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:Counter_1s\|COUNT_OUT\[2\] 1 REG LCFF_X21_Y5_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N25; Fanout = 10; REG Node = 'counter:Counter_1s\|COUNT_OUT\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:Counter_1s|COUNT_OUT[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.647 ns) 1.180 ns bcd7seg:BCD7SEG\|Mux0~0 2 COMB LCCOMB_X21_Y5_N2 1 " "Info: 2: + IC(0.533 ns) + CELL(0.647 ns) = 1.180 ns; Loc. = LCCOMB_X21_Y5_N2; Fanout = 1; COMB Node = 'bcd7seg:BCD7SEG\|Mux0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { counter:Counter_1s|COUNT_OUT[2] bcd7seg:BCD7SEG|Mux0~0 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/bcd7seg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(3.216 ns) 6.800 ns DISPLAY0\[6\] 3 PIN PIN_55 0 " "Info: 3: + IC(2.404 ns) + CELL(3.216 ns) = 6.800 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'DISPLAY0\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.620 ns" { bcd7seg:BCD7SEG|Mux0~0 DISPLAY0[6] } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.863 ns ( 56.81 % ) " "Info: Total cell delay = 3.863 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.937 ns ( 43.19 % ) " "Info: Total interconnect delay = 2.937 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { counter:Counter_1s|COUNT_OUT[2] bcd7seg:BCD7SEG|Mux0~0 DISPLAY0[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { counter:Counter_1s|COUNT_OUT[2] {} bcd7seg:BCD7SEG|Mux0~0 {} DISPLAY0[6] {} } { 0.000ns 0.533ns 2.404ns } { 0.000ns 0.647ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK CLK~clkctrl counter:Counter_1s|COUNT_OUT[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Counter_1s|COUNT_OUT[2] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { counter:Counter_1s|COUNT_OUT[2] bcd7seg:BCD7SEG|Mux0~0 DISPLAY0[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { counter:Counter_1s|COUNT_OUT[2] {} bcd7seg:BCD7SEG|Mux0~0 {} DISPLAY0[6] {} } { 0.000ns 0.533ns 2.404ns } { 0.000ns 0.647ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter:Counter_1s\|COUNT_OUT\[3\] SRST CLK -5.448 ns register " "Info: th for register \"counter:Counter_1s\|COUNT_OUT\[3\]\" (data pin = \"SRST\", clock pin = \"CLK\") is -5.448 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.743 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns counter:Counter_1s\|COUNT_OUT\[3\] 3 REG LCFF_X21_Y5_N5 9 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X21_Y5_N5; Fanout = 9; REG Node = 'counter:Counter_1s\|COUNT_OUT\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK~clkctrl counter:Counter_1s|COUNT_OUT[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK CLK~clkctrl counter:Counter_1s|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Counter_1s|COUNT_OUT[3] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.497 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns SRST 1 PIN PIN_3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 9; PIN Node = 'SRST'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRST } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/oscila.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.773 ns) + CELL(0.651 ns) 8.389 ns counter:Counter_1s\|COUNT_OUT~22 2 COMB LCCOMB_X21_Y5_N4 1 " "Info: 2: + IC(6.773 ns) + CELL(0.651 ns) = 8.389 ns; Loc. = LCCOMB_X21_Y5_N4; Fanout = 1; COMB Node = 'counter:Counter_1s\|COUNT_OUT~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { SRST counter:Counter_1s|COUNT_OUT~22 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.497 ns counter:Counter_1s\|COUNT_OUT\[3\] 3 REG LCFF_X21_Y5_N5 9 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.497 ns; Loc. = LCFF_X21_Y5_N5; Fanout = 9; REG Node = 'counter:Counter_1s\|COUNT_OUT\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter:Counter_1s|COUNT_OUT~22 counter:Counter_1s|COUNT_OUT[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Documents/UNAM_Ing/Quinto Semestre/Diseño de Sistemas Digitales/reloj2/counter.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.724 ns ( 20.29 % ) " "Info: Total cell delay = 1.724 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.773 ns ( 79.71 % ) " "Info: Total interconnect delay = 6.773 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.497 ns" { SRST counter:Counter_1s|COUNT_OUT~22 counter:Counter_1s|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.497 ns" { SRST {} SRST~combout {} counter:Counter_1s|COUNT_OUT~22 {} counter:Counter_1s|COUNT_OUT[3] {} } { 0.000ns 0.000ns 6.773ns 0.000ns } { 0.000ns 0.965ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK CLK~clkctrl counter:Counter_1s|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Counter_1s|COUNT_OUT[3] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.497 ns" { SRST counter:Counter_1s|COUNT_OUT~22 counter:Counter_1s|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.497 ns" { SRST {} SRST~combout {} counter:Counter_1s|COUNT_OUT~22 {} counter:Counter_1s|COUNT_OUT[3] {} } { 0.000ns 0.000ns 6.773ns 0.000ns } { 0.000ns 0.965ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 20:30:43 2016 " "Info: Processing ended: Sun Sep 11 20:30:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
