// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
module mainn(girissensor, bariyersensor, kirmiziled, yesilled, bariyer, aracsayisi);
  input girissensor;
  input bariyersensor;
  output kirmiziled;
  output yesilled;
  output bariyer;
  output [4:0]aracsayisi;
endmodule
