// Seed: 4268557752
module module_0;
  wire id_1;
  wire id_3;
  assign id_3 = id_1;
  tri0 id_4;
  assign id_2 = 1 == "";
  assign id_4 = id_4 + 1;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1
    , id_6,
    input  logic id_2,
    input  logic id_3,
    input  wire  id_4
);
  always id_6 <= 1'd0;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  assign id_6 = id_2;
  assign id_6 = id_3;
  always id_1 <= id_2 | 1;
  always @(negedge 1'h0) id_1 = 1;
endmodule
