ARM GAS  /tmp/ccIO4Dwd.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f1xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.global	SystemInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	SystemInit:
  24              	.LFB66:
  25              		.file 1 "src/system_stm32f1xx.c"
   1:src/system_stm32f1xx.c **** /**
   2:src/system_stm32f1xx.c ****   ******************************************************************************
   3:src/system_stm32f1xx.c ****   * @file    system_stm32f1xx.c
   4:src/system_stm32f1xx.c ****   * @author  MCD Application Team
   5:src/system_stm32f1xx.c ****   * @version V4.2.0
   6:src/system_stm32f1xx.c ****   * @date    31-March-2017
   7:src/system_stm32f1xx.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:src/system_stm32f1xx.c ****   *
   9:src/system_stm32f1xx.c ****   * 1.  This file provides two functions and one global variable to be called from
  10:src/system_stm32f1xx.c ****   *     user application:
  11:src/system_stm32f1xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:src/system_stm32f1xx.c ****   *                      factors, AHB/APBx prescalers and Flash settings).
  13:src/system_stm32f1xx.c ****   *                      This function is called at startup just after reset and
  14:src/system_stm32f1xx.c ****   *                      before branch to main program. This call is made inside
  15:src/system_stm32f1xx.c ****   *                      the "startup_stm32f1xx_xx.s" file.
  16:src/system_stm32f1xx.c ****   *
  17:src/system_stm32f1xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:src/system_stm32f1xx.c ****   *                                  by the user application to setup the SysTick
  19:src/system_stm32f1xx.c ****   *                                  timer or configure other parameters.
  20:src/system_stm32f1xx.c ****   *
  21:src/system_stm32f1xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:src/system_stm32f1xx.c ****   *                                 be called whenever the core clock is changed
  23:src/system_stm32f1xx.c ****   *                                 during program execution.
  24:src/system_stm32f1xx.c ****   *
  25:src/system_stm32f1xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:src/system_stm32f1xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f1xx_xx.s" file, to
  27:src/system_stm32f1xx.c ****   *    configure the system clock before to branch to main program.
  28:src/system_stm32f1xx.c ****   *
  29:src/system_stm32f1xx.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depending on
  30:src/system_stm32f1xx.c ****   *    the product used), refer to "HSE_VALUE".
  31:src/system_stm32f1xx.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  32:src/system_stm32f1xx.c ****   *    are using different crystal you have to adapt the HSE value to your own
  33:src/system_stm32f1xx.c ****   *    configuration.
ARM GAS  /tmp/ccIO4Dwd.s 			page 2


  34:src/system_stm32f1xx.c ****   *
  35:src/system_stm32f1xx.c ****   ******************************************************************************
  36:src/system_stm32f1xx.c ****   * @attention
  37:src/system_stm32f1xx.c ****   *
  38:src/system_stm32f1xx.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  39:src/system_stm32f1xx.c ****   *
  40:src/system_stm32f1xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  41:src/system_stm32f1xx.c ****   * are permitted provided that the following conditions are met:
  42:src/system_stm32f1xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  43:src/system_stm32f1xx.c ****   *      this list of conditions and the following disclaimer.
  44:src/system_stm32f1xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  45:src/system_stm32f1xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  46:src/system_stm32f1xx.c ****   *      and/or other materials provided with the distribution.
  47:src/system_stm32f1xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  48:src/system_stm32f1xx.c ****   *      may be used to endorse or promote products derived from this software
  49:src/system_stm32f1xx.c ****   *      without specific prior written permission.
  50:src/system_stm32f1xx.c ****   *
  51:src/system_stm32f1xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  52:src/system_stm32f1xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  53:src/system_stm32f1xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  54:src/system_stm32f1xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  55:src/system_stm32f1xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  56:src/system_stm32f1xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  57:src/system_stm32f1xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  58:src/system_stm32f1xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  59:src/system_stm32f1xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  60:src/system_stm32f1xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  61:src/system_stm32f1xx.c ****   *
  62:src/system_stm32f1xx.c ****   ******************************************************************************
  63:src/system_stm32f1xx.c ****   */
  64:src/system_stm32f1xx.c **** 
  65:src/system_stm32f1xx.c **** /** @addtogroup CMSIS
  66:src/system_stm32f1xx.c ****   * @{
  67:src/system_stm32f1xx.c ****   */
  68:src/system_stm32f1xx.c **** 
  69:src/system_stm32f1xx.c **** /** @addtogroup stm32f1xx_system
  70:src/system_stm32f1xx.c ****   * @{
  71:src/system_stm32f1xx.c ****   */
  72:src/system_stm32f1xx.c **** 
  73:src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Includes
  74:src/system_stm32f1xx.c ****   * @{
  75:src/system_stm32f1xx.c ****   */
  76:src/system_stm32f1xx.c **** 
  77:src/system_stm32f1xx.c **** #include "stm32f1xx.h"
  78:src/system_stm32f1xx.c **** 
  79:src/system_stm32f1xx.c **** /**
  80:src/system_stm32f1xx.c ****   * @}
  81:src/system_stm32f1xx.c ****   */
  82:src/system_stm32f1xx.c **** 
  83:src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_TypesDefinitions
  84:src/system_stm32f1xx.c ****   * @{
  85:src/system_stm32f1xx.c ****   */
  86:src/system_stm32f1xx.c **** 
  87:src/system_stm32f1xx.c **** /**
  88:src/system_stm32f1xx.c ****   * @}
  89:src/system_stm32f1xx.c ****   */
  90:src/system_stm32f1xx.c **** 
ARM GAS  /tmp/ccIO4Dwd.s 			page 3


  91:src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Defines
  92:src/system_stm32f1xx.c ****   * @{
  93:src/system_stm32f1xx.c ****   */
  94:src/system_stm32f1xx.c **** 
  95:src/system_stm32f1xx.c **** #if !defined(HSE_VALUE)
  96:src/system_stm32f1xx.c **** #define HSE_VALUE 8000000U /*!< Default value of the External oscillator in Hz. \
  97:src/system_stm32f1xx.c ****                                 This value can be provided and adapted by the user application. */
  98:src/system_stm32f1xx.c **** #endif /* HSE_VALUE */
  99:src/system_stm32f1xx.c **** 
 100:src/system_stm32f1xx.c **** #if !defined(HSI_VALUE)
 101:src/system_stm32f1xx.c **** #define HSI_VALUE 8000000U /*!< Default value of the Internal oscillator in Hz. \
 102:src/system_stm32f1xx.c ****                                 This value can be provided and adapted by the user application. */
 103:src/system_stm32f1xx.c **** #endif /* HSI_VALUE */
 104:src/system_stm32f1xx.c **** 
 105:src/system_stm32f1xx.c **** /*!< Uncomment the following line if you need to use external SRAM  */
 106:src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 107:src/system_stm32f1xx.c **** /* #define DATA_IN_ExtSRAM */
 108:src/system_stm32f1xx.c **** #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
 109:src/system_stm32f1xx.c **** 
 110:src/system_stm32f1xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 111:src/system_stm32f1xx.c ****      Internal SRAM. */
 112:src/system_stm32f1xx.c **** /* #define VECT_TAB_SRAM */
 113:src/system_stm32f1xx.c **** #define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table base offset field. \
 114:src/system_stm32f1xx.c ****                                  This value must be a multiple of 0x200. */
 115:src/system_stm32f1xx.c **** 
 116:src/system_stm32f1xx.c **** 
 117:src/system_stm32f1xx.c **** /**
 118:src/system_stm32f1xx.c ****   * @}
 119:src/system_stm32f1xx.c ****   */
 120:src/system_stm32f1xx.c **** 
 121:src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Macros
 122:src/system_stm32f1xx.c ****   * @{
 123:src/system_stm32f1xx.c ****   */
 124:src/system_stm32f1xx.c **** 
 125:src/system_stm32f1xx.c **** /**
 126:src/system_stm32f1xx.c ****   * @}
 127:src/system_stm32f1xx.c ****   */
 128:src/system_stm32f1xx.c **** 
 129:src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Variables
 130:src/system_stm32f1xx.c ****   * @{
 131:src/system_stm32f1xx.c ****   */
 132:src/system_stm32f1xx.c **** 
 133:src/system_stm32f1xx.c **** /*******************************************************************************
 134:src/system_stm32f1xx.c **** *  Clock Definitions
 135:src/system_stm32f1xx.c **** *******************************************************************************/
 136:src/system_stm32f1xx.c **** #if defined(STM32F100xB) || defined(STM32F100xE)
 137:src/system_stm32f1xx.c **** uint32_t SystemCoreClock = 24000000U; /*!< System Clock Frequency (Core Clock) */
 138:src/system_stm32f1xx.c **** #else /*!< HSI Selected as System Clock source */
 139:src/system_stm32f1xx.c **** uint32_t SystemCoreClock = 72000000U; /*!< System Clock Frequency (Core Clock) */
 140:src/system_stm32f1xx.c **** #endif
 141:src/system_stm32f1xx.c **** 
 142:src/system_stm32f1xx.c **** const uint8_t AHBPrescTable[16U] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 143:src/system_stm32f1xx.c **** const uint8_t APBPrescTable[8U]  = {0, 0, 0, 0, 1, 2, 3, 4};
 144:src/system_stm32f1xx.c **** 
 145:src/system_stm32f1xx.c **** /**
 146:src/system_stm32f1xx.c ****   * @}
 147:src/system_stm32f1xx.c ****   */
ARM GAS  /tmp/ccIO4Dwd.s 			page 4


 148:src/system_stm32f1xx.c **** 
 149:src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_FunctionPrototypes
 150:src/system_stm32f1xx.c ****   * @{
 151:src/system_stm32f1xx.c ****   */
 152:src/system_stm32f1xx.c **** 
 153:src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 154:src/system_stm32f1xx.c **** #ifdef DATA_IN_ExtSRAM
 155:src/system_stm32f1xx.c **** static void SystemInit_ExtMemCtl(void);
 156:src/system_stm32f1xx.c **** #endif /* DATA_IN_ExtSRAM */
 157:src/system_stm32f1xx.c **** #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
 158:src/system_stm32f1xx.c **** 
 159:src/system_stm32f1xx.c **** /**
 160:src/system_stm32f1xx.c ****   * @}
 161:src/system_stm32f1xx.c ****   */
 162:src/system_stm32f1xx.c **** 
 163:src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Functions
 164:src/system_stm32f1xx.c ****   * @{
 165:src/system_stm32f1xx.c ****   */
 166:src/system_stm32f1xx.c **** 
 167:src/system_stm32f1xx.c **** /**
 168:src/system_stm32f1xx.c ****   * @brief  Setup the microcontroller system
 169:src/system_stm32f1xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the
 170:src/system_stm32f1xx.c ****   *         SystemCoreClock variable.
 171:src/system_stm32f1xx.c ****   * @note   This function should be used only after reset.
 172:src/system_stm32f1xx.c ****   * @param  None
 173:src/system_stm32f1xx.c ****   * @retval None
 174:src/system_stm32f1xx.c ****   */
 175:src/system_stm32f1xx.c **** void SystemInit(void) {
  26              		.loc 1 175 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
 176:src/system_stm32f1xx.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 177:src/system_stm32f1xx.c ****   /* Set HSION bit */
 178:src/system_stm32f1xx.c ****   RCC->CR |= 0x00000001U;
  31              		.loc 1 178 0
  32 0000 0F4B     		ldr	r3, .L2
  33 0002 1A68     		ldr	r2, [r3]
  34 0004 42F00102 		orr	r2, r2, #1
  35 0008 1A60     		str	r2, [r3]
 179:src/system_stm32f1xx.c **** 
 180:src/system_stm32f1xx.c **** /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 181:src/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)
 182:src/system_stm32f1xx.c ****   RCC->CFGR &= 0xF8FF0000U;
  36              		.loc 1 182 0
  37 000a 5968     		ldr	r1, [r3, #4]
  38 000c 0D4A     		ldr	r2, .L2+4
  39 000e 0A40     		ands	r2, r2, r1
  40 0010 5A60     		str	r2, [r3, #4]
 183:src/system_stm32f1xx.c **** #else
 184:src/system_stm32f1xx.c ****   RCC->CFGR &= 0xF0FF0000U;
 185:src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 186:src/system_stm32f1xx.c **** 
 187:src/system_stm32f1xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 188:src/system_stm32f1xx.c ****   RCC->CR &= 0xFEF6FFFFU;
  41              		.loc 1 188 0
ARM GAS  /tmp/ccIO4Dwd.s 			page 5


  42 0012 1A68     		ldr	r2, [r3]
  43 0014 22F08472 		bic	r2, r2, #17301504
  44 0018 22F48032 		bic	r2, r2, #65536
  45 001c 1A60     		str	r2, [r3]
 189:src/system_stm32f1xx.c **** 
 190:src/system_stm32f1xx.c ****   /* Reset HSEBYP bit */
 191:src/system_stm32f1xx.c ****   RCC->CR &= 0xFFFBFFFFU;
  46              		.loc 1 191 0
  47 001e 1A68     		ldr	r2, [r3]
  48 0020 22F48022 		bic	r2, r2, #262144
  49 0024 1A60     		str	r2, [r3]
 192:src/system_stm32f1xx.c **** 
 193:src/system_stm32f1xx.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 194:src/system_stm32f1xx.c ****   RCC->CFGR &= 0xFF80FFFFU;
  50              		.loc 1 194 0
  51 0026 5A68     		ldr	r2, [r3, #4]
  52 0028 22F4FE02 		bic	r2, r2, #8323072
  53 002c 5A60     		str	r2, [r3, #4]
 195:src/system_stm32f1xx.c **** 
 196:src/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 197:src/system_stm32f1xx.c ****   /* Reset PLL2ON and PLL3ON bits */
 198:src/system_stm32f1xx.c ****   RCC->CR &= 0xEBFFFFFFU;
 199:src/system_stm32f1xx.c **** 
 200:src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 201:src/system_stm32f1xx.c ****   RCC->CIR = 0x00FF0000U;
 202:src/system_stm32f1xx.c **** 
 203:src/system_stm32f1xx.c ****   /* Reset CFGR2 register */
 204:src/system_stm32f1xx.c ****   RCC->CFGR2 = 0x00000000U;
 205:src/system_stm32f1xx.c **** #elif defined(STM32F100xB) || defined(STM32F100xE)
 206:src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 207:src/system_stm32f1xx.c ****   RCC->CIR = 0x009F0000U;
 208:src/system_stm32f1xx.c **** 
 209:src/system_stm32f1xx.c ****   /* Reset CFGR2 register */
 210:src/system_stm32f1xx.c ****   RCC->CFGR2 = 0x00000000U;
 211:src/system_stm32f1xx.c **** #else
 212:src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 213:src/system_stm32f1xx.c ****   RCC->CIR = 0x009F0000U;
  54              		.loc 1 213 0
  55 002e 4FF41F02 		mov	r2, #10420224
  56 0032 9A60     		str	r2, [r3, #8]
 214:src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 215:src/system_stm32f1xx.c **** 
 216:src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 217:src/system_stm32f1xx.c **** #ifdef DATA_IN_ExtSRAM
 218:src/system_stm32f1xx.c ****   SystemInit_ExtMemCtl();
 219:src/system_stm32f1xx.c **** #endif /* DATA_IN_ExtSRAM */
 220:src/system_stm32f1xx.c **** #endif
 221:src/system_stm32f1xx.c **** 
 222:src/system_stm32f1xx.c **** #ifdef VECT_TAB_SRAM
 223:src/system_stm32f1xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 224:src/system_stm32f1xx.c **** #else
 225:src/system_stm32f1xx.c ****   SCB->VTOR  = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
  57              		.loc 1 225 0
  58 0034 044B     		ldr	r3, .L2+8
  59 0036 4FF00062 		mov	r2, #134217728
  60 003a 9A60     		str	r2, [r3, #8]
 226:src/system_stm32f1xx.c **** #endif
ARM GAS  /tmp/ccIO4Dwd.s 			page 6


 227:src/system_stm32f1xx.c **** }
  61              		.loc 1 227 0
  62 003c 7047     		bx	lr
  63              	.L3:
  64 003e 00BF     		.align	2
  65              	.L2:
  66 0040 00100240 		.word	1073876992
  67 0044 0000FFF8 		.word	-117506048
  68 0048 00ED00E0 		.word	-536810240
  69              		.cfi_endproc
  70              	.LFE66:
  72              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  73              		.align	1
  74              		.global	SystemCoreClockUpdate
  75              		.syntax unified
  76              		.thumb
  77              		.thumb_func
  78              		.fpu softvfp
  80              	SystemCoreClockUpdate:
  81              	.LFB67:
 228:src/system_stm32f1xx.c **** 
 229:src/system_stm32f1xx.c **** /**
 230:src/system_stm32f1xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 231:src/system_stm32f1xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 232:src/system_stm32f1xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 233:src/system_stm32f1xx.c ****   *         other parameters.
 234:src/system_stm32f1xx.c ****   *
 235:src/system_stm32f1xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 236:src/system_stm32f1xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 237:src/system_stm32f1xx.c ****   *         based on this variable will be incorrect.
 238:src/system_stm32f1xx.c ****   *
 239:src/system_stm32f1xx.c ****   * @note   - The system frequency computed by this function is not the real
 240:src/system_stm32f1xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 241:src/system_stm32f1xx.c ****   *           constant and the selected clock source:
 242:src/system_stm32f1xx.c ****   *
 243:src/system_stm32f1xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 244:src/system_stm32f1xx.c ****   *
 245:src/system_stm32f1xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 246:src/system_stm32f1xx.c ****   *
 247:src/system_stm32f1xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 248:src/system_stm32f1xx.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 249:src/system_stm32f1xx.c ****   *
 250:src/system_stm32f1xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 251:src/system_stm32f1xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 252:src/system_stm32f1xx.c ****   *             in voltage and temperature.
 253:src/system_stm32f1xx.c ****   *
 254:src/system_stm32f1xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 255:src/system_stm32f1xx.c ****   *              8 MHz or 25 MHz, depending on the product used), user has to ensure
 256:src/system_stm32f1xx.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 257:src/system_stm32f1xx.c ****   *              Otherwise, this function may have wrong result.
 258:src/system_stm32f1xx.c ****   *
 259:src/system_stm32f1xx.c ****   *         - The result of this function could be not correct when using fractional
 260:src/system_stm32f1xx.c ****   *           value for HSE crystal.
 261:src/system_stm32f1xx.c ****   * @param  None
 262:src/system_stm32f1xx.c ****   * @retval None
 263:src/system_stm32f1xx.c ****   */
 264:src/system_stm32f1xx.c **** void SystemCoreClockUpdate(void) {
ARM GAS  /tmp/ccIO4Dwd.s 			page 7


  82              		.loc 1 264 0
  83              		.cfi_startproc
  84              		@ args = 0, pretend = 0, frame = 0
  85              		@ frame_needed = 0, uses_anonymous_args = 0
  86              		@ link register save eliminated.
  87              	.LVL0:
 265:src/system_stm32f1xx.c ****   uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 266:src/system_stm32f1xx.c **** 
 267:src/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 268:src/system_stm32f1xx.c ****   uint32_t prediv1source = 0U, prediv1factor = 0U, prediv2factor = 0U, pll2mull = 0U;
 269:src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 270:src/system_stm32f1xx.c **** 
 271:src/system_stm32f1xx.c **** #if defined(STM32F100xB) || defined(STM32F100xE)
 272:src/system_stm32f1xx.c ****   uint32_t prediv1factor = 0U;
 273:src/system_stm32f1xx.c **** #endif /* STM32F100xB or STM32F100xE */
 274:src/system_stm32f1xx.c **** 
 275:src/system_stm32f1xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 276:src/system_stm32f1xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  88              		.loc 1 276 0
  89 0000 1F4B     		ldr	r3, .L15
  90 0002 5B68     		ldr	r3, [r3, #4]
  91 0004 03F00C03 		and	r3, r3, #12
  92              	.LVL1:
 277:src/system_stm32f1xx.c **** 
 278:src/system_stm32f1xx.c ****   switch(tmp) {
  93              		.loc 1 278 0
  94 0008 042B     		cmp	r3, #4
  95 000a 14D0     		beq	.L6
  96 000c 082B     		cmp	r3, #8
  97 000e 16D0     		beq	.L7
  98 0010 1BB1     		cbz	r3, .L13
 279:src/system_stm32f1xx.c ****     case 0x00U: /* HSI used as system clock */
 280:src/system_stm32f1xx.c ****       SystemCoreClock = HSI_VALUE;
 281:src/system_stm32f1xx.c ****       break;
 282:src/system_stm32f1xx.c ****     case 0x04U: /* HSE used as system clock */
 283:src/system_stm32f1xx.c ****       SystemCoreClock = HSE_VALUE;
 284:src/system_stm32f1xx.c ****       break;
 285:src/system_stm32f1xx.c ****     case 0x08U: /* PLL used as system clock */
 286:src/system_stm32f1xx.c **** 
 287:src/system_stm32f1xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 288:src/system_stm32f1xx.c ****       pllmull   = RCC->CFGR & RCC_CFGR_PLLMULL;
 289:src/system_stm32f1xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 290:src/system_stm32f1xx.c **** 
 291:src/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)
 292:src/system_stm32f1xx.c ****       pllmull = (pllmull >> 18U) + 2U;
 293:src/system_stm32f1xx.c **** 
 294:src/system_stm32f1xx.c ****       if(pllsource == 0x00U) {
 295:src/system_stm32f1xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 296:src/system_stm32f1xx.c ****         SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 297:src/system_stm32f1xx.c ****       } else {
 298:src/system_stm32f1xx.c **** #if defined(STM32F100xB) || defined(STM32F100xE)
 299:src/system_stm32f1xx.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 300:src/system_stm32f1xx.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 301:src/system_stm32f1xx.c ****         SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
 302:src/system_stm32f1xx.c **** #else
 303:src/system_stm32f1xx.c ****         /* HSE selected as PLL clock entry */
 304:src/system_stm32f1xx.c ****         if((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET) { /* HSE oscillator clock divided by
ARM GAS  /tmp/ccIO4Dwd.s 			page 8


 305:src/system_stm32f1xx.c ****           SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 306:src/system_stm32f1xx.c ****         } else {
 307:src/system_stm32f1xx.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 308:src/system_stm32f1xx.c ****         }
 309:src/system_stm32f1xx.c **** #endif
 310:src/system_stm32f1xx.c ****       }
 311:src/system_stm32f1xx.c **** #else
 312:src/system_stm32f1xx.c ****       pllmull = pllmull >> 18U;
 313:src/system_stm32f1xx.c **** 
 314:src/system_stm32f1xx.c ****       if(pllmull != 0x0DU) {
 315:src/system_stm32f1xx.c ****         pllmull += 2U;
 316:src/system_stm32f1xx.c ****       } else { /* PLL multiplication factor = PLL input clock * 6.5 */
 317:src/system_stm32f1xx.c ****         pllmull = 13U / 2U;
 318:src/system_stm32f1xx.c ****       }
 319:src/system_stm32f1xx.c **** 
 320:src/system_stm32f1xx.c ****       if(pllsource == 0x00U) {
 321:src/system_stm32f1xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 322:src/system_stm32f1xx.c ****         SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 323:src/system_stm32f1xx.c ****       } else { /* PREDIV1 selected as PLL clock entry */
 324:src/system_stm32f1xx.c **** 
 325:src/system_stm32f1xx.c ****         /* Get PREDIV1 clock source and division factor */
 326:src/system_stm32f1xx.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 327:src/system_stm32f1xx.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 328:src/system_stm32f1xx.c **** 
 329:src/system_stm32f1xx.c ****         if(prediv1source == 0U) {
 330:src/system_stm32f1xx.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 331:src/system_stm32f1xx.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
 332:src/system_stm32f1xx.c ****         } else { /* PLL2 clock selected as PREDIV1 clock entry */
 333:src/system_stm32f1xx.c **** 
 334:src/system_stm32f1xx.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 335:src/system_stm32f1xx.c ****           prediv2factor   = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4U) + 1U;
 336:src/system_stm32f1xx.c ****           pll2mull        = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U;
 337:src/system_stm32f1xx.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
 338:src/system_stm32f1xx.c ****         }
 339:src/system_stm32f1xx.c ****       }
 340:src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 341:src/system_stm32f1xx.c ****       break;
 342:src/system_stm32f1xx.c **** 
 343:src/system_stm32f1xx.c ****     default:
 344:src/system_stm32f1xx.c ****       SystemCoreClock = HSI_VALUE;
  99              		.loc 1 344 0
 100 0012 1C4B     		ldr	r3, .L15+4
 101              	.LVL2:
 102 0014 1C4A     		ldr	r2, .L15+8
 103 0016 1A60     		str	r2, [r3]
 345:src/system_stm32f1xx.c ****       break;
 104              		.loc 1 345 0
 105 0018 02E0     		b	.L9
 106              	.LVL3:
 107              	.L13:
 280:src/system_stm32f1xx.c ****       break;
 108              		.loc 1 280 0
 109 001a 1A4B     		ldr	r3, .L15+4
 110              	.LVL4:
 111 001c 1A4A     		ldr	r2, .L15+8
 112 001e 1A60     		str	r2, [r3]
 113              	.LVL5:
ARM GAS  /tmp/ccIO4Dwd.s 			page 9


 114              	.L9:
 346:src/system_stm32f1xx.c ****   }
 347:src/system_stm32f1xx.c **** 
 348:src/system_stm32f1xx.c ****   /* Compute HCLK clock frequency ----------------*/
 349:src/system_stm32f1xx.c ****   /* Get HCLK prescaler */
 350:src/system_stm32f1xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 115              		.loc 1 350 0
 116 0020 174B     		ldr	r3, .L15
 117 0022 5B68     		ldr	r3, [r3, #4]
 118 0024 C3F30313 		ubfx	r3, r3, #4, #4
 119 0028 184A     		ldr	r2, .L15+12
 120 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 121              	.LVL6:
 351:src/system_stm32f1xx.c ****   /* HCLK clock frequency */
 352:src/system_stm32f1xx.c ****   SystemCoreClock >>= tmp;
 122              		.loc 1 352 0
 123 002c 154A     		ldr	r2, .L15+4
 124 002e 1368     		ldr	r3, [r2]
 125 0030 CB40     		lsrs	r3, r3, r1
 126 0032 1360     		str	r3, [r2]
 353:src/system_stm32f1xx.c **** }
 127              		.loc 1 353 0
 128 0034 7047     		bx	lr
 129              	.LVL7:
 130              	.L6:
 283:src/system_stm32f1xx.c ****       break;
 131              		.loc 1 283 0
 132 0036 134B     		ldr	r3, .L15+4
 133              	.LVL8:
 134 0038 134A     		ldr	r2, .L15+8
 135 003a 1A60     		str	r2, [r3]
 284:src/system_stm32f1xx.c ****     case 0x08U: /* PLL used as system clock */
 136              		.loc 1 284 0
 137 003c F0E7     		b	.L9
 138              	.LVL9:
 139              	.L7:
 288:src/system_stm32f1xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 140              		.loc 1 288 0
 141 003e 104A     		ldr	r2, .L15
 142 0040 5368     		ldr	r3, [r2, #4]
 143              	.LVL10:
 289:src/system_stm32f1xx.c **** 
 144              		.loc 1 289 0
 145 0042 5268     		ldr	r2, [r2, #4]
 146              	.LVL11:
 292:src/system_stm32f1xx.c **** 
 147              		.loc 1 292 0
 148 0044 C3F38343 		ubfx	r3, r3, #18, #4
 149              	.LVL12:
 150 0048 0233     		adds	r3, r3, #2
 151              	.LVL13:
 294:src/system_stm32f1xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 152              		.loc 1 294 0
 153 004a 12F4803F 		tst	r2, #65536
 154 004e 0AD0     		beq	.L14
 304:src/system_stm32f1xx.c ****           SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 155              		.loc 1 304 0
ARM GAS  /tmp/ccIO4Dwd.s 			page 10


 156 0050 0B4A     		ldr	r2, .L15
 157              	.LVL14:
 158 0052 5268     		ldr	r2, [r2, #4]
 159 0054 12F4003F 		tst	r2, #131072
 160 0058 0BD0     		beq	.L11
 305:src/system_stm32f1xx.c ****         } else {
 161              		.loc 1 305 0
 162 005a 0D4A     		ldr	r2, .L15+16
 163 005c 02FB03F3 		mul	r3, r2, r3
 164              	.LVL15:
 165 0060 084A     		ldr	r2, .L15+4
 166 0062 1360     		str	r3, [r2]
 167 0064 DCE7     		b	.L9
 168              	.LVL16:
 169              	.L14:
 296:src/system_stm32f1xx.c ****       } else {
 170              		.loc 1 296 0
 171 0066 0A4A     		ldr	r2, .L15+16
 172              	.LVL17:
 173 0068 02FB03F3 		mul	r3, r2, r3
 174              	.LVL18:
 175 006c 054A     		ldr	r2, .L15+4
 176 006e 1360     		str	r3, [r2]
 177 0070 D6E7     		b	.L9
 178              	.LVL19:
 179              	.L11:
 307:src/system_stm32f1xx.c ****         }
 180              		.loc 1 307 0
 181 0072 054A     		ldr	r2, .L15+8
 182 0074 02FB03F3 		mul	r3, r2, r3
 183              	.LVL20:
 184 0078 024A     		ldr	r2, .L15+4
 185 007a 1360     		str	r3, [r2]
 186 007c D0E7     		b	.L9
 187              	.L16:
 188 007e 00BF     		.align	2
 189              	.L15:
 190 0080 00100240 		.word	1073876992
 191 0084 00000000 		.word	.LANCHOR0
 192 0088 00127A00 		.word	8000000
 193 008c 00000000 		.word	.LANCHOR1
 194 0090 00093D00 		.word	4000000
 195              		.cfi_endproc
 196              	.LFE67:
 198              		.global	APBPrescTable
 199              		.global	AHBPrescTable
 200              		.global	SystemCoreClock
 201              		.section	.data.SystemCoreClock,"aw",%progbits
 202              		.align	2
 203              		.set	.LANCHOR0,. + 0
 206              	SystemCoreClock:
 207 0000 00A24A04 		.word	72000000
 208              		.section	.rodata.AHBPrescTable,"a",%progbits
 209              		.align	2
 210              		.set	.LANCHOR1,. + 0
 213              	AHBPrescTable:
 214 0000 00       		.byte	0
ARM GAS  /tmp/ccIO4Dwd.s 			page 11


 215 0001 00       		.byte	0
 216 0002 00       		.byte	0
 217 0003 00       		.byte	0
 218 0004 00       		.byte	0
 219 0005 00       		.byte	0
 220 0006 00       		.byte	0
 221 0007 00       		.byte	0
 222 0008 01       		.byte	1
 223 0009 02       		.byte	2
 224 000a 03       		.byte	3
 225 000b 04       		.byte	4
 226 000c 06       		.byte	6
 227 000d 07       		.byte	7
 228 000e 08       		.byte	8
 229 000f 09       		.byte	9
 230              		.section	.rodata.APBPrescTable,"a",%progbits
 231              		.align	2
 234              	APBPrescTable:
 235 0000 00       		.byte	0
 236 0001 00       		.byte	0
 237 0002 00       		.byte	0
 238 0003 00       		.byte	0
 239 0004 01       		.byte	1
 240 0005 02       		.byte	2
 241 0006 03       		.byte	3
 242 0007 04       		.byte	4
 243              		.text
 244              	.Letext0:
 245              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 246              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 247              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 248              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 249              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 250              		.file 7 "/usr/arm-none-eabi/include/sys/lock.h"
 251              		.file 8 "/usr/arm-none-eabi/include/sys/_types.h"
 252              		.file 9 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 253              		.file 10 "/usr/arm-none-eabi/include/sys/reent.h"
 254              		.file 11 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
ARM GAS  /tmp/ccIO4Dwd.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f1xx.c
     /tmp/ccIO4Dwd.s:16     .text.SystemInit:0000000000000000 $t
     /tmp/ccIO4Dwd.s:23     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccIO4Dwd.s:66     .text.SystemInit:0000000000000040 $d
     /tmp/ccIO4Dwd.s:73     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccIO4Dwd.s:80     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccIO4Dwd.s:190    .text.SystemCoreClockUpdate:0000000000000080 $d
     /tmp/ccIO4Dwd.s:234    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccIO4Dwd.s:213    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccIO4Dwd.s:206    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccIO4Dwd.s:202    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccIO4Dwd.s:209    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccIO4Dwd.s:231    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
