{
  "Top": "correlator",
  "RtlTop": "correlator",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "state",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "fbg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_rtl -encoding=onehot -reset=state -reset_level=high",
      "config_interface -m_axi_offset=off -register_io=off"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "4",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "correlator",
    "Version": "1.0",
    "DisplayName": "Correlator",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/correlator.cpp"],
    "Vhdl": [
      "impl\/vhdl\/correlator_mul_20bkb.vhd",
      "impl\/vhdl\/correlator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/correlator_mul_20bkb.v",
      "impl\/verilog\/correlator.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "i_data o_data",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "i_data": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "i_data",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "o_data": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "o_data",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "pnseq_in_V_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "pnseq_len_V": {
      "type": "data",
      "dir": "in",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "10"
        }}
    },
    "start_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "i_data_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "i_data_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "i_data_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "i_data_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "o_data_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "o_data_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "o_data_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "o_data_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "start_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "pnseq_in_V_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "pnseq_in_V_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "pnseq_in_V_V_ap_ack": {
      "dir": "out",
      "width": "1"
    },
    "pnseq_len_V": {
      "dir": "in",
      "width": "10"
    }
  },
  "CPorts": {
    "i_data_V_data_V": {
      "interfaceRef": "i_data",
      "dir": "in"
    },
    "i_data_V_last_V": {
      "interfaceRef": "i_data",
      "dir": "in"
    },
    "o_data_V_data_V": {
      "interfaceRef": "o_data",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "o_data_V_last_V": {
      "interfaceRef": "o_data",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "start_V": {
      "interfaceRef": "start_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "pnseq_in_V_V": {
      "interfaceRef": "pnseq_in_V_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_hs"
    },
    "pnseq_len_V": {
      "interfaceRef": "pnseq_len_V",
      "dir": "in",
      "dataWidth": "10",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "correlator"},
    "Metrics": {"correlator": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.77"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "2",
          "FF": "2813",
          "LUT": "3091"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-02-11 01:45:35 EST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
