Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 26 14:59:19 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Test_wrapper_timing_summary_routed.rpt -rpx Test_wrapper_timing_summary_routed.rpx
| Design       : Test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.608     -165.046                    131                 5633        0.024        0.000                      0                 5633        4.020        0.000                       0                  2003  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.608     -165.046                    131                 5633        0.024        0.000                      0                 5633        4.020        0.000                       0                  2003  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          131  Failing Endpoints,  Worst Slack       -1.608ns,  Total Violation     -165.046ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 6.992ns (69.324%)  route 3.094ns (30.676%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.672     2.980    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y17          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.607     4.043    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.699 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.699    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.813 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.813    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.927 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.927    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.041 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.041    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.155 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.269    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.569     6.172    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.303     6.475 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.475    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.988 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.908     7.895    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.124     8.019 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[16]_i_1/O
                         net (fo=5, routed)           1.008     9.028    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.036    13.064 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[0]
                         net (fo=1, routed)           0.002    13.066    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_153
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.590    12.782    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.013    
                         clock uncertainty           -0.154    12.858    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.458    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 6.992ns (69.324%)  route 3.094ns (30.676%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.672     2.980    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y17          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.607     4.043    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.699 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.699    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.813 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.813    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.927 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.927    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.041 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.041    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.155 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.269    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.569     6.172    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.303     6.475 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.475    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.988 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.908     7.895    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.124     8.019 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[16]_i_1/O
                         net (fo=5, routed)           1.008     9.028    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.036    13.064 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[10]
                         net (fo=1, routed)           0.002    13.066    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_143
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.590    12.782    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.013    
                         clock uncertainty           -0.154    12.858    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.458    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 6.992ns (69.324%)  route 3.094ns (30.676%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.672     2.980    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y17          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.607     4.043    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.699 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.699    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.813 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.813    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.927 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.927    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.041 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.041    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.155 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.269    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.569     6.172    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.303     6.475 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.475    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.988 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.908     7.895    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.124     8.019 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[16]_i_1/O
                         net (fo=5, routed)           1.008     9.028    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.036    13.064 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[11]
                         net (fo=1, routed)           0.002    13.066    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_142
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.590    12.782    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.013    
                         clock uncertainty           -0.154    12.858    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.458    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 6.992ns (69.324%)  route 3.094ns (30.676%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.672     2.980    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y17          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.607     4.043    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.699 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.699    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.813 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.813    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.927 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.927    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.041 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.041    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.155 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.269    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.569     6.172    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.303     6.475 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.475    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.988 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.908     7.895    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.124     8.019 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[16]_i_1/O
                         net (fo=5, routed)           1.008     9.028    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.036    13.064 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[12]
                         net (fo=1, routed)           0.002    13.066    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_141
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.590    12.782    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.013    
                         clock uncertainty           -0.154    12.858    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.458    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 6.992ns (69.324%)  route 3.094ns (30.676%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.672     2.980    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y17          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.607     4.043    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.699 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.699    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.813 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.813    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.927 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.927    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.041 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.041    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.155 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.269    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.569     6.172    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.303     6.475 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.475    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.988 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.908     7.895    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.124     8.019 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[16]_i_1/O
                         net (fo=5, routed)           1.008     9.028    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.036    13.064 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[13]
                         net (fo=1, routed)           0.002    13.066    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_140
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.590    12.782    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.013    
                         clock uncertainty           -0.154    12.858    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.458    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 6.992ns (69.324%)  route 3.094ns (30.676%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.672     2.980    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y17          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.607     4.043    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.699 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.699    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.813 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.813    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.927 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.927    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.041 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.041    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.155 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.269    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.569     6.172    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.303     6.475 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.475    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.988 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.908     7.895    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.124     8.019 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[16]_i_1/O
                         net (fo=5, routed)           1.008     9.028    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.036    13.064 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[14]
                         net (fo=1, routed)           0.002    13.066    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_139
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.590    12.782    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.013    
                         clock uncertainty           -0.154    12.858    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.458    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 6.992ns (69.324%)  route 3.094ns (30.676%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.672     2.980    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y17          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.607     4.043    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.699 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.699    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.813 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.813    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.927 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.927    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.041 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.041    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.155 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.269    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.569     6.172    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.303     6.475 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.475    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.988 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.908     7.895    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.124     8.019 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[16]_i_1/O
                         net (fo=5, routed)           1.008     9.028    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036    13.064 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[15]
                         net (fo=1, routed)           0.002    13.066    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_138
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.590    12.782    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.013    
                         clock uncertainty           -0.154    12.858    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.458    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 6.992ns (69.324%)  route 3.094ns (30.676%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.672     2.980    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y17          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.607     4.043    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.699 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.699    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.813 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.813    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.927 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.927    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.041 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.041    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.155 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.269    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.569     6.172    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.303     6.475 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.475    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.988 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.908     7.895    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.124     8.019 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[16]_i_1/O
                         net (fo=5, routed)           1.008     9.028    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.036    13.064 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[16]
                         net (fo=1, routed)           0.002    13.066    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_137
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.590    12.782    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.013    
                         clock uncertainty           -0.154    12.858    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.458    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 6.992ns (69.324%)  route 3.094ns (30.676%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.672     2.980    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y17          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.607     4.043    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.699 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.699    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.813 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.813    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.927 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.927    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.041 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.041    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.155 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.269    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.569     6.172    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.303     6.475 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.475    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.988 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.908     7.895    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.124     8.019 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[16]_i_1/O
                         net (fo=5, routed)           1.008     9.028    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.036    13.064 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[17]
                         net (fo=1, routed)           0.002    13.066    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_136
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.590    12.782    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.013    
                         clock uncertainty           -0.154    12.858    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.458    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 6.992ns (69.324%)  route 3.094ns (30.676%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.672     2.980    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y17          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=4, routed)           0.607     4.043    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[0]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.167    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_4_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.699 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.699    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.813 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.813    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.927 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.927    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.041 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.041    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.155 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.155    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.269    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.569     6.172    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.303     6.475 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.475    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.988 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.908     7.895    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.124     8.019 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[16]_i_1/O
                         net (fo=5, routed)           1.008     9.028    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[16]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.036    13.064 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[18]
                         net (fo=1, routed)           0.002    13.066    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_135
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.590    12.782    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.013    
                         clock uncertainty           -0.154    12.858    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.458    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 -1.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.611%)  route 0.153ns (40.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.556     0.897    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y36         FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/slv_reg3_reg[5]/Q
                         net (fo=1, routed)           0.153     1.178    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/slv_reg3[5]
    SLICE_X21Y36         LUT6 (Prop_lut6_I2_O)        0.098     1.276 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.276    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X21Y36         FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.825     1.195    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y36         FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.091     1.252    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.765%)  route 0.116ns (45.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.563     0.904    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X14Y43         FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.116     1.161    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X16Y42         SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.830     1.200    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y42         SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X16Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.189%)  route 0.175ns (57.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.586     0.927    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.175     1.230    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][31]
    SLICE_X3Y53          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.852     1.222    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)        -0.007     1.186    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.585     0.926    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.103     1.170    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y44          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.853     1.223    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y44          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.162%)  route 0.219ns (60.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.219     1.285    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.889%)  route 0.229ns (64.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.567     0.908    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X7Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.229     1.264    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][22]
    SLICE_X7Y52          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.834     1.204    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y52          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.017     1.192    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.670%)  route 0.244ns (63.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.244     1.309    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.564     0.905    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y39         FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.170     1.215    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y38          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.832     1.202    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.583     0.924    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.155     1.219    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y53          SRL16E                                       r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.852     1.222    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y53          SRL16E                                       r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     0.940    
    SLICE_X4Y53          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.123    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.430%)  route 0.274ns (59.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.565     0.906    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.274     1.321    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[26]
    SLICE_X7Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.366 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.366    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[26]
    SLICE_X7Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.835     1.205    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X7Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.091     1.267    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y15    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y11    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y9     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y13    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y11    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y13    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X16Y43   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X17Y43   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y43   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y42   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



