{"sha": "334b3c4b8400c23382b44c14779a5d789b8cb1d4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzM0YjNjNGI4NDAwYzIzMzgyYjQ0YzE0Nzc5YTVkNzg5YjhjYjFkNA==", "commit": {"author": {"name": "Prachi Godbole", "email": "prachi.godbole@imgtec.com", "date": "2017-03-06T10:08:51Z"}, "committer": {"name": "Prachi Godbole", "email": "prachigodbole@gcc.gnu.org", "date": "2017-03-06T10:08:51Z"}, "message": "mips.c (mips_gen_const_int_vector): Change type of last argument.\n\ngcc/\n\t* config/mips/mips.c (mips_gen_const_int_vector): Change type of last\n\targument.\n\t* config/mips/mips-protos.h (mips_gen_const_int_vector): Likewise.\n\ngcc/testsuite/\n\t* gcc.target/mips/msa-bclri.c: New test.\n\nFrom-SVN: r245910", "tree": {"sha": "89e941de2c6a3d72cbf8ffb75cb701208bba852e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/89e941de2c6a3d72cbf8ffb75cb701208bba852e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/334b3c4b8400c23382b44c14779a5d789b8cb1d4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/334b3c4b8400c23382b44c14779a5d789b8cb1d4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/334b3c4b8400c23382b44c14779a5d789b8cb1d4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/334b3c4b8400c23382b44c14779a5d789b8cb1d4/comments", "author": null, "committer": null, "parents": [{"sha": "8467170571d48d8c0f34b72a3b2d0f50c8f689b2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8467170571d48d8c0f34b72a3b2d0f50c8f689b2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8467170571d48d8c0f34b72a3b2d0f50c8f689b2"}], "stats": {"total": 29, "additions": 27, "deletions": 2}, "files": [{"sha": "5157670b995d703df833ddea1a331a2e2c6f807e", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/334b3c4b8400c23382b44c14779a5d789b8cb1d4/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/334b3c4b8400c23382b44c14779a5d789b8cb1d4/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=334b3c4b8400c23382b44c14779a5d789b8cb1d4", "patch": "@@ -1,3 +1,9 @@\n+2017-03-06  Prachi Godbole  <prachi.godbole@imgtec.com>\n+\n+\t* config/mips/mips.c (mips_gen_const_int_vector): Change type of last\n+\targument.\n+\t* config/mips/mips-protos.h (mips_gen_const_int_vector): Likewise.\n+\n 2017-03-06  Richard Biener  <rguenther@suse.de>\n \n \t* lto-streamer.c (lto_check_version): Use %qs in diagnostics."}, {"sha": "95819ae85324b206c289d0c7060191650def2616", "filename": "gcc/config/mips/mips-protos.h", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/334b3c4b8400c23382b44c14779a5d789b8cb1d4/gcc%2Fconfig%2Fmips%2Fmips-protos.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/334b3c4b8400c23382b44c14779a5d789b8cb1d4/gcc%2Fconfig%2Fmips%2Fmips-protos.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips-protos.h?ref=334b3c4b8400c23382b44c14779a5d789b8cb1d4", "patch": "@@ -294,7 +294,7 @@ extern bool mips_const_vector_shuffle_set_p (rtx, machine_mode);\n extern bool mips_const_vector_bitimm_set_p (rtx, machine_mode);\n extern bool mips_const_vector_bitimm_clr_p (rtx, machine_mode);\n extern rtx mips_msa_vec_parallel_const_half (machine_mode, bool);\n-extern rtx mips_gen_const_int_vector (machine_mode, int);\n+extern rtx mips_gen_const_int_vector (machine_mode, HOST_WIDE_INT);\n extern bool mips_secondary_memory_needed (enum reg_class, enum reg_class,\n \t\t\t\t\t  machine_mode);\n extern bool mips_cannot_change_mode_class (machine_mode,"}, {"sha": "7778207dfc402c4efe60410149bae6dbed2dc81e", "filename": "gcc/config/mips/mips.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/334b3c4b8400c23382b44c14779a5d789b8cb1d4/gcc%2Fconfig%2Fmips%2Fmips.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/334b3c4b8400c23382b44c14779a5d789b8cb1d4/gcc%2Fconfig%2Fmips%2Fmips.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.c?ref=334b3c4b8400c23382b44c14779a5d789b8cb1d4", "patch": "@@ -21630,7 +21630,7 @@ mips_expand_vi_broadcast (machine_mode vmode, rtx target, rtx elt)\n /* Return a const_int vector of VAL with mode MODE.  */\n \n rtx\n-mips_gen_const_int_vector (machine_mode mode, int val)\n+mips_gen_const_int_vector (machine_mode mode, HOST_WIDE_INT val)\n {\n   int nunits = GET_MODE_NUNITS (mode);\n   rtvec v = rtvec_alloc (nunits);"}, {"sha": "ed9bcb164669b60ef6e1a54dd00582dc8ae74697", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/334b3c4b8400c23382b44c14779a5d789b8cb1d4/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/334b3c4b8400c23382b44c14779a5d789b8cb1d4/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=334b3c4b8400c23382b44c14779a5d789b8cb1d4", "patch": "@@ -1,3 +1,7 @@\n+2017-03-06  Prachi Godbole  <prachi.godbole@imgtec.com>\n+\n+\t* gcc.target/mips/msa-bclri.c: New test.\n+\n 2017-03-05  Paolo Carlini  <paolo.carlini@oracle.com>\n \n \tPR c++/70266"}, {"sha": "23c0442173ed524fda91ef2adb8fb92074a2601c", "filename": "gcc/testsuite/gcc.target/mips/msa-bclri.c", "status": "added", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/334b3c4b8400c23382b44c14779a5d789b8cb1d4/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fmsa-bclri.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/334b3c4b8400c23382b44c14779a5d789b8cb1d4/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fmsa-bclri.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fmsa-bclri.c?ref=334b3c4b8400c23382b44c14779a5d789b8cb1d4", "patch": "@@ -0,0 +1,15 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mno-mips16 -mfp64 -mhard-float -mmsa\" } */\n+\n+typedef long long v2i64 __attribute__ ((vector_size(16)));\n+\n+/* Test MSA AND.d optimization: generate BCLRI.d instead, for immediate const\n+   vector operand with only one bit clear.  */\n+\n+void\n+and_d_msa (v2i64 *vx, v2i64 *vy)\n+{\n+  v2i64 and_vec = {0x7FFFFFFFFFFFFFFF, 0x7FFFFFFFFFFFFFFF};\n+  *vy = (*vx) & and_vec;\n+}\n+/* { dg-final { scan-assembler \"bclri.d\" } }  */"}]}