--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clk_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clk_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.380ns (max period limit - period)
  Period: 31.250ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clk_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk_gen/clkout0" derived from  NET 
"clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.11 to 10.045 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 170487 paths analyzed, 11259 endpoints analyzed, 38 failing endpoints
 38 timing errors detected. (38 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.020ns.
--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/cr_flag (SLICE_X17Y25.A5), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.879ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO1   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y25.C1      net (fanout=10)       1.084   rc/fifo_rc_data<1>
    SLICE_X19Y25.C       Tilo                  0.259   st_machine/acv_recieve_0<2>
                                                       rc_Mram_ACOUT8112
    SLICE_X17Y26.B5      net (fanout=1)        0.470   rc_Mram_ACOUT8111
    SLICE_X17Y26.B       Tilo                  0.259   st_machine/acv_recieve_3<4>
                                                       rc_Mram_ACOUT8113
    SLICE_X17Y25.B2      net (fanout=8)        0.845   rc_ac<2>
    SLICE_X17Y25.B       Tilo                  0.259   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X17Y25.A5      net (fanout=1)        0.230   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X17Y25.CLK     Tas                   0.373   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.879ns (3.250ns logic, 2.629ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO3   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y25.C2      net (fanout=11)       1.081   rc/fifo_rc_data<3>
    SLICE_X19Y25.C       Tilo                  0.259   st_machine/acv_recieve_0<2>
                                                       rc_Mram_ACOUT8112
    SLICE_X17Y26.B5      net (fanout=1)        0.470   rc_Mram_ACOUT8111
    SLICE_X17Y26.B       Tilo                  0.259   st_machine/acv_recieve_3<4>
                                                       rc_Mram_ACOUT8113
    SLICE_X17Y25.B2      net (fanout=8)        0.845   rc_ac<2>
    SLICE_X17Y25.B       Tilo                  0.259   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X17Y25.A5      net (fanout=1)        0.230   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X17Y25.CLK     Tas                   0.373   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.876ns (3.250ns logic, 2.626ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.857ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X17Y26.C3      net (fanout=11)       1.182   rc/fifo_rc_data<6>
    SLICE_X17Y26.C       Tilo                  0.259   st_machine/acv_recieve_3<4>
                                                       rc_Mram_ACOUT17112
    SLICE_X17Y26.D6      net (fanout=1)        0.414   rc_Mram_ACOUT17111
    SLICE_X17Y26.D       Tilo                  0.259   st_machine/acv_recieve_3<4>
                                                       rc_Mram_ACOUT17113
    SLICE_X17Y25.B1      net (fanout=9)        0.781   rc_ac<5>
    SLICE_X17Y25.B       Tilo                  0.259   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X17Y25.A5      net (fanout=1)        0.230   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X17Y25.CLK     Tas                   0.373   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (3.250ns logic, 2.607ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/CRLF (SLICE_X16Y25.A5), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.729ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y26.A4      net (fanout=11)       1.054   rc/fifo_rc_data<6>
    SLICE_X19Y26.A       Tilo                  0.259   st_machine/acv_recieve_0<3>
                                                       rc_Mram_ACOUT5112
    SLICE_X19Y25.B5      net (fanout=1)        0.674   rc_Mram_ACOUT5111
    SLICE_X19Y25.B       Tilo                  0.259   st_machine/acv_recieve_0<2>
                                                       rc_Mram_ACOUT5113
    SLICE_X16Y25.B4      net (fanout=7)        0.543   rc_ac<1>
    SLICE_X16Y25.B       Tilo                  0.254   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1_SW0
    SLICE_X16Y25.A5      net (fanout=1)        0.247   N162
    SLICE_X16Y25.CLK     Tas                   0.339   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.729ns (3.211ns logic, 2.518ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.599ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO2   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y26.A2      net (fanout=10)       0.924   rc/fifo_rc_data<2>
    SLICE_X19Y26.A       Tilo                  0.259   st_machine/acv_recieve_0<3>
                                                       rc_Mram_ACOUT5112
    SLICE_X19Y25.B5      net (fanout=1)        0.674   rc_Mram_ACOUT5111
    SLICE_X19Y25.B       Tilo                  0.259   st_machine/acv_recieve_0<2>
                                                       rc_Mram_ACOUT5113
    SLICE_X16Y25.B4      net (fanout=7)        0.543   rc_ac<1>
    SLICE_X16Y25.B       Tilo                  0.254   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1_SW0
    SLICE_X16Y25.A5      net (fanout=1)        0.247   N162
    SLICE_X16Y25.CLK     Tas                   0.339   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.599ns (3.211ns logic, 2.388ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.589ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO4   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X19Y26.A1      net (fanout=10)       0.914   rc/fifo_rc_data<4>
    SLICE_X19Y26.A       Tilo                  0.259   st_machine/acv_recieve_0<3>
                                                       rc_Mram_ACOUT5112
    SLICE_X19Y25.B5      net (fanout=1)        0.674   rc_Mram_ACOUT5111
    SLICE_X19Y25.B       Tilo                  0.259   st_machine/acv_recieve_0<2>
                                                       rc_Mram_ACOUT5113
    SLICE_X16Y25.B4      net (fanout=7)        0.543   rc_ac<1>
    SLICE_X16Y25.B       Tilo                  0.254   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1_SW0
    SLICE_X16Y25.A5      net (fanout=1)        0.247   N162
    SLICE_X16Y25.CLK     Tas                   0.339   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (3.211ns logic, 2.378ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point str_send/index_20 (SLICE_X15Y23.D6), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               st_machine/STR_LEN_0 (FF)
  Destination:          str_send/index_20 (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.275ns (Levels of Logic = 10)
  Clock Path Skew:      -0.034ns (0.284 - 0.318)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: st_machine/STR_LEN_0 to str_send/index_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y18.AQ      Tcko                  0.476   st_machine/STR_LEN<0>
                                                       st_machine/STR_LEN_0
    SLICE_X20Y17.A5      net (fanout=3)        0.705   st_machine/STR_LEN<0>
    SLICE_X20Y17.COUT    Topcya                0.474   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<3>
                                                       st_machine/STR_LEN<0>_rt
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y18.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y18.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<7>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y19.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y19.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<11>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y20.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<15>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y21.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<19>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y22.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<23>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y23.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<27>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X20Y24.BMUX    Tcinb                 0.310   str_send/LEN[31]_GND_201_o_sub_3_OUT<31>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_xor<31>
    SLICE_X16Y22.B4      net (fanout=1)        0.897   str_send/LEN[31]_GND_201_o_sub_3_OUT<29>
    SLICE_X16Y22.CMUX    Topbc                 0.640   st_machine/acv_recieve_1<5>
                                                       str_send/Mcompar_LEN[31]_index[31]_equal_4_o_lut<9>
                                                       str_send/Mmux_finish_inner_LEN[31]_MUX_2270_o11_cy
    SLICE_X15Y23.D6      net (fanout=33)       0.742   str_send/LEN[31]_index[31]_equal_4_o
    SLICE_X15Y23.CLK     Tas                   0.373   str_send/index<20>
                                                       str_send/index_20_rstpot
                                                       str_send/index_20
    -------------------------------------------------  ---------------------------
    Total                                      5.275ns (2.831ns logic, 2.444ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               st_machine/STR_LEN_0 (FF)
  Destination:          str_send/index_20 (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.226ns (Levels of Logic = 9)
  Clock Path Skew:      -0.034ns (0.284 - 0.318)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: st_machine/STR_LEN_0 to str_send/index_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y18.AQ      Tcko                  0.476   st_machine/STR_LEN<0>
                                                       st_machine/STR_LEN_0
    SLICE_X20Y17.A5      net (fanout=3)        0.705   st_machine/STR_LEN<0>
    SLICE_X20Y17.COUT    Topcya                0.474   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<3>
                                                       st_machine/STR_LEN<0>_rt
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y18.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y18.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<7>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y19.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y19.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<11>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y20.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<15>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y21.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<19>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y22.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<23>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y23.BMUX    Tcinb                 0.310   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<27>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X16Y22.A3      net (fanout=1)        1.033   str_send/LEN[31]_GND_201_o_sub_3_OUT<25>
    SLICE_X16Y22.CMUX    Topac                 0.630   st_machine/acv_recieve_1<5>
                                                       str_send/Mcompar_LEN[31]_index[31]_equal_4_o_lut<8>
                                                       str_send/Mmux_finish_inner_LEN[31]_MUX_2270_o11_cy
    SLICE_X15Y23.D6      net (fanout=33)       0.742   str_send/LEN[31]_index[31]_equal_4_o
    SLICE_X15Y23.CLK     Tas                   0.373   str_send/index<20>
                                                       str_send/index_20_rstpot
                                                       str_send/index_20
    -------------------------------------------------  ---------------------------
    Total                                      5.226ns (2.728ns logic, 2.498ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               st_machine/STR_LEN_0 (FF)
  Destination:          str_send/index_20 (FF)
  Requirement:          5.022ns
  Data Path Delay:      5.198ns (Levels of Logic = 9)
  Clock Path Skew:      -0.034ns (0.284 - 0.318)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.022ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: st_machine/STR_LEN_0 to str_send/index_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y18.AQ      Tcko                  0.476   st_machine/STR_LEN<0>
                                                       st_machine/STR_LEN_0
    SLICE_X20Y17.A5      net (fanout=3)        0.705   st_machine/STR_LEN<0>
    SLICE_X20Y17.COUT    Topcya                0.474   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<3>
                                                       st_machine/STR_LEN<0>_rt
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y18.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X20Y18.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<7>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y19.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X20Y19.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<11>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<11>
    SLICE_X20Y20.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<15>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<15>
    SLICE_X20Y21.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<19>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<19>
    SLICE_X20Y22.COUT    Tbyp                  0.093   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<23>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<23>
    SLICE_X20Y23.DMUX    Tcind                 0.320   str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<27>
                                                       str_send/Msub_LEN[31]_GND_201_o_sub_3_OUT<31:0>_cy<27>
    SLICE_X16Y22.B6      net (fanout=1)        0.985   str_send/LEN[31]_GND_201_o_sub_3_OUT<27>
    SLICE_X16Y22.CMUX    Topbc                 0.640   st_machine/acv_recieve_1<5>
                                                       str_send/Mcompar_LEN[31]_index[31]_equal_4_o_lut<9>
                                                       str_send/Mmux_finish_inner_LEN[31]_MUX_2270_o11_cy
    SLICE_X15Y23.D6      net (fanout=33)       0.742   str_send/LEN[31]_index[31]_equal_4_o
    SLICE_X15Y23.CLK     Tas                   0.373   str_send/index<20>
                                                       str_send/index_20_rstpot
                                                       str_send/index_20
    -------------------------------------------------  ---------------------------
    Total                                      5.198ns (2.748ns logic, 2.450ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk_gen/clkout0" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.11 to 10.045 nS  

--------------------------------------------------------------------------------

Paths for end point cmd_exe/WR_DATA_36 (SLICE_X14Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               st_machine/exe_data_inner_36 (FF)
  Destination:          cmd_exe/WR_DATA_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: st_machine/exe_data_inner_36 to cmd_exe/WR_DATA_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.198   st_machine/exe_data_inner<39>
                                                       st_machine/exe_data_inner_36
    SLICE_X14Y12.AX      net (fanout=2)        0.150   st_machine/exe_data_inner<36>
    SLICE_X14Y12.CLK     Tckdi       (-Th)    -0.048   cmd_exe/WR_DATA<39>
                                                       cmd_exe/WR_DATA_36
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.246ns logic, 0.150ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point cmd_exe/WR_DATA_0 (SLICE_X15Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               st_machine/exe_data_inner_0 (FF)
  Destination:          cmd_exe/WR_DATA_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: st_machine/exe_data_inner_0 to cmd_exe/WR_DATA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y6.AQ       Tcko                  0.200   st_machine/exe_data_inner<3>
                                                       st_machine/exe_data_inner_0
    SLICE_X15Y6.AX       net (fanout=2)        0.141   st_machine/exe_data_inner<0>
    SLICE_X15Y6.CLK      Tckdi       (-Th)    -0.059   cmd_exe/WR_DATA<3>
                                                       cmd_exe/WR_DATA_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X23Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.AQ       Tcko                  0.200   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X23Y7.AX       net (fanout=2)        0.141   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X23Y7.CLK      Tckdi       (-Th)    -0.059   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk_gen/clkout0" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.11 to 10.045 nS  

--------------------------------------------------------------------------------
Slack: 6.474ns (period - min period limit)
  Period: 10.044ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y28.CLKAWRCLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 6.474ns (period - min period limit)
  Period: 10.044ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y13.CLKBRDCLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 7.378ns (period - min period limit)
  Period: 10.044ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk100_nb" derived from  NET 
"clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 1.56 to 20.089 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 477 paths analyzed, 263 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.482ns.
--------------------------------------------------------------------------------

Paths for end point measure/DDS2/state_p_FSM_FFd53 (SLICE_X9Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_exe/RST_OP (FF)
  Destination:          measure/DDS2/state_p_FSM_FFd53 (FF)
  Requirement:          10.044ns
  Data Path Delay:      3.985ns (Levels of Logic = 0)
  Clock Path Skew:      -1.511ns (0.611 - 2.122)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100_nb falling at 10.044ns
  Clock Uncertainty:    0.245ns

  Clock Uncertainty:          0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.239ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cmd_exe/RST_OP to measure/DDS2/state_p_FSM_FFd53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AQ      Tcko                  0.430   cmd_exe/RST_OP
                                                       cmd_exe/RST_OP
    SLICE_X9Y55.SR       net (fanout=347)      3.230   cmd_exe/RST_OP
    SLICE_X9Y55.CLK      Trck                  0.325   measure/DDS2/state_p_FSM_FFd53
                                                       measure/DDS2/state_p_FSM_FFd53
    -------------------------------------------------  ---------------------------
    Total                                      3.985ns (0.755ns logic, 3.230ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point measure/DDS2/state_p_FSM_FFd26 (SLICE_X15Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_exe/RST_OP (FF)
  Destination:          measure/DDS2/state_p_FSM_FFd26 (FF)
  Requirement:          10.044ns
  Data Path Delay:      3.934ns (Levels of Logic = 0)
  Clock Path Skew:      -1.532ns (0.590 - 2.122)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100_nb falling at 10.044ns
  Clock Uncertainty:    0.245ns

  Clock Uncertainty:          0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.239ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cmd_exe/RST_OP to measure/DDS2/state_p_FSM_FFd26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AQ      Tcko                  0.430   cmd_exe/RST_OP
                                                       cmd_exe/RST_OP
    SLICE_X15Y52.SR      net (fanout=347)      3.179   cmd_exe/RST_OP
    SLICE_X15Y52.CLK     Trck                  0.325   measure/DDS2/state_p_FSM_FFd26
                                                       measure/DDS2/state_p_FSM_FFd26
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (0.755ns logic, 3.179ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point measure/DDS2/state_p_FSM_FFd29 (SLICE_X15Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_exe/RST_OP (FF)
  Destination:          measure/DDS2/state_p_FSM_FFd29 (FF)
  Requirement:          10.044ns
  Data Path Delay:      3.909ns (Levels of Logic = 0)
  Clock Path Skew:      -1.532ns (0.590 - 2.122)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100_nb falling at 10.044ns
  Clock Uncertainty:    0.245ns

  Clock Uncertainty:          0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.239ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cmd_exe/RST_OP to measure/DDS2/state_p_FSM_FFd29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AQ      Tcko                  0.430   cmd_exe/RST_OP
                                                       cmd_exe/RST_OP
    SLICE_X15Y52.SR      net (fanout=347)      3.179   cmd_exe/RST_OP
    SLICE_X15Y52.CLK     Trck                  0.300   measure/DDS2/state_p_FSM_FFd26
                                                       measure/DDS2/state_p_FSM_FFd29
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (0.730ns logic, 3.179ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk100_nb" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 1.56 to 20.089 nS  

--------------------------------------------------------------------------------

Paths for end point measure/DDS2/p_rec (SLICE_X13Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/DDS2/p_rec (FF)
  Destination:          measure/DDS2/p_rec (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_nb falling at 30.133ns
  Destination Clock:    clk100_nb falling at 30.133ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/DDS2/p_rec to measure/DDS2/p_rec
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.AQ      Tcko                  0.198   measure/DDS2/p_rec
                                                       measure/DDS2/p_rec
    SLICE_X13Y52.A6      net (fanout=2)        0.026   measure/DDS2/p_rec
    SLICE_X13Y52.CLK     Tah         (-Th)    -0.215   measure/DDS2/p_rec
                                                       measure/DDS2/p_rec_rstpot
                                                       measure/DDS2/p_rec
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point measure/DDS2/state_p_FSM_FFd6 (SLICE_X8Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/DDS2/state_p_FSM_FFd7 (FF)
  Destination:          measure/DDS2/state_p_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clk100_nb falling at 30.133ns
  Destination Clock:    clk100_nb falling at 30.133ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/DDS2/state_p_FSM_FFd7 to measure/DDS2/state_p_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.BQ       Tcko                  0.198   measure/DDS2/state_p_FSM_FFd6-In
                                                       measure/DDS2/state_p_FSM_FFd7
    SLICE_X8Y54.AX       net (fanout=2)        0.214   measure/DDS2/state_p_FSM_FFd6-In
    SLICE_X8Y54.CLK      Tckdi       (-Th)    -0.041   measure/DDS2/state_p_FSM_FFd10
                                                       measure/DDS2/state_p_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.239ns logic, 0.214ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point measure/DDS2/state_p_FSM_FFd26 (SLICE_X15Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/DDS2/state_p_FSM_FFd27 (FF)
  Destination:          measure/DDS2/state_p_FSM_FFd26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_nb falling at 30.133ns
  Destination Clock:    clk100_nb falling at 30.133ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/DDS2/state_p_FSM_FFd27 to measure/DDS2/state_p_FSM_FFd26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y52.AMUX    Tshcko                0.244   measure/DDS2/state_p_FSM_FFd26
                                                       measure/DDS2/state_p_FSM_FFd27
    SLICE_X15Y52.DX      net (fanout=3)        0.156   measure/DDS2/state_p_FSM_FFd27
    SLICE_X15Y52.CLK     Tckdi       (-Th)    -0.059   measure/DDS2/state_p_FSM_FFd26
                                                       measure/DDS2/state_p_FSM_FFd26
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.303ns logic, 0.156ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk100_nb" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 1.56 to 20.089 nS  

--------------------------------------------------------------------------------
Slack: 19.609ns (period - min period limit)
  Period: 20.089ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: measure/DDS1/state_p_FSM_FFd54_P/CLK
  Logical resource: measure/DDS1/state_p_FSM_FFd54_P/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk100_nb
--------------------------------------------------------------------------------
Slack: 19.609ns (period - min period limit)
  Period: 20.089ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: measure/DDS1/state_p_FSM_FFd6-In/CLK
  Logical resource: measure/DDS1/p_data_set/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk100_nb
--------------------------------------------------------------------------------
Slack: 19.609ns (period - min period limit)
  Period: 20.089ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: measure/DDS1/state_p_FSM_FFd6-In/CLK
  Logical resource: measure/DDS1/state_p_FSM_FFd7/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk100_nb
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_gen/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_gen/clkin1                 |     31.250ns|     10.000ns|     37.396ns|            0|           38|            0|       170964|
| clk_gen/clkout0               |     10.045ns|     12.020ns|          N/A|           38|            0|       170487|            0|
| clk100_nb                     |     20.089ns|     11.482ns|          N/A|            0|            0|          477|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.478|    4.896|    6.010|    5.906|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 38  Score: 8972  (Setup/Max: 8972, Hold: 0)

Constraints cover 170964 paths, 0 nets, and 12853 connections

Design statistics:
   Minimum period:  12.020ns{1}   (Maximum frequency:  83.195MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed FRI 11 DEC 13:50:15 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4630 MB



