# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"fifo_tb_func_impl.v" \
"../../../../../senior_design_2.srcs/sim_1/new/receiver_tb.v" \
"../../../../../senior_design_2.srcs/sim_1/new/sccb_tb.v" \
"../../../../../senior_design_2.srcs/sim_1/new/cam1_gray_tb.v" \
"../../../../../senior_design_2.srcs/sim_1/new/fifo_tb.v" \

# Do not sort compile order
nosort
