{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670586438884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670586438884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 14:47:18 2022 " "Processing started: Fri Dec  9 14:47:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670586438884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586438884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Tester -c VGA_Tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Tester -c VGA_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586438885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670586438995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670586438995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenSaverPattern.v 1 1 " "Found 1 design units, including 1 entities, in source file screenSaverPattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 screenSaverPattern " "Found entity 1: screenSaverPattern" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586443528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Monitor_Tester.v 1 1 " "Found 1 design units, including 1 entities, in source file Monitor_Tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 Monitor_Tester " "Found entity 1: Monitor_Tester" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586443528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586443529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586443529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443529 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "tvPattern.v(8) " "Verilog HDL Event Control warning at tvPattern.v(8): event expression contains \"\|\" or \"\|\|\"" {  } { { "tvPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/tvPattern.v" 8 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tvPattern.v 1 1 " "Found 1 design units, including 1 entities, in source file tvPattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 tvPattern " "Found entity 1: tvPattern" {  } { { "tvPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/tvPattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586443529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fillColorPattern.v 1 1 " "Found 1 design units, including 1 entities, in source file fillColorPattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 fillColorPattern " "Found entity 1: fillColorPattern" {  } { { "fillColorPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/fillColorPattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586443530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443530 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "gridPattern.v(9) " "Verilog HDL Event Control warning at gridPattern.v(9): event expression contains \"\|\" or \"\|\|\"" {  } { { "gridPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v" 9 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gridPattern.v 1 1 " "Found 1 design units, including 1 entities, in source file gridPattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 gridPattern " "Found entity 1: gridPattern" {  } { { "gridPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586443530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 3 3 " "Found 3 design units, including 3 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586443530 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_div " "Found entity 2: clock_div" {  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586443530 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff " "Found entity 3: my_dff" {  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586443530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock25Mhz Monitor_Tester.v(149) " "Verilog HDL Implicit Net warning at Monitor_Tester.v(149): created implicit net for \"clock25Mhz\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btn_next Monitor_Tester.v(149) " "Verilog HDL Implicit Net warning at Monitor_Tester.v(149): created implicit net for \"btn_next\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Monitor_Tester " "Elaborating entity \"Monitor_Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670586443558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 Monitor_Tester.v(54) " "Verilog HDL assignment warning at Monitor_Tester.v(54): truncated value with size 32 to match size of target (31)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443559 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Monitor_Tester.v(105) " "Verilog HDL assignment warning at Monitor_Tester.v(105): truncated value with size 32 to match size of target (5)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443560 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Monitor_Tester.v(110) " "Verilog HDL assignment warning at Monitor_Tester.v(110): truncated value with size 32 to match size of target (5)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443560 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Monitor_Tester.v(111) " "Verilog HDL assignment warning at Monitor_Tester.v(111): truncated value with size 32 to match size of target (5)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443560 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "canDisplayImage Monitor_Tester.v(153) " "Verilog HDL Always Construct warning at Monitor_Tester.v(153): variable \"canDisplayImage\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443560 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red1 Monitor_Tester.v(157) " "Verilog HDL Always Construct warning at Monitor_Tester.v(157): variable \"red1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443560 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(157) " "Verilog HDL assignment warning at Monitor_Tester.v(157): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443560 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green1 Monitor_Tester.v(158) " "Verilog HDL Always Construct warning at Monitor_Tester.v(158): variable \"green1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(158) " "Verilog HDL assignment warning at Monitor_Tester.v(158): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue1 Monitor_Tester.v(159) " "Verilog HDL Always Construct warning at Monitor_Tester.v(159): variable \"blue1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(159) " "Verilog HDL assignment warning at Monitor_Tester.v(159): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red2 Monitor_Tester.v(163) " "Verilog HDL Always Construct warning at Monitor_Tester.v(163): variable \"red2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(163) " "Verilog HDL assignment warning at Monitor_Tester.v(163): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green2 Monitor_Tester.v(164) " "Verilog HDL Always Construct warning at Monitor_Tester.v(164): variable \"green2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(164) " "Verilog HDL assignment warning at Monitor_Tester.v(164): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue2 Monitor_Tester.v(165) " "Verilog HDL Always Construct warning at Monitor_Tester.v(165): variable \"blue2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(165) " "Verilog HDL assignment warning at Monitor_Tester.v(165): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red3 Monitor_Tester.v(169) " "Verilog HDL Always Construct warning at Monitor_Tester.v(169): variable \"red3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(169) " "Verilog HDL assignment warning at Monitor_Tester.v(169): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green3 Monitor_Tester.v(170) " "Verilog HDL Always Construct warning at Monitor_Tester.v(170): variable \"green3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(170) " "Verilog HDL assignment warning at Monitor_Tester.v(170): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue3 Monitor_Tester.v(171) " "Verilog HDL Always Construct warning at Monitor_Tester.v(171): variable \"blue3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(171) " "Verilog HDL assignment warning at Monitor_Tester.v(171): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red4 Monitor_Tester.v(176) " "Verilog HDL Always Construct warning at Monitor_Tester.v(176): variable \"red4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(176) " "Verilog HDL assignment warning at Monitor_Tester.v(176): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green4 Monitor_Tester.v(177) " "Verilog HDL Always Construct warning at Monitor_Tester.v(177): variable \"green4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(177) " "Verilog HDL assignment warning at Monitor_Tester.v(177): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue4 Monitor_Tester.v(178) " "Verilog HDL Always Construct warning at Monitor_Tester.v(178): variable \"blue4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(178) " "Verilog HDL assignment warning at Monitor_Tester.v(178): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red5 Monitor_Tester.v(182) " "Verilog HDL Always Construct warning at Monitor_Tester.v(182): variable \"red5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(182) " "Verilog HDL assignment warning at Monitor_Tester.v(182): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green5 Monitor_Tester.v(183) " "Verilog HDL Always Construct warning at Monitor_Tester.v(183): variable \"green5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(183) " "Verilog HDL assignment warning at Monitor_Tester.v(183): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue5 Monitor_Tester.v(184) " "Verilog HDL Always Construct warning at Monitor_Tester.v(184): variable \"blue5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443561 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(184) " "Verilog HDL assignment warning at Monitor_Tester.v(184): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red6 Monitor_Tester.v(188) " "Verilog HDL Always Construct warning at Monitor_Tester.v(188): variable \"red6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(188) " "Verilog HDL assignment warning at Monitor_Tester.v(188): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green6 Monitor_Tester.v(189) " "Verilog HDL Always Construct warning at Monitor_Tester.v(189): variable \"green6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(189) " "Verilog HDL assignment warning at Monitor_Tester.v(189): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue6 Monitor_Tester.v(190) " "Verilog HDL Always Construct warning at Monitor_Tester.v(190): variable \"blue6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(190) " "Verilog HDL assignment warning at Monitor_Tester.v(190): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red7 Monitor_Tester.v(194) " "Verilog HDL Always Construct warning at Monitor_Tester.v(194): variable \"red7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(194) " "Verilog HDL assignment warning at Monitor_Tester.v(194): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green7 Monitor_Tester.v(195) " "Verilog HDL Always Construct warning at Monitor_Tester.v(195): variable \"green7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(195) " "Verilog HDL assignment warning at Monitor_Tester.v(195): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue7 Monitor_Tester.v(196) " "Verilog HDL Always Construct warning at Monitor_Tester.v(196): variable \"blue7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(196) " "Verilog HDL assignment warning at Monitor_Tester.v(196): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentMode Monitor_Tester.v(201) " "Verilog HDL Always Construct warning at Monitor_Tester.v(201): variable \"currentMode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red1 Monitor_Tester.v(204) " "Verilog HDL Always Construct warning at Monitor_Tester.v(204): variable \"red1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(204) " "Verilog HDL assignment warning at Monitor_Tester.v(204): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green1 Monitor_Tester.v(205) " "Verilog HDL Always Construct warning at Monitor_Tester.v(205): variable \"green1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(205) " "Verilog HDL assignment warning at Monitor_Tester.v(205): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue1 Monitor_Tester.v(206) " "Verilog HDL Always Construct warning at Monitor_Tester.v(206): variable \"blue1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(206) " "Verilog HDL assignment warning at Monitor_Tester.v(206): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red2 Monitor_Tester.v(210) " "Verilog HDL Always Construct warning at Monitor_Tester.v(210): variable \"red2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(210) " "Verilog HDL assignment warning at Monitor_Tester.v(210): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green2 Monitor_Tester.v(211) " "Verilog HDL Always Construct warning at Monitor_Tester.v(211): variable \"green2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(211) " "Verilog HDL assignment warning at Monitor_Tester.v(211): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue2 Monitor_Tester.v(212) " "Verilog HDL Always Construct warning at Monitor_Tester.v(212): variable \"blue2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(212) " "Verilog HDL assignment warning at Monitor_Tester.v(212): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red3 Monitor_Tester.v(216) " "Verilog HDL Always Construct warning at Monitor_Tester.v(216): variable \"red3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(216) " "Verilog HDL assignment warning at Monitor_Tester.v(216): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443562 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green3 Monitor_Tester.v(217) " "Verilog HDL Always Construct warning at Monitor_Tester.v(217): variable \"green3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(217) " "Verilog HDL assignment warning at Monitor_Tester.v(217): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue3 Monitor_Tester.v(218) " "Verilog HDL Always Construct warning at Monitor_Tester.v(218): variable \"blue3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(218) " "Verilog HDL assignment warning at Monitor_Tester.v(218): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red4 Monitor_Tester.v(223) " "Verilog HDL Always Construct warning at Monitor_Tester.v(223): variable \"red4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(223) " "Verilog HDL assignment warning at Monitor_Tester.v(223): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green4 Monitor_Tester.v(224) " "Verilog HDL Always Construct warning at Monitor_Tester.v(224): variable \"green4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(224) " "Verilog HDL assignment warning at Monitor_Tester.v(224): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue4 Monitor_Tester.v(225) " "Verilog HDL Always Construct warning at Monitor_Tester.v(225): variable \"blue4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(225) " "Verilog HDL assignment warning at Monitor_Tester.v(225): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red5 Monitor_Tester.v(229) " "Verilog HDL Always Construct warning at Monitor_Tester.v(229): variable \"red5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(229) " "Verilog HDL assignment warning at Monitor_Tester.v(229): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green5 Monitor_Tester.v(230) " "Verilog HDL Always Construct warning at Monitor_Tester.v(230): variable \"green5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(230) " "Verilog HDL assignment warning at Monitor_Tester.v(230): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue5 Monitor_Tester.v(231) " "Verilog HDL Always Construct warning at Monitor_Tester.v(231): variable \"blue5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(231) " "Verilog HDL assignment warning at Monitor_Tester.v(231): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red6 Monitor_Tester.v(235) " "Verilog HDL Always Construct warning at Monitor_Tester.v(235): variable \"red6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(235) " "Verilog HDL assignment warning at Monitor_Tester.v(235): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green6 Monitor_Tester.v(236) " "Verilog HDL Always Construct warning at Monitor_Tester.v(236): variable \"green6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(236) " "Verilog HDL assignment warning at Monitor_Tester.v(236): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue6 Monitor_Tester.v(237) " "Verilog HDL Always Construct warning at Monitor_Tester.v(237): variable \"blue6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Monitor_Tester.v(237) " "Verilog HDL assignment warning at Monitor_Tester.v(237): truncated value with size 10 to match size of target (4)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Monitor_Tester.v(201) " "Verilog HDL Case Statement warning at Monitor_Tester.v(201): incomplete case statement has no default case item" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 201 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Monitor_Tester.v(154) " "Verilog HDL Case Statement information at Monitor_Tester.v(154): all case item expressions in this case statement are onehot" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 154 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670586443563 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red Monitor_Tester.v(151) " "Verilog HDL Always Construct warning at Monitor_Tester.v(151): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670586443564 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green Monitor_Tester.v(151) " "Verilog HDL Always Construct warning at Monitor_Tester.v(151): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670586443564 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue Monitor_Tester.v(151) " "Verilog HDL Always Construct warning at Monitor_Tester.v(151): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670586443564 "|Monitor_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "testLED Monitor_Tester.v(23) " "Output port \"testLED\" at Monitor_Tester.v(23) has no driver" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670586443564 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] Monitor_Tester.v(151) " "Inferred latch for \"blue\[0\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443565 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] Monitor_Tester.v(151) " "Inferred latch for \"blue\[1\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443565 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] Monitor_Tester.v(151) " "Inferred latch for \"blue\[2\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443565 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] Monitor_Tester.v(151) " "Inferred latch for \"blue\[3\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443565 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] Monitor_Tester.v(151) " "Inferred latch for \"green\[0\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443565 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] Monitor_Tester.v(151) " "Inferred latch for \"green\[1\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443565 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] Monitor_Tester.v(151) " "Inferred latch for \"green\[2\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443565 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] Monitor_Tester.v(151) " "Inferred latch for \"green\[3\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443565 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] Monitor_Tester.v(151) " "Inferred latch for \"red\[0\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443565 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] Monitor_Tester.v(151) " "Inferred latch for \"red\[1\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443565 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] Monitor_Tester.v(151) " "Inferred latch for \"red\[2\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443565 "|Monitor_Tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] Monitor_Tester.v(151) " "Inferred latch for \"red\[3\]\" at Monitor_Tester.v(151)" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443565 "|Monitor_Tester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider\"" {  } { { "Monitor_Tester.v" "clock_divider" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_divider:clock_divider\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_divider:clock_divider\|altpll:altpll_component\"" {  } { { "clock_divider.v" "altpll_component" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_divider:clock_divider\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_divider:clock_divider\|altpll:altpll_component\"" {  } { { "clock_divider.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_divider:clock_divider\|altpll:altpll_component " "Instantiated megafunction \"clock_divider:clock_divider\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2004 " "Parameter \"clk0_divide_by\" = \"2004\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_divider " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_divider\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443596 ""}  } { { "clock_divider.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670586443596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_divider_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_divider_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_altpll " "Found entity 1: clock_divider_altpll" {  } { { "db/clock_divider_altpll.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/db/clock_divider_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670586443619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586443619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_altpll clock_divider:clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated " "Elaborating entity \"clock_divider_altpll\" for hierarchy \"clock_divider:clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/nai1ka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce1\"" {  } { { "Monitor_Tester.v" "debounce1" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div debounce:debounce1\|clock_div:u1 " "Elaborating entity \"clock_div\" for hierarchy \"debounce:debounce1\|clock_div:u1\"" {  } { { "debounce.v" "u1" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 debounce.v(19) " "Verilog HDL assignment warning at debounce.v(19): truncated value with size 32 to match size of target (27)" {  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443621 "|Monitor_Tester|debounce:debounce1|clock_div:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff debounce:debounce1\|my_dff:d0 " "Elaborating entity \"my_dff\" for hierarchy \"debounce:debounce1\|my_dff:d0\"" {  } { { "debounce.v" "d0" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:VGA\"" {  } { { "Monitor_Tester.v" "VGA" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(14) " "Verilog HDL assignment warning at VGA.v(14): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443623 "|Monitor_Tester|VGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(24) " "Verilog HDL assignment warning at VGA.v(24): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443623 "|Monitor_Tester|VGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(32) " "Verilog HDL assignment warning at VGA.v(32): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443623 "|Monitor_Tester|VGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(34) " "Verilog HDL assignment warning at VGA.v(34): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443623 "|Monitor_Tester|VGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA.v(38) " "Verilog HDL assignment warning at VGA.v(38): truncated value with size 32 to match size of target (1)" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443623 "|Monitor_Tester|VGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA.v(39) " "Verilog HDL assignment warning at VGA.v(39): truncated value with size 32 to match size of target (1)" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443623 "|Monitor_Tester|VGA:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tvPattern tvPattern:tvPattern " "Elaborating entity \"tvPattern\" for hierarchy \"tvPattern:tvPattern\"" {  } { { "Monitor_Tester.v" "tvPattern" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fillColorPattern fillColorPattern:fillColorPattern1 " "Elaborating entity \"fillColorPattern\" for hierarchy \"fillColorPattern:fillColorPattern1\"" {  } { { "Monitor_Tester.v" "fillColorPattern1" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gridPattern gridPattern:gridPattern " "Elaborating entity \"gridPattern\" for hierarchy \"gridPattern:gridPattern\"" {  } { { "Monitor_Tester.v" "gridPattern" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gridPattern.v(12) " "Verilog HDL assignment warning at gridPattern.v(12): truncated value with size 32 to match size of target (4)" {  } { { "gridPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443625 "|Monitor_Tester|gridPattern:gridPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gridPattern.v(13) " "Verilog HDL assignment warning at gridPattern.v(13): truncated value with size 32 to match size of target (4)" {  } { { "gridPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443625 "|Monitor_Tester|gridPattern:gridPattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gridPattern.v(14) " "Verilog HDL assignment warning at gridPattern.v(14): truncated value with size 32 to match size of target (4)" {  } { { "gridPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443625 "|Monitor_Tester|gridPattern:gridPattern"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenSaverPattern screenSaverPattern:screenSavePattern " "Elaborating entity \"screenSaverPattern\" for hierarchy \"screenSaverPattern:screenSavePattern\"" {  } { { "Monitor_Tester.v" "screenSavePattern" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586443625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 screenSaverPattern.v(19) " "Verilog HDL assignment warning at screenSaverPattern.v(19): truncated value with size 32 to match size of target (16)" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443625 "|Monitor_Tester|screenSaverPattern:screenSavePattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 screenSaverPattern.v(26) " "Verilog HDL assignment warning at screenSaverPattern.v(26): truncated value with size 32 to match size of target (10)" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443625 "|Monitor_Tester|screenSaverPattern:screenSavePattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screenSaverPattern.v(36) " "Verilog HDL assignment warning at screenSaverPattern.v(36): truncated value with size 32 to match size of target (4)" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443625 "|Monitor_Tester|screenSaverPattern:screenSavePattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screenSaverPattern.v(37) " "Verilog HDL assignment warning at screenSaverPattern.v(37): truncated value with size 32 to match size of target (4)" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443625 "|Monitor_Tester|screenSaverPattern:screenSavePattern"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screenSaverPattern.v(38) " "Verilog HDL assignment warning at screenSaverPattern.v(38): truncated value with size 32 to match size of target (4)" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670586443625 "|Monitor_Tester|screenSaverPattern:screenSavePattern"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670586443935 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[1\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[1\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[2\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[2\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[3\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[3\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[3\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[3\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[2\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[2\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[1\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[1\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[3\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[3\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[2\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[2\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[1\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[1\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670586443940 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1670586443940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "red\[0\]\$latch " "Latch red\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentMode\[1\] " "Ports D and ENA on the latch are fed by the same signal currentMode\[1\]" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670586443940 ""}  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670586443940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blue\[0\]\$latch " "Latch blue\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentMode\[1\] " "Ports D and ENA on the latch are fed by the same signal currentMode\[1\]" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670586443941 ""}  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670586443941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green\[0\]\$latch " "Latch green\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentMode\[0\] " "Ports D and ENA on the latch are fed by the same signal currentMode\[0\]" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670586443941 ""}  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 151 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670586443941 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "testLED GND " "Pin \"testLED\" is stuck at GND" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670586443993 "|Monitor_Tester|testLED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670586443993 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670586444039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670586444624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670586444624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670586444649 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670586444649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "224 " "Implemented 224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670586444649 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670586444649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670586444649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670586444656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  9 14:47:24 2022 " "Processing ended: Fri Dec  9 14:47:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670586444656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670586444656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670586444656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670586444656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670586445656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670586445657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 14:47:25 2022 " "Processing started: Fri Dec  9 14:47:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670586445657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670586445657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_Tester -c VGA_Tester " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_Tester -c VGA_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670586445657 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670586445676 ""}
{ "Info" "0" "" "Project  = VGA_Tester" {  } {  } 0 0 "Project  = VGA_Tester" 0 0 "Fitter" 0 0 1670586445677 ""}
{ "Info" "0" "" "Revision = VGA_Tester" {  } {  } 0 0 "Revision = VGA_Tester" 0 0 "Fitter" 0 0 1670586445677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670586445725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670586445725 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_Tester 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"VGA_Tester\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670586445728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670586445757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670586445757 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_divider:clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clock_divider:clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_divider:clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|wire_pll1_clk\[0\] 104 207 0 0 " "Implementing clock multiplication of 104, clock division of 207, and phase shift of 0 degrees (0 ps) for clock_divider:clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_divider_altpll.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/db/clock_divider_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1670586445799 ""}  } { { "db/clock_divider_altpll.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/db/clock_divider_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1670586445799 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670586445901 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670586445903 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670586445932 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670586445932 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670586445934 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670586445934 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670586445934 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670586445934 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670586445934 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670586445934 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670586445934 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/nai1ka/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670586445934 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670586445934 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670586445935 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670586445935 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670586445935 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670586445935 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670586445935 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1670586446307 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Tester.sdc " "Synopsys Design Constraints File file not found: 'VGA_Tester.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670586446308 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670586446308 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670586446309 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670586446311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670586446311 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670586446312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock50MHz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clock50MHz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670586446327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentMode\[0\] " "Destination node currentMode\[0\]" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670586446327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentMode\[1\] " "Destination node currentMode\[1\]" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670586446327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentMode\[2\] " "Destination node currentMode\[2\]" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670586446327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentMode\[3\] " "Destination node currentMode\[3\]" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670586446327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentMode\[4\] " "Destination node currentMode\[4\]" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670586446327 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670586446327 ""}  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670586446327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clock_divider:clock_divider\|altpll:altpll_component\|clock_divider_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670586446327 ""}  } { { "db/clock_divider_altpll.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/db/clock_divider_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670586446327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:debounce1\|clock_div:u1\|slow_clk  " "Automatically promoted node debounce:debounce1\|clock_div:u1\|slow_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670586446327 ""}  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670586446327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:debounce2\|clock_div:u1\|slow_clk  " "Automatically promoted node debounce:debounce2\|clock_div:u1\|slow_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670586446327 ""}  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670586446327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector0~2  " "Automatically promoted node Selector0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670586446327 ""}  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670586446327 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670586446556 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670586446556 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670586446556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670586446557 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670586446558 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670586446558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670586446558 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670586446558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670586446575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670586446576 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670586446576 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670586446608 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670586446610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670586447392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670586447467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670586447484 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670586448766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670586448766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670586449058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670586450217 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670586450217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670586451955 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670586451955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670586451957 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670586452072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670586452078 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670586452302 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670586452302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670586452569 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670586453060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1274 " "Peak virtual memory: 1274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670586453418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  9 14:47:33 2022 " "Processing ended: Fri Dec  9 14:47:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670586453418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670586453418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670586453418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670586453418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670586454452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670586454453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 14:47:34 2022 " "Processing started: Fri Dec  9 14:47:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670586454453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670586454453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_Tester -c VGA_Tester " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_Tester -c VGA_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670586454453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670586454567 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670586455545 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670586455579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670586456134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  9 14:47:36 2022 " "Processing ended: Fri Dec  9 14:47:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670586456134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670586456134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670586456134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670586456134 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670586456759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670586457156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670586457156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 14:47:37 2022 " "Processing started: Fri Dec  9 14:47:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670586457156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670586457156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Tester -c VGA_Tester " "Command: quartus_sta VGA_Tester -c VGA_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670586457156 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670586457179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670586457239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670586457239 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457268 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1670586457439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Tester.sdc " "Synopsys Design Constraints File file not found: 'VGA_Tester.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670586457445 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457445 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock50MHz clock50MHz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock50MHz clock50MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670586457446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_divider\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 207 -multiply_by 104 -duty_cycle 50.00 -name \{clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock_divider\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 207 -multiply_by 104 -duty_cycle 50.00 -name \{clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670586457446 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586457446 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457446 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:debounce2\|clock_div:u1\|slow_clk debounce:debounce2\|clock_div:u1\|slow_clk " "create_clock -period 1.000 -name debounce:debounce2\|clock_div:u1\|slow_clk debounce:debounce2\|clock_div:u1\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670586457447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:debounce1\|clock_div:u1\|slow_clk debounce:debounce1\|clock_div:u1\|slow_clk " "create_clock -period 1.000 -name debounce:debounce1\|clock_div:u1\|slow_clk debounce:debounce1\|clock_div:u1\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670586457447 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switches\[0\] switches\[0\] " "create_clock -period 1.000 -name switches\[0\] switches\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670586457447 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586457447 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670586457448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586457448 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670586457449 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670586457451 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1670586457455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670586457457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.157 " "Worst-case setup slack is -11.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.157             -29.794 switches\[0\]  " "  -11.157             -29.794 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.360              -7.433 clock50MHz  " "   -1.360              -7.433 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.038 debounce:debounce2\|clock_div:u1\|slow_clk  " "   -0.038              -0.038 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "    0.144               0.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.906               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   31.906               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "    0.432               0.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "    0.433               0.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 clock50MHz  " "    0.631               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 switches\[0\]  " "    0.713               0.000 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.728               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.839 " "Worst-case recovery slack is -7.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.839             -23.511 switches\[0\]  " "   -7.839             -23.511 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.749 " "Worst-case removal slack is 3.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.749               0.000 switches\[0\]  " "    3.749               0.000 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 switches\[0\]  " "   -3.000              -3.000 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 debounce:debounce1\|clock_div:u1\|slow_clk  " "   -1.403              -4.209 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 debounce:debounce2\|clock_div:u1\|slow_clk  " "   -1.403              -4.209 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689               0.000 clock50MHz  " "    9.689               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.643               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.643               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457462 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670586457468 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586457468 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670586457470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670586457484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670586457766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586457806 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670586457810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.818 " "Worst-case setup slack is -10.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.818             -29.006 switches\[0\]  " "  -10.818             -29.006 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.216              -6.423 clock50MHz  " "   -1.216              -6.423 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "    0.046               0.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "    0.219               0.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.467               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   32.467               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.397 " "Worst-case hold slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "    0.397               0.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "    0.398               0.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 clock50MHz  " "    0.566               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 switches\[0\]  " "    0.628               0.000 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.638               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.725 " "Worst-case recovery slack is -7.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.725             -23.172 switches\[0\]  " "   -7.725             -23.172 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.588 " "Worst-case removal slack is 3.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.588               0.000 switches\[0\]  " "    3.588               0.000 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 switches\[0\]  " "   -3.000              -3.000 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 debounce:debounce1\|clock_div:u1\|slow_clk  " "   -1.403              -4.209 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 debounce:debounce2\|clock_div:u1\|slow_clk  " "   -1.403              -4.209 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.666               0.000 clock50MHz  " "    9.666               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.619               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.619               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457815 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670586457821 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586457821 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670586457822 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586457919 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670586457921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.369 " "Worst-case setup slack is -5.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.369             -14.554 switches\[0\]  " "   -5.369             -14.554 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.276 clock50MHz  " "   -0.069              -0.276 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "    0.552               0.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "    0.625               0.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.131               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.131               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 switches\[0\]  " "    0.122               0.000 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "    0.163               0.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "    0.163               0.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clock50MHz  " "    0.200               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.118 " "Worst-case recovery slack is -4.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.118             -12.348 switches\[0\]  " "   -4.118             -12.348 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.578 " "Worst-case removal slack is 1.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.578               0.000 switches\[0\]  " "    1.578               0.000 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.027 switches\[0\]  " "   -3.000              -3.027 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "   -1.000              -3.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "   -1.000              -3.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.461               0.000 clock50MHz  " "    9.461               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.708               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.708               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586457925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586457925 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670586457931 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586457931 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670586458413 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670586458413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670586458427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  9 14:47:38 2022 " "Processing ended: Fri Dec  9 14:47:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670586458427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670586458427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670586458427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670586458427 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 130 s " "Quartus Prime Full Compilation was successful. 0 errors, 130 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670586459066 ""}
