In archive libRBELib.a:

SetServo.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000048  2**0
                  ALLOC
  3 .text.initAltCom 00000038  00000000  00000000  00000048  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.setCharDebug 00000010  00000000  00000000  00000080  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.coPrintf 0000001a  00000000  00000000  00000090  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.setServo 00000084  00000000  00000000  000000aa  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.initAltCom:

00000000 <initAltCom>:
   0:	9b 01       	movw	r18, r22
   2:	ac 01       	movw	r20, r24
   4:	84 e0       	ldi	r24, 0x04	; 4
   6:	22 0f       	add	r18, r18
   8:	33 1f       	adc	r19, r19
   a:	44 1f       	adc	r20, r20
   c:	55 1f       	adc	r21, r21
   e:	8a 95       	dec	r24
  10:	01 f4       	brne	.+0      	; 0x12 <initAltCom+0x12>
  12:	60 e0       	ldi	r22, 0x00	; 0
  14:	70 e4       	ldi	r23, 0x40	; 64
  16:	89 e1       	ldi	r24, 0x19	; 25
  18:	91 e0       	ldi	r25, 0x01	; 1
  1a:	0e 94 00 00 	call	0	; 0x0 <initAltCom>
  1e:	21 50       	subi	r18, 0x01	; 1
  20:	30 40       	sbci	r19, 0x00	; 0
  22:	30 93 c5 00 	sts	0x00C5, r19
  26:	20 93 c4 00 	sts	0x00C4, r18
  2a:	88 e1       	ldi	r24, 0x18	; 24
  2c:	80 93 c1 00 	sts	0x00C1, r24
  30:	86 e0       	ldi	r24, 0x06	; 6
  32:	80 93 c2 00 	sts	0x00C2, r24
  36:	08 95       	ret

Disassembly of section .text.setCharDebug:

00000000 <setCharDebug>:
   0:	98 2f       	mov	r25, r24
   2:	80 91 c0 00 	lds	r24, 0x00C0
   6:	85 ff       	sbrs	r24, 5
   8:	00 c0       	rjmp	.+0      	; 0xa <setCharDebug+0xa>
   a:	90 93 c6 00 	sts	0x00C6, r25
   e:	08 95       	ret

Disassembly of section .text.coPrintf:

00000000 <coPrintf>:
   0:	fc 01       	movw	r30, r24
   2:	00 c0       	rjmp	.+0      	; 0x4 <coPrintf+0x4>
   4:	80 91 c0 00 	lds	r24, 0x00C0
   8:	85 ff       	sbrs	r24, 5
   a:	00 c0       	rjmp	.+0      	; 0xc <coPrintf+0xc>
   c:	90 93 c6 00 	sts	0x00C6, r25
  10:	31 96       	adiw	r30, 0x01	; 1
  12:	90 81       	ld	r25, Z
  14:	99 23       	and	r25, r25
  16:	01 f4       	brne	.+0      	; 0x18 <coPrintf+0x18>
  18:	08 95       	ret

Disassembly of section .text.setServo:

00000000 <setServo>:
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	df 93       	push	r29
   6:	cf 93       	push	r28
   8:	cd b7       	in	r28, 0x3d	; 61
   a:	de b7       	in	r29, 0x3e	; 62
   c:	64 97       	sbiw	r28, 0x14	; 20
   e:	0f b6       	in	r0, 0x3f	; 63
  10:	f8 94       	cli
  12:	de bf       	out	0x3e, r29	; 62
  14:	0f be       	out	0x3f, r0	; 63
  16:	cd bf       	out	0x3d, r28	; 61
  18:	2d b7       	in	r18, 0x3d	; 61
  1a:	3e b7       	in	r19, 0x3e	; 62
  1c:	28 50       	subi	r18, 0x08	; 8
  1e:	30 40       	sbci	r19, 0x00	; 0
  20:	0f b6       	in	r0, 0x3f	; 63
  22:	f8 94       	cli
  24:	3e bf       	out	0x3e, r19	; 62
  26:	0f be       	out	0x3f, r0	; 63
  28:	2d bf       	out	0x3d, r18	; 61
  2a:	ed b7       	in	r30, 0x3d	; 61
  2c:	fe b7       	in	r31, 0x3e	; 62
  2e:	31 96       	adiw	r30, 0x01	; 1
  30:	8e 01       	movw	r16, r28
  32:	0f 5f       	subi	r16, 0xFF	; 255
  34:	1f 4f       	sbci	r17, 0xFF	; 255
  36:	ad b7       	in	r26, 0x3d	; 61
  38:	be b7       	in	r27, 0x3e	; 62
  3a:	12 96       	adiw	r26, 0x02	; 2
  3c:	1c 93       	st	X, r17
  3e:	0e 93       	st	-X, r16
  40:	11 97       	sbiw	r26, 0x01	; 1
  42:	20 e0       	ldi	r18, 0x00	; 0
  44:	30 e0       	ldi	r19, 0x00	; 0
  46:	33 83       	std	Z+3, r19	; 0x03
  48:	22 83       	std	Z+2, r18	; 0x02
  4a:	95 83       	std	Z+5, r25	; 0x05
  4c:	84 83       	std	Z+4, r24	; 0x04
  4e:	77 83       	std	Z+7, r23	; 0x07
  50:	66 83       	std	Z+6, r22	; 0x06
  52:	0e 94 00 00 	call	0	; 0x0 <setServo>
  56:	2d b7       	in	r18, 0x3d	; 61
  58:	3e b7       	in	r19, 0x3e	; 62
  5a:	28 5f       	subi	r18, 0xF8	; 248
  5c:	3f 4f       	sbci	r19, 0xFF	; 255
  5e:	0f b6       	in	r0, 0x3f	; 63
  60:	f8 94       	cli
  62:	3e bf       	out	0x3e, r19	; 62
  64:	0f be       	out	0x3f, r0	; 63
  66:	2d bf       	out	0x3d, r18	; 61
  68:	c8 01       	movw	r24, r16
  6a:	0e 94 00 00 	call	0	; 0x0 <setServo>
  6e:	64 96       	adiw	r28, 0x14	; 20
  70:	0f b6       	in	r0, 0x3f	; 63
  72:	f8 94       	cli
  74:	de bf       	out	0x3e, r29	; 62
  76:	0f be       	out	0x3f, r0	; 63
  78:	cd bf       	out	0x3d, r28	; 61
  7a:	cf 91       	pop	r28
  7c:	df 91       	pop	r29
  7e:	1f 91       	pop	r17
  80:	0f 91       	pop	r16
  82:	08 95       	ret

ADC.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.initADC 00000026  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.clearADC 00000008  00000000  00000000  0000005a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.getADC  00000038  00000000  00000000  00000062  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.changeADC 00000008  00000000  00000000  0000009a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text.initADC:

00000000 <initADC>:
   0:	80 64       	ori	r24, 0x40	; 64
   2:	80 93 7c 00 	sts	0x007C, r24
   6:	ea e7       	ldi	r30, 0x7A	; 122
   8:	f0 e0       	ldi	r31, 0x00	; 0
   a:	80 81       	ld	r24, Z
   c:	87 60       	ori	r24, 0x07	; 7
   e:	80 83       	st	Z, r24
  10:	80 81       	ld	r24, Z
  12:	80 68       	ori	r24, 0x80	; 128
  14:	80 83       	st	Z, r24
  16:	80 81       	ld	r24, Z
  18:	80 64       	ori	r24, 0x40	; 64
  1a:	80 83       	st	Z, r24
  1c:	80 e4       	ldi	r24, 0x40	; 64
  1e:	80 93 7b 00 	sts	0x007B, r24
  22:	11 b8       	out	0x01, r1	; 1
  24:	08 95       	ret

Disassembly of section .text.clearADC:

00000000 <clearADC>:
   0:	80 74       	andi	r24, 0x40	; 64
   2:	80 93 7c 00 	sts	0x007C, r24
   6:	08 95       	ret

Disassembly of section .text.getADC:

00000000 <getADC>:
   0:	20 91 7c 00 	lds	r18, 0x007C
   4:	87 70       	andi	r24, 0x07	; 7
   6:	90 70       	andi	r25, 0x00	; 0
   8:	28 7f       	andi	r18, 0xF8	; 248
   a:	28 2b       	or	r18, r24
   c:	20 93 7c 00 	sts	0x007C, r18
  10:	80 91 7a 00 	lds	r24, 0x007A
  14:	80 64       	ori	r24, 0x40	; 64
  16:	80 93 7a 00 	sts	0x007A, r24
  1a:	80 91 7a 00 	lds	r24, 0x007A
  1e:	84 ff       	sbrs	r24, 4
  20:	00 c0       	rjmp	.+0      	; 0x22 <getADC+0x22>
  22:	80 91 7a 00 	lds	r24, 0x007A
  26:	80 61       	ori	r24, 0x10	; 16
  28:	80 93 7a 00 	sts	0x007A, r24
  2c:	20 91 78 00 	lds	r18, 0x0078
  30:	30 91 79 00 	lds	r19, 0x0079
  34:	c9 01       	movw	r24, r18
  36:	08 95       	ret

Disassembly of section .text.changeADC:

00000000 <changeADC>:
   0:	80 64       	ori	r24, 0x40	; 64
   2:	80 93 7c 00 	sts	0x007C, r24
   6:	08 95       	ret

DAC.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.setDAC  0000008c  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.setDAC:

00000000 <setDAC>:
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	48 2f       	mov	r20, r24
   a:	cb 01       	movw	r24, r22
   c:	20 e1       	ldi	r18, 0x10	; 16
   e:	60 30       	cpi	r22, 0x00	; 0
  10:	72 07       	cpc	r23, r18
  12:	04 f0       	brlt	.+0      	; 0x14 <setDAC+0x14>
  14:	8f ef       	ldi	r24, 0xFF	; 255
  16:	9f e0       	ldi	r25, 0x0F	; 15
  18:	7c 01       	movw	r14, r24
  1a:	00 27       	eor	r16, r16
  1c:	f7 fc       	sbrc	r15, 7
  1e:	00 95       	com	r16
  20:	10 2f       	mov	r17, r16
  22:	80 91 2b 00 	lds	r24, 0x002B
  26:	8f 7e       	andi	r24, 0xEF	; 239
  28:	80 93 2b 00 	sts	0x002B, r24
  2c:	84 2f       	mov	r24, r20
  2e:	80 63       	ori	r24, 0x30	; 48
  30:	0e 94 00 00 	call	0	; 0x0 <setDAC>
  34:	d8 01       	movw	r26, r16
  36:	c7 01       	movw	r24, r14
  38:	24 e0       	ldi	r18, 0x04	; 4
  3a:	b6 95       	lsr	r27
  3c:	a7 95       	ror	r26
  3e:	97 95       	ror	r25
  40:	87 95       	ror	r24
  42:	2a 95       	dec	r18
  44:	01 f4       	brne	.+0      	; 0x46 <setDAC+0x46>
  46:	0e 94 00 00 	call	0	; 0x0 <setDAC>
  4a:	8f e0       	ldi	r24, 0x0F	; 15
  4c:	90 e0       	ldi	r25, 0x00	; 0
  4e:	a0 e0       	ldi	r26, 0x00	; 0
  50:	b0 e0       	ldi	r27, 0x00	; 0
  52:	e8 22       	and	r14, r24
  54:	f9 22       	and	r15, r25
  56:	0a 23       	and	r16, r26
  58:	1b 23       	and	r17, r27
  5a:	8e 2d       	mov	r24, r14
  5c:	82 95       	swap	r24
  5e:	80 7f       	andi	r24, 0xF0	; 240
  60:	0e 94 00 00 	call	0	; 0x0 <setDAC>
  64:	80 91 2b 00 	lds	r24, 0x002B
  68:	80 61       	ori	r24, 0x10	; 16
  6a:	80 93 2b 00 	sts	0x002B, r24
  6e:	80 91 2b 00 	lds	r24, 0x002B
  72:	8f 7e       	andi	r24, 0xEF	; 239
  74:	80 93 2b 00 	sts	0x002B, r24
  78:	80 91 2b 00 	lds	r24, 0x002B
  7c:	80 61       	ori	r24, 0x10	; 16
  7e:	80 93 2b 00 	sts	0x002B, r24
  82:	1f 91       	pop	r17
  84:	0f 91       	pop	r16
  86:	ff 90       	pop	r15
  88:	ef 90       	pop	r14
  8a:	08 95       	ret

Debug.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.initRBELib 0000001a  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.printfRBE 0000000a  00000000  00000000  0000004e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .data.RBEOut  0000000e  00000000  00000000  00000058  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, DATA

Disassembly of section .text.initRBELib:

00000000 <initRBELib>:
   0:	80 e0       	ldi	r24, 0x00	; 0
   2:	90 e0       	ldi	r25, 0x00	; 0
   4:	90 93 00 00 	sts	0x0000, r25
   8:	80 93 00 00 	sts	0x0000, r24
   c:	60 e0       	ldi	r22, 0x00	; 0
   e:	72 ec       	ldi	r23, 0xC2	; 194
  10:	81 e0       	ldi	r24, 0x01	; 1
  12:	90 e0       	ldi	r25, 0x00	; 0
  14:	0e 94 00 00 	call	0	; 0x0 <initRBELib>
  18:	08 95       	ret

Disassembly of section .text.printfRBE:

00000000 <printfRBE>:
   0:	0e 94 00 00 	call	0	; 0x0 <printfRBE>
   4:	80 e0       	ldi	r24, 0x00	; 0
   6:	90 e0       	ldi	r25, 0x00	; 0
   8:	08 95       	ret

PID.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.setConst 00000084  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.calcPID 00000294  00000000  00000000  000000b8  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.setConst:

00000000 <setConst>:
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
   a:	1f 93       	push	r17
   c:	88 34       	cpi	r24, 0x48	; 72
   e:	01 f4       	brne	.+0      	; 0x10 <setConst+0x10>
  10:	40 93 00 00 	sts	0x0000, r20
  14:	50 93 00 00 	sts	0x0000, r21
  18:	60 93 00 00 	sts	0x0000, r22
  1c:	70 93 00 00 	sts	0x0000, r23
  20:	00 93 00 00 	sts	0x0000, r16
  24:	10 93 00 00 	sts	0x0000, r17
  28:	20 93 00 00 	sts	0x0000, r18
  2c:	30 93 00 00 	sts	0x0000, r19
  30:	c0 92 00 00 	sts	0x0000, r12
  34:	d0 92 00 00 	sts	0x0000, r13
  38:	e0 92 00 00 	sts	0x0000, r14
  3c:	f0 92 00 00 	sts	0x0000, r15
  40:	00 c0       	rjmp	.+0      	; 0x42 <setConst+0x42>
  42:	8c 34       	cpi	r24, 0x4C	; 76
  44:	01 f4       	brne	.+0      	; 0x46 <setConst+0x46>
  46:	40 93 00 00 	sts	0x0000, r20
  4a:	50 93 00 00 	sts	0x0000, r21
  4e:	60 93 00 00 	sts	0x0000, r22
  52:	70 93 00 00 	sts	0x0000, r23
  56:	00 93 00 00 	sts	0x0000, r16
  5a:	10 93 00 00 	sts	0x0000, r17
  5e:	20 93 00 00 	sts	0x0000, r18
  62:	30 93 00 00 	sts	0x0000, r19
  66:	c0 92 00 00 	sts	0x0000, r12
  6a:	d0 92 00 00 	sts	0x0000, r13
  6e:	e0 92 00 00 	sts	0x0000, r14
  72:	f0 92 00 00 	sts	0x0000, r15
  76:	1f 91       	pop	r17
  78:	0f 91       	pop	r16
  7a:	ff 90       	pop	r15
  7c:	ef 90       	pop	r14
  7e:	df 90       	pop	r13
  80:	cf 90       	pop	r12
  82:	08 95       	ret

Disassembly of section .text.calcPID:

00000000 <calcPID>:
   0:	6f 92       	push	r6
   2:	7f 92       	push	r7
   4:	8f 92       	push	r8
   6:	9f 92       	push	r9
   8:	af 92       	push	r10
   a:	bf 92       	push	r11
   c:	cf 92       	push	r12
   e:	df 92       	push	r13
  10:	ef 92       	push	r14
  12:	ff 92       	push	r15
  14:	0f 93       	push	r16
  16:	1f 93       	push	r17
  18:	7b 01       	movw	r14, r22
  1a:	e4 1a       	sub	r14, r20
  1c:	f5 0a       	sbc	r15, r21
  1e:	88 34       	cpi	r24, 0x48	; 72
  20:	01 f0       	breq	.+0      	; 0x22 <calcPID+0x22>
  22:	00 c0       	rjmp	.+0      	; 0x24 <calcPID+0x24>
  24:	e0 e0       	ldi	r30, 0x00	; 0
  26:	f0 e0       	ldi	r31, 0x00	; 0
  28:	00 e0       	ldi	r16, 0x00	; 0
  2a:	10 e0       	ldi	r17, 0x00	; 0
  2c:	82 81       	ldd	r24, Z+2	; 0x02
  2e:	93 81       	ldd	r25, Z+3	; 0x03
  30:	08 0f       	add	r16, r24
  32:	19 1f       	adc	r17, r25
  34:	91 83       	std	Z+1, r25	; 0x01
  36:	80 83       	st	Z, r24
  38:	32 97       	sbiw	r30, 0x02	; 2
  3a:	20 e0       	ldi	r18, 0x00	; 0
  3c:	e0 30       	cpi	r30, 0x00	; 0
  3e:	f2 07       	cpc	r31, r18
  40:	01 f4       	brne	.+0      	; 0x42 <calcPID+0x42>
  42:	f3 82       	std	Z+3, r15	; 0x03
  44:	e2 82       	std	Z+2, r14	; 0x02
  46:	b7 01       	movw	r22, r14
  48:	88 27       	eor	r24, r24
  4a:	77 fd       	sbrc	r23, 7
  4c:	80 95       	com	r24
  4e:	98 2f       	mov	r25, r24
  50:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  54:	20 91 00 00 	lds	r18, 0x0000
  58:	30 91 00 00 	lds	r19, 0x0000
  5c:	40 91 00 00 	lds	r20, 0x0000
  60:	50 91 00 00 	lds	r21, 0x0000
  64:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  68:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  6c:	5b 01       	movw	r10, r22
  6e:	6c 01       	movw	r12, r24
  70:	0e 0d       	add	r16, r14
  72:	1f 1d       	adc	r17, r15
  74:	b8 01       	movw	r22, r16
  76:	88 27       	eor	r24, r24
  78:	77 fd       	sbrc	r23, 7
  7a:	80 95       	com	r24
  7c:	98 2f       	mov	r25, r24
  7e:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  82:	20 91 00 00 	lds	r18, 0x0000
  86:	30 91 00 00 	lds	r19, 0x0000
  8a:	40 91 00 00 	lds	r20, 0x0000
  8e:	50 91 00 00 	lds	r21, 0x0000
  92:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  96:	20 e0       	ldi	r18, 0x00	; 0
  98:	30 e0       	ldi	r19, 0x00	; 0
  9a:	48 ec       	ldi	r20, 0xC8	; 200
  9c:	52 e4       	ldi	r21, 0x42	; 66
  9e:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  a2:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  a6:	3b 01       	movw	r6, r22
  a8:	4c 01       	movw	r8, r24
  aa:	80 91 00 00 	lds	r24, 0x0000
  ae:	90 91 00 00 	lds	r25, 0x0000
  b2:	e8 1a       	sub	r14, r24
  b4:	f9 0a       	sbc	r15, r25
  b6:	b7 01       	movw	r22, r14
  b8:	88 27       	eor	r24, r24
  ba:	77 fd       	sbrc	r23, 7
  bc:	80 95       	com	r24
  be:	98 2f       	mov	r25, r24
  c0:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  c4:	20 91 00 00 	lds	r18, 0x0000
  c8:	30 91 00 00 	lds	r19, 0x0000
  cc:	40 91 00 00 	lds	r20, 0x0000
  d0:	50 91 00 00 	lds	r21, 0x0000
  d4:	00 c0       	rjmp	.+0      	; 0xd6 <calcPID+0xd6>
  d6:	8c 34       	cpi	r24, 0x4C	; 76
  d8:	01 f0       	breq	.+0      	; 0xda <calcPID+0xda>
  da:	aa 24       	eor	r10, r10
  dc:	bb 24       	eor	r11, r11
  de:	65 01       	movw	r12, r10
  e0:	66 24       	eor	r6, r6
  e2:	77 24       	eor	r7, r7
  e4:	43 01       	movw	r8, r6
  e6:	20 e0       	ldi	r18, 0x00	; 0
  e8:	30 e0       	ldi	r19, 0x00	; 0
  ea:	40 e0       	ldi	r20, 0x00	; 0
  ec:	50 e0       	ldi	r21, 0x00	; 0
  ee:	00 c0       	rjmp	.+0      	; 0xf0 <calcPID+0xf0>
  f0:	e0 e0       	ldi	r30, 0x00	; 0
  f2:	f0 e0       	ldi	r31, 0x00	; 0
  f4:	00 e0       	ldi	r16, 0x00	; 0
  f6:	10 e0       	ldi	r17, 0x00	; 0
  f8:	82 81       	ldd	r24, Z+2	; 0x02
  fa:	93 81       	ldd	r25, Z+3	; 0x03
  fc:	08 0f       	add	r16, r24
  fe:	19 1f       	adc	r17, r25
 100:	91 83       	std	Z+1, r25	; 0x01
 102:	80 83       	st	Z, r24
 104:	32 97       	sbiw	r30, 0x02	; 2
 106:	40 e0       	ldi	r20, 0x00	; 0
 108:	e0 30       	cpi	r30, 0x00	; 0
 10a:	f4 07       	cpc	r31, r20
 10c:	01 f4       	brne	.+0      	; 0x10e <calcPID+0x10e>
 10e:	f3 82       	std	Z+3, r15	; 0x03
 110:	e2 82       	std	Z+2, r14	; 0x02
 112:	b7 01       	movw	r22, r14
 114:	88 27       	eor	r24, r24
 116:	77 fd       	sbrc	r23, 7
 118:	80 95       	com	r24
 11a:	98 2f       	mov	r25, r24
 11c:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 120:	20 91 00 00 	lds	r18, 0x0000
 124:	30 91 00 00 	lds	r19, 0x0000
 128:	40 91 00 00 	lds	r20, 0x0000
 12c:	50 91 00 00 	lds	r21, 0x0000
 130:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 134:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 138:	5b 01       	movw	r10, r22
 13a:	6c 01       	movw	r12, r24
 13c:	0e 0d       	add	r16, r14
 13e:	1f 1d       	adc	r17, r15
 140:	b8 01       	movw	r22, r16
 142:	88 27       	eor	r24, r24
 144:	77 fd       	sbrc	r23, 7
 146:	80 95       	com	r24
 148:	98 2f       	mov	r25, r24
 14a:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 14e:	20 91 00 00 	lds	r18, 0x0000
 152:	30 91 00 00 	lds	r19, 0x0000
 156:	40 91 00 00 	lds	r20, 0x0000
 15a:	50 91 00 00 	lds	r21, 0x0000
 15e:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 162:	20 e0       	ldi	r18, 0x00	; 0
 164:	30 e0       	ldi	r19, 0x00	; 0
 166:	48 ec       	ldi	r20, 0xC8	; 200
 168:	52 e4       	ldi	r21, 0x42	; 66
 16a:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 16e:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 172:	3b 01       	movw	r6, r22
 174:	4c 01       	movw	r8, r24
 176:	80 91 00 00 	lds	r24, 0x0000
 17a:	90 91 00 00 	lds	r25, 0x0000
 17e:	e8 1a       	sub	r14, r24
 180:	f9 0a       	sbc	r15, r25
 182:	b7 01       	movw	r22, r14
 184:	88 27       	eor	r24, r24
 186:	77 fd       	sbrc	r23, 7
 188:	80 95       	com	r24
 18a:	98 2f       	mov	r25, r24
 18c:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 190:	20 91 00 00 	lds	r18, 0x0000
 194:	30 91 00 00 	lds	r19, 0x0000
 198:	40 91 00 00 	lds	r20, 0x0000
 19c:	50 91 00 00 	lds	r21, 0x0000
 1a0:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 1a4:	20 e0       	ldi	r18, 0x00	; 0
 1a6:	30 e0       	ldi	r19, 0x00	; 0
 1a8:	48 ec       	ldi	r20, 0xC8	; 200
 1aa:	52 e4       	ldi	r21, 0x42	; 66
 1ac:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 1b0:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 1b4:	9b 01       	movw	r18, r22
 1b6:	ac 01       	movw	r20, r24
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	a8 16       	cp	r10, r24
 1bc:	80 ef       	ldi	r24, 0xF0	; 240
 1be:	b8 06       	cpc	r11, r24
 1c0:	8f ef       	ldi	r24, 0xFF	; 255
 1c2:	c8 06       	cpc	r12, r24
 1c4:	8f ef       	ldi	r24, 0xFF	; 255
 1c6:	d8 06       	cpc	r13, r24
 1c8:	04 f4       	brge	.+0      	; 0x1ca <calcPID+0x1ca>
 1ca:	61 e0       	ldi	r22, 0x01	; 1
 1cc:	a6 2e       	mov	r10, r22
 1ce:	60 ef       	ldi	r22, 0xF0	; 240
 1d0:	b6 2e       	mov	r11, r22
 1d2:	6f ef       	ldi	r22, 0xFF	; 255
 1d4:	c6 2e       	mov	r12, r22
 1d6:	6f ef       	ldi	r22, 0xFF	; 255
 1d8:	d6 2e       	mov	r13, r22
 1da:	c4 01       	movw	r24, r8
 1dc:	b3 01       	movw	r22, r6
 1de:	61 30       	cpi	r22, 0x01	; 1
 1e0:	e0 ef       	ldi	r30, 0xF0	; 240
 1e2:	7e 07       	cpc	r23, r30
 1e4:	ef ef       	ldi	r30, 0xFF	; 255
 1e6:	8e 07       	cpc	r24, r30
 1e8:	ef ef       	ldi	r30, 0xFF	; 255
 1ea:	9e 07       	cpc	r25, r30
 1ec:	04 f4       	brge	.+0      	; 0x1ee <calcPID+0x1ee>
 1ee:	61 e0       	ldi	r22, 0x01	; 1
 1f0:	70 ef       	ldi	r23, 0xF0	; 240
 1f2:	8f ef       	ldi	r24, 0xFF	; 255
 1f4:	9f ef       	ldi	r25, 0xFF	; 255
 1f6:	79 01       	movw	r14, r18
 1f8:	8a 01       	movw	r16, r20
 1fa:	21 e0       	ldi	r18, 0x01	; 1
 1fc:	e2 16       	cp	r14, r18
 1fe:	20 ef       	ldi	r18, 0xF0	; 240
 200:	f2 06       	cpc	r15, r18
 202:	2f ef       	ldi	r18, 0xFF	; 255
 204:	02 07       	cpc	r16, r18
 206:	2f ef       	ldi	r18, 0xFF	; 255
 208:	12 07       	cpc	r17, r18
 20a:	04 f4       	brge	.+0      	; 0x20c <calcPID+0x20c>
 20c:	21 e0       	ldi	r18, 0x01	; 1
 20e:	e2 2e       	mov	r14, r18
 210:	20 ef       	ldi	r18, 0xF0	; 240
 212:	f2 2e       	mov	r15, r18
 214:	2f ef       	ldi	r18, 0xFF	; 255
 216:	02 2f       	mov	r16, r18
 218:	2f ef       	ldi	r18, 0xFF	; 255
 21a:	12 2f       	mov	r17, r18
 21c:	9b 01       	movw	r18, r22
 21e:	ac 01       	movw	r20, r24
 220:	20 30       	cpi	r18, 0x00	; 0
 222:	80 e1       	ldi	r24, 0x10	; 16
 224:	38 07       	cpc	r19, r24
 226:	80 e0       	ldi	r24, 0x00	; 0
 228:	48 07       	cpc	r20, r24
 22a:	80 e0       	ldi	r24, 0x00	; 0
 22c:	58 07       	cpc	r21, r24
 22e:	04 f0       	brlt	.+0      	; 0x230 <calcPID+0x230>
 230:	2f ef       	ldi	r18, 0xFF	; 255
 232:	3f e0       	ldi	r19, 0x0F	; 15
 234:	40 e0       	ldi	r20, 0x00	; 0
 236:	50 e0       	ldi	r21, 0x00	; 0
 238:	c6 01       	movw	r24, r12
 23a:	b5 01       	movw	r22, r10
 23c:	60 30       	cpi	r22, 0x00	; 0
 23e:	e0 e1       	ldi	r30, 0x10	; 16
 240:	7e 07       	cpc	r23, r30
 242:	e0 e0       	ldi	r30, 0x00	; 0
 244:	8e 07       	cpc	r24, r30
 246:	e0 e0       	ldi	r30, 0x00	; 0
 248:	9e 07       	cpc	r25, r30
 24a:	04 f0       	brlt	.+0      	; 0x24c <calcPID+0x24c>
 24c:	6f ef       	ldi	r22, 0xFF	; 255
 24e:	7f e0       	ldi	r23, 0x0F	; 15
 250:	80 e0       	ldi	r24, 0x00	; 0
 252:	90 e0       	ldi	r25, 0x00	; 0
 254:	26 0f       	add	r18, r22
 256:	37 1f       	adc	r19, r23
 258:	c8 01       	movw	r24, r16
 25a:	b7 01       	movw	r22, r14
 25c:	60 30       	cpi	r22, 0x00	; 0
 25e:	40 e1       	ldi	r20, 0x10	; 16
 260:	74 07       	cpc	r23, r20
 262:	40 e0       	ldi	r20, 0x00	; 0
 264:	84 07       	cpc	r24, r20
 266:	40 e0       	ldi	r20, 0x00	; 0
 268:	94 07       	cpc	r25, r20
 26a:	04 f0       	brlt	.+0      	; 0x26c <calcPID+0x26c>
 26c:	6f ef       	ldi	r22, 0xFF	; 255
 26e:	7f e0       	ldi	r23, 0x0F	; 15
 270:	80 e0       	ldi	r24, 0x00	; 0
 272:	90 e0       	ldi	r25, 0x00	; 0
 274:	26 0f       	add	r18, r22
 276:	37 1f       	adc	r19, r23
 278:	c9 01       	movw	r24, r18
 27a:	1f 91       	pop	r17
 27c:	0f 91       	pop	r16
 27e:	ff 90       	pop	r15
 280:	ef 90       	pop	r14
 282:	df 90       	pop	r13
 284:	cf 90       	pop	r12
 286:	bf 90       	pop	r11
 288:	af 90       	pop	r10
 28a:	9f 90       	pop	r9
 28c:	8f 90       	pop	r8
 28e:	7f 90       	pop	r7
 290:	6f 90       	pop	r6
 292:	08 95       	ret

Periph.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.encCount 00000084  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.resetEncCount 00000056  00000000  00000000  000000b8  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.encInit 000000b8  00000000  00000000  0000010e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.getAccel 0000006c  00000000  00000000  000001c6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.IRDist  00000064  00000000  00000000  00000232  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.encCount:

00000000 <encCount>:
   0:	1f 93       	push	r17
   2:	00 97       	sbiw	r24, 0x00	; 0
   4:	01 f0       	breq	.+0      	; 0x6 <encCount+0x6>
   6:	01 97       	sbiw	r24, 0x01	; 1
   8:	01 f0       	breq	.+0      	; 0xa <encCount+0xa>
   a:	4f ef       	ldi	r20, 0xFF	; 255
   c:	5f ef       	ldi	r21, 0xFF	; 255
   e:	00 c0       	rjmp	.+0      	; 0x10 <encCount+0x10>
  10:	80 91 28 00 	lds	r24, 0x0028
  14:	80 62       	ori	r24, 0x20	; 32
  16:	80 93 28 00 	sts	0x0028, r24
  1a:	80 91 28 00 	lds	r24, 0x0028
  1e:	8f 7d       	andi	r24, 0xDF	; 223
  20:	80 93 28 00 	sts	0x0028, r24
  24:	80 e6       	ldi	r24, 0x60	; 96
  26:	0e 94 00 00 	call	0	; 0x0 <encCount>
  2a:	80 e0       	ldi	r24, 0x00	; 0
  2c:	0e 94 00 00 	call	0	; 0x0 <encCount>
  30:	18 2f       	mov	r17, r24
  32:	80 e0       	ldi	r24, 0x00	; 0
  34:	0e 94 00 00 	call	0	; 0x0 <encCount>
  38:	90 91 28 00 	lds	r25, 0x0028
  3c:	90 62       	ori	r25, 0x20	; 32
  3e:	00 c0       	rjmp	.+0      	; 0x40 <encCount+0x40>
  40:	80 91 28 00 	lds	r24, 0x0028
  44:	80 61       	ori	r24, 0x10	; 16
  46:	80 93 28 00 	sts	0x0028, r24
  4a:	80 91 28 00 	lds	r24, 0x0028
  4e:	8f 7e       	andi	r24, 0xEF	; 239
  50:	80 93 28 00 	sts	0x0028, r24
  54:	80 e6       	ldi	r24, 0x60	; 96
  56:	0e 94 00 00 	call	0	; 0x0 <encCount>
  5a:	80 e0       	ldi	r24, 0x00	; 0
  5c:	0e 94 00 00 	call	0	; 0x0 <encCount>
  60:	18 2f       	mov	r17, r24
  62:	80 e0       	ldi	r24, 0x00	; 0
  64:	0e 94 00 00 	call	0	; 0x0 <encCount>
  68:	90 91 28 00 	lds	r25, 0x0028
  6c:	90 61       	ori	r25, 0x10	; 16
  6e:	90 93 28 00 	sts	0x0028, r25
  72:	31 2f       	mov	r19, r17
  74:	20 e0       	ldi	r18, 0x00	; 0
  76:	48 2f       	mov	r20, r24
  78:	50 e0       	ldi	r21, 0x00	; 0
  7a:	42 2b       	or	r20, r18
  7c:	53 2b       	or	r21, r19
  7e:	ca 01       	movw	r24, r20
  80:	1f 91       	pop	r17
  82:	08 95       	ret

Disassembly of section .text.resetEncCount:

00000000 <resetEncCount>:
   0:	00 97       	sbiw	r24, 0x00	; 0
   2:	01 f0       	breq	.+0      	; 0x4 <resetEncCount+0x4>
   4:	01 97       	sbiw	r24, 0x01	; 1
   6:	01 f4       	brne	.+0      	; 0x8 <resetEncCount+0x8>
   8:	00 c0       	rjmp	.+0      	; 0xa <resetEncCount+0xa>
   a:	80 91 28 00 	lds	r24, 0x0028
   e:	80 62       	ori	r24, 0x20	; 32
  10:	80 93 28 00 	sts	0x0028, r24
  14:	80 91 28 00 	lds	r24, 0x0028
  18:	8f 7d       	andi	r24, 0xDF	; 223
  1a:	80 93 28 00 	sts	0x0028, r24
  1e:	80 e2       	ldi	r24, 0x20	; 32
  20:	0e 94 00 00 	call	0	; 0x0 <resetEncCount>
  24:	80 91 28 00 	lds	r24, 0x0028
  28:	80 62       	ori	r24, 0x20	; 32
  2a:	80 93 28 00 	sts	0x0028, r24
  2e:	08 95       	ret
  30:	80 91 28 00 	lds	r24, 0x0028
  34:	80 61       	ori	r24, 0x10	; 16
  36:	80 93 28 00 	sts	0x0028, r24
  3a:	80 91 28 00 	lds	r24, 0x0028
  3e:	8f 7e       	andi	r24, 0xEF	; 239
  40:	80 93 28 00 	sts	0x0028, r24
  44:	80 e2       	ldi	r24, 0x20	; 32
  46:	0e 94 00 00 	call	0	; 0x0 <resetEncCount>
  4a:	80 91 28 00 	lds	r24, 0x0028
  4e:	80 61       	ori	r24, 0x10	; 16
  50:	80 93 28 00 	sts	0x0028, r24
  54:	08 95       	ret

Disassembly of section .text.encInit:

00000000 <encInit>:
   0:	00 97       	sbiw	r24, 0x00	; 0
   2:	01 f0       	breq	.+0      	; 0x4 <encInit+0x4>
   4:	01 97       	sbiw	r24, 0x01	; 1
   6:	01 f0       	breq	.+0      	; 0x8 <encInit+0x8>
   8:	00 c0       	rjmp	.+0      	; 0xa <encInit+0xa>
   a:	00 c0       	rjmp	.+0      	; 0xc <encInit+0xc>
   c:	80 91 28 00 	lds	r24, 0x0028
  10:	80 61       	ori	r24, 0x10	; 16
  12:	80 93 28 00 	sts	0x0028, r24
  16:	80 91 28 00 	lds	r24, 0x0028
  1a:	80 62       	ori	r24, 0x20	; 32
  1c:	80 93 28 00 	sts	0x0028, r24
  20:	80 91 28 00 	lds	r24, 0x0028
  24:	8f 7d       	andi	r24, 0xDF	; 223
  26:	80 93 28 00 	sts	0x0028, r24
  2a:	88 e8       	ldi	r24, 0x88	; 136
  2c:	0e 94 00 00 	call	0	; 0x0 <encInit>
  30:	83 e0       	ldi	r24, 0x03	; 3
  32:	0e 94 00 00 	call	0	; 0x0 <encInit>
  36:	80 91 28 00 	lds	r24, 0x0028
  3a:	80 62       	ori	r24, 0x20	; 32
  3c:	80 93 28 00 	sts	0x0028, r24
  40:	80 91 28 00 	lds	r24, 0x0028
  44:	8f 7d       	andi	r24, 0xDF	; 223
  46:	80 93 28 00 	sts	0x0028, r24
  4a:	80 e9       	ldi	r24, 0x90	; 144
  4c:	0e 94 00 00 	call	0	; 0x0 <encInit>
  50:	82 e1       	ldi	r24, 0x12	; 18
  52:	0e 94 00 00 	call	0	; 0x0 <encInit>
  56:	80 91 28 00 	lds	r24, 0x0028
  5a:	80 62       	ori	r24, 0x20	; 32
  5c:	80 93 28 00 	sts	0x0028, r24
  60:	08 95       	ret
  62:	80 91 28 00 	lds	r24, 0x0028
  66:	80 62       	ori	r24, 0x20	; 32
  68:	80 93 28 00 	sts	0x0028, r24
  6c:	80 91 28 00 	lds	r24, 0x0028
  70:	80 61       	ori	r24, 0x10	; 16
  72:	80 93 28 00 	sts	0x0028, r24
  76:	80 91 28 00 	lds	r24, 0x0028
  7a:	8f 7e       	andi	r24, 0xEF	; 239
  7c:	80 93 28 00 	sts	0x0028, r24
  80:	88 e8       	ldi	r24, 0x88	; 136
  82:	0e 94 00 00 	call	0	; 0x0 <encInit>
  86:	83 e0       	ldi	r24, 0x03	; 3
  88:	0e 94 00 00 	call	0	; 0x0 <encInit>
  8c:	80 91 28 00 	lds	r24, 0x0028
  90:	80 61       	ori	r24, 0x10	; 16
  92:	80 93 28 00 	sts	0x0028, r24
  96:	80 91 28 00 	lds	r24, 0x0028
  9a:	8f 7e       	andi	r24, 0xEF	; 239
  9c:	80 93 28 00 	sts	0x0028, r24
  a0:	80 e9       	ldi	r24, 0x90	; 144
  a2:	0e 94 00 00 	call	0	; 0x0 <encInit>
  a6:	82 e1       	ldi	r24, 0x12	; 18
  a8:	0e 94 00 00 	call	0	; 0x0 <encInit>
  ac:	80 91 28 00 	lds	r24, 0x0028
  b0:	80 61       	ori	r24, 0x10	; 16
  b2:	80 93 28 00 	sts	0x0028, r24
  b6:	08 95       	ret

Disassembly of section .text.getAccel:

00000000 <getAccel>:
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	81 30       	cpi	r24, 0x01	; 1
   6:	91 05       	cpc	r25, r1
   8:	01 f0       	breq	.+0      	; 0xa <getAccel+0xa>
   a:	82 30       	cpi	r24, 0x02	; 2
   c:	91 05       	cpc	r25, r1
   e:	01 f0       	breq	.+0      	; 0x10 <getAccel+0x10>
  10:	89 2b       	or	r24, r25
  12:	01 f0       	breq	.+0      	; 0x14 <getAccel+0x14>
  14:	00 c0       	rjmp	.+0      	; 0x16 <getAccel+0x16>
  16:	94 e6       	ldi	r25, 0x64	; 100
  18:	00 c0       	rjmp	.+0      	; 0x1a <getAccel+0x1a>
  1a:	90 e6       	ldi	r25, 0x60	; 96
  1c:	00 c0       	rjmp	.+0      	; 0x1e <getAccel+0x1e>
  1e:	98 e6       	ldi	r25, 0x68	; 104
  20:	00 c0       	rjmp	.+0      	; 0x22 <getAccel+0x22>
  22:	9c e6       	ldi	r25, 0x6C	; 108
  24:	80 91 28 00 	lds	r24, 0x0028
  28:	8e 7f       	andi	r24, 0xFE	; 254
  2a:	80 93 28 00 	sts	0x0028, r24
  2e:	89 2f       	mov	r24, r25
  30:	0e 94 00 00 	call	0	; 0x0 <getAccel>
  34:	80 e0       	ldi	r24, 0x00	; 0
  36:	0e 94 00 00 	call	0	; 0x0 <getAccel>
  3a:	08 2f       	mov	r16, r24
  3c:	80 e0       	ldi	r24, 0x00	; 0
  3e:	0e 94 00 00 	call	0	; 0x0 <getAccel>
  42:	90 91 28 00 	lds	r25, 0x0028
  46:	91 60       	ori	r25, 0x01	; 1
  48:	90 93 28 00 	sts	0x0028, r25
  4c:	28 2f       	mov	r18, r24
  4e:	22 95       	swap	r18
  50:	2f 70       	andi	r18, 0x0F	; 15
  52:	30 e0       	ldi	r19, 0x00	; 0
  54:	10 e0       	ldi	r17, 0x00	; 0
  56:	84 e0       	ldi	r24, 0x04	; 4
  58:	00 0f       	add	r16, r16
  5a:	11 1f       	adc	r17, r17
  5c:	8a 95       	dec	r24
  5e:	01 f4       	brne	.+0      	; 0x60 <getAccel+0x60>
  60:	20 2b       	or	r18, r16
  62:	31 2b       	or	r19, r17
  64:	c9 01       	movw	r24, r18
  66:	1f 91       	pop	r17
  68:	0f 91       	pop	r16
  6a:	08 95       	ret

Disassembly of section .text.IRDist:

00000000 <IRDist>:
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
   4:	ec 01       	movw	r28, r24
   6:	0e 94 00 00 	call	0	; 0x0 <IRDist>
   a:	a0 e0       	ldi	r26, 0x00	; 0
   c:	b0 e0       	ldi	r27, 0x00	; 0
   e:	bc 01       	movw	r22, r24
  10:	cd 01       	movw	r24, r26
  12:	0e 94 00 00 	call	0	; 0x0 <IRDist>
  16:	c4 30       	cpi	r28, 0x04	; 4
  18:	d1 05       	cpc	r29, r1
  1a:	01 f4       	brne	.+0      	; 0x1c <IRDist+0x1c>
  1c:	2f e2       	ldi	r18, 0x2F	; 47
  1e:	3d ed       	ldi	r19, 0xDD	; 221
  20:	44 ea       	ldi	r20, 0xA4	; 164
  22:	5f e3       	ldi	r21, 0x3F	; 63
  24:	0e 94 00 00 	call	0	; 0x0 <IRDist>
  28:	22 e1       	ldi	r18, 0x12	; 18
  2a:	33 e8       	ldi	r19, 0x83	; 131
  2c:	40 ee       	ldi	r20, 0xE0	; 224
  2e:	51 e4       	ldi	r21, 0x41	; 65
  30:	00 c0       	rjmp	.+0      	; 0x32 <IRDist+0x32>
  32:	25 97       	sbiw	r28, 0x05	; 5
  34:	01 f0       	breq	.+0      	; 0x36 <IRDist+0x36>
  36:	60 e0       	ldi	r22, 0x00	; 0
  38:	70 e0       	ldi	r23, 0x00	; 0
  3a:	80 e0       	ldi	r24, 0x00	; 0
  3c:	90 e0       	ldi	r25, 0x00	; 0
  3e:	00 c0       	rjmp	.+0      	; 0x40 <IRDist+0x40>
  40:	28 ea       	ldi	r18, 0xA8	; 168
  42:	36 ec       	ldi	r19, 0xC6	; 198
  44:	4b ee       	ldi	r20, 0xEB	; 235
  46:	5f e3       	ldi	r21, 0x3F	; 63
  48:	0e 94 00 00 	call	0	; 0x0 <IRDist>
  4c:	22 ef       	ldi	r18, 0xF2	; 242
  4e:	32 ed       	ldi	r19, 0xD2	; 210
  50:	4c e9       	ldi	r20, 0x9C	; 156
  52:	52 e4       	ldi	r21, 0x42	; 66
  54:	0e 94 00 00 	call	0	; 0x0 <IRDist>
  58:	0e 94 00 00 	call	0	; 0x0 <IRDist>
  5c:	cb 01       	movw	r24, r22
  5e:	df 91       	pop	r29
  60:	cf 91       	pop	r28
  62:	08 95       	ret

SPI.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.initSPI 00000088  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.spiTransceive 0000000c  00000000  00000000  000000bc  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.initSPI:

00000000 <initSPI>:
   0:	80 91 24 00 	lds	r24, 0x0024
   4:	80 61       	ori	r24, 0x10	; 16
   6:	80 93 24 00 	sts	0x0024, r24
   a:	80 91 24 00 	lds	r24, 0x0024
   e:	80 62       	ori	r24, 0x20	; 32
  10:	80 93 24 00 	sts	0x0024, r24
  14:	80 91 24 00 	lds	r24, 0x0024
  18:	80 68       	ori	r24, 0x80	; 128
  1a:	80 93 24 00 	sts	0x0024, r24
  1e:	80 91 24 00 	lds	r24, 0x0024
  22:	8f 7b       	andi	r24, 0xBF	; 191
  24:	80 93 24 00 	sts	0x0024, r24
  28:	83 e5       	ldi	r24, 0x53	; 83
  2a:	8c bd       	out	0x2c, r24	; 44
  2c:	80 91 2a 00 	lds	r24, 0x002A
  30:	80 61       	ori	r24, 0x10	; 16
  32:	80 93 2a 00 	sts	0x002A, r24
  36:	80 91 2b 00 	lds	r24, 0x002B
  3a:	8f 7e       	andi	r24, 0xEF	; 239
  3c:	80 93 2b 00 	sts	0x002B, r24
  40:	80 91 2b 00 	lds	r24, 0x002B
  44:	80 61       	ori	r24, 0x10	; 16
  46:	80 93 2b 00 	sts	0x002B, r24
  4a:	80 91 27 00 	lds	r24, 0x0027
  4e:	81 60       	ori	r24, 0x01	; 1
  50:	80 93 27 00 	sts	0x0027, r24
  54:	80 91 28 00 	lds	r24, 0x0028
  58:	81 60       	ori	r24, 0x01	; 1
  5a:	80 93 28 00 	sts	0x0028, r24
  5e:	80 91 27 00 	lds	r24, 0x0027
  62:	80 62       	ori	r24, 0x20	; 32
  64:	80 93 27 00 	sts	0x0027, r24
  68:	80 91 27 00 	lds	r24, 0x0027
  6c:	80 61       	ori	r24, 0x10	; 16
  6e:	80 93 27 00 	sts	0x0027, r24
  72:	80 91 28 00 	lds	r24, 0x0028
  76:	80 62       	ori	r24, 0x20	; 32
  78:	80 93 28 00 	sts	0x0028, r24
  7c:	80 91 28 00 	lds	r24, 0x0028
  80:	80 61       	ori	r24, 0x10	; 16
  82:	80 93 28 00 	sts	0x0028, r24
  86:	08 95       	ret

Disassembly of section .text.spiTransceive:

00000000 <spiTransceive>:
   0:	8e bd       	out	0x2e, r24	; 46
   2:	0d b4       	in	r0, 0x2d	; 45
   4:	07 fe       	sbrs	r0, 7
   6:	00 c0       	rjmp	.+0      	; 0x8 <spiTransceive+0x8>
   8:	8e b5       	in	r24, 0x2e	; 46
   a:	08 95       	ret

USARTDebug.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.debugUSARTInit 00000042  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.putCharDebug 00000010  00000000  00000000  00000076  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.getCharDebug 0000000e  00000000  00000000  00000086  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.debugUSARTInit:

00000000 <debugUSARTInit>:
   0:	9b 01       	movw	r18, r22
   2:	ac 01       	movw	r20, r24
   4:	94 e0       	ldi	r25, 0x04	; 4
   6:	22 0f       	add	r18, r18
   8:	33 1f       	adc	r19, r19
   a:	44 1f       	adc	r20, r20
   c:	55 1f       	adc	r21, r21
   e:	9a 95       	dec	r25
  10:	01 f4       	brne	.+0      	; 0x12 <debugUSARTInit+0x12>
  12:	60 e0       	ldi	r22, 0x00	; 0
  14:	70 e4       	ldi	r23, 0x40	; 64
  16:	89 e1       	ldi	r24, 0x19	; 25
  18:	91 e0       	ldi	r25, 0x01	; 1
  1a:	0e 94 00 00 	call	0	; 0x0 <debugUSARTInit>
  1e:	21 50       	subi	r18, 0x01	; 1
  20:	30 40       	sbci	r19, 0x00	; 0
  22:	83 2f       	mov	r24, r19
  24:	99 27       	eor	r25, r25
  26:	87 fd       	sbrc	r24, 7
  28:	9a 95       	dec	r25
  2a:	8f 70       	andi	r24, 0x0F	; 15
  2c:	80 93 cd 00 	sts	0x00CD, r24
  30:	20 93 cc 00 	sts	0x00CC, r18
  34:	88 e1       	ldi	r24, 0x18	; 24
  36:	80 93 c9 00 	sts	0x00C9, r24
  3a:	86 e0       	ldi	r24, 0x06	; 6
  3c:	80 93 ca 00 	sts	0x00CA, r24
  40:	08 95       	ret

Disassembly of section .text.putCharDebug:

00000000 <putCharDebug>:
   0:	98 2f       	mov	r25, r24
   2:	80 91 c8 00 	lds	r24, 0x00C8
   6:	85 ff       	sbrs	r24, 5
   8:	00 c0       	rjmp	.+0      	; 0xa <putCharDebug+0xa>
   a:	90 93 ce 00 	sts	0x00CE, r25
   e:	08 95       	ret

Disassembly of section .text.getCharDebug:

00000000 <getCharDebug>:
   0:	80 91 c8 00 	lds	r24, 0x00C8
   4:	87 ff       	sbrs	r24, 7
   6:	00 c0       	rjmp	.+0      	; 0x8 <getCharDebug+0x8>
   8:	80 91 ce 00 	lds	r24, 0x00CE
   c:	08 95       	ret

curSense.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.getCurrent 00000022  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.getCurrent:

00000000 <getCurrent>:
   0:	88 34       	cpi	r24, 0x48	; 72
   2:	01 f4       	brne	.+0      	; 0x4 <getCurrent+0x4>
   4:	81 e0       	ldi	r24, 0x01	; 1
   6:	90 e0       	ldi	r25, 0x00	; 0
   8:	00 c0       	rjmp	.+0      	; 0xa <getCurrent+0xa>
   a:	8c 34       	cpi	r24, 0x4C	; 76
   c:	01 f0       	breq	.+0      	; 0xe <getCurrent+0xe>
   e:	20 e0       	ldi	r18, 0x00	; 0
  10:	30 e0       	ldi	r19, 0x00	; 0
  12:	00 c0       	rjmp	.+0      	; 0x14 <getCurrent+0x14>
  14:	80 e0       	ldi	r24, 0x00	; 0
  16:	90 e0       	ldi	r25, 0x00	; 0
  18:	0e 94 00 00 	call	0	; 0x0 <getCurrent>
  1c:	9c 01       	movw	r18, r24
  1e:	c9 01       	movw	r24, r18
  20:	08 95       	ret

motors.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.gotoXY  00000002  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.homePos 00000002  00000000  00000000  00000036  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.driveLink 000000c6  00000000  00000000  00000038  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.stopMotors 00000032  00000000  00000000  000000fe  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.gotoAngles 0000006a  00000000  00000000  00000130  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.gotoXY:

00000000 <gotoXY>:
   0:	08 95       	ret

Disassembly of section .text.homePos:

00000000 <homePos>:
   0:	08 95       	ret

Disassembly of section .text.driveLink:

00000000 <driveLink>:
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
   4:	eb 01       	movw	r28, r22
   6:	81 30       	cpi	r24, 0x01	; 1
   8:	91 05       	cpc	r25, r1
   a:	01 f4       	brne	.+0      	; 0xc <driveLink+0xc>
   c:	77 fd       	sbrc	r23, 7
   e:	00 c0       	rjmp	.+0      	; 0x10 <driveLink+0x10>
  10:	f8 94       	cli
  12:	82 e0       	ldi	r24, 0x02	; 2
  14:	90 e0       	ldi	r25, 0x00	; 0
  16:	60 e0       	ldi	r22, 0x00	; 0
  18:	70 e0       	ldi	r23, 0x00	; 0
  1a:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  1e:	be 01       	movw	r22, r28
  20:	20 e1       	ldi	r18, 0x10	; 16
  22:	c0 30       	cpi	r28, 0x00	; 0
  24:	d2 07       	cpc	r29, r18
  26:	04 f0       	brlt	.+0      	; 0x28 <driveLink+0x28>
  28:	6f ef       	ldi	r22, 0xFF	; 255
  2a:	7f e0       	ldi	r23, 0x0F	; 15
  2c:	83 e0       	ldi	r24, 0x03	; 3
  2e:	90 e0       	ldi	r25, 0x00	; 0
  30:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  34:	78 94       	sei
  36:	00 c0       	rjmp	.+0      	; 0x38 <driveLink+0x38>
  38:	f8 94       	cli
  3a:	cb 01       	movw	r24, r22
  3c:	20 ef       	ldi	r18, 0xF0	; 240
  3e:	61 30       	cpi	r22, 0x01	; 1
  40:	72 07       	cpc	r23, r18
  42:	04 f4       	brge	.+0      	; 0x44 <driveLink+0x44>
  44:	81 e0       	ldi	r24, 0x01	; 1
  46:	90 ef       	ldi	r25, 0xF0	; 240
  48:	66 27       	eor	r22, r22
  4a:	77 27       	eor	r23, r23
  4c:	68 1b       	sub	r22, r24
  4e:	79 0b       	sbc	r23, r25
  50:	82 e0       	ldi	r24, 0x02	; 2
  52:	90 e0       	ldi	r25, 0x00	; 0
  54:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  58:	83 e0       	ldi	r24, 0x03	; 3
  5a:	90 e0       	ldi	r25, 0x00	; 0
  5c:	60 e0       	ldi	r22, 0x00	; 0
  5e:	70 e0       	ldi	r23, 0x00	; 0
  60:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  64:	78 94       	sei
  66:	00 c0       	rjmp	.+0      	; 0x68 <driveLink+0x68>
  68:	89 2b       	or	r24, r25
  6a:	01 f4       	brne	.+0      	; 0x6c <driveLink+0x6c>
  6c:	77 fd       	sbrc	r23, 7
  6e:	00 c0       	rjmp	.+0      	; 0x70 <driveLink+0x70>
  70:	f8 94       	cli
  72:	80 e1       	ldi	r24, 0x10	; 16
  74:	60 30       	cpi	r22, 0x00	; 0
  76:	78 07       	cpc	r23, r24
  78:	04 f0       	brlt	.+0      	; 0x7a <driveLink+0x7a>
  7a:	6f ef       	ldi	r22, 0xFF	; 255
  7c:	7f e0       	ldi	r23, 0x0F	; 15
  7e:	80 e0       	ldi	r24, 0x00	; 0
  80:	90 e0       	ldi	r25, 0x00	; 0
  82:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  86:	81 e0       	ldi	r24, 0x01	; 1
  88:	90 e0       	ldi	r25, 0x00	; 0
  8a:	60 e0       	ldi	r22, 0x00	; 0
  8c:	70 e0       	ldi	r23, 0x00	; 0
  8e:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  92:	78 94       	sei
  94:	00 c0       	rjmp	.+0      	; 0x96 <driveLink+0x96>
  96:	80 e0       	ldi	r24, 0x00	; 0
  98:	90 e0       	ldi	r25, 0x00	; 0
  9a:	60 e0       	ldi	r22, 0x00	; 0
  9c:	70 e0       	ldi	r23, 0x00	; 0
  9e:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  a2:	ce 01       	movw	r24, r28
  a4:	20 ef       	ldi	r18, 0xF0	; 240
  a6:	c1 30       	cpi	r28, 0x01	; 1
  a8:	d2 07       	cpc	r29, r18
  aa:	04 f4       	brge	.+0      	; 0xac <driveLink+0xac>
  ac:	81 e0       	ldi	r24, 0x01	; 1
  ae:	90 ef       	ldi	r25, 0xF0	; 240
  b0:	66 27       	eor	r22, r22
  b2:	77 27       	eor	r23, r23
  b4:	68 1b       	sub	r22, r24
  b6:	79 0b       	sbc	r23, r25
  b8:	81 e0       	ldi	r24, 0x01	; 1
  ba:	90 e0       	ldi	r25, 0x00	; 0
  bc:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  c0:	df 91       	pop	r29
  c2:	cf 91       	pop	r28
  c4:	08 95       	ret

Disassembly of section .text.stopMotors:

00000000 <stopMotors>:
   0:	80 e0       	ldi	r24, 0x00	; 0
   2:	90 e0       	ldi	r25, 0x00	; 0
   4:	60 e0       	ldi	r22, 0x00	; 0
   6:	70 e0       	ldi	r23, 0x00	; 0
   8:	0e 94 00 00 	call	0	; 0x0 <stopMotors>
   c:	81 e0       	ldi	r24, 0x01	; 1
   e:	90 e0       	ldi	r25, 0x00	; 0
  10:	60 e0       	ldi	r22, 0x00	; 0
  12:	70 e0       	ldi	r23, 0x00	; 0
  14:	0e 94 00 00 	call	0	; 0x0 <stopMotors>
  18:	82 e0       	ldi	r24, 0x02	; 2
  1a:	90 e0       	ldi	r25, 0x00	; 0
  1c:	60 e0       	ldi	r22, 0x00	; 0
  1e:	70 e0       	ldi	r23, 0x00	; 0
  20:	0e 94 00 00 	call	0	; 0x0 <stopMotors>
  24:	83 e0       	ldi	r24, 0x03	; 3
  26:	90 e0       	ldi	r25, 0x00	; 0
  28:	60 e0       	ldi	r22, 0x00	; 0
  2a:	70 e0       	ldi	r23, 0x00	; 0
  2c:	0e 94 00 00 	call	0	; 0x0 <stopMotors>
  30:	08 95       	ret

Disassembly of section .text.gotoAngles:

00000000 <gotoAngles>:
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
   a:	1f 93       	push	r17
   c:	6c 01       	movw	r12, r24
   e:	8b 01       	movw	r16, r22
  10:	82 e0       	ldi	r24, 0x02	; 2
  12:	90 e0       	ldi	r25, 0x00	; 0
  14:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  18:	bc 01       	movw	r22, r24
  1a:	8c e4       	ldi	r24, 0x4C	; 76
  1c:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  20:	7c 01       	movw	r14, r24
  22:	83 e0       	ldi	r24, 0x03	; 3
  24:	90 e0       	ldi	r25, 0x00	; 0
  26:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  2a:	bc 01       	movw	r22, r24
  2c:	88 e4       	ldi	r24, 0x48	; 72
  2e:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  32:	ac 01       	movw	r20, r24
  34:	88 e4       	ldi	r24, 0x48	; 72
  36:	b8 01       	movw	r22, r16
  38:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  3c:	8c 01       	movw	r16, r24
  3e:	8c e4       	ldi	r24, 0x4C	; 76
  40:	b6 01       	movw	r22, r12
  42:	a7 01       	movw	r20, r14
  44:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  48:	bc 01       	movw	r22, r24
  4a:	80 e0       	ldi	r24, 0x00	; 0
  4c:	90 e0       	ldi	r25, 0x00	; 0
  4e:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  52:	81 e0       	ldi	r24, 0x01	; 1
  54:	90 e0       	ldi	r25, 0x00	; 0
  56:	b8 01       	movw	r22, r16
  58:	0e 94 00 00 	call	0	; 0x0 <gotoAngles>
  5c:	1f 91       	pop	r17
  5e:	0f 91       	pop	r16
  60:	ff 90       	pop	r15
  62:	ef 90       	pop	r14
  64:	df 90       	pop	r13
  66:	cf 90       	pop	r12
  68:	08 95       	ret

ports.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.setPinsVal 000000b8  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.getPinsVal 00000064  00000000  00000000  000000ec  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.setPinsDir 000000b8  00000000  00000000  00000150  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.setPinsVal:

00000000 <setPinsVal>:
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	df 93       	push	r29
   6:	cf 93       	push	r28
   8:	cd b7       	in	r28, 0x3d	; 61
   a:	de b7       	in	r29, 0x3e	; 62
   c:	a8 85       	ldd	r26, Y+8	; 0x08
   e:	b9 85       	ldd	r27, Y+9	; 0x09
  10:	ce 01       	movw	r24, r28
  12:	0b 96       	adiw	r24, 0x0b	; 11
  14:	fc 01       	movw	r30, r24
  16:	20 e0       	ldi	r18, 0x00	; 0
  18:	40 e0       	ldi	r20, 0x00	; 0
  1a:	50 e0       	ldi	r21, 0x00	; 0
  1c:	8a 85       	ldd	r24, Y+10	; 0x0a
  1e:	68 2f       	mov	r22, r24
  20:	70 e0       	ldi	r23, 0x00	; 0
  22:	01 e0       	ldi	r16, 0x01	; 1
  24:	10 e0       	ldi	r17, 0x00	; 0
  26:	00 c0       	rjmp	.+0      	; 0x28 <setPinsVal+0x28>
  28:	c8 01       	movw	r24, r16
  2a:	00 80       	ld	r0, Z
  2c:	00 c0       	rjmp	.+0      	; 0x2e <setPinsVal+0x2e>
  2e:	88 0f       	add	r24, r24
  30:	99 1f       	adc	r25, r25
  32:	0a 94       	dec	r0
  34:	02 f4       	brpl	.+0      	; 0x36 <setPinsVal+0x36>
  36:	28 2b       	or	r18, r24
  38:	4f 5f       	subi	r20, 0xFF	; 255
  3a:	5f 4f       	sbci	r21, 0xFF	; 255
  3c:	32 96       	adiw	r30, 0x02	; 2
  3e:	46 17       	cp	r20, r22
  40:	57 07       	cpc	r21, r23
  42:	04 f0       	brlt	.+0      	; 0x44 <setPinsVal+0x44>
  44:	8f 81       	ldd	r24, Y+7	; 0x07
  46:	82 34       	cpi	r24, 0x42	; 66
  48:	01 f0       	breq	.+0      	; 0x4a <setPinsVal+0x4a>
  4a:	83 34       	cpi	r24, 0x43	; 67
  4c:	00 f4       	brcc	.+0      	; 0x4e <setPinsVal+0x4e>
  4e:	81 34       	cpi	r24, 0x41	; 65
  50:	01 f4       	brne	.+0      	; 0x52 <setPinsVal+0x52>
  52:	00 c0       	rjmp	.+0      	; 0x54 <setPinsVal+0x54>
  54:	8f 81       	ldd	r24, Y+7	; 0x07
  56:	83 34       	cpi	r24, 0x43	; 67
  58:	01 f0       	breq	.+0      	; 0x5a <setPinsVal+0x5a>
  5a:	84 34       	cpi	r24, 0x44	; 68
  5c:	01 f4       	brne	.+0      	; 0x5e <setPinsVal+0x5e>
  5e:	00 c0       	rjmp	.+0      	; 0x60 <setPinsVal+0x60>
  60:	ab 2b       	or	r26, r27
  62:	01 f0       	breq	.+0      	; 0x64 <setPinsVal+0x64>
  64:	82 b1       	in	r24, 0x02	; 2
  66:	28 2b       	or	r18, r24
  68:	00 c0       	rjmp	.+0      	; 0x6a <setPinsVal+0x6a>
  6a:	82 b1       	in	r24, 0x02	; 2
  6c:	20 95       	com	r18
  6e:	28 23       	and	r18, r24
  70:	22 b9       	out	0x02, r18	; 2
  72:	00 c0       	rjmp	.+0      	; 0x74 <setPinsVal+0x74>
  74:	ab 2b       	or	r26, r27
  76:	01 f0       	breq	.+0      	; 0x78 <setPinsVal+0x78>
  78:	85 b1       	in	r24, 0x05	; 5
  7a:	28 2b       	or	r18, r24
  7c:	00 c0       	rjmp	.+0      	; 0x7e <setPinsVal+0x7e>
  7e:	85 b1       	in	r24, 0x05	; 5
  80:	20 95       	com	r18
  82:	28 23       	and	r18, r24
  84:	25 b9       	out	0x05, r18	; 5
  86:	00 c0       	rjmp	.+0      	; 0x88 <setPinsVal+0x88>
  88:	ab 2b       	or	r26, r27
  8a:	01 f0       	breq	.+0      	; 0x8c <setPinsVal+0x8c>
  8c:	88 b1       	in	r24, 0x08	; 8
  8e:	28 2b       	or	r18, r24
  90:	00 c0       	rjmp	.+0      	; 0x92 <setPinsVal+0x92>
  92:	88 b1       	in	r24, 0x08	; 8
  94:	20 95       	com	r18
  96:	28 23       	and	r18, r24
  98:	28 b9       	out	0x08, r18	; 8
  9a:	00 c0       	rjmp	.+0      	; 0x9c <setPinsVal+0x9c>
  9c:	ab 2b       	or	r26, r27
  9e:	01 f0       	breq	.+0      	; 0xa0 <setPinsVal+0xa0>
  a0:	8b b1       	in	r24, 0x0b	; 11
  a2:	28 2b       	or	r18, r24
  a4:	00 c0       	rjmp	.+0      	; 0xa6 <setPinsVal+0xa6>
  a6:	8b b1       	in	r24, 0x0b	; 11
  a8:	20 95       	com	r18
  aa:	28 23       	and	r18, r24
  ac:	2b b9       	out	0x0b, r18	; 11
  ae:	cf 91       	pop	r28
  b0:	df 91       	pop	r29
  b2:	1f 91       	pop	r17
  b4:	0f 91       	pop	r16
  b6:	08 95       	ret

Disassembly of section .text.getPinsVal:

00000000 <getPinsVal>:
   0:	df 93       	push	r29
   2:	cf 93       	push	r28
   4:	cd b7       	in	r28, 0x3d	; 61
   6:	de b7       	in	r29, 0x3e	; 62
   8:	6d 81       	ldd	r22, Y+5	; 0x05
   a:	7e 81       	ldd	r23, Y+6	; 0x06
   c:	ce 01       	movw	r24, r28
   e:	07 96       	adiw	r24, 0x07	; 7
  10:	fc 01       	movw	r30, r24
  12:	30 e0       	ldi	r19, 0x00	; 0
  14:	20 e0       	ldi	r18, 0x00	; 0
  16:	41 e0       	ldi	r20, 0x01	; 1
  18:	50 e0       	ldi	r21, 0x00	; 0
  1a:	00 c0       	rjmp	.+0      	; 0x1c <getPinsVal+0x1c>
  1c:	ca 01       	movw	r24, r20
  1e:	00 80       	ld	r0, Z
  20:	00 c0       	rjmp	.+0      	; 0x22 <getPinsVal+0x22>
  22:	88 0f       	add	r24, r24
  24:	99 1f       	adc	r25, r25
  26:	0a 94       	dec	r0
  28:	02 f4       	brpl	.+0      	; 0x2a <getPinsVal+0x2a>
  2a:	38 2b       	or	r19, r24
  2c:	2f 5f       	subi	r18, 0xFF	; 255
  2e:	32 96       	adiw	r30, 0x02	; 2
  30:	27 17       	cp	r18, r23
  32:	00 f0       	brcs	.+0      	; 0x34 <getPinsVal+0x34>
  34:	62 34       	cpi	r22, 0x42	; 66
  36:	01 f0       	breq	.+0      	; 0x38 <getPinsVal+0x38>
  38:	63 34       	cpi	r22, 0x43	; 67
  3a:	00 f4       	brcc	.+0      	; 0x3c <getPinsVal+0x3c>
  3c:	61 34       	cpi	r22, 0x41	; 65
  3e:	01 f4       	brne	.+0      	; 0x40 <getPinsVal+0x40>
  40:	00 c0       	rjmp	.+0      	; 0x42 <getPinsVal+0x42>
  42:	63 34       	cpi	r22, 0x43	; 67
  44:	01 f0       	breq	.+0      	; 0x46 <getPinsVal+0x46>
  46:	64 34       	cpi	r22, 0x44	; 68
  48:	01 f0       	breq	.+0      	; 0x4a <getPinsVal+0x4a>
  4a:	80 e0       	ldi	r24, 0x00	; 0
  4c:	00 c0       	rjmp	.+0      	; 0x4e <getPinsVal+0x4e>
  4e:	80 b1       	in	r24, 0x00	; 0
  50:	00 c0       	rjmp	.+0      	; 0x52 <getPinsVal+0x52>
  52:	83 b1       	in	r24, 0x03	; 3
  54:	00 c0       	rjmp	.+0      	; 0x56 <getPinsVal+0x56>
  56:	86 b1       	in	r24, 0x06	; 6
  58:	00 c0       	rjmp	.+0      	; 0x5a <getPinsVal+0x5a>
  5a:	89 b1       	in	r24, 0x09	; 9
  5c:	83 23       	and	r24, r19
  5e:	cf 91       	pop	r28
  60:	df 91       	pop	r29
  62:	08 95       	ret

Disassembly of section .text.setPinsDir:

00000000 <setPinsDir>:
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	df 93       	push	r29
   6:	cf 93       	push	r28
   8:	cd b7       	in	r28, 0x3d	; 61
   a:	de b7       	in	r29, 0x3e	; 62
   c:	a8 85       	ldd	r26, Y+8	; 0x08
   e:	b9 85       	ldd	r27, Y+9	; 0x09
  10:	ce 01       	movw	r24, r28
  12:	0b 96       	adiw	r24, 0x0b	; 11
  14:	fc 01       	movw	r30, r24
  16:	20 e0       	ldi	r18, 0x00	; 0
  18:	40 e0       	ldi	r20, 0x00	; 0
  1a:	50 e0       	ldi	r21, 0x00	; 0
  1c:	8a 85       	ldd	r24, Y+10	; 0x0a
  1e:	68 2f       	mov	r22, r24
  20:	70 e0       	ldi	r23, 0x00	; 0
  22:	01 e0       	ldi	r16, 0x01	; 1
  24:	10 e0       	ldi	r17, 0x00	; 0
  26:	00 c0       	rjmp	.+0      	; 0x28 <setPinsDir+0x28>
  28:	c8 01       	movw	r24, r16
  2a:	00 80       	ld	r0, Z
  2c:	00 c0       	rjmp	.+0      	; 0x2e <setPinsDir+0x2e>
  2e:	88 0f       	add	r24, r24
  30:	99 1f       	adc	r25, r25
  32:	0a 94       	dec	r0
  34:	02 f4       	brpl	.+0      	; 0x36 <setPinsDir+0x36>
  36:	28 2b       	or	r18, r24
  38:	4f 5f       	subi	r20, 0xFF	; 255
  3a:	5f 4f       	sbci	r21, 0xFF	; 255
  3c:	32 96       	adiw	r30, 0x02	; 2
  3e:	46 17       	cp	r20, r22
  40:	57 07       	cpc	r21, r23
  42:	04 f0       	brlt	.+0      	; 0x44 <setPinsDir+0x44>
  44:	8f 81       	ldd	r24, Y+7	; 0x07
  46:	82 34       	cpi	r24, 0x42	; 66
  48:	01 f0       	breq	.+0      	; 0x4a <setPinsDir+0x4a>
  4a:	83 34       	cpi	r24, 0x43	; 67
  4c:	00 f4       	brcc	.+0      	; 0x4e <setPinsDir+0x4e>
  4e:	81 34       	cpi	r24, 0x41	; 65
  50:	01 f4       	brne	.+0      	; 0x52 <setPinsDir+0x52>
  52:	00 c0       	rjmp	.+0      	; 0x54 <setPinsDir+0x54>
  54:	8f 81       	ldd	r24, Y+7	; 0x07
  56:	83 34       	cpi	r24, 0x43	; 67
  58:	01 f0       	breq	.+0      	; 0x5a <setPinsDir+0x5a>
  5a:	84 34       	cpi	r24, 0x44	; 68
  5c:	01 f4       	brne	.+0      	; 0x5e <setPinsDir+0x5e>
  5e:	00 c0       	rjmp	.+0      	; 0x60 <setPinsDir+0x60>
  60:	ab 2b       	or	r26, r27
  62:	01 f0       	breq	.+0      	; 0x64 <setPinsDir+0x64>
  64:	81 b1       	in	r24, 0x01	; 1
  66:	28 2b       	or	r18, r24
  68:	00 c0       	rjmp	.+0      	; 0x6a <setPinsDir+0x6a>
  6a:	81 b1       	in	r24, 0x01	; 1
  6c:	20 95       	com	r18
  6e:	28 23       	and	r18, r24
  70:	21 b9       	out	0x01, r18	; 1
  72:	00 c0       	rjmp	.+0      	; 0x74 <setPinsDir+0x74>
  74:	ab 2b       	or	r26, r27
  76:	01 f0       	breq	.+0      	; 0x78 <setPinsDir+0x78>
  78:	84 b1       	in	r24, 0x04	; 4
  7a:	28 2b       	or	r18, r24
  7c:	00 c0       	rjmp	.+0      	; 0x7e <setPinsDir+0x7e>
  7e:	84 b1       	in	r24, 0x04	; 4
  80:	20 95       	com	r18
  82:	28 23       	and	r18, r24
  84:	24 b9       	out	0x04, r18	; 4
  86:	00 c0       	rjmp	.+0      	; 0x88 <setPinsDir+0x88>
  88:	ab 2b       	or	r26, r27
  8a:	01 f0       	breq	.+0      	; 0x8c <setPinsDir+0x8c>
  8c:	87 b1       	in	r24, 0x07	; 7
  8e:	28 2b       	or	r18, r24
  90:	00 c0       	rjmp	.+0      	; 0x92 <setPinsDir+0x92>
  92:	87 b1       	in	r24, 0x07	; 7
  94:	20 95       	com	r18
  96:	28 23       	and	r18, r24
  98:	27 b9       	out	0x07, r18	; 7
  9a:	00 c0       	rjmp	.+0      	; 0x9c <setPinsDir+0x9c>
  9c:	ab 2b       	or	r26, r27
  9e:	01 f0       	breq	.+0      	; 0xa0 <setPinsDir+0xa0>
  a0:	8a b1       	in	r24, 0x0a	; 10
  a2:	28 2b       	or	r18, r24
  a4:	00 c0       	rjmp	.+0      	; 0xa6 <setPinsDir+0xa6>
  a6:	8a b1       	in	r24, 0x0a	; 10
  a8:	20 95       	com	r18
  aa:	28 23       	and	r18, r24
  ac:	2a b9       	out	0x0a, r18	; 10
  ae:	cf 91       	pop	r28
  b0:	df 91       	pop	r29
  b2:	1f 91       	pop	r17
  b4:	0f 91       	pop	r16
  b6:	08 95       	ret

timer.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.initTimer 000000e0  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.setCompValue 0000002e  00000000  00000000  00000114  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.initTimer:

00000000 <initTimer>:
   0:	f8 94       	cli
   2:	81 30       	cpi	r24, 0x01	; 1
   4:	01 f0       	breq	.+0      	; 0x6 <initTimer+0x6>
   6:	81 30       	cpi	r24, 0x01	; 1
   8:	00 f0       	brcs	.+0      	; 0xa <initTimer+0xa>
   a:	82 30       	cpi	r24, 0x02	; 2
   c:	01 f0       	breq	.+0      	; 0xe <initTimer+0xe>
   e:	00 c0       	rjmp	.+0      	; 0x10 <initTimer+0x10>
  10:	00 c0       	rjmp	.+0      	; 0x12 <initTimer+0x12>
  12:	cb 01       	movw	r24, r22
  14:	e6 e0       	ldi	r30, 0x06	; 6
  16:	88 0f       	add	r24, r24
  18:	99 1f       	adc	r25, r25
  1a:	ea 95       	dec	r30
  1c:	01 f4       	brne	.+0      	; 0x1e <initTimer+0x1e>
  1e:	86 2b       	or	r24, r22
  20:	84 bd       	out	0x24, r24	; 36
  22:	85 e0       	ldi	r24, 0x05	; 5
  24:	85 bd       	out	0x25, r24	; 37
  26:	80 91 6e 00 	lds	r24, 0x006E
  2a:	82 60       	ori	r24, 0x02	; 2
  2c:	80 93 6e 00 	sts	0x006E, r24
  30:	47 bd       	out	0x27, r20	; 39
  32:	61 30       	cpi	r22, 0x01	; 1
  34:	71 05       	cpc	r23, r1
  36:	01 f0       	breq	.+0      	; 0x38 <initTimer+0x38>
  38:	00 c0       	rjmp	.+0      	; 0x3a <initTimer+0x3a>
  3a:	84 b5       	in	r24, 0x24	; 36
  3c:	80 62       	ori	r24, 0x20	; 32
  3e:	84 bd       	out	0x24, r24	; 36
  40:	85 b5       	in	r24, 0x25	; 37
  42:	88 60       	ori	r24, 0x08	; 8
  44:	85 bd       	out	0x25, r24	; 37
  46:	24 9a       	sbi	0x04, 4	; 4
  48:	00 c0       	rjmp	.+0      	; 0x4a <initTimer+0x4a>
  4a:	66 9f       	mul	r22, r22
  4c:	c0 01       	movw	r24, r0
  4e:	67 9f       	mul	r22, r23
  50:	90 0d       	add	r25, r0
  52:	76 9f       	mul	r23, r22
  54:	90 0d       	add	r25, r0
  56:	11 24       	eor	r1, r1
  58:	9b 01       	movw	r18, r22
  5a:	56 e0       	ldi	r21, 0x06	; 6
  5c:	22 0f       	add	r18, r18
  5e:	33 1f       	adc	r19, r19
  60:	5a 95       	dec	r21
  62:	01 f4       	brne	.+0      	; 0x64 <initTimer+0x64>
  64:	82 2b       	or	r24, r18
  66:	80 93 80 00 	sts	0x0080, r24
  6a:	8d e0       	ldi	r24, 0x0D	; 13
  6c:	80 93 81 00 	sts	0x0081, r24
  70:	80 91 6f 00 	lds	r24, 0x006F
  74:	82 60       	ori	r24, 0x02	; 2
  76:	80 93 6f 00 	sts	0x006F, r24
  7a:	40 93 88 00 	sts	0x0088, r20
  7e:	61 30       	cpi	r22, 0x01	; 1
  80:	71 05       	cpc	r23, r1
  82:	01 f4       	brne	.+0      	; 0x84 <initTimer+0x84>
  84:	80 91 80 00 	lds	r24, 0x0080
  88:	80 62       	ori	r24, 0x20	; 32
  8a:	80 93 80 00 	sts	0x0080, r24
  8e:	80 91 81 00 	lds	r24, 0x0081
  92:	80 61       	ori	r24, 0x10	; 16
  94:	80 93 81 00 	sts	0x0081, r24
  98:	54 9a       	sbi	0x0a, 4	; 10
  9a:	00 c0       	rjmp	.+0      	; 0x9c <initTimer+0x9c>
  9c:	cb 01       	movw	r24, r22
  9e:	26 e0       	ldi	r18, 0x06	; 6
  a0:	88 0f       	add	r24, r24
  a2:	99 1f       	adc	r25, r25
  a4:	2a 95       	dec	r18
  a6:	01 f4       	brne	.+0      	; 0xa8 <initTimer+0xa8>
  a8:	86 2b       	or	r24, r22
  aa:	80 93 b0 00 	sts	0x00B0, r24
  ae:	10 92 b1 00 	sts	0x00B1, r1
  b2:	80 91 70 00 	lds	r24, 0x0070
  b6:	82 60       	ori	r24, 0x02	; 2
  b8:	80 93 70 00 	sts	0x0070, r24
  bc:	40 93 b3 00 	sts	0x00B3, r20
  c0:	61 30       	cpi	r22, 0x01	; 1
  c2:	71 05       	cpc	r23, r1
  c4:	01 f4       	brne	.+0      	; 0xc6 <initTimer+0xc6>
  c6:	80 91 b0 00 	lds	r24, 0x00B0
  ca:	80 62       	ori	r24, 0x20	; 32
  cc:	80 93 b0 00 	sts	0x00B0, r24
  d0:	80 91 b1 00 	lds	r24, 0x00B1
  d4:	88 60       	ori	r24, 0x08	; 8
  d6:	80 93 b1 00 	sts	0x00B1, r24
  da:	56 9a       	sbi	0x0a, 6	; 10
  dc:	78 94       	sei
  de:	08 95       	ret

Disassembly of section .text.setCompValue:

00000000 <setCompValue>:
   0:	81 30       	cpi	r24, 0x01	; 1
   2:	01 f0       	breq	.+0      	; 0x4 <setCompValue+0x4>
   4:	81 30       	cpi	r24, 0x01	; 1
   6:	00 f0       	brcs	.+0      	; 0x8 <setCompValue+0x8>
   8:	82 30       	cpi	r24, 0x02	; 2
   a:	01 f4       	brne	.+0      	; 0xc <setCompValue+0xc>
   c:	00 c0       	rjmp	.+0      	; 0xe <setCompValue+0xe>
   e:	67 bd       	out	0x27, r22	; 39
  10:	08 95       	ret
  12:	86 2f       	mov	r24, r22
  14:	90 e0       	ldi	r25, 0x00	; 0
  16:	90 93 89 00 	sts	0x0089, r25
  1a:	80 93 88 00 	sts	0x0088, r24
  1e:	08 95       	ret
  20:	86 2f       	mov	r24, r22
  22:	90 e0       	ldi	r25, 0x00	; 0
  24:	90 93 8b 00 	sts	0x008B, r25
  28:	80 93 8a 00 	sts	0x008A, r24
  2c:	08 95       	ret

vals.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000043  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000077  2**0
                  ALLOC
  3 .text.setPotVal 000000be  00000000  00000000  00000077  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.setCurVal 0000000c  00000000  00000000  00000135  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.setMotorVolt 0000004e  00000000  00000000  00000141  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.setEncVal 00000008  00000000  00000000  0000018f  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.calcPotAngle 00000062  00000000  00000000  00000197  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.getIRval 00000002  00000000  00000000  000001f9  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.printMotor 000000c8  00000000  00000000  000001fb  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.getLinkAngle 00000048  00000000  00000000  000002c3  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.calcTipPos 000001fc  00000000  00000000  0000030b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.setPotVal:

00000000 <setPotVal>:
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	cf 93       	push	r28
   a:	df 93       	push	r29
   c:	ec 01       	movw	r28, r24
   e:	59 83       	std	Y+1, r21	; 0x01
  10:	48 83       	st	Y, r20
  12:	68 34       	cpi	r22, 0x48	; 72
  14:	01 f4       	brne	.+0      	; 0x16 <setPotVal+0x16>
  16:	ba 01       	movw	r22, r20
  18:	88 27       	eor	r24, r24
  1a:	77 fd       	sbrc	r23, 7
  1c:	80 95       	com	r24
  1e:	98 2f       	mov	r25, r24
  20:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  24:	7b 01       	movw	r14, r22
  26:	8c 01       	movw	r16, r24
  28:	2a e1       	ldi	r18, 0x1A	; 26
  2a:	37 e6       	ldi	r19, 0x67	; 103
  2c:	4c e9       	ldi	r20, 0x9C	; 156
  2e:	50 e4       	ldi	r21, 0x40	; 64
  30:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  34:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  38:	7d 83       	std	Y+5, r23	; 0x05
  3a:	6c 83       	std	Y+4, r22	; 0x04
  3c:	c8 01       	movw	r24, r16
  3e:	b7 01       	movw	r22, r14
  40:	28 ec       	ldi	r18, 0xC8	; 200
  42:	31 e2       	ldi	r19, 0x21	; 33
  44:	47 e8       	ldi	r20, 0x87	; 135
  46:	5e e3       	ldi	r21, 0x3E	; 62
  48:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  4c:	20 e0       	ldi	r18, 0x00	; 0
  4e:	30 e0       	ldi	r19, 0x00	; 0
  50:	40 eb       	ldi	r20, 0xB0	; 176
  52:	52 e4       	ldi	r21, 0x42	; 66
  54:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  58:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  5c:	7b 83       	std	Y+3, r23	; 0x03
  5e:	6a 83       	std	Y+2, r22	; 0x02
  60:	00 c0       	rjmp	.+0      	; 0x62 <setPotVal+0x62>
  62:	6c 34       	cpi	r22, 0x4C	; 76
  64:	01 f4       	brne	.+0      	; 0x66 <setPotVal+0x66>
  66:	ba 01       	movw	r22, r20
  68:	88 27       	eor	r24, r24
  6a:	77 fd       	sbrc	r23, 7
  6c:	80 95       	com	r24
  6e:	98 2f       	mov	r25, r24
  70:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  74:	7b 01       	movw	r14, r22
  76:	8c 01       	movw	r16, r24
  78:	20 e9       	ldi	r18, 0x90	; 144
  7a:	3e e3       	ldi	r19, 0x3E	; 62
  7c:	4a e7       	ldi	r20, 0x7A	; 122
  7e:	5e e3       	ldi	r21, 0x3E	; 62
  80:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  84:	20 e0       	ldi	r18, 0x00	; 0
  86:	30 e0       	ldi	r19, 0x00	; 0
  88:	4e ea       	ldi	r20, 0xAE	; 174
  8a:	52 e4       	ldi	r21, 0x42	; 66
  8c:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  90:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  94:	7b 83       	std	Y+3, r23	; 0x03
  96:	6a 83       	std	Y+2, r22	; 0x02
  98:	c8 01       	movw	r24, r16
  9a:	b7 01       	movw	r22, r14
  9c:	2a e1       	ldi	r18, 0x1A	; 26
  9e:	37 e6       	ldi	r19, 0x67	; 103
  a0:	4c e9       	ldi	r20, 0x9C	; 156
  a2:	50 e4       	ldi	r21, 0x40	; 64
  a4:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  a8:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  ac:	7d 83       	std	Y+5, r23	; 0x05
  ae:	6c 83       	std	Y+4, r22	; 0x04
  b0:	df 91       	pop	r29
  b2:	cf 91       	pop	r28
  b4:	1f 91       	pop	r17
  b6:	0f 91       	pop	r16
  b8:	ff 90       	pop	r15
  ba:	ef 90       	pop	r14
  bc:	08 95       	ret

Disassembly of section .text.setCurVal:

00000000 <setCurVal>:
   0:	fc 01       	movw	r30, r24
   2:	73 87       	std	Z+11, r23	; 0x0b
   4:	62 87       	std	Z+10, r22	; 0x0a
   6:	75 87       	std	Z+13, r23	; 0x0d
   8:	64 87       	std	Z+12, r22	; 0x0c
   a:	08 95       	ret

Disassembly of section .text.setMotorVolt:

00000000 <setMotorVolt>:
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
   4:	ec 01       	movw	r28, r24
   6:	9b 01       	movw	r18, r22
   8:	80 e1       	ldi	r24, 0x10	; 16
   a:	60 30       	cpi	r22, 0x00	; 0
   c:	78 07       	cpc	r23, r24
   e:	04 f0       	brlt	.+0      	; 0x10 <setMotorVolt+0x10>
  10:	2f ef       	ldi	r18, 0xFF	; 255
  12:	3f e0       	ldi	r19, 0x0F	; 15
  14:	00 c0       	rjmp	.+0      	; 0x16 <setMotorVolt+0x16>
  16:	80 ef       	ldi	r24, 0xF0	; 240
  18:	61 30       	cpi	r22, 0x01	; 1
  1a:	78 07       	cpc	r23, r24
  1c:	04 f4       	brge	.+0      	; 0x1e <setMotorVolt+0x1e>
  1e:	21 e0       	ldi	r18, 0x01	; 1
  20:	30 ef       	ldi	r19, 0xF0	; 240
  22:	3f 83       	std	Y+7, r19	; 0x07
  24:	2e 83       	std	Y+6, r18	; 0x06
  26:	b9 01       	movw	r22, r18
  28:	88 27       	eor	r24, r24
  2a:	77 fd       	sbrc	r23, 7
  2c:	80 95       	com	r24
  2e:	98 2f       	mov	r25, r24
  30:	0e 94 00 00 	call	0	; 0x0 <setMotorVolt>
  34:	26 ee       	ldi	r18, 0xE6	; 230
  36:	3f e3       	ldi	r19, 0x3F	; 63
  38:	4c e9       	ldi	r20, 0x9C	; 156
  3a:	5f e3       	ldi	r21, 0x3F	; 63
  3c:	0e 94 00 00 	call	0	; 0x0 <setMotorVolt>
  40:	0e 94 00 00 	call	0	; 0x0 <setMotorVolt>
  44:	79 87       	std	Y+9, r23	; 0x09
  46:	68 87       	std	Y+8, r22	; 0x08
  48:	df 91       	pop	r29
  4a:	cf 91       	pop	r28
  4c:	08 95       	ret

Disassembly of section .text.setEncVal:

00000000 <setEncVal>:
   0:	fc 01       	movw	r30, r24
   2:	77 87       	std	Z+15, r23	; 0x0f
   4:	66 87       	std	Z+14, r22	; 0x0e
   6:	08 95       	ret

Disassembly of section .text.calcPotAngle:

00000000 <calcPotAngle>:
   0:	9b 01       	movw	r18, r22
   2:	88 34       	cpi	r24, 0x48	; 72
   4:	01 f4       	brne	.+0      	; 0x6 <calcPotAngle+0x6>
   6:	b9 01       	movw	r22, r18
   8:	88 27       	eor	r24, r24
   a:	77 fd       	sbrc	r23, 7
   c:	80 95       	com	r24
   e:	98 2f       	mov	r25, r24
  10:	0e 94 00 00 	call	0	; 0x0 <calcPotAngle>
  14:	28 ec       	ldi	r18, 0xC8	; 200
  16:	31 e2       	ldi	r19, 0x21	; 33
  18:	47 e8       	ldi	r20, 0x87	; 135
  1a:	5e e3       	ldi	r21, 0x3E	; 62
  1c:	0e 94 00 00 	call	0	; 0x0 <calcPotAngle>
  20:	20 e0       	ldi	r18, 0x00	; 0
  22:	30 e0       	ldi	r19, 0x00	; 0
  24:	40 eb       	ldi	r20, 0xB0	; 176
  26:	52 e4       	ldi	r21, 0x42	; 66
  28:	00 c0       	rjmp	.+0      	; 0x2a <calcPotAngle+0x2a>
  2a:	8c 34       	cpi	r24, 0x4C	; 76
  2c:	01 f0       	breq	.+0      	; 0x2e <calcPotAngle+0x2e>
  2e:	6f ef       	ldi	r22, 0xFF	; 255
  30:	7f ef       	ldi	r23, 0xFF	; 255
  32:	00 c0       	rjmp	.+0      	; 0x34 <calcPotAngle+0x34>
  34:	b9 01       	movw	r22, r18
  36:	88 27       	eor	r24, r24
  38:	77 fd       	sbrc	r23, 7
  3a:	80 95       	com	r24
  3c:	98 2f       	mov	r25, r24
  3e:	0e 94 00 00 	call	0	; 0x0 <calcPotAngle>
  42:	20 e9       	ldi	r18, 0x90	; 144
  44:	3e e3       	ldi	r19, 0x3E	; 62
  46:	4a e7       	ldi	r20, 0x7A	; 122
  48:	5e e3       	ldi	r21, 0x3E	; 62
  4a:	0e 94 00 00 	call	0	; 0x0 <calcPotAngle>
  4e:	20 e0       	ldi	r18, 0x00	; 0
  50:	30 e0       	ldi	r19, 0x00	; 0
  52:	4e ea       	ldi	r20, 0xAE	; 174
  54:	52 e4       	ldi	r21, 0x42	; 66
  56:	0e 94 00 00 	call	0	; 0x0 <calcPotAngle>
  5a:	0e 94 00 00 	call	0	; 0x0 <calcPotAngle>
  5e:	cb 01       	movw	r24, r22
  60:	08 95       	ret

Disassembly of section .text.getIRval:

00000000 <getIRval>:
   0:	08 95       	ret

Disassembly of section .text.printMotor:

00000000 <printMotor>:
   0:	af 92       	push	r10
   2:	bf 92       	push	r11
   4:	cf 92       	push	r12
   6:	df 92       	push	r13
   8:	ef 92       	push	r14
   a:	ff 92       	push	r15
   c:	0f 93       	push	r16
   e:	1f 93       	push	r17
  10:	df 93       	push	r29
  12:	cf 93       	push	r28
  14:	cd b7       	in	r28, 0x3d	; 61
  16:	de b7       	in	r29, 0x3e	; 62
  18:	60 97       	sbiw	r28, 0x10	; 16
  1a:	0f b6       	in	r0, 0x3f	; 63
  1c:	f8 94       	cli
  1e:	de bf       	out	0x3e, r29	; 62
  20:	0f be       	out	0x3f, r0	; 63
  22:	cd bf       	out	0x3d, r28	; 61
  24:	a9 82       	std	Y+1, r10	; 0x01
  26:	ba 82       	std	Y+2, r11	; 0x02
  28:	cb 82       	std	Y+3, r12	; 0x03
  2a:	dc 82       	std	Y+4, r13	; 0x04
  2c:	ed 82       	std	Y+5, r14	; 0x05
  2e:	fe 82       	std	Y+6, r15	; 0x06
  30:	0f 83       	std	Y+7, r16	; 0x07
  32:	18 87       	std	Y+8, r17	; 0x08
  34:	29 87       	std	Y+9, r18	; 0x09
  36:	3a 87       	std	Y+10, r19	; 0x0a
  38:	4b 87       	std	Y+11, r20	; 0x0b
  3a:	5c 87       	std	Y+12, r21	; 0x0c
  3c:	6d 87       	std	Y+13, r22	; 0x0d
  3e:	7e 87       	std	Y+14, r23	; 0x0e
  40:	8f 87       	std	Y+15, r24	; 0x0f
  42:	98 8b       	std	Y+16, r25	; 0x10
  44:	8d b7       	in	r24, 0x3d	; 61
  46:	9e b7       	in	r25, 0x3e	; 62
  48:	0c 97       	sbiw	r24, 0x0c	; 12
  4a:	0f b6       	in	r0, 0x3f	; 63
  4c:	f8 94       	cli
  4e:	9e bf       	out	0x3e, r25	; 62
  50:	0f be       	out	0x3f, r0	; 63
  52:	8d bf       	out	0x3d, r24	; 61
  54:	ed b7       	in	r30, 0x3d	; 61
  56:	fe b7       	in	r31, 0x3e	; 62
  58:	31 96       	adiw	r30, 0x01	; 1
  5a:	80 e0       	ldi	r24, 0x00	; 0
  5c:	90 e0       	ldi	r25, 0x00	; 0
  5e:	ad b7       	in	r26, 0x3d	; 61
  60:	be b7       	in	r27, 0x3e	; 62
  62:	12 96       	adiw	r26, 0x02	; 2
  64:	9c 93       	st	X, r25
  66:	8e 93       	st	-X, r24
  68:	11 97       	sbiw	r26, 0x01	; 1
  6a:	89 81       	ldd	r24, Y+1	; 0x01
  6c:	9a 81       	ldd	r25, Y+2	; 0x02
  6e:	93 83       	std	Z+3, r25	; 0x03
  70:	82 83       	std	Z+2, r24	; 0x02
  72:	8b 81       	ldd	r24, Y+3	; 0x03
  74:	9c 81       	ldd	r25, Y+4	; 0x04
  76:	95 83       	std	Z+5, r25	; 0x05
  78:	84 83       	std	Z+4, r24	; 0x04
  7a:	8d 81       	ldd	r24, Y+5	; 0x05
  7c:	9e 81       	ldd	r25, Y+6	; 0x06
  7e:	97 83       	std	Z+7, r25	; 0x07
  80:	86 83       	std	Z+6, r24	; 0x06
  82:	8b 85       	ldd	r24, Y+11	; 0x0b
  84:	9c 85       	ldd	r25, Y+12	; 0x0c
  86:	91 87       	std	Z+9, r25	; 0x09
  88:	80 87       	std	Z+8, r24	; 0x08
  8a:	8d 85       	ldd	r24, Y+13	; 0x0d
  8c:	9e 85       	ldd	r25, Y+14	; 0x0e
  8e:	93 87       	std	Z+11, r25	; 0x0b
  90:	82 87       	std	Z+10, r24	; 0x0a
  92:	0e 94 00 00 	call	0	; 0x0 <printMotor>
  96:	8d b7       	in	r24, 0x3d	; 61
  98:	9e b7       	in	r25, 0x3e	; 62
  9a:	0c 96       	adiw	r24, 0x0c	; 12
  9c:	0f b6       	in	r0, 0x3f	; 63
  9e:	f8 94       	cli
  a0:	9e bf       	out	0x3e, r25	; 62
  a2:	0f be       	out	0x3f, r0	; 63
  a4:	8d bf       	out	0x3d, r24	; 61
  a6:	60 96       	adiw	r28, 0x10	; 16
  a8:	0f b6       	in	r0, 0x3f	; 63
  aa:	f8 94       	cli
  ac:	de bf       	out	0x3e, r29	; 62
  ae:	0f be       	out	0x3f, r0	; 63
  b0:	cd bf       	out	0x3d, r28	; 61
  b2:	cf 91       	pop	r28
  b4:	df 91       	pop	r29
  b6:	1f 91       	pop	r17
  b8:	0f 91       	pop	r16
  ba:	ff 90       	pop	r15
  bc:	ef 90       	pop	r14
  be:	df 90       	pop	r13
  c0:	cf 90       	pop	r12
  c2:	bf 90       	pop	r11
  c4:	af 90       	pop	r10
  c6:	08 95       	ret

Disassembly of section .text.getLinkAngle:

00000000 <getLinkAngle>:
   0:	88 34       	cpi	r24, 0x48	; 72
   2:	01 f4       	brne	.+0      	; 0x4 <getLinkAngle+0x4>
   4:	83 e0       	ldi	r24, 0x03	; 3
   6:	90 e0       	ldi	r25, 0x00	; 0
   8:	00 c0       	rjmp	.+0      	; 0xa <getLinkAngle+0xa>
   a:	8c 34       	cpi	r24, 0x4C	; 76
   c:	01 f0       	breq	.+0      	; 0xe <getLinkAngle+0xe>
   e:	60 e0       	ldi	r22, 0x00	; 0
  10:	70 e0       	ldi	r23, 0x00	; 0
  12:	00 c0       	rjmp	.+0      	; 0x14 <getLinkAngle+0x14>
  14:	82 e0       	ldi	r24, 0x02	; 2
  16:	90 e0       	ldi	r25, 0x00	; 0
  18:	0e 94 00 00 	call	0	; 0x0 <getLinkAngle>
  1c:	a0 e0       	ldi	r26, 0x00	; 0
  1e:	b0 e0       	ldi	r27, 0x00	; 0
  20:	bc 01       	movw	r22, r24
  22:	cd 01       	movw	r24, r26
  24:	0e 94 00 00 	call	0	; 0x0 <getLinkAngle>
  28:	28 ec       	ldi	r18, 0xC8	; 200
  2a:	31 e2       	ldi	r19, 0x21	; 33
  2c:	47 e8       	ldi	r20, 0x87	; 135
  2e:	5e e3       	ldi	r21, 0x3E	; 62
  30:	0e 94 00 00 	call	0	; 0x0 <getLinkAngle>
  34:	20 e0       	ldi	r18, 0x00	; 0
  36:	30 e0       	ldi	r19, 0x00	; 0
  38:	40 eb       	ldi	r20, 0xB0	; 176
  3a:	52 e4       	ldi	r21, 0x42	; 66
  3c:	0e 94 00 00 	call	0	; 0x0 <getLinkAngle>
  40:	0e 94 00 00 	call	0	; 0x0 <getLinkAngle>
  44:	cb 01       	movw	r24, r22
  46:	08 95       	ret

Disassembly of section .text.calcTipPos:

00000000 <calcTipPos>:
   0:	2f 92       	push	r2
   2:	3f 92       	push	r3
   4:	4f 92       	push	r4
   6:	5f 92       	push	r5
   8:	6f 92       	push	r6
   a:	7f 92       	push	r7
   c:	8f 92       	push	r8
   e:	9f 92       	push	r9
  10:	af 92       	push	r10
  12:	bf 92       	push	r11
  14:	cf 92       	push	r12
  16:	df 92       	push	r13
  18:	ef 92       	push	r14
  1a:	ff 92       	push	r15
  1c:	0f 93       	push	r16
  1e:	1f 93       	push	r17
  20:	df 93       	push	r29
  22:	cf 93       	push	r28
  24:	cd b7       	in	r28, 0x3d	; 61
  26:	de b7       	in	r29, 0x3e	; 62
  28:	6a 97       	sbiw	r28, 0x1a	; 26
  2a:	0f b6       	in	r0, 0x3f	; 63
  2c:	f8 94       	cli
  2e:	de bf       	out	0x3e, r29	; 62
  30:	0f be       	out	0x3f, r0	; 63
  32:	cd bf       	out	0x3d, r28	; 61
  34:	a9 82       	std	Y+1, r10	; 0x01
  36:	ba 82       	std	Y+2, r11	; 0x02
  38:	cb 82       	std	Y+3, r12	; 0x03
  3a:	dc 82       	std	Y+4, r13	; 0x04
  3c:	ed 82       	std	Y+5, r14	; 0x05
  3e:	fe 82       	std	Y+6, r15	; 0x06
  40:	0f 83       	std	Y+7, r16	; 0x07
  42:	18 87       	std	Y+8, r17	; 0x08
  44:	29 87       	std	Y+9, r18	; 0x09
  46:	3a 87       	std	Y+10, r19	; 0x0a
  48:	4b 87       	std	Y+11, r20	; 0x0b
  4a:	5c 87       	std	Y+12, r21	; 0x0c
  4c:	6d 87       	std	Y+13, r22	; 0x0d
  4e:	7e 87       	std	Y+14, r23	; 0x0e
  50:	8f 87       	std	Y+15, r24	; 0x0f
  52:	98 8b       	std	Y+16, r25	; 0x10
  54:	2b 80       	ldd	r2, Y+3	; 0x03
  56:	3c 80       	ldd	r3, Y+4	; 0x04
  58:	29 a9       	ldd	r18, Y+49	; 0x31
  5a:	3a a9       	ldd	r19, Y+50	; 0x32
  5c:	3a 8b       	std	Y+18, r19	; 0x12
  5e:	29 8b       	std	Y+17, r18	; 0x11
  60:	b1 01       	movw	r22, r2
  62:	88 27       	eor	r24, r24
  64:	77 fd       	sbrc	r23, 7
  66:	80 95       	com	r24
  68:	98 2f       	mov	r25, r24
  6a:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  6e:	2b ed       	ldi	r18, 0xDB	; 219
  70:	3f e0       	ldi	r19, 0x0F	; 15
  72:	49 e4       	ldi	r20, 0x49	; 73
  74:	50 e4       	ldi	r21, 0x40	; 64
  76:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  7a:	20 e0       	ldi	r18, 0x00	; 0
  7c:	30 e0       	ldi	r19, 0x00	; 0
  7e:	44 e3       	ldi	r20, 0x34	; 52
  80:	53 e4       	ldi	r21, 0x43	; 67
  82:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  86:	5b 01       	movw	r10, r22
  88:	6c 01       	movw	r12, r24
  8a:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  8e:	6f 8b       	std	Y+23, r22	; 0x17
  90:	78 8f       	std	Y+24, r23	; 0x18
  92:	89 8f       	std	Y+25, r24	; 0x19
  94:	9a 8f       	std	Y+26, r25	; 0x1a
  96:	e9 89       	ldd	r30, Y+17	; 0x11
  98:	fa 89       	ldd	r31, Y+18	; 0x12
  9a:	bf 01       	movw	r22, r30
  9c:	88 27       	eor	r24, r24
  9e:	77 fd       	sbrc	r23, 7
  a0:	80 95       	com	r24
  a2:	98 2f       	mov	r25, r24
  a4:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  a8:	2b ed       	ldi	r18, 0xDB	; 219
  aa:	3f e0       	ldi	r19, 0x0F	; 15
  ac:	49 e4       	ldi	r20, 0x49	; 73
  ae:	50 e4       	ldi	r21, 0x40	; 64
  b0:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  b4:	20 e0       	ldi	r18, 0x00	; 0
  b6:	30 e0       	ldi	r19, 0x00	; 0
  b8:	44 e3       	ldi	r20, 0x34	; 52
  ba:	53 e4       	ldi	r21, 0x43	; 67
  bc:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  c0:	9b 01       	movw	r18, r22
  c2:	ac 01       	movw	r20, r24
  c4:	c6 01       	movw	r24, r12
  c6:	b5 01       	movw	r22, r10
  c8:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  cc:	7b 01       	movw	r14, r22
  ce:	8c 01       	movw	r16, r24
  d0:	c8 01       	movw	r24, r16
  d2:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  d6:	2b 01       	movw	r4, r22
  d8:	3c 01       	movw	r6, r24
  da:	c6 01       	movw	r24, r12
  dc:	b5 01       	movw	r22, r10
  de:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  e2:	6b 8b       	std	Y+19, r22	; 0x13
  e4:	7c 8b       	std	Y+20, r23	; 0x14
  e6:	8d 8b       	std	Y+21, r24	; 0x15
  e8:	9e 8b       	std	Y+22, r25	; 0x16
  ea:	b7 01       	movw	r22, r14
  ec:	c8 01       	movw	r24, r16
  ee:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
  f2:	4b 01       	movw	r8, r22
  f4:	5c 01       	movw	r10, r24
  f6:	2d b7       	in	r18, 0x3d	; 61
  f8:	3e b7       	in	r19, 0x3e	; 62
  fa:	2a 50       	subi	r18, 0x0A	; 10
  fc:	30 40       	sbci	r19, 0x00	; 0
  fe:	0f b6       	in	r0, 0x3f	; 63
 100:	f8 94       	cli
 102:	3e bf       	out	0x3e, r19	; 62
 104:	0f be       	out	0x3f, r0	; 63
 106:	2d bf       	out	0x3d, r18	; 61
 108:	cd b6       	in	r12, 0x3d	; 61
 10a:	de b6       	in	r13, 0x3e	; 62
 10c:	08 94       	sec
 10e:	c1 1c       	adc	r12, r1
 110:	d1 1c       	adc	r13, r1
 112:	80 e0       	ldi	r24, 0x00	; 0
 114:	90 e0       	ldi	r25, 0x00	; 0
 116:	ed b7       	in	r30, 0x3d	; 61
 118:	fe b7       	in	r31, 0x3e	; 62
 11a:	92 83       	std	Z+2, r25	; 0x02
 11c:	81 83       	std	Z+1, r24	; 0x01
 11e:	f6 01       	movw	r30, r12
 120:	33 82       	std	Z+3, r3	; 0x03
 122:	22 82       	std	Z+2, r2	; 0x02
 124:	29 89       	ldd	r18, Y+17	; 0x11
 126:	3a 89       	ldd	r19, Y+18	; 0x12
 128:	35 83       	std	Z+5, r19	; 0x05
 12a:	24 83       	std	Z+4, r18	; 0x04
 12c:	6f 89       	ldd	r22, Y+23	; 0x17
 12e:	78 8d       	ldd	r23, Y+24	; 0x18
 130:	89 8d       	ldd	r24, Y+25	; 0x19
 132:	9a 8d       	ldd	r25, Y+26	; 0x1a
 134:	20 e0       	ldi	r18, 0x00	; 0
 136:	30 e0       	ldi	r19, 0x00	; 0
 138:	4a e7       	ldi	r20, 0x7A	; 122
 13a:	53 e4       	ldi	r21, 0x43	; 67
 13c:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 140:	7b 01       	movw	r14, r22
 142:	8c 01       	movw	r16, r24
 144:	c3 01       	movw	r24, r6
 146:	b2 01       	movw	r22, r4
 148:	20 e0       	ldi	r18, 0x00	; 0
 14a:	30 e0       	ldi	r19, 0x00	; 0
 14c:	4c e5       	ldi	r20, 0x5C	; 92
 14e:	53 e4       	ldi	r21, 0x43	; 67
 150:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 154:	9b 01       	movw	r18, r22
 156:	ac 01       	movw	r20, r24
 158:	c8 01       	movw	r24, r16
 15a:	b7 01       	movw	r22, r14
 15c:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 160:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 164:	f6 01       	movw	r30, r12
 166:	77 83       	std	Z+7, r23	; 0x07
 168:	66 83       	std	Z+6, r22	; 0x06
 16a:	6b 89       	ldd	r22, Y+19	; 0x13
 16c:	7c 89       	ldd	r23, Y+20	; 0x14
 16e:	8d 89       	ldd	r24, Y+21	; 0x15
 170:	9e 89       	ldd	r25, Y+22	; 0x16
 172:	20 e0       	ldi	r18, 0x00	; 0
 174:	30 e0       	ldi	r19, 0x00	; 0
 176:	4a e7       	ldi	r20, 0x7A	; 122
 178:	53 e4       	ldi	r21, 0x43	; 67
 17a:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 17e:	7b 01       	movw	r14, r22
 180:	8c 01       	movw	r16, r24
 182:	c5 01       	movw	r24, r10
 184:	b4 01       	movw	r22, r8
 186:	20 e0       	ldi	r18, 0x00	; 0
 188:	30 e0       	ldi	r19, 0x00	; 0
 18a:	4c e5       	ldi	r20, 0x5C	; 92
 18c:	53 ec       	ldi	r21, 0xC3	; 195
 18e:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 192:	9b 01       	movw	r18, r22
 194:	ac 01       	movw	r20, r24
 196:	c8 01       	movw	r24, r16
 198:	b7 01       	movw	r22, r14
 19a:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 19e:	20 e0       	ldi	r18, 0x00	; 0
 1a0:	30 e0       	ldi	r19, 0x00	; 0
 1a2:	4e e3       	ldi	r20, 0x3E	; 62
 1a4:	53 e4       	ldi	r21, 0x43	; 67
 1a6:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 1aa:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 1ae:	f6 01       	movw	r30, r12
 1b0:	71 87       	std	Z+9, r23	; 0x09
 1b2:	60 87       	std	Z+8, r22	; 0x08
 1b4:	0e 94 00 00 	call	0	; 0x0 <calcTipPos>
 1b8:	2d b7       	in	r18, 0x3d	; 61
 1ba:	3e b7       	in	r19, 0x3e	; 62
 1bc:	26 5f       	subi	r18, 0xF6	; 246
 1be:	3f 4f       	sbci	r19, 0xFF	; 255
 1c0:	0f b6       	in	r0, 0x3f	; 63
 1c2:	f8 94       	cli
 1c4:	3e bf       	out	0x3e, r19	; 62
 1c6:	0f be       	out	0x3f, r0	; 63
 1c8:	2d bf       	out	0x3d, r18	; 61
 1ca:	6a 96       	adiw	r28, 0x1a	; 26
 1cc:	0f b6       	in	r0, 0x3f	; 63
 1ce:	f8 94       	cli
 1d0:	de bf       	out	0x3e, r29	; 62
 1d2:	0f be       	out	0x3f, r0	; 63
 1d4:	cd bf       	out	0x3d, r28	; 61
 1d6:	cf 91       	pop	r28
 1d8:	df 91       	pop	r29
 1da:	1f 91       	pop	r17
 1dc:	0f 91       	pop	r16
 1de:	ff 90       	pop	r15
 1e0:	ef 90       	pop	r14
 1e2:	df 90       	pop	r13
 1e4:	cf 90       	pop	r12
 1e6:	bf 90       	pop	r11
 1e8:	af 90       	pop	r10
 1ea:	9f 90       	pop	r9
 1ec:	8f 90       	pop	r8
 1ee:	7f 90       	pop	r7
 1f0:	6f 90       	pop	r6
 1f2:	5f 90       	pop	r5
 1f4:	4f 90       	pop	r4
 1f6:	3f 90       	pop	r3
 1f8:	2f 90       	pop	r2
 1fa:	08 95       	ret
