Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/project/MultiCycle/tb_MultiCycle_isim_beh.exe" -prj "C:/project/MultiCycle/tb_MultiCycle_beh.prj" "work.tb_MultiCycle" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/project/MultiCycle/MyFSM.v" into library work
Analyzing Verilog file "C:/project/MultiCycle/MultiCycle.v" into library work
Analyzing Verilog file "C:/project/MultiCycle/tb_MultiCycle.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module RFF
Compiling module MEM
Compiling module EFF
Compiling module DFF
Compiling module My_State_ROM
Compiling module Main_ROM
Compiling module Jump_ROM
Compiling module MainFSM
Compiling module RF
Compiling module SEU
Compiling module ALU
Compiling module MULT
Compiling module MultiCycle
Compiling module tb_MultiCycle
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable C:/project/MultiCycle/tb_MultiCycle_isim_beh.exe
Fuse Memory Usage: 30300 KB
Fuse CPU Usage: 703 ms
