0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/2level_comb/2level_comb.sim/sim_1/synth/timing/xsim/Circuit_test_time_synth.v,1690705917,verilog,,D:/Verilog Projects/2level_comb/2level_comb.srcs/sim_1/new/Circuit_test.v,,Circuit;glbl,,,,,,,,
D:/Verilog Projects/2level_comb/2level_comb.srcs/sim_1/new/Circuit_test.v,1690705621,verilog,,,,Circuit_test,,,,,,,,
