// Seed: 857707781
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_5 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire _id_5;
  output wire id_4;
  input logic [7:0] id_3;
  inout tri1 id_2;
  inout wire id_1;
  assign id_2 = id_5 ? -1 : -1;
  wire [1 : id_5] id_8;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_8,
      id_1
  );
endmodule
