0.7
2020.2
Oct 14 2022
05:07:14
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/AESL_axi_slave_control.v,1671367799,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/conv2d.autotb.v,1671367799,systemVerilog,,,/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/fifo_para.vh,apatb_conv2d_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/conv2d.v,1671367762,systemVerilog,,,,conv2d,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/conv2d_control_s_axi.v,1671367763,systemVerilog,,,,conv2d_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/conv2d_conv2d_Pipeline_in_channels_kh_kw.v,1671367762,systemVerilog,,,,conv2d_conv2d_Pipeline_in_channels_kh_kw,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/conv2d_fadd_32ns_32ns_32_5_full_dsp_1.v,1671367762,systemVerilog,,,,conv2d_fadd_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/conv2d_flow_control_loop_pipe_sequential_init.v,1671367763,systemVerilog,,,,conv2d_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/conv2d_fmul_32ns_32ns_32_4_max_dsp_1.v,1671367762,systemVerilog,,,,conv2d_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/conv2d_mul_32ns_32ns_64_2_1.v,1671367762,systemVerilog,,,,conv2d_mul_32ns_32ns_64_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/conv2d_mul_32ns_64ns_96_5_1.v,1671367762,systemVerilog,,,,conv2d_mul_32ns_64ns_96_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/csv_file_dump.svh,1671367799,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/dataflow_monitor.sv,1671367799,systemVerilog,/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/nodf_module_interface.svh;/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/seq_loop_interface.svh;/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/upc_loop_interface.svh,,/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/dump_file_agent.svh;/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/csv_file_dump.svh;/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/sample_agent.svh;/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/loop_sample_agent.svh;/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/sample_manager.svh;/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/nodf_module_interface.svh;/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/nodf_module_monitor.svh;/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/seq_loop_interface.svh;/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/seq_loop_monitor.svh;/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/upc_loop_interface.svh;/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/dump_file_agent.svh,1671367799,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/fifo_para.vh,1671367799,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/ip/xil_defaultlib/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip.v,1671367813,systemVerilog,,,,conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/ip/xil_defaultlib/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip.v,1671367811,systemVerilog,,,,conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/loop_sample_agent.svh,1671367799,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/nodf_module_interface.svh,1671367799,verilog,,,,nodf_module_intf,,,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/nodf_module_monitor.svh,1671367799,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/sample_agent.svh,1671367799,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/sample_manager.svh,1671367799,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/seq_loop_interface.svh,1671367799,verilog,,,,seq_loop_intf,,,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/seq_loop_monitor.svh,1671367799,verilog,,,,,,,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/upc_loop_interface.svh,1671367799,verilog,,,,upc_loop_intf,,,,,,,,
/home/reon/work/xilinx/conv2d_ip/solution2/sim/verilog/upc_loop_monitor.svh,1671367799,verilog,,,,,,,,,,,,
