<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Max Delay Analysis
</title>
<text>SmartTime Version 2022.1.0.0</text>
<text>Microsemi Corporation - Microsemi Libero Software Release  (Version 2022.1.0.0)</text>
<text>Date: Mon May 16 17:48:45 2022
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_ht, slow_lv_lt, fast_hv_lt</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R</cell>
 <cell>16.000</cell>
 <cell>62.500</cell>
 <cell>5.735</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</cell>
 <cell>16.000</cell>
 <cell>62.500</cell>
 <cell>6.016</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>REF_CLK_PAD_P</cell>
 <cell>6.400</cell>
 <cell>156.250</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
</section>
<section>
<name>Clock Domain SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits[6]:D</cell>
 <cell>2.233</cell>
 <cell>5.735</cell>
 <cell>3.577</cell>
 <cell>9.312</cell>
 <cell>0.000</cell>
 <cell>4.528</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[2]:D</cell>
 <cell>2.206</cell>
 <cell>5.809</cell>
 <cell>3.550</cell>
 <cell>9.359</cell>
 <cell>0.000</cell>
 <cell>4.380</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits[63]:D</cell>
 <cell>2.180</cell>
 <cell>5.815</cell>
 <cell>3.524</cell>
 <cell>9.339</cell>
 <cell>0.000</cell>
 <cell>4.368</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/PRBS_ERR_CNT_Z[31]:D</cell>
 <cell>2.136</cell>
 <cell>5.825</cell>
 <cell>3.480</cell>
 <cell>9.305</cell>
 <cell>0.000</cell>
 <cell>4.348</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/rx_align_pos[3]:D</cell>
 <cell>2.178</cell>
 <cell>5.832</cell>
 <cell>3.522</cell>
 <cell>9.354</cell>
 <cell>0.000</cell>
 <cell>4.334</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits[6]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.312</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.577</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.735</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0:A</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.621</cell>
 <cell>0.621</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>0.683</cell>
 <cell>698</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:CLK</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.661</cell>
 <cell>1.344</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_RX_DATA_EN:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.201</cell>
 <cell>1.545</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_PRBS_SEL_2_0_0:B</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0_LANE0_RX_DATA_EN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.182</cell>
 <cell>1.727</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_PRBS_SEL_2_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>1.780</cell>
 <cell>470</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_PRBS_SEL_2:B</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/N_505_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>2.028</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_PRBS_SEL_2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>2.081</cell>
 <cell>80</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0_0[6]:A</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/un1_PRBS_SEL_2_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.566</cell>
 <cell>2.647</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0_0[6]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>2.782</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0_1[6]:B</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0_0_Z[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>2.914</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0_1[6]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>2.992</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0[6]:B</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0_1_Z[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.508</cell>
 <cell>3.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7_iv_0_0_0[6]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>3.553</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits[6]:D</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits_7[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.024</cell>
 <cell>3.577</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.577</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0:A</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.635</cell>
 <cell>8.635</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>8.687</cell>
 <cell>698</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits[6]:CLK</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.539</cell>
 <cell>9.226</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>9.313</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.001</cell>
 <cell>9.312</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/err_bits[6]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>9.312</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.312</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>External Recovery (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SYS_RESET_N</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_RX_LANE0_ALIGN:ALn</cell>
 <cell>7.005</cell>
 <cell></cell>
 <cell>7.005</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>6.024</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SYS_RESET_N</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/RX_LANE0_DEN_ST:ALn</cell>
 <cell>7.006</cell>
 <cell></cell>
 <cell>7.006</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>6.019</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SYS_RESET_N</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/RX_LANE0_PC_ST:ALn</cell>
 <cell>6.989</cell>
 <cell></cell>
 <cell>6.989</cell>
 <cell></cell>
 <cell>0.196</cell>
 <cell>6.001</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>SYS_RESET_N</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/RX_LANE0_CC_ST:ALn</cell>
 <cell>6.976</cell>
 <cell></cell>
 <cell>6.976</cell>
 <cell></cell>
 <cell>0.196</cell>
 <cell>5.998</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>SYS_RESET_N</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_RX_LANE0_ERR_CNT[13]:ALn</cell>
 <cell>6.987</cell>
 <cell></cell>
 <cell>6.987</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>5.996</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SYS_RESET_N</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: SmartBert_Core_0_0/SB_VER_GEN_0/SLE_RX_LANE0_ALIGN:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.005</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_RESET_N</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_RESET_N_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_RESET_N</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_RESET_N_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>0.609</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_RESET_N_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>SYS_RESET_N_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.609</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_RESET_N_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>0.945</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1:A</cell>
 <cell>net</cell>
 <cell>SYS_RESET_N_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.797</cell>
 <cell>5.742</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>5.868</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.433</cell>
 <cell>6.301</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>6.360</cell>
 <cell>143</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_RX_LANE0_ALIGN:ALn</cell>
 <cell>net</cell>
 <cell>SYS_RESET_N_arst</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.645</cell>
 <cell>7.005</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.005</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>N/C</cell>
 <cell>55</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_RX_LANE0_ALIGN:CLK</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.565</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.001</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_RX_LANE0_ALIGN:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.209</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[1]:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[33]:D</cell>
 <cell>2.018</cell>
 <cell>6.016</cell>
 <cell>3.292</cell>
 <cell>9.308</cell>
 <cell>0.000</cell>
 <cell>3.968</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[0]:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:D</cell>
 <cell>1.980</cell>
 <cell>6.043</cell>
 <cell>3.254</cell>
 <cell>9.297</cell>
 <cell>0.000</cell>
 <cell>3.914</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[0]:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[33]:D</cell>
 <cell>1.968</cell>
 <cell>6.066</cell>
 <cell>3.242</cell>
 <cell>9.308</cell>
 <cell>0.000</cell>
 <cell>3.868</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[1]:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:D</cell>
 <cell>1.932</cell>
 <cell>6.091</cell>
 <cell>3.206</cell>
 <cell>9.297</cell>
 <cell>0.000</cell>
 <cell>3.818</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[0]:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[48]:D</cell>
 <cell>1.903</cell>
 <cell>6.135</cell>
 <cell>3.177</cell>
 <cell>9.312</cell>
 <cell>0.000</cell>
 <cell>3.730</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[33]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.308</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.292</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.016</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0:TX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint:A</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_tx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>0.609</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>0.671</cell>
 <cell>87</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[1]:CLK</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0_LANE0_TX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.603</cell>
 <cell>1.274</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/LANE0_TX_PRBS_SEL[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.201</cell>
 <cell>1.475</cell>
 <cell>161</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_1[33]:D</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0_LANE0_TX_PRBS_SEL[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.411</cell>
 <cell>1.886</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_1[33]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>1.976</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_2_1[33]:D</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_1_Z[33]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.338</cell>
 <cell>2.314</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_2_1[33]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>2.392</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_2[33]:D</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_2_1_Z[33]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.071</cell>
 <cell>2.463</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2_2[33]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>2.598</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_RNO[33]:C</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_m2[33]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.619</cell>
 <cell>3.217</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_RNO[33]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>3.270</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[33]:D</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/N_95_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.022</cell>
 <cell>3.292</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.292</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0:TX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint:A</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_tx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.618</cell>
 <cell>8.618</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>8.670</cell>
 <cell>87</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[33]:CLK</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0_LANE0_TX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>9.223</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>9.308</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[33]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>9.308</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.308</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>External Recovery (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SYS_RESET_N</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0:PCS_ARST_N</cell>
 <cell>10.678</cell>
 <cell></cell>
 <cell>10.678</cell>
 <cell></cell>
 <cell>0.588</cell>
 <cell>9.908</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SYS_RESET_N</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_DATA_RATE[9]:ALn</cell>
 <cell>6.993</cell>
 <cell></cell>
 <cell>6.993</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>6.064</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SYS_RESET_N</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_DATA_RATE[10]:ALn</cell>
 <cell>6.989</cell>
 <cell></cell>
 <cell>6.989</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>6.044</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>SYS_RESET_N</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_CPZ_VERSION[4]:ALn</cell>
 <cell>6.989</cell>
 <cell></cell>
 <cell>6.989</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>6.044</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>SYS_RESET_N</cell>
 <cell>SmartBert_Core_0_0/SB_VER_GEN_0/SLE_CDR_REFERENCE_CLK_FREQ[0]:ALn</cell>
 <cell>6.989</cell>
 <cell></cell>
 <cell>6.989</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>6.044</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SYS_RESET_N</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: SmartBert_Core_0_0/PF_XCVR_0/LANE0:PCS_ARST_N</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.678</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_RESET_N</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_RESET_N_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_RESET_N</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_RESET_N_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>0.609</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_RESET_N_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>SYS_RESET_N_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.609</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_RESET_N_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>0.945</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0:PCS_ARST_N</cell>
 <cell>net</cell>
 <cell>SYS_RESET_N_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>9.733</cell>
 <cell>10.678</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.678</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0:TX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint/U0_RGB0:A</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_tx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.612</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint/U0_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>N/C</cell>
 <cell>51</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0:TX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint/U0_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.694</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0:PCS_ARST_N</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_PMA</cell>
 <cell>-</cell>
 <cell>0.588</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R to SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:D</cell>
 <cell>2.011</cell>
 <cell>13.794</cell>
 <cell>3.418</cell>
 <cell>17.212</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[42]:D</cell>
 <cell>1.850</cell>
 <cell>13.973</cell>
 <cell>3.257</cell>
 <cell>17.230</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[68]:D</cell>
 <cell>1.799</cell>
 <cell>14.024</cell>
 <cell>3.206</cell>
 <cell>17.230</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[54]:D</cell>
 <cell>1.776</cell>
 <cell>14.039</cell>
 <cell>3.183</cell>
 <cell>17.222</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[51]:D</cell>
 <cell>1.776</cell>
 <cell>14.039</cell>
 <cell>3.183</cell>
 <cell>17.222</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17.212</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.418</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.794</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0:A</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.700</cell>
 <cell>0.700</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>0.759</cell>
 <cell>698</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:CLK</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_RX_rclkint/U0_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.648</cell>
 <cell>1.407</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_CHKR_0/RX_ALIGN_Z:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.201</cell>
 <cell>1.608</cell>
 <cell>88</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_0_a3[31]:A</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/RX_ALIGN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.587</cell>
 <cell>3.195</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12_0_a3[31]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>3.395</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:D</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA_12[31]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.023</cell>
 <cell>3.418</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.418</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.000</cell>
 <cell>16.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0:TX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint:A</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_tx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.618</cell>
 <cell>16.618</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/PF_XCVR_0/LANE0_TX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>16.670</cell>
 <cell>87</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:CLK</cell>
 <cell>net</cell>
 <cell>SmartBert_Core_0_0/PF_XCVR_0_LANE0_TX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.542</cell>
 <cell>17.212</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SmartBert_Core_0_0/SB_GEN_CHKR_0/SB_PRBS_GEN_0/TX_DATA[31]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>17.212</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17.212</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain REF_CLK_PAD_P</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
