


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         ;port 1 Pin Direction Register
    3 00000000 40004C04 
                       P1DIR   EQU              0x40004C04
    4 00000000         ; Port 1 pin Output Register    
    5 00000000 40004C02 
                       P1OUT   EQU              0x40004C02
    6 00000000         ; Port 2 Pin Direction Register
    7 00000000 40004C05 
                       P2DIR   EQU              0x40004C05
    8 00000000         ; Port 2 Pin Output Register    
    9 00000000 40004C03 
                       P2OUT   EQU              0x40004C03
   10 00000000 40004C25 
                       P4DIR   EQU              0x40004C25
   11 00000000         ; Port 2 Pin Output Register    
   12 00000000 40004C23 
                       P4OUT   EQU              0x40004C23
   13 00000000 40004C06 
                       P1REN   EQU              0x40004C06
   14 00000000 40004C07 
                       P2REN   EQU              0x40004C07
   15 00000000         
   16 00000000         ;Defining Inputs    
   17 00000000 40004C00 
                       P1IN    EQU              0x40004C00
   18 00000000 40004C01 
                       P2IN    EQU              0x40004C01
   19 00000000         
   20 00000000 00000002 
                       upMASK  EQU              0x2         ;p1.1
   21 00000000 00000010 
                       downMASK
                               EQU              0x10        ;p1.4
   22 00000000 00000040 
                       rollMASK
                               EQU              0x40        ;p1.6
   23 00000000         
   24 00000000         ;olaMASK EQU 0x80
   25 00000000                 THUMB
   26 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   27 00000000                 EXPORT           asm_main
   28 00000000         
   29 00000000         asm_main
   30 00000000 4850            LDR              R0, =P1DIR  ; load Dir Reg in R
                                                            1
   31 00000002 7801            LDRB             R1, [R0]    ;
   32 00000004 F021 0140       BIC              R1, rollMASK ; set bit 0
   33 00000008 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg
   34 0000000A         
   35 0000000A         
   36 0000000A 484E            LDR              R0, =P1DIR  ; load Dir Reg in R
                                                            1
   37 0000000C 7801            LDRB             R1, [R0]    ;
   38 0000000E F021 0140       BIC              R1, rollMASK ; set bit 0
   39 00000012 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg



ARM Macro Assembler    Page 2 


   40 00000014         
   41 00000014         
   42 00000014 484B            LDR              R0, =P1DIR  ; load Dir Reg in R
                                                            1
   43 00000016 7801            LDRB             R1, [R0]    ;
   44 00000018 F021 0140       BIC              R1, rollMASK ; set bit 0
   45 0000001C 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg
   46 0000001E 4849            LDR              R0, =P1DIR  ; load Dir Reg in R
                                                            1
   47 00000020 7801            LDRB             R1, [R0]    ;
   48 00000022 F021 0140       BIC              R1, rollMASK ; set bit 0
   49 00000026 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg
   50 00000028         
   51 00000028 4847            LDR              R0, =P4DIR  ; load Dir Reg in R
                                                            1
   52 0000002A 7801            LDRB             R1, [R0]    ; 
   53 0000002C F041 01FF       ORR              R1, 0xFF    ; set bit 0
   54 00000030 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg
   55 00000032 4846            LDR              R0, =P1REN  ; load Dir Reg in R
                                                            1
   56 00000034 7801            LDRB             R1, [R0]    ; 
   57 00000036 F041 0102       ORR              R1, upMASK  ; set bit 0
   58 0000003A 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg
   59 0000003C 4843            LDR              R0, =P1REN  ; load Dir Reg in R
                                                            1
   60 0000003E 7801            LDRB             R1, [R0]    ; 
   61 00000040 F041 0110       ORR              R1, downMASK ; set bit 0
   62 00000044 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg
   63 00000046 4841            LDR              R0, =P1REN  ; load Dir Reg in R
                                                            1
   64 00000048 7801            LDRB             R1, [R0]    ; 
   65 0000004A F041 0140       ORR              R1, rollMASK ; set bit 0
   66 0000004E 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg 
   67 00000050         
   68 00000050         ;Set Pull-up Resistors set as outputs
   69 00000050 483F            LDR              R0, =P1OUT  ; load Dir Reg in R
                                                            1
   70 00000052 7801            LDRB             R1, [R0]    ; 
   71 00000054 F041 0102       ORR              R1, upMASK  ; set bit 0
   72 00000058 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg
   73 0000005A         
   74 0000005A 483D            LDR              R0, =P1OUT  ; load Dir Reg in R
                                                            1
   75 0000005C 7801            LDRB             R1, [R0]    ; 
   76 0000005E F041 0110       ORR              R1, downMASK ; set bit 0
   77 00000062 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg
   78 00000064         
   79 00000064 483A            LDR              R0, =P1OUT  ; load Dir Reg in R
                                                            1
   80 00000066 7801            LDRB             R1, [R0]    ; 
   81 00000068 F041 0140       ORR              R1, rollMASK ; set bit 0



ARM Macro Assembler    Page 3 


   82 0000006C 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg
   83 0000006E         
   84 0000006E F04F 0308       LDR              r3,=8
   85 00000072 F000 F840       BL               translate
   86 00000076         ;Fix this later
   87 00000076         checkUP
   88 00000076         ; Getting Pin State
   89 00000076 4837            LDR              R0, =P1IN
   90 00000078 7801            LDRB             R1, [R0]
   91 0000007A F011 0F02       TST              R1, upMASK
   92 0000007E D10F            BNE              checkDOWN
   93 00000080 F103 0301       ADD              r3, r3, #1
   94 00000084 F000 F821       BL               topToZero
   95 00000088         
   96 00000088         ;seven seg will not change unitl button is released
   97 00000088 4832    upwait  LDR              R0, =P1IN   ;while button is be
                                                            ing pressed, contin
                                                            ually check if butt
                                                            on is being pressed
                                                            
   98 0000008A 7801            LDRB             R1, [R0]
   99 0000008C F011 0F02       TST              R1, upMASK
  100 00000090 D0FA            BEQ              upwait
  101 00000092         
  102 00000092 F000 F830       BL               translate
  103 00000096         
  104 00000096 F04F 0064       LDR              R0, =100
  105 0000009A F000 F84F       BL               delayMs
  106 0000009E E7FF            B                checkDOWN
  107 000000A0         
  108 000000A0         checkDOWN
  109 000000A0 482C            LDR              R0, =P1IN
  110 000000A2 7801            LDRB             R1, [R0]
  111 000000A4 F011 0F10       TST              R1, downMASK
  112 000000A8 D12A            BNE              checkROLL
  113 000000AA F000 F812       BL               zeroToTop
  114 000000AE F1A3 0301       SUB              r3, r3, #1
  115 000000B2         
  116 000000B2 4828    dwait   LDR              R0, =P1IN
  117 000000B4 7801            LDRB             R1, [R0]
  118 000000B6 F011 0F10       TST              R1, downMASK
  119 000000BA D0FA            BEQ              dwait
  120 000000BC         
  121 000000BC F000 F81B       BL               translate
  122 000000C0 F04F 0064       LDR              R0, =100
  123 000000C4 F000 F83A       BL               delayMs
  124 000000C8 E01A            B                checkROLL
  125 000000CA         
  126 000000CA         
  127 000000CA         topToZero
  128 000000CA 2B10            CMP              r3, #16
  129 000000CC BF08 2300       MOVEQ            r3, 0
  130 000000D0 4770            BX               LR          ;branch with exit t
                                                            o lr
  131 000000D2         
  132 000000D2         zeroToTop
  133 000000D2 2B00            CMP              r3, #0
  134 000000D4 BF08 2310       MOVEQ            r3, #16



ARM Macro Assembler    Page 4 


  135 000000D8 4770            BX               LR
  136 000000DA         incUP
  137 000000DA F103 0301       ADD              r3, r3, #1
  138 000000DE F7FF FFF4       BL               topToZero
  139 000000E2 F000 F808       BL               translate
  140 000000E6 4770            BX               LR
  141 000000E8         
  142 000000E8         incDOWN
  143 000000E8 F7FF FFF3       BL               zeroToTop
  144 000000EC F1A3 0301       SUB              r3, r3, #1
  145 000000F0 F000 F801       BL               translate
  146 000000F4 4770            BX               LR
  147 000000F6         
  148 000000F6         ;r0 is the input
  149 000000F6         translate
  150 000000F6 4A18            LDR              R2,=TRANSLATOR
  151 000000F8 5CD1            LDRB             R1,[R2, R3]
  152 000000FA 4A18            LDR              R2,=P4OUT
  153 000000FC 7011            STRB             R1, [R2]
  154 000000FE 4770            BX               LR
  155 00000100         
  156 00000100         checkROLL
  157 00000100 4814            LDR              R0, =P1IN
  158 00000102 7801            LDRB             R1, [R0]
  159 00000104 F011 0F40       TST              R1, rollMASK ;IF R1 is 1, butto
                                                            n is NOT being pres
                                                            sed 
  160 00000108 D1B5            BNE              checkUP     ;That means 
  161 0000010A         ;Here if button was pressed
  162 0000010A         
  163 0000010A 2B00    roll    CMP              r3, #0
  164 0000010C D100            BNE              notZ
  165 0000010E E7B2            B                checkUP
  166 00000110 2B08    notZ    CMP              r3, #8
  167 00000112 DA09            BGE              rU
  168 00000114         rD
  169 00000114         ; Down
  170 00000114 F7FF FFDD       BL               zeroToTop
  171 00000118 F1A3 0301       SUB              r3, r3, #1
  172 0000011C         
  173 0000011C F7FF FFEB       BL               translate
  174 00000120         
  175 00000120 480F            LDR              R0, =500000
  176 00000122 F000 F80B       BL               delayMs
  177 00000126 E7F0            B                roll
  178 00000128         rU
  179 00000128         ; Up
  180 00000128 F103 0301       ADD              r3, r3, #1
  181 0000012C F7FF FFCD       BL               topToZero
  182 00000130         
  183 00000130 F7FF FFE1       BL               translate
  184 00000134         
  185 00000134 480A            LDR              R0, =500000
  186 00000136 F000 F801       BL               delayMs
  187 0000013A E7E6            B                roll
  188 0000013C         
  189 0000013C         delayMs
  190 0000013C 3801    L1      SUBS             R0, #1      ; inner loop
  191 0000013E D1FD            BNE              L1



ARM Macro Assembler    Page 5 


  192 00000140 4770            BX               LR
  193 00000142         
  194 00000142 00 00 40004C04 
              40004C25 
              40004C06 
              40004C02 
              40004C00 
              00000000 
              40004C23 
              0007A120         AREA             mydata, DATA, READWRITE
  195 00000000         ;         0        1      2       3      4        5     
                         6       7       8       9        A      b       c     
                        d        e       f
  196 00000000 C0 F9 A4 
              B0 99 92 
              82 F8 80 
              90 88 83 
              C6 A1 86 
              8E       TRANSLATOR
                               DCB              ~(0x3F),~(0x06),~(0x5B),~(0x4F)
,~(0x66),~(0x6D),~(0x7D),~(0x07),~(0x7F),~(0x6F),~(0x77),~(0x7C),~(0x39),~(0x5E
),~(0x79),~(0x71)
  197 00000010         ;~(0x3F),~(0x30),~(0x6D),~(0x79),~(0x66),~(0x6D),~(0x7D)
                       ,~(0x07),~(0x7F),~(0x6F),~(0x77),~(0x7C),~(0x39),~(0x5E)
                       ,~(0x79),~(0x71)
  198 00000010                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\asm_main.d -o.\objects\asm_main.o -I.\RTE\_Target_1 -
IC:\Users\TimRo\AppData\Local\Arm\Packs\ARM\CMSIS\5.6.0\CMSIS\Core\Include -IC:
\Users\TimRo\AppData\Local\Arm\Packs\TexasInstruments\MSP432P4xx_DFP\3.2.6\Devi
ce\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 528"
 --predefine="_RTE_ SETA 1" --predefine="__MSP432P401R__ SETA 1" --list=.\listi
ngs\asm_main.lst asm_main.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 26 in file asm_main.s
   Uses
      None
Comment: .text unused
L1 0000013C

Symbol: L1
   Definitions
      At line 190 in file asm_main.s
   Uses
      At line 191 in file asm_main.s
Comment: L1 used once
asm_main 00000000

Symbol: asm_main
   Definitions
      At line 29 in file asm_main.s
   Uses
      At line 27 in file asm_main.s
Comment: asm_main used once
checkDOWN 000000A0

Symbol: checkDOWN
   Definitions
      At line 108 in file asm_main.s
   Uses
      At line 92 in file asm_main.s
      At line 106 in file asm_main.s

checkROLL 00000100

Symbol: checkROLL
   Definitions
      At line 156 in file asm_main.s
   Uses
      At line 112 in file asm_main.s
      At line 124 in file asm_main.s

checkUP 00000076

Symbol: checkUP
   Definitions
      At line 87 in file asm_main.s
   Uses
      At line 160 in file asm_main.s
      At line 165 in file asm_main.s

delayMs 0000013C

Symbol: delayMs
   Definitions
      At line 189 in file asm_main.s
   Uses
      At line 105 in file asm_main.s
      At line 123 in file asm_main.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

      At line 176 in file asm_main.s
      At line 186 in file asm_main.s

dwait 000000B2

Symbol: dwait
   Definitions
      At line 116 in file asm_main.s
   Uses
      At line 119 in file asm_main.s
Comment: dwait used once
incDOWN 000000E8

Symbol: incDOWN
   Definitions
      At line 142 in file asm_main.s
   Uses
      None
Comment: incDOWN unused
incUP 000000DA

Symbol: incUP
   Definitions
      At line 136 in file asm_main.s
   Uses
      None
Comment: incUP unused
notZ 00000110

Symbol: notZ
   Definitions
      At line 166 in file asm_main.s
   Uses
      At line 164 in file asm_main.s
Comment: notZ used once
rD 00000114

Symbol: rD
   Definitions
      At line 168 in file asm_main.s
   Uses
      None
Comment: rD unused
rU 00000128

Symbol: rU
   Definitions
      At line 178 in file asm_main.s
   Uses
      At line 167 in file asm_main.s
Comment: rU used once
roll 0000010A

Symbol: roll
   Definitions
      At line 163 in file asm_main.s
   Uses
      At line 177 in file asm_main.s
      At line 187 in file asm_main.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols


topToZero 000000CA

Symbol: topToZero
   Definitions
      At line 127 in file asm_main.s
   Uses
      At line 94 in file asm_main.s
      At line 138 in file asm_main.s
      At line 181 in file asm_main.s

translate 000000F6

Symbol: translate
   Definitions
      At line 149 in file asm_main.s
   Uses
      At line 85 in file asm_main.s
      At line 102 in file asm_main.s
      At line 121 in file asm_main.s
      At line 139 in file asm_main.s
      At line 145 in file asm_main.s
      At line 173 in file asm_main.s
      At line 183 in file asm_main.s

upwait 00000088

Symbol: upwait
   Definitions
      At line 97 in file asm_main.s
   Uses
      At line 100 in file asm_main.s
Comment: upwait used once
zeroToTop 000000D2

Symbol: zeroToTop
   Definitions
      At line 132 in file asm_main.s
   Uses
      At line 113 in file asm_main.s
      At line 143 in file asm_main.s
      At line 170 in file asm_main.s

18 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

TRANSLATOR 00000000

Symbol: TRANSLATOR
   Definitions
      At line 196 in file asm_main.s
   Uses
      At line 150 in file asm_main.s
Comment: TRANSLATOR used once
mydata 00000000

Symbol: mydata
   Definitions
      At line 194 in file asm_main.s
   Uses
      None
Comment: mydata unused
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

P1DIR 40004C04

Symbol: P1DIR
   Definitions
      At line 3 in file asm_main.s
   Uses
      At line 30 in file asm_main.s
      At line 36 in file asm_main.s
      At line 42 in file asm_main.s
      At line 46 in file asm_main.s

P1IN 40004C00

Symbol: P1IN
   Definitions
      At line 17 in file asm_main.s
   Uses
      At line 89 in file asm_main.s
      At line 97 in file asm_main.s
      At line 109 in file asm_main.s
      At line 116 in file asm_main.s
      At line 157 in file asm_main.s

P1OUT 40004C02

Symbol: P1OUT
   Definitions
      At line 5 in file asm_main.s
   Uses
      At line 69 in file asm_main.s
      At line 74 in file asm_main.s
      At line 79 in file asm_main.s

P1REN 40004C06

Symbol: P1REN
   Definitions
      At line 13 in file asm_main.s
   Uses
      At line 55 in file asm_main.s
      At line 59 in file asm_main.s
      At line 63 in file asm_main.s

P2DIR 40004C05

Symbol: P2DIR
   Definitions
      At line 7 in file asm_main.s
   Uses
      None
Comment: P2DIR unused
P2IN 40004C01

Symbol: P2IN
   Definitions
      At line 18 in file asm_main.s
   Uses
      None
Comment: P2IN unused



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

P2OUT 40004C03

Symbol: P2OUT
   Definitions
      At line 9 in file asm_main.s
   Uses
      None
Comment: P2OUT unused
P2REN 40004C07

Symbol: P2REN
   Definitions
      At line 14 in file asm_main.s
   Uses
      None
Comment: P2REN unused
P4DIR 40004C25

Symbol: P4DIR
   Definitions
      At line 10 in file asm_main.s
   Uses
      At line 51 in file asm_main.s
Comment: P4DIR used once
P4OUT 40004C23

Symbol: P4OUT
   Definitions
      At line 12 in file asm_main.s
   Uses
      At line 152 in file asm_main.s
Comment: P4OUT used once
downMASK 00000010

Symbol: downMASK
   Definitions
      At line 21 in file asm_main.s
   Uses
      At line 61 in file asm_main.s
      At line 76 in file asm_main.s
      At line 111 in file asm_main.s
      At line 118 in file asm_main.s

rollMASK 00000040

Symbol: rollMASK
   Definitions
      At line 22 in file asm_main.s
   Uses
      At line 32 in file asm_main.s
      At line 38 in file asm_main.s
      At line 44 in file asm_main.s
      At line 48 in file asm_main.s
      At line 65 in file asm_main.s
      At line 81 in file asm_main.s
      At line 159 in file asm_main.s

upMASK 00000002




ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

Symbol: upMASK
   Definitions
      At line 20 in file asm_main.s
   Uses
      At line 57 in file asm_main.s
      At line 71 in file asm_main.s
      At line 91 in file asm_main.s
      At line 99 in file asm_main.s

13 symbols
370 symbols in table
