LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY ID_EX IS
	PORT (
			D	:IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			UC :IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			Resetn, Clock :IN STD_LOGIC;
			Q1	:OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
			Q2	:OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
			WB	:OUT STD_LOGIC_VECTOR(5 DOWNTO 0);
			ALUOp : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
			Cin : OUT STD_LOGIC
			
			);
			END ID_EX ;
			
			ARCHITECTURE Behavior OF ID_EX IS
			BEGIN
				PROCESS (Resetn, Clock)
				BEGIN
					IF Resetn = '0'THEN
					Q <= "00000000";
					ELSIF Clock'EVENT AND Clock = '1' THEN
					Q1 <= D(7 DOWNTO 0);
					Q2 <= D(15 DOWNTO 8);
					WB <= UC(4 DOWNTO 0);
					ALUOp <= UC(6 DOWNTO 5);
					Cin <= UC(7);
					END IF;
				END PROCESS;
			END Behavior;
			
			
			
					
			