0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/sim_1/new/shiftreg_4bit_tb.vhd,1581879987,vhdl,,,,shiftreg_4bit_tb,,,,,,,,
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/sources_1/new/shiftreg_4bit.vhd,1581876766,vhdl,C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/sim_1/new/shiftreg_4bit_tb.vhd,,,shiftreg_4bit,,,,,,,,
