\doxysection{divisor\+\_\+dpath Entity Reference}
\hypertarget{classdivisor__dpath}{}\label{classdivisor__dpath}\index{divisor\_dpath@{divisor\_dpath}}
Inheritance diagram for divisor\+\_\+dpath\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4.000000cm]{d2/de4/classdivisor__dpath}
\end{center}
\end{figure}
\doxysubsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdivisor__dpath_1_1structural}{divisor\+\_\+dpath.\+structural}} architecture
\end{DoxyCompactItemize}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdivisor__dpath_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdivisor__dpath_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classdivisor__dpath_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\item 
\mbox{\hyperlink{classdivisor__dpath_acb415f2e3abd505b8338da5b5bf9e2fb}{math\+\_\+real}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdivisor__dpath_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Clock signal. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_a108f6801ba4104063b9d5f9286194302}{reset}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Reset signal. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_a8228f784cce74e4e4f25ca91de3d71b5}{load}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Load signal. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_a837542c4476d04772ca440a13850073f}{shift\+\_\+quotient}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Signal to shift the quotient. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_a635a2d7ff6e27410cab2384c325b22a4}{set\+\_\+quotient\+\_\+bit}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Signal to set a bit in the quotient. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_aafb0f46190ea2911de5e980e450b5124}{shift\+\_\+divisor}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Signal to shift the divisor. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_ac452b086100aca427a6fdf1871eacf9d}{restore\+\_\+sub}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Signal to restore after subtraction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_ac22be4ad0c62c4e32877fd127775d5d4}{write\+\_\+remainder}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Signal to write the remainder. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_aa175f20677f7962783f369f701a89429}{neg\+\_\+remainder}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output signal indicating negative remainder. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_a48262f984a80691fc25ec83b2a820790}{finished}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output signal indicating completion. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_ae4a678fe56f94dbe65485d5e6c7ffcd7}{dividend}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Input dividend. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_a0ecf702b55cddd4aa8fdb032a18db5c8}{divisor}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Input divisor. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_ad2e7820cc2108834b2a0e446a254f47c}{quotient}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output quotient. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__dpath_a4af316f013b2f9dc27a515acf3068d9f}{remainder}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output remainder. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Entity representing the divisor datapath. This entity includes the interface for the divisor datapath including system signals, control inputs and outputs, and data inputs and outputs. 

\doxysubsection{Member Data Documentation}
\Hypertarget{classdivisor__dpath_ac7d2714e799fc3b1af36d5ebbc3c3564}\label{classdivisor__dpath_ac7d2714e799fc3b1af36d5ebbc3c3564} 
\index{divisor\_dpath@{divisor\_dpath}!clock@{clock}}
\index{clock@{clock}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Clock signal. 

\Hypertarget{classdivisor__dpath_ae4a678fe56f94dbe65485d5e6c7ffcd7}\label{classdivisor__dpath_ae4a678fe56f94dbe65485d5e6c7ffcd7} 
\index{divisor\_dpath@{divisor\_dpath}!dividend@{dividend}}
\index{dividend@{dividend}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{dividend}{dividend}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_ae4a678fe56f94dbe65485d5e6c7ffcd7}{dividend}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Input dividend. 

\Hypertarget{classdivisor__dpath_a0ecf702b55cddd4aa8fdb032a18db5c8}\label{classdivisor__dpath_a0ecf702b55cddd4aa8fdb032a18db5c8} 
\index{divisor\_dpath@{divisor\_dpath}!divisor@{divisor}}
\index{divisor@{divisor}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{divisor}{divisor}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_a0ecf702b55cddd4aa8fdb032a18db5c8}{divisor}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Input divisor. 

\Hypertarget{classdivisor__dpath_a48262f984a80691fc25ec83b2a820790}\label{classdivisor__dpath_a48262f984a80691fc25ec83b2a820790} 
\index{divisor\_dpath@{divisor\_dpath}!finished@{finished}}
\index{finished@{finished}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{finished}{finished}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_a48262f984a80691fc25ec83b2a820790}{finished}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output signal indicating completion. 

\Hypertarget{classdivisor__dpath_ae4f03c286607f3181e16b9aa12d0c6d4}\label{classdivisor__dpath_ae4f03c286607f3181e16b9aa12d0c6d4} 
\index{divisor\_dpath@{divisor\_dpath}!IEEE@{IEEE}}
\index{IEEE@{IEEE}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{IEEE}{IEEE}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classdivisor__dpath_a8228f784cce74e4e4f25ca91de3d71b5}\label{classdivisor__dpath_a8228f784cce74e4e4f25ca91de3d71b5} 
\index{divisor\_dpath@{divisor\_dpath}!load@{load}}
\index{load@{load}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{load}{load}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_a8228f784cce74e4e4f25ca91de3d71b5}{load}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Load signal. 

\Hypertarget{classdivisor__dpath_acb415f2e3abd505b8338da5b5bf9e2fb}\label{classdivisor__dpath_acb415f2e3abd505b8338da5b5bf9e2fb} 
\index{divisor\_dpath@{divisor\_dpath}!math\_real@{math\_real}}
\index{math\_real@{math\_real}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{math\_real}{math\_real}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_acb415f2e3abd505b8338da5b5bf9e2fb}{math\+\_\+real}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classdivisor__dpath_aa175f20677f7962783f369f701a89429}\label{classdivisor__dpath_aa175f20677f7962783f369f701a89429} 
\index{divisor\_dpath@{divisor\_dpath}!neg\_remainder@{neg\_remainder}}
\index{neg\_remainder@{neg\_remainder}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{neg\_remainder}{neg\_remainder}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_aa175f20677f7962783f369f701a89429}{neg\+\_\+remainder}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output signal indicating negative remainder. 

\Hypertarget{classdivisor__dpath_a2edc34402b573437d5f25fa90ba4013e}\label{classdivisor__dpath_a2edc34402b573437d5f25fa90ba4013e} 
\index{divisor\_dpath@{divisor\_dpath}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classdivisor__dpath_ad2e7820cc2108834b2a0e446a254f47c}\label{classdivisor__dpath_ad2e7820cc2108834b2a0e446a254f47c} 
\index{divisor\_dpath@{divisor\_dpath}!quotient@{quotient}}
\index{quotient@{quotient}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{quotient}{quotient}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_ad2e7820cc2108834b2a0e446a254f47c}{quotient}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output quotient. 

\Hypertarget{classdivisor__dpath_a4af316f013b2f9dc27a515acf3068d9f}\label{classdivisor__dpath_a4af316f013b2f9dc27a515acf3068d9f} 
\index{divisor\_dpath@{divisor\_dpath}!remainder@{remainder}}
\index{remainder@{remainder}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{remainder}{remainder}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_a4af316f013b2f9dc27a515acf3068d9f}{remainder}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output remainder. 

\Hypertarget{classdivisor__dpath_a108f6801ba4104063b9d5f9286194302}\label{classdivisor__dpath_a108f6801ba4104063b9d5f9286194302} 
\index{divisor\_dpath@{divisor\_dpath}!reset@{reset}}
\index{reset@{reset}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_a108f6801ba4104063b9d5f9286194302}{reset}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Reset signal. 

\Hypertarget{classdivisor__dpath_ac452b086100aca427a6fdf1871eacf9d}\label{classdivisor__dpath_ac452b086100aca427a6fdf1871eacf9d} 
\index{divisor\_dpath@{divisor\_dpath}!restore\_sub@{restore\_sub}}
\index{restore\_sub@{restore\_sub}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{restore\_sub}{restore\_sub}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_ac452b086100aca427a6fdf1871eacf9d}{restore\+\_\+sub}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Signal to restore after subtraction. 

\Hypertarget{classdivisor__dpath_a635a2d7ff6e27410cab2384c325b22a4}\label{classdivisor__dpath_a635a2d7ff6e27410cab2384c325b22a4} 
\index{divisor\_dpath@{divisor\_dpath}!set\_quotient\_bit@{set\_quotient\_bit}}
\index{set\_quotient\_bit@{set\_quotient\_bit}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{set\_quotient\_bit}{set\_quotient\_bit}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_a635a2d7ff6e27410cab2384c325b22a4}{set\+\_\+quotient\+\_\+bit}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Signal to set a bit in the quotient. 

\Hypertarget{classdivisor__dpath_aafb0f46190ea2911de5e980e450b5124}\label{classdivisor__dpath_aafb0f46190ea2911de5e980e450b5124} 
\index{divisor\_dpath@{divisor\_dpath}!shift\_divisor@{shift\_divisor}}
\index{shift\_divisor@{shift\_divisor}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{shift\_divisor}{shift\_divisor}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_aafb0f46190ea2911de5e980e450b5124}{shift\+\_\+divisor}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Signal to shift the divisor. 

\Hypertarget{classdivisor__dpath_a837542c4476d04772ca440a13850073f}\label{classdivisor__dpath_a837542c4476d04772ca440a13850073f} 
\index{divisor\_dpath@{divisor\_dpath}!shift\_quotient@{shift\_quotient}}
\index{shift\_quotient@{shift\_quotient}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{shift\_quotient}{shift\_quotient}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_a837542c4476d04772ca440a13850073f}{shift\+\_\+quotient}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Signal to shift the quotient. 

\Hypertarget{classdivisor__dpath_acd03516902501cd1c7296a98e22c6fcb}\label{classdivisor__dpath_acd03516902501cd1c7296a98e22c6fcb} 
\index{divisor\_dpath@{divisor\_dpath}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classdivisor__dpath_ac22be4ad0c62c4e32877fd127775d5d4}\label{classdivisor__dpath_ac22be4ad0c62c4e32877fd127775d5d4} 
\index{divisor\_dpath@{divisor\_dpath}!write\_remainder@{write\_remainder}}
\index{write\_remainder@{write\_remainder}!divisor\_dpath@{divisor\_dpath}}
\doxysubsubsection{\texorpdfstring{write\_remainder}{write\_remainder}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__dpath_ac22be4ad0c62c4e32877fd127775d5d4}{write\+\_\+remainder}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Signal to write the remainder. 



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
components/arithmetic/\mbox{\hyperlink{divisor__dpath_8vhdl}{divisor\+\_\+dpath.\+vhdl}}\end{DoxyCompactItemize}
