HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd'.||EvalBoardSandbox.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/44||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/46||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/97||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/99||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/101||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/103||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/105||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/107||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/111||EvalSandbox_MSS_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/161||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/163||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/165||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/167||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/169||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/171||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/175||EvalSandbox_MSS_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG775||@N: Component COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM not found in library "work" or "__hyper__lib__", but found in library COREAPBLSRAM_LIB||EvalBoardSandbox.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/194||CoreAPBLSRAM.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/29
Implementation;Synthesis||CG134||@W:No assignment to bit 8 of ckRdAddr||EvalBoardSandbox.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/212||lsram_1024to70656x16.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register ckRdAddr[16:9]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/214||lsram_1024to70656x16.v(649);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/649
Implementation;Synthesis||CG133||@W:Object PREADY_reg is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/216||CoreAPBLSRAM.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/88
Implementation;Synthesis||CG360||@W:Removing wire lsram_512_BUSY_all, as there is no assignment to it.||EvalBoardSandbox.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/217||CoreAPBLSRAM.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/92
Implementation;Synthesis||CG360||@W:Removing wire lsram_512to46k_BUSY_all, as there is no assignment to it.||EvalBoardSandbox.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/218||CoreAPBLSRAM.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/93
Implementation;Synthesis||CG360||@W:Removing wire lsram_2k_BUSY_all, as there is no assignment to it.||EvalBoardSandbox.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/219||CoreAPBLSRAM.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/95
Implementation;Synthesis||CG360||@W:Removing wire usram_2K_BUSY_all, as there is no assignment to it.||EvalBoardSandbox.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/220||CoreAPBLSRAM.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/98
Implementation;Synthesis||CG360||@W:Removing wire usram_3K_BUSY_all, as there is no assignment to it.||EvalBoardSandbox.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/221||CoreAPBLSRAM.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/99
Implementation;Synthesis||CG184||@W:Removing wire usram_4K_BUSY_all, as it has the load but no drivers.||EvalBoardSandbox.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/222||CoreAPBLSRAM.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/100
Implementation;Synthesis||CG360||@W:Removing wire usram_9K_BUSY_all, as there is no assignment to it.||EvalBoardSandbox.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/223||CoreAPBLSRAM.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/101
Implementation;Synthesis||CG360||@W:Removing wire lsram_width32_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/224||CoreAPBLSRAM.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/105
Implementation;Synthesis||CG360||@W:Removing wire lsram_width24_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/225||CoreAPBLSRAM.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/106
Implementation;Synthesis||CG360||@W:Removing wire lsram_width08_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/226||CoreAPBLSRAM.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/108
Implementation;Synthesis||CG360||@W:Removing wire usram_width32_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/227||CoreAPBLSRAM.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/110
Implementation;Synthesis||CG360||@W:Removing wire usram_width24_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/228||CoreAPBLSRAM.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/111
Implementation;Synthesis||CG360||@W:Removing wire usram_width16_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/229||CoreAPBLSRAM.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/112
Implementation;Synthesis||CG360||@W:Removing wire usram_width08_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/230||CoreAPBLSRAM.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/113
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||EvalBoardSandbox.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/255||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||EvalBoardSandbox.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/256||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CL190||@W:Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/259||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/260||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CG133||@W:Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/285||CoreUART.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/287||CoreUART.v(1268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1268
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/288||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/289||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/290||CoreUART.v(1106);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1106
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/291||CoreUART.v(984);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/984
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/292||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/293||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/294||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/295||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/296||CoreUART.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/405
Implementation;Synthesis||CG133||@W:Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/314||CoreUARTapb.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/283
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||EvalBoardSandbox.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/320||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/416||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register pwm_enable_reg[16:1]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/608||reg_if.v(1320);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v'/linenumber/1320
Implementation;Synthesis||CL169||@W:Pruning unused register CPWMO1OI[2].pwm_posedge_reg[32:17]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/609||reg_if.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v'/linenumber/760
Implementation;Synthesis||CL169||@W:Pruning unused register CPWMO1OI[2].pwm_negedge_reg[32:17]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/610||reg_if.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v'/linenumber/760
Implementation;Synthesis||CL169||@W:Pruning unused register CPWMO1OI[1].pwm_posedge_reg[16:1]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/611||reg_if.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v'/linenumber/760
Implementation;Synthesis||CL169||@W:Pruning unused register CPWMO1OI[1].pwm_negedge_reg[16:1]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/612||reg_if.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v'/linenumber/760
Implementation;Synthesis||CL169||@W:Pruning unused register CPWMlIOI[16:9]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/613||reg_if.v(377);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v'/linenumber/377
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 3 of CPWMIIOI[8:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/614||reg_if.v(377);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v'/linenumber/377
Implementation;Synthesis||CG133||@W:Object CPWMOl1 is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/628||pwm_gen.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v'/linenumber/114
Implementation;Synthesis||CG360||@W:Removing wire TACHINT, as there is no assignment to it.||EvalBoardSandbox.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/631||corepwm.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/769
Implementation;Synthesis||CG133||@W:Object CPWMI is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/632||corepwm.v(830);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/830
Implementation;Synthesis||CG360||@W:Removing wire CPWMl, as there is no assignment to it.||EvalBoardSandbox.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/633||corepwm.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/840
Implementation;Synthesis||CG360||@W:Removing wire TACH_EDGE, as there is no assignment to it.||EvalBoardSandbox.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/634||corepwm.v(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/850
Implementation;Synthesis||CG360||@W:Removing wire CPWMOI, as there is no assignment to it.||EvalBoardSandbox.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/635||corepwm.v(853);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/853
Implementation;Synthesis||CG133||@W:Object CPWMII is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/636||corepwm.v(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/861
Implementation;Synthesis||CG133||@W:Object PWM_STRETCH is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/637||corepwm.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/871
Implementation;Synthesis||CG133||@W:Object CPWMlI is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/638||corepwm.v(881);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/881
Implementation;Synthesis||CG133||@W:Object TACHMODE is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/639||corepwm.v(891);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/891
Implementation;Synthesis||CG133||@W:Object CPWMOl is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/640||corepwm.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/909
Implementation;Synthesis||CG133||@W:Object CPWMIl is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/641||corepwm.v(917);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/917
Implementation;Synthesis||CG133||@W:Object CPWMll is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/642||corepwm.v(925);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/925
Implementation;Synthesis||CG133||@W:Object tach_cnt_clk is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/643||corepwm.v(928);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/928
Implementation;Synthesis||CG184||@W:Removing wire update_status, as it has the load but no drivers.||EvalBoardSandbox.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/644||corepwm.v(953);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/953
Implementation;Synthesis||CG133||@W:Object CPWMII1 is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/645||corepwm.v(8473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/8473
Implementation;Synthesis||CL318||@W:*Output TACHINT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/647||corepwm.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/769
Implementation;Synthesis||CL169||@W:Pruning unused register CPWMO1[0].TACHSTATUS[0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/648||corepwm.v(2119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/2119
Implementation;Synthesis||CL169||@W:Pruning unused register CPWMO1[0].status_clear[0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/649||corepwm.v(2119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/2119
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/691||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/692||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/693||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/694||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/695||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/696||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/697||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/698||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/699||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/700||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/701||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/702||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/703||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/704||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/705||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/706||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/707||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/708||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/709||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/710||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/711||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/712||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/713||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/714||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/715||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/716||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/717||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/748||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/749||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/750||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/751||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module SpiMasterTrioPorts from library homebrew||EvalBoardSandbox.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/760||EvalBoardSandbox.v(381);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/381
Implementation;Synthesis||CG360||@W:Removing wire SpiDacPorts_0_DacReadback, as there is no assignment to it.||EvalBoardSandbox.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/761||EvalBoardSandbox.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire SpiDacPorts_1_DacReadback, as there is no assignment to it.||EvalBoardSandbox.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/762||EvalBoardSandbox.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/128
Implementation;Synthesis||CG184||@W:Removing wire AMBA_SLAVE_0_1_PRDATAS2_const_net_0, as it has the load but no drivers.||EvalBoardSandbox.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/763||EvalBoardSandbox.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/151
Implementation;Synthesis||CG184||@W:Removing wire AMBA_SLAVE_0_2_PRDATAS3_const_net_0, as it has the load but no drivers.||EvalBoardSandbox.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/764||EvalBoardSandbox.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/152
Implementation;Synthesis||CL156||@W:*Input AMBA_SLAVE_0_1_PRDATAS2_const_net_0[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||EvalBoardSandbox.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/768||EvalBoardSandbox.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/151
Implementation;Synthesis||CL156||@W:*Input AMBA_SLAVE_0_2_PRDATAS3_const_net_0[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||EvalBoardSandbox.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/769||EvalBoardSandbox.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input XTL is unused.||EvalBoardSandbox.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/776||EvalSandbox_MSS_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/797||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/798||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/799||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/800||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||EvalBoardSandbox.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/801||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||EvalBoardSandbox.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/808||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||EvalBoardSandbox.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/815||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||EvalBoardSandbox.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/822||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||EvalBoardSandbox.srr(829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/829||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||EvalBoardSandbox.srr(839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/839||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||EvalBoardSandbox.srr(840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/840||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||EvalBoardSandbox.srr(841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/841||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||EvalBoardSandbox.srr(842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/842||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||EvalBoardSandbox.srr(843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/843||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||EvalBoardSandbox.srr(844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/844||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||EvalBoardSandbox.srr(845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/845||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||EvalBoardSandbox.srr(846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/846||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||EvalBoardSandbox.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/847||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||EvalBoardSandbox.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/848||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||EvalBoardSandbox.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/849||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||EvalBoardSandbox.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/850||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||EvalBoardSandbox.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/851||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||EvalBoardSandbox.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/852||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||EvalBoardSandbox.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/853||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||EvalBoardSandbox.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/854||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||EvalBoardSandbox.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/855||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||EvalBoardSandbox.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/856||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/865||corepwm.v(736);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/736
Implementation;Synthesis||CL159||@N: Input TACHIN is unused.||EvalBoardSandbox.srr(867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/867||corepwm.v(767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/767
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||EvalBoardSandbox.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/870||coreconfigp.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/447
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||EvalBoardSandbox.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/878||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||EvalBoardSandbox.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/879||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||EvalBoardSandbox.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/880||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||EvalBoardSandbox.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/881||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||EvalBoardSandbox.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/882||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||EvalBoardSandbox.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/883||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||EvalBoardSandbox.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/884||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||EvalBoardSandbox.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/885||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||EvalBoardSandbox.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/886||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||EvalBoardSandbox.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/887||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||EvalBoardSandbox.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/888||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||EvalBoardSandbox.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/889||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||EvalBoardSandbox.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/890||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||EvalBoardSandbox.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/891||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||EvalBoardSandbox.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/892||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||EvalBoardSandbox.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/893||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||EvalBoardSandbox.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/894||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||EvalBoardSandbox.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/895||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||EvalBoardSandbox.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/896||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||EvalBoardSandbox.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/897||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||EvalBoardSandbox.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/898||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||EvalBoardSandbox.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/899||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||EvalBoardSandbox.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/900||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||EvalBoardSandbox.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/901||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||EvalBoardSandbox.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/902||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||EvalBoardSandbox.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/903||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||EvalBoardSandbox.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/904||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||EvalBoardSandbox.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/905||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||EvalBoardSandbox.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/906||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||EvalBoardSandbox.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/907||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||EvalBoardSandbox.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/908||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||EvalBoardSandbox.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/909||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||EvalBoardSandbox.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/910||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||EvalBoardSandbox.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/911||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||EvalBoardSandbox.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/912||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||EvalBoardSandbox.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/913||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/930||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis||CL177||@W:Sharing sequential element CUARTIO0 and merging CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/936||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTll0.||EvalBoardSandbox.srr(937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/937||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTlI0l.||EvalBoardSandbox.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/946||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL159||@N: Input CUARTI1I is unused.||EvalBoardSandbox.srr(955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/955||Tx_async.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input CUARTlO1 is unused.||EvalBoardSandbox.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/956||Tx_async.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input CUARTOI1 is unused.||EvalBoardSandbox.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/957||Tx_async.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||EvalBoardSandbox.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/960||Clock_gen.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/75
Implementation;Synthesis||CL246||@W:Input port bits 17 to 11 of writeAddr[17:0] are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/965||lsram_1024to70656x16.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input ren is unused.||EvalBoardSandbox.srr(966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/966||lsram_1024to70656x16.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input readAddr is unused.||EvalBoardSandbox.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/967||lsram_1024to70656x16.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/62
Implementation;Synthesis||CL247||@W:Input port bit 19 of PADDR[19:0] is unused||EvalBoardSandbox.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/972||CoreAPBLSRAM.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/75
Implementation;Synthesis||CL247||@W:Input port bit 0 of PADDR[19:0] is unused||EvalBoardSandbox.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/974||CoreAPBLSRAM.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/75
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd'.||EvalBoardSandbox.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/994||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/996||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing homebrew.spimastertrioports.spimastertrio.||EvalBoardSandbox.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/999||SpiMasterTrio.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/15
Implementation;Synthesis||CL177||@W:Sharing sequential element nCsB and merging nCsC. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1002||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL177||@W:Sharing sequential element nCsA and merging nCsC. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1003||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit DataToMosiA_i(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1004||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit DataToMosiA_i(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1005||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit DataToMosiB_i(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1006||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL190||@W:Optimizing register bit DataToMosiB_i(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1007||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of DataToMosiA_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||EvalBoardSandbox.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1008||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of DataToMosiA_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||EvalBoardSandbox.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1009||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of DataToMosiB_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||EvalBoardSandbox.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1010||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of DataToMosiB_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||EvalBoardSandbox.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1011||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 5 of DataToMosiA_i(7 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1014||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of DataToMosiB_i(6 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||EvalBoardSandbox.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1015||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of DataToMosiB_i(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1016||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of DataToMosiA_i(2 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||EvalBoardSandbox.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1017||SpiMasterTrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||CL246||@W:Input port bits 6 to 0 of datatomosia(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1018||SpiMasterTrio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 6 to 0 of datatomosib(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1019||SpiMasterTrio.vhd(43);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/43
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1155||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterTrioPorts_0.DataToMosiB_i[5] because it is equivalent to instance SpiMasterTrioPorts_0.DataToMosiA_i[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1156||spimastertrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterTrioPorts_0.DataToMosiA_i[4] because it is equivalent to instance SpiMasterTrioPorts_0.DataToMosiA_i[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1157||spimastertrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterTrioPorts_0.DataToMosiB_i[0] because it is equivalent to instance SpiMasterTrioPorts_0.DataToMosiA_i[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1158||spimastertrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||MO111||@N: Tristate driver TACHINT (in view: work.corepwm_Z4_layer0(verilog)) on net TACHINT (in view: work.corepwm_Z4_layer0(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1165||corepwm.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/769
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1166||evalsandbox_mss_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1167||evalsandbox_mss_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1168||evalsandbox_mss_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1169||evalsandbox_mss_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_1_PRDATAS2_const_net_0[31] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_1_PRDATAS2_const_net_0[31] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1170||evalboardsandbox.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/151
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_1_PRDATAS2_const_net_0[30] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_1_PRDATAS2_const_net_0[30] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1171||evalboardsandbox.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/151
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_1_PRDATAS2_const_net_0[29] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_1_PRDATAS2_const_net_0[29] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1172||evalboardsandbox.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/151
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_1_PRDATAS2_const_net_0[28] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_1_PRDATAS2_const_net_0[28] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1173||evalboardsandbox.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/151
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_1_PRDATAS2_const_net_0[27] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_1_PRDATAS2_const_net_0[27] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1174||evalboardsandbox.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/151
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1175||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1176||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1177||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1178||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1179||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1180||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1181||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1182||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1183||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1184||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1185||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1186||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1187||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1188||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1189||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI0I (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1196||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI1l (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1197||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_PENABLE (in view: work.CoreConfigP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1198||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PENABLE (in view: work.CoreConfigP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1199||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PENABLE (in view: work.CoreConfigP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1200||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PENABLE (in view: work.CoreConfigP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1201||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PENABLE (in view: work.CoreConfigP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1202||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1203||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1204||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1205||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1206||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1207||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1208||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1209||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1210||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1211||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1212||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance MosiC_i (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1213||spimastertrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||BN362||@N: Removing sequential instance block68 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1214||lsram_1024to70656x16.v(41668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41668
Implementation;Synthesis||BN362||@N: Removing sequential instance block67 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1215||lsram_1024to70656x16.v(41688);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41688
Implementation;Synthesis||BN362||@N: Removing sequential instance block66 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1216||lsram_1024to70656x16.v(41708);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41708
Implementation;Synthesis||BN362||@N: Removing sequential instance block65 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1217||lsram_1024to70656x16.v(41728);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41728
Implementation;Synthesis||BN362||@N: Removing sequential instance block64 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1218||lsram_1024to70656x16.v(41748);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41748
Implementation;Synthesis||BN362||@N: Removing sequential instance block63 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1219||lsram_1024to70656x16.v(41768);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41768
Implementation;Synthesis||BN362||@N: Removing sequential instance block62 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1220||lsram_1024to70656x16.v(41788);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41788
Implementation;Synthesis||BN362||@N: Removing sequential instance block61 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1221||lsram_1024to70656x16.v(41808);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41808
Implementation;Synthesis||BN362||@N: Removing sequential instance block60 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1222||lsram_1024to70656x16.v(41828);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41828
Implementation;Synthesis||BN362||@N: Removing sequential instance block59 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1223||lsram_1024to70656x16.v(41848);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41848
Implementation;Synthesis||BN362||@N: Removing sequential instance block58 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1224||lsram_1024to70656x16.v(41868);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41868
Implementation;Synthesis||BN362||@N: Removing sequential instance block57 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1225||lsram_1024to70656x16.v(41888);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41888
Implementation;Synthesis||BN362||@N: Removing sequential instance block56 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1226||lsram_1024to70656x16.v(41908);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41908
Implementation;Synthesis||BN362||@N: Removing sequential instance block55 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1227||lsram_1024to70656x16.v(41928);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41928
Implementation;Synthesis||BN362||@N: Removing sequential instance block54 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1228||lsram_1024to70656x16.v(41948);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41948
Implementation;Synthesis||BN362||@N: Removing sequential instance block53 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1229||lsram_1024to70656x16.v(41968);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41968
Implementation;Synthesis||BN362||@N: Removing sequential instance block52 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1230||lsram_1024to70656x16.v(41988);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/41988
Implementation;Synthesis||BN362||@N: Removing sequential instance block51 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1231||lsram_1024to70656x16.v(42008);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42008
Implementation;Synthesis||BN362||@N: Removing sequential instance block50 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1232||lsram_1024to70656x16.v(42028);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42028
Implementation;Synthesis||BN362||@N: Removing sequential instance block49 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1233||lsram_1024to70656x16.v(42048);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42048
Implementation;Synthesis||BN362||@N: Removing sequential instance block48 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1234||lsram_1024to70656x16.v(42068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42068
Implementation;Synthesis||BN362||@N: Removing sequential instance block47 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1235||lsram_1024to70656x16.v(42088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42088
Implementation;Synthesis||BN362||@N: Removing sequential instance block46 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1236||lsram_1024to70656x16.v(42108);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42108
Implementation;Synthesis||BN362||@N: Removing sequential instance block45 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1237||lsram_1024to70656x16.v(42128);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42128
Implementation;Synthesis||BN362||@N: Removing sequential instance block44 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1238||lsram_1024to70656x16.v(42148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42148
Implementation;Synthesis||BN362||@N: Removing sequential instance block43 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1239||lsram_1024to70656x16.v(42168);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42168
Implementation;Synthesis||BN362||@N: Removing sequential instance block42 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1240||lsram_1024to70656x16.v(42188);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42188
Implementation;Synthesis||BN362||@N: Removing sequential instance block41 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1241||lsram_1024to70656x16.v(42208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42208
Implementation;Synthesis||BN362||@N: Removing sequential instance block40 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1242||lsram_1024to70656x16.v(42228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42228
Implementation;Synthesis||BN362||@N: Removing sequential instance block39 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1243||lsram_1024to70656x16.v(42248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42248
Implementation;Synthesis||BN362||@N: Removing sequential instance block38 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1244||lsram_1024to70656x16.v(42268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42268
Implementation;Synthesis||BN362||@N: Removing sequential instance block37 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1245||lsram_1024to70656x16.v(42288);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42288
Implementation;Synthesis||BN362||@N: Removing sequential instance block36 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1246||lsram_1024to70656x16.v(42308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42308
Implementation;Synthesis||BN362||@N: Removing sequential instance block35 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1247||lsram_1024to70656x16.v(42328);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42328
Implementation;Synthesis||BN362||@N: Removing sequential instance block34 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1248||lsram_1024to70656x16.v(42348);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42348
Implementation;Synthesis||BN362||@N: Removing sequential instance block33 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1249||lsram_1024to70656x16.v(42368);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42368
Implementation;Synthesis||BN362||@N: Removing sequential instance block32 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1250||lsram_1024to70656x16.v(42388);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42388
Implementation;Synthesis||BN362||@N: Removing sequential instance block31 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1251||lsram_1024to70656x16.v(42408);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42408
Implementation;Synthesis||BN362||@N: Removing sequential instance block30 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1252||lsram_1024to70656x16.v(42428);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42428
Implementation;Synthesis||BN362||@N: Removing sequential instance block29 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1253||lsram_1024to70656x16.v(42448);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42448
Implementation;Synthesis||BN362||@N: Removing sequential instance block28 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1254||lsram_1024to70656x16.v(42468);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42468
Implementation;Synthesis||BN362||@N: Removing sequential instance block27 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1255||lsram_1024to70656x16.v(42488);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42488
Implementation;Synthesis||BN362||@N: Removing sequential instance block26 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1256||lsram_1024to70656x16.v(42508);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42508
Implementation;Synthesis||BN362||@N: Removing sequential instance block25 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1257||lsram_1024to70656x16.v(42528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42528
Implementation;Synthesis||BN362||@N: Removing sequential instance block24 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1258||lsram_1024to70656x16.v(42548);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42548
Implementation;Synthesis||BN362||@N: Removing sequential instance block23 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1259||lsram_1024to70656x16.v(42568);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42568
Implementation;Synthesis||BN362||@N: Removing sequential instance block22 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1260||lsram_1024to70656x16.v(42588);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42588
Implementation;Synthesis||BN362||@N: Removing sequential instance block21 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1261||lsram_1024to70656x16.v(42608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42608
Implementation;Synthesis||BN362||@N: Removing sequential instance block20 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1262||lsram_1024to70656x16.v(42628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42628
Implementation;Synthesis||BN362||@N: Removing sequential instance block19 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1263||lsram_1024to70656x16.v(42648);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42648
Implementation;Synthesis||BN362||@N: Removing sequential instance block18 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1264||lsram_1024to70656x16.v(42668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42668
Implementation;Synthesis||BN362||@N: Removing sequential instance block17 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1265||lsram_1024to70656x16.v(42688);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42688
Implementation;Synthesis||BN362||@N: Removing sequential instance block16 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1266||lsram_1024to70656x16.v(42708);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42708
Implementation;Synthesis||BN362||@N: Removing sequential instance block15 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1267||lsram_1024to70656x16.v(42728);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42728
Implementation;Synthesis||BN362||@N: Removing sequential instance block14 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1268||lsram_1024to70656x16.v(42748);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42748
Implementation;Synthesis||BN362||@N: Removing sequential instance block13 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1269||lsram_1024to70656x16.v(42768);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42768
Implementation;Synthesis||BN362||@N: Removing sequential instance block12 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1270||lsram_1024to70656x16.v(42788);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42788
Implementation;Synthesis||BN362||@N: Removing sequential instance block11 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1271||lsram_1024to70656x16.v(42808);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42808
Implementation;Synthesis||BN362||@N: Removing sequential instance block10 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1272||lsram_1024to70656x16.v(42828);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42828
Implementation;Synthesis||BN362||@N: Removing sequential instance block9 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1273||lsram_1024to70656x16.v(42848);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42848
Implementation;Synthesis||BN362||@N: Removing sequential instance block8 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1274||lsram_1024to70656x16.v(42868);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42868
Implementation;Synthesis||BN362||@N: Removing sequential instance block7 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1275||lsram_1024to70656x16.v(42888);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42888
Implementation;Synthesis||BN362||@N: Removing sequential instance block6 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1276||lsram_1024to70656x16.v(42908);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42908
Implementation;Synthesis||BN362||@N: Removing sequential instance block5 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1277||lsram_1024to70656x16.v(42928);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42928
Implementation;Synthesis||BN362||@N: Removing sequential instance block4 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1278||lsram_1024to70656x16.v(42948);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/42948
Implementation;Synthesis||BN362||@N: Removing sequential instance block1 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1279||lsram_1024to70656x16.v(43008);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/43008
Implementation;Synthesis||BN362||@N: Removing sequential instance block0 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||EvalBoardSandbox.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1280||lsram_1024to70656x16.v(43028);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/43028
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1281||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1282||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1283||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1284||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1285||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiC_i[7:0] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1286||spimastertrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1287||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1288||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1289||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1290||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1291||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1292||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1293||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1294||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist EvalBoardSandbox ||EvalBoardSandbox.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1295||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST ||EvalBoardSandbox.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1299||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/9
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||EvalBoardSandbox.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1328||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||EvalBoardSandbox.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1348||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox_cck.rpt" .||EvalBoardSandbox.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1366||null;null
Implementation;Synthesis||MO111||@N: Tristate driver TACHINT (in view: work.corepwm_Z4_layer0(verilog)) on net TACHINT (in view: work.corepwm_Z4_layer0(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1419||corepwm.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v'/linenumber/769
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1420||evalsandbox_mss_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1421||evalsandbox_mss_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1422||evalsandbox_mss_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1423||evalsandbox_mss_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver corepwm_0_0_TACHINT_t (in view: work.EvalSandbox_MSS(verilog)) on net corepwm_0_0_TACHINT (in view: work.EvalSandbox_MSS(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1424||null;null
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_2_PRDATAS3_const_net_0[0] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_2_PRDATAS3_const_net_0[0] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1425||evalboardsandbox.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/152
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_2_PRDATAS3_const_net_0[1] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_2_PRDATAS3_const_net_0[1] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1426||evalboardsandbox.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/152
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_2_PRDATAS3_const_net_0[2] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_2_PRDATAS3_const_net_0[2] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1427||evalboardsandbox.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/152
Implementation;Synthesis||MO111||@N: Tristate driver AMBA_SLAVE_0_2_PRDATAS3_const_net_0[3] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_2_PRDATAS3_const_net_0[3] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1428||evalboardsandbox.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoC_1[7] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1429||spimastertrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoB_1[7] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1430||spimastertrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoA_1[7] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1431||spimastertrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoC_1[6:0] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1432||spimastertrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoB_1[6:0] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1433||spimastertrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoA_1[6:0] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1434||spimastertrio.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterTrio.vhd'/linenumber/83
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] ||EvalBoardSandbox.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1438||clock_gen.v(1011);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/1011
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||EvalBoardSandbox.srr(1453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1453||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||BN132||@W:Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1454||rx_async.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/754
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[31] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1460||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[30] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1461||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[29] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1462||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[28] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1463||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[27] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1464||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[26] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1465||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[25] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1466||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[24] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1467||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[23] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1468||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[22] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1469||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[21] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1470||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[20] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1471||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[19] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1472||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.paddr[16] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1473||coreconfigp.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/255
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECONFIGP_0.paddr[14] (in view: work.EvalSandbox_MSS(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1474||coreconfigp.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[18] because it is equivalent to instance EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1475||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO231||@N: Found counter in view:work.timebase_16s(verilog) instance period_cnt[15:0] ||EvalBoardSandbox.srr(1476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1476||timebase.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v'/linenumber/127
Implementation;Synthesis||MO231||@N: Found counter in view:work.timebase_16s(verilog) instance CPWMlIlI[15:0] ||EvalBoardSandbox.srr(1477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1477||timebase.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v'/linenumber/81
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_prescale_reg (in view: work.timebase_16s(verilog))||EvalBoardSandbox.srr(1478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1478||timebase.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v'/linenumber/173
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') CPWMll1\[1\]\.genblk1\.un1_pwm_posedge_reg (in view: work.pwm_gen_2s_16s_0(verilog))||EvalBoardSandbox.srr(1479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1479||pwm_gen.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v'/linenumber/242
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') CPWMll1\[2\]\.genblk1\.un1_pwm_posedge_reg (in view: work.pwm_gen_2s_16s_0(verilog))||EvalBoardSandbox.srr(1480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1480||pwm_gen.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v'/linenumber/242
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') CPWMll1\[1\]\.genblk1\.un1_period_cnt (in view: work.pwm_gen_2s_16s_0(verilog))||EvalBoardSandbox.srr(1481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1481||pwm_gen.v(336);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v'/linenumber/336
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') CPWMll1\[2\]\.genblk1\.un1_period_cnt (in view: work.pwm_gen_2s_16s_0(verilog))||EvalBoardSandbox.srr(1482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1482||pwm_gen.v(336);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v'/linenumber/336
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') CPWMll1\[1\]\.genblk1\.un1_period_cnt_1 (in view: work.pwm_gen_2s_16s_0(verilog))||EvalBoardSandbox.srr(1483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1483||pwm_gen.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v'/linenumber/390
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') CPWMll1\[2\]\.genblk1\.un1_period_cnt_1 (in view: work.pwm_gen_2s_16s_0(verilog))||EvalBoardSandbox.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1484||pwm_gen.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v'/linenumber/390
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreResetP_Z6_layer0(verilog) instance count_ddr[13:0] ||EvalBoardSandbox.srr(1494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1494||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.DDR_READY_int (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1506||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FP130||@N: Promoting Net EvalSandbox_MSS_0.MSS_HPMS_READY_int_arst on CLKINT  I_352 ||EvalBoardSandbox.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1535||null;null
Implementation;Synthesis||FP130||@N: Promoting Net EvalSandbox_MSS_0.FIC_2_APB_M_PRESET_N_arst on CLKINT  I_353 ||EvalBoardSandbox.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1536||null;null
Implementation;Synthesis||FP130||@N: Promoting Net EvalSandbox_MSS_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_354 ||EvalBoardSandbox.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1537||null;null
Implementation;Synthesis||FP130||@N: Promoting Net EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_355 ||EvalBoardSandbox.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1538||null;null
Implementation;Synthesis||FP130||@N: Promoting Net GPIO_1_M2F_arst on CLKINT  I_356 ||EvalBoardSandbox.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1539||null;null
Implementation;Synthesis||FP130||@N: Promoting Net EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_357 ||EvalBoardSandbox.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1540||null;null
Implementation;Synthesis||FP130||@N: Promoting Net EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_358 ||EvalBoardSandbox.srr(1541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1541||null;null
Implementation;Synthesis||FP130||@N: Promoting Net SpiMasterTrioPorts_0.un1_rst_4_arst on CLKINT  I_359 ||EvalBoardSandbox.srr(1542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1542||null;null
Implementation;Synthesis||MT615||@N: Found clock EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB with period 40.00ns ||EvalBoardSandbox.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1580||null;null
Implementation;Synthesis||MT615||@N: Found clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||EvalBoardSandbox.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1581||null;null
Implementation;Synthesis||MT615||@N: Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 10.00ns ||EvalBoardSandbox.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1582||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||EvalBoardSandbox.srr(2072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/2072||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/15
Implementation;Place and Route;RootName:EvalBoardSandbox
Implementation;Place and Route||(null)||Please refer to the log file for details about 9 Info(s)||EvalBoardSandbox_layout_log.log;liberoaction://open_report/file/EvalBoardSandbox_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:EvalBoardSandbox
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||EvalBoardSandbox_generateBitstream.log;liberoaction://open_report/file/EvalBoardSandbox_generateBitstream.log||(null);(null)
