Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Dec  3 10:32:11 2022
| Host         : 0x00 running 64-bit EndeavourOS Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.643        0.000                      0                   50        0.227        0.000                      0                   50        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.643        0.000                      0                   50        0.227        0.000                      0                   50        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.704ns (22.747%)  route 2.391ns (77.253%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  binary_counter/count/debounce/button_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.485    binary_counter/count/debounce/button_cnt_reg[14]
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.609 f  binary_counter/count/debounce/out[7]_i_5/O
                         net (fo=2, routed)           0.951     7.561    binary_counter/count/debounce/out[7]_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.685 r  binary_counter/count/debounce/out[7]_i_1/O
                         net (fo=8, routed)           0.631     8.315    binary_counter/count/debounce_n_0
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.922    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[1]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.958    binary_counter/count/out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.704ns (22.747%)  route 2.391ns (77.253%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  binary_counter/count/debounce/button_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.485    binary_counter/count/debounce/button_cnt_reg[14]
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.609 f  binary_counter/count/debounce/out[7]_i_5/O
                         net (fo=2, routed)           0.951     7.561    binary_counter/count/debounce/out[7]_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.685 r  binary_counter/count/debounce/out[7]_i_1/O
                         net (fo=8, routed)           0.631     8.315    binary_counter/count/debounce_n_0
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.922    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[2]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.958    binary_counter/count/out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.704ns (22.747%)  route 2.391ns (77.253%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  binary_counter/count/debounce/button_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.485    binary_counter/count/debounce/button_cnt_reg[14]
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.609 f  binary_counter/count/debounce/out[7]_i_5/O
                         net (fo=2, routed)           0.951     7.561    binary_counter/count/debounce/out[7]_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.685 r  binary_counter/count/debounce/out[7]_i_1/O
                         net (fo=8, routed)           0.631     8.315    binary_counter/count/debounce_n_0
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.922    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[3]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.958    binary_counter/count/out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.704ns (22.747%)  route 2.391ns (77.253%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  binary_counter/count/debounce/button_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.485    binary_counter/count/debounce/button_cnt_reg[14]
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.609 f  binary_counter/count/debounce/out[7]_i_5/O
                         net (fo=2, routed)           0.951     7.561    binary_counter/count/debounce/out[7]_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.685 r  binary_counter/count/debounce/out[7]_i_1/O
                         net (fo=8, routed)           0.631     8.315    binary_counter/count/debounce_n_0
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.922    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[4]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.958    binary_counter/count/out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.704ns (22.747%)  route 2.391ns (77.253%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  binary_counter/count/debounce/button_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.485    binary_counter/count/debounce/button_cnt_reg[14]
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.609 f  binary_counter/count/debounce/out[7]_i_5/O
                         net (fo=2, routed)           0.951     7.561    binary_counter/count/debounce/out[7]_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.685 r  binary_counter/count/debounce/out[7]_i_1/O
                         net (fo=8, routed)           0.631     8.315    binary_counter/count/debounce_n_0
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.922    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[5]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.958    binary_counter/count/out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.704ns (23.497%)  route 2.292ns (76.503%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  binary_counter/count/debounce/button_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.485    binary_counter/count/debounce/button_cnt_reg[14]
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.609 f  binary_counter/count/debounce/out[7]_i_5/O
                         net (fo=2, routed)           0.951     7.561    binary_counter/count/debounce/out[7]_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.685 r  binary_counter/count/debounce/out[7]_i_1/O
                         net (fo=8, routed)           0.532     8.217    binary_counter/count/debounce_n_0
    SLICE_X0Y37          FDRE                                         r  binary_counter/count/out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.920    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  binary_counter/count/out_reg[6]/C
                         clock pessimism              0.273    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X0Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.953    binary_counter/count/out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.704ns (23.497%)  route 2.292ns (76.503%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  binary_counter/count/debounce/button_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.485    binary_counter/count/debounce/button_cnt_reg[14]
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.609 f  binary_counter/count/debounce/out[7]_i_5/O
                         net (fo=2, routed)           0.951     7.561    binary_counter/count/debounce/out[7]_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.685 r  binary_counter/count/debounce/out[7]_i_1/O
                         net (fo=8, routed)           0.532     8.217    binary_counter/count/debounce_n_0
    SLICE_X0Y37          FDRE                                         r  binary_counter/count/out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.920    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  binary_counter/count/out_reg[7]/C
                         clock pessimism              0.273    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X0Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.953    binary_counter/count/out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.704ns (23.840%)  route 2.249ns (76.160%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  binary_counter/count/debounce/button_cnt_reg[14]/Q
                         net (fo=2, routed)           0.809     6.485    binary_counter/count/debounce/button_cnt_reg[14]
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.609 f  binary_counter/count/debounce/out[7]_i_5/O
                         net (fo=2, routed)           0.951     7.561    binary_counter/count/debounce/out[7]_i_5_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.685 r  binary_counter/count/debounce/out[7]_i_1/O
                         net (fo=8, routed)           0.489     8.173    binary_counter/count/debounce_n_0
    SLICE_X0Y39          FDRE                                         r  binary_counter/count/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.922    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  binary_counter/count/out_reg[0]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y39          FDRE (Setup_fdre_C_CE)      -0.205    14.955    binary_counter/count/out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  6.782    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 binary_counter/count/debounce/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/debounce/button_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.580ns (22.207%)  route 2.032ns (77.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.219    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  binary_counter/count/debounce/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  binary_counter/count/debounce/button_state_reg/Q
                         net (fo=3, routed)           0.968     6.644    binary_counter/count/debounce/button_state_reg_n_0
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  binary_counter/count/debounce/button_cnt[0]_i_1/O
                         net (fo=16, routed)          1.064     7.831    binary_counter/count/debounce/button_idle
    SLICE_X1Y39          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.922    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[10]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.429    14.731    binary_counter/count/debounce/button_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 binary_counter/count/debounce/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/debounce/button_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.580ns (22.207%)  route 2.032ns (77.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.219    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  binary_counter/count/debounce/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  binary_counter/count/debounce/button_state_reg/Q
                         net (fo=3, routed)           0.968     6.644    binary_counter/count/debounce/button_state_reg_n_0
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  binary_counter/count/debounce/button_cnt[0]_i_1/O
                         net (fo=16, routed)          1.064     7.831    binary_counter/count/debounce/button_idle
    SLICE_X1Y39          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.922    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[11]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.429    14.731    binary_counter/count/debounce/button_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  6.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 binary_counter/count/debounce/button_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/debounce/button_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.472%)  route 0.091ns (28.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.537    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  binary_counter/count/debounce/button_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.128     1.665 r  binary_counter/count/debounce/button_sync_1_reg/Q
                         net (fo=3, routed)           0.091     1.755    binary_counter/count/debounce/button_sync_1
    SLICE_X0Y38          LUT6 (Prop_lut6_I0_O)        0.099     1.854 r  binary_counter/count/debounce/button_state_i_1/O
                         net (fo=1, routed)           0.000     1.854    binary_counter/count/debounce/button_state_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  binary_counter/count/debounce/button_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.054    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  binary_counter/count/debounce/button_state_reg/C
                         clock pessimism             -0.517     1.537    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.091     1.628    binary_counter/count/debounce/button_state_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/debounce/button_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.538    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  binary_counter/count/debounce/button_cnt_reg[15]/Q
                         net (fo=2, routed)           0.118     1.797    binary_counter/count/debounce/button_cnt_reg[15]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  binary_counter/count/debounce/button_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    binary_counter/count/debounce/button_cnt_reg[12]_i_1_n_4
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.055    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[15]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105     1.643    binary_counter/count/debounce/button_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/debounce/button_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.537    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  binary_counter/count/debounce/button_cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.797    binary_counter/count/debounce/button_cnt_reg[11]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  binary_counter/count/debounce/button_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    binary_counter/count/debounce/button_cnt_reg[8]_i_1_n_4
    SLICE_X1Y39          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.054    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[11]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.642    binary_counter/count/debounce/button_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/debounce/button_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.536    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  binary_counter/count/debounce/button_cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.796    binary_counter/count/debounce/button_cnt_reg[3]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  binary_counter/count/debounce/button_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.904    binary_counter/count/debounce/button_cnt_reg[0]_i_2_n_4
    SLICE_X1Y37          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.052    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[3]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.641    binary_counter/count/debounce/button_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/debounce/button_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.537    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  binary_counter/count/debounce/button_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.797    binary_counter/count/debounce/button_cnt_reg[7]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  binary_counter/count/debounce/button_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    binary_counter/count/debounce/button_cnt_reg[4]_i_1_n_4
    SLICE_X1Y38          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.054    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[7]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.642    binary_counter/count/debounce/button_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 binary_counter/count/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.102%)  route 0.171ns (47.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.538    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  binary_counter/count/out_reg[1]/Q
                         net (fo=7, routed)           0.171     1.850    binary_counter/count/led[1]
    SLICE_X0Y40          LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  binary_counter/count/out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.895    binary_counter/count/p_0_in__0[5]
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.055    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[5]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.092     1.630    binary_counter/count/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/debounce/button_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.538    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  binary_counter/count/debounce/button_cnt_reg[12]/Q
                         net (fo=2, routed)           0.115     1.794    binary_counter/count/debounce/button_cnt_reg[12]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.909 r  binary_counter/count/debounce/button_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.909    binary_counter/count/debounce/button_cnt_reg[12]_i_1_n_7
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.055    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[12]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105     1.643    binary_counter/count/debounce/button_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/debounce/button_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.537    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  binary_counter/count/debounce/button_cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     1.794    binary_counter/count/debounce/button_cnt_reg[4]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.909 r  binary_counter/count/debounce/button_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.909    binary_counter/count/debounce/button_cnt_reg[4]_i_1_n_7
    SLICE_X1Y38          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.054    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[4]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.642    binary_counter/count/debounce/button_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/debounce/button_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.537    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  binary_counter/count/debounce/button_cnt_reg[8]/Q
                         net (fo=2, routed)           0.116     1.794    binary_counter/count/debounce/button_cnt_reg[8]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.909 r  binary_counter/count/debounce/button_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.909    binary_counter/count/debounce/button_cnt_reg[8]_i_1_n_7
    SLICE_X1Y39          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.054    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[8]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.642    binary_counter/count/debounce/button_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 binary_counter/count/debounce/button_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter/count/debounce/button_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.537    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  binary_counter/count/debounce/button_cnt_reg[6]/Q
                         net (fo=2, routed)           0.120     1.798    binary_counter/count/debounce/button_cnt_reg[6]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  binary_counter/count/debounce/button_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    binary_counter/count/debounce/button_cnt_reg[4]_i_1_n_5
    SLICE_X1Y38          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.054    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  binary_counter/count/debounce/button_cnt_reg[6]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.642    binary_counter/count/debounce/button_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    binary_counter/count/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    binary_counter/count/out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    binary_counter/count/out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    binary_counter/count/out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    binary_counter/count/out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    binary_counter/count/out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    binary_counter/count/out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    binary_counter/count/out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    binary_counter/count/debounce/button_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    binary_counter/count/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    binary_counter/count/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    binary_counter/count/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    binary_counter/count/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40    binary_counter/count/out_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary_counter/count/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.116ns  (logic 4.146ns (67.798%)  route 1.969ns (32.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.218    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  binary_counter/count/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419     5.637 r  binary_counter/count/out_reg[7]/Q
                         net (fo=2, routed)           1.969     7.607    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.727    11.334 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.334    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.990ns  (logic 4.132ns (68.982%)  route 1.858ns (31.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.419     5.639 r  binary_counter/count/out_reg[2]/Q
                         net (fo=6, routed)           1.858     7.497    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.713    11.210 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.210    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 4.153ns (70.112%)  route 1.770ns (29.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.419     5.639 r  binary_counter/count/out_reg[4]/Q
                         net (fo=4, routed)           1.770     7.410    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.734    11.143 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.143    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 3.961ns (67.272%)  route 1.927ns (32.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  binary_counter/count/out_reg[1]/Q
                         net (fo=7, routed)           1.927     7.604    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    11.109 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.109    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.715ns  (logic 3.993ns (69.879%)  route 1.721ns (30.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  binary_counter/count/out_reg[5]/Q
                         net (fo=3, routed)           1.721     7.398    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537    10.935 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.935    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.683ns  (logic 3.971ns (69.876%)  route 1.712ns (30.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  binary_counter/count/out_reg[3]/Q
                         net (fo=5, routed)           1.712     7.389    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515    10.904 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.904    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.969ns (70.071%)  route 1.695ns (29.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.220    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  binary_counter/count/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  binary_counter/count/out_reg[0]/Q
                         net (fo=8, routed)           1.695     7.372    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.885 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.885    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.528ns  (logic 3.981ns (72.017%)  route 1.547ns (27.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.218    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  binary_counter/count/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.674 r  binary_counter/count/out_reg[6]/Q
                         net (fo=3, routed)           1.547     7.221    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    10.747 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.747    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary_counter/count/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.667ns  (logic 1.367ns (82.008%)  route 0.300ns (17.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.536    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  binary_counter/count/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  binary_counter/count/out_reg[6]/Q
                         net (fo=3, routed)           0.300     1.977    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.203 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.203    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.355ns (79.649%)  route 0.346ns (20.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.537    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  binary_counter/count/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  binary_counter/count/out_reg[0]/Q
                         net (fo=8, routed)           0.346     2.024    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.238 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.357ns (78.758%)  route 0.366ns (21.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.538    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  binary_counter/count/out_reg[3]/Q
                         net (fo=5, routed)           0.366     2.045    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.261 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.261    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.379ns (78.878%)  route 0.369ns (21.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.538    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  binary_counter/count/out_reg[5]/Q
                         net (fo=3, routed)           0.369     2.048    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.286 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.286    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.348ns (74.583%)  route 0.459ns (25.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.538    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  binary_counter/count/out_reg[1]/Q
                         net (fo=7, routed)           0.459     2.138    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.345 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.345    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.443ns (77.741%)  route 0.413ns (22.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.538    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.128     1.666 r  binary_counter/count/out_reg[4]/Q
                         net (fo=4, routed)           0.413     2.079    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.315     3.394 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.394    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.421ns (76.399%)  route 0.439ns (23.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.538    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  binary_counter/count/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.128     1.666 r  binary_counter/count/out_reg[2]/Q
                         net (fo=6, routed)           0.439     2.105    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.293     3.397 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.397    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_counter/count/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.435ns (76.642%)  route 0.437ns (23.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.536    binary_counter/count/clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  binary_counter/count/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.128     1.664 r  binary_counter/count/out_reg[7]/Q
                         net (fo=2, routed)           0.437     2.101    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.307     3.408 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.408    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            binary_counter/count/debounce/button_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.440ns  (logic 1.634ns (47.500%)  route 1.806ns (52.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.806     3.316    binary_counter/count/debounce/rst_n_IBUF
    SLICE_X0Y34          LUT1 (Prop_lut1_I0_O)        0.124     3.440 r  binary_counter/count/debounce/button_sync_0_i_1/O
                         net (fo=1, routed)           0.000     3.440    binary_counter/count/debounce/p_0_in
    SLICE_X0Y34          FDRE                                         r  binary_counter/count/debounce/button_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513     4.918    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  binary_counter/count/debounce/button_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            binary_counter/count/debounce/button_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.322ns (30.933%)  route 0.720ns (69.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.720     0.997    binary_counter/count/debounce/rst_n_IBUF
    SLICE_X0Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.042 r  binary_counter/count/debounce/button_sync_0_i_1/O
                         net (fo=1, routed)           0.000     1.042    binary_counter/count/debounce/p_0_in
    SLICE_X0Y34          FDRE                                         r  binary_counter/count/debounce/button_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.050    binary_counter/count/debounce/clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  binary_counter/count/debounce/button_sync_0_reg/C





