#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jul 19 15:52:34 2023
# Process ID: 12668
# Current directory: C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16020 C:\Users\weehe\OneDrive - sjtu.edu.cn\2022-2023SU\VE370 Intro to Computer Organization\Labs\Lab6\Lab6\Lab6.xpr
# Log file: C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/vivado.log
# Journal file: C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6\vivado.jou
# Running On: SurfacePro9, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 8406 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/weehe/OneDrive - sjtu.edu.cn/2022-2023SU/VE370 Intro to Computer Organization/Labs/Lab6/Lab6/Lab6.xpr}
update_compile_order -fileset sources_1
launch_simulation
source CacheTest.tcl
current_wave_config {Untitled 1}
add_wave {{/CacheTest/test/Cache/hit_miss}} 
close_sim
launch_simulation
source CacheTest.tcl
current_wave_config {Untitled 2}
add_wave {{/CacheTest/test/Cache/hit_miss}} 
current_wave_config {Untitled 2}
add_wave {{/CacheTest/test/Cache/address_cache}} 
current_wave_config {Untitled 2}
add_wave {{/CacheTest/test/CPU_db}} 
current_wave_config {Untitled 2}
add_wave {{/CacheTest/test/CPU_db/address}} 
close_sim
launch_simulation
source CacheTest.tcl
current_wave_config {Untitled 3}
add_wave {{/CacheTest/test/Cache/hit_miss}} 
current_wave_config {Untitled 3}
add_wave {{/CacheTest/test/Cache/address_mem}} 
current_wave_config {Untitled 3}
add_wave {{/CacheTest/test/CPU_db/address_test}} 
close_sim
launch_simulation
source CacheTest.tcl
current_wave_config {Untitled 4}
add_wave {{/CacheTest/test/Done}} 
current_wave_config {Untitled 4}
add_wave {{/CacheTest/test/Cache/valid_bits}} 
close_sim
launch_simulation
source CacheTest.tcl
current_wave_config {Untitled 5}
add_wave {{/CacheTest/test/Cache/valid_bits}} 
current_wave_config {Untitled 5}
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
source CacheTest.tcl
close_sim
launch_simulation
source CacheTest.tcl
current_wave_config {Untitled 7}
add_wave {{/CacheTest/test/Cache/Done}} 
current_wave_config {Untitled 7}
add_wave {{/CacheTest/test/Cache/hit_miss}} 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source CacheTest.tcl
current_wave_config {Untitled 8}
add_wave {{/CacheTest/test/CPU_db/Read_Data}} 
current_wave_config {Untitled 8}
add_wave {{/CacheTest/test/Cache/cache_mem}} 
current_wave_config {Untitled 8}
add_wave {{/CacheTest/test/Cache/dirty_bits}} 
current_wave_config {Untitled 8}
add_wave {{/CacheTest/test/mem_db/main_mem[16]}} 
current_wave_config {Untitled 8}
add_wave {{/CacheTest/test/mem_db/main_mem[18]}} 
current_wave_config {Untitled 8}
add_wave {{/CacheTest/test/mem_db/main_mem[22]}} 
current_wave_config {Untitled 8}
add_wave {{/CacheTest/test/mem_db/main_mem[26]}} 
current_wave_config {Untitled 8}
add_wave {{/CacheTest/test/mem_db/main_mem}} 
current_wave_config {Untitled 8}
add_wave {{/CacheTest/test/mem_db/read_data_mem}} 
current_wave_config {Untitled 8}
add_wave {{/CacheTest/test/mem_db/address_mem}} 
current_wave_config {Untitled 8}
add_wave {{/CacheTest/test/mem_db/main_mem}} 
