Source Block: hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@108:136@HdlStmFor

generate
genvar i;
genvar j;

for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane
  for(j = 0; j < 4; j = j + 1) begin : gen_word
    always @(*) begin
      ilas_lane_mem[i][j] = ilas_mem[j];
      case(j)
        1: ilas_lane_mem[i][j][4:0] = i;
        3: ilas_lane_mem[i][j][31:24] = ilas_mem[3][31:24] + i;
      endcase
    end
  end

  always @(posedge clk) begin
    if (ilas_config_rd == 1'b1) begin
      if(DATA_PATH_WIDTH == 4) begin
        ilas_config_data[i*32+31:i*32] <= ilas_lane_mem[i][ilas_config_addr];
      end else begin
        ilas_config_data[i*64+63:i*64] <= {ilas_lane_mem[i][{ilas_config_addr[0], 1'b1}], ilas_lane_mem[i][{ilas_config_addr[0], 1'b0}]};
      end
    end
  end
end
endgenerate

endmodule

Diff Content:
- 113 for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane
- 114   for(j = 0; j < 4; j = j + 1) begin : gen_word
- 115     always @(*) begin
- 116       ilas_lane_mem[i][j] = ilas_mem[j];
- 117       case(j)
- 118         1: ilas_lane_mem[i][j][4:0] = i;
- 119         3: ilas_lane_mem[i][j][31:24] = ilas_mem[3][31:24] + i;
- 120       endcase
- 122   end
- 124   always @(posedge clk) begin
- 125     if (ilas_config_rd == 1'b1) begin
- 126       if(DATA_PATH_WIDTH == 4) begin
- 127         ilas_config_data[i*32+31:i*32] <= ilas_lane_mem[i][ilas_config_addr];
- 128       end else begin
- 129         ilas_config_data[i*64+63:i*64] <= {ilas_lane_mem[i][{ilas_config_addr[0], 1'b1}], ilas_lane_mem[i][{ilas_config_addr[0], 1'b0}]};
- 133 end
+ 120   for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane
+ 120     for(j = 0; j < 4; j = j + 1) begin : gen_word
+ 120       always @(*) begin
+ 120         ilas_lane_mem[i][j] = ilas_mem[j];
+ 120         case(j)
+ 120           1: ilas_lane_mem[i][j][4:0] = i;
+ 120           3: ilas_lane_mem[i][j][31:24] = ilas_mem[3][31:24] + i;
+ 120         endcase
+ 120       end
+ 129     always @(posedge clk) begin
+ 129       if (ilas_config_rd == 1'b1) begin
+ 129         if(DATA_PATH_WIDTH == 4) begin
+ 129           ilas_config_data[i*32+31:i*32] <= ilas_lane_mem[i][ilas_config_addr];
+ 129         end else begin
+ 129           ilas_config_data[i*64+63:i*64] <= {ilas_lane_mem[i][{ilas_config_addr[0], 1'b1}], ilas_lane_mem[i][{ilas_config_addr[0], 1'b0}]};
+ 129         end

Clone Blocks:
