.NAME=CDP1875
.PINS=22
cs1
DI0
DO0
DI1
DO1
DI2
DO2
DI3
DO3
CS3
VSS
CS2
clr
DO4
DI4
DO5
DI5
DO6
DI6
DO7
DI7
VDD

This device consists of an 8-bit output port.  Data is read from
the input source and  latched when all chip enables are active.
/CLR can be used to clear the contents of the latch while the clock
input is not active.  The outputs are always active
