
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -2.19

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.10

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.10

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: final_exp[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[26]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ final_exp[3]$_DFFE_PP_/CK (DFF_X1)
     1    1.58    0.01    0.08    0.08 v final_exp[3]$_DFFE_PP_/Q (DFF_X1)
                                         final_exp[3] (net)
                  0.01    0.00    0.08 v _2621_/A (INV_X1)
     2    3.64    0.01    0.02    0.09 ^ _2621_/ZN (INV_X1)
                                         _1771_ (net)
                  0.01    0.00    0.09 ^ _4077_/A2 (NOR2_X1)
     1    1.29    0.01    0.01    0.10 v _4077_/ZN (NOR2_X1)
                                         _0060_ (net)
                  0.01    0.00    0.10 v result[26]$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ result[26]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b[10] (input port clocked by core_clock)
Endpoint: aligned_b_mant[6]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.10    0.00    0.00    0.20 v b[10] (in)
                                         b[10] (net)
                  0.00    0.00    0.20 v input34/A (BUF_X1)
     5    8.17    0.01    0.03    0.23 v input34/Z (BUF_X1)
                                         net34 (net)
                  0.01    0.00    0.23 v _2385_/A (INV_X1)
     4    9.65    0.02    0.03    0.27 ^ _2385_/ZN (INV_X1)
                                         _2086_ (net)
                  0.02    0.00    0.27 ^ _4303_/B (HA_X1)
     3    6.90    0.05    0.08    0.34 ^ _4303_/S (HA_X1)
                                         _2088_ (net)
                  0.05    0.00    0.34 ^ _3546_/A2 (NAND4_X2)
     1    6.09    0.02    0.04    0.39 v _3546_/ZN (NAND4_X2)
                                         _0936_ (net)
                  0.02    0.00    0.39 v _3547_/A4 (NOR4_X4)
     2   10.48    0.05    0.10    0.48 ^ _3547_/ZN (NOR4_X4)
                                         _0937_ (net)
                  0.05    0.00    0.48 ^ _3554_/A (OAI211_X2)
     2    7.66    0.02    0.05    0.53 v _3554_/ZN (OAI211_X2)
                                         _0944_ (net)
                  0.02    0.00    0.53 v _3590_/A2 (AND4_X2)
     2   15.69    0.01    0.05    0.58 v _3590_/ZN (AND4_X2)
                                         _0980_ (net)
                  0.01    0.00    0.58 v _3600_/A4 (NOR4_X4)
     8   29.42    0.09    0.14    0.72 ^ _3600_/ZN (NOR4_X4)
                                         _0990_ (net)
                  0.09    0.00    0.73 ^ _3602_/A (AOI21_X4)
    10   21.48    0.03    0.03    0.76 v _3602_/ZN (AOI21_X4)
                                         _0992_ (net)
                  0.03    0.00    0.76 v _3702_/A (CLKBUF_X3)
    10   22.09    0.02    0.06    0.82 v _3702_/Z (CLKBUF_X3)
                                         _1092_ (net)
                  0.02    0.00    0.82 v _4145_/S (MUX2_X1)
     2    6.05    0.02    0.07    0.88 ^ _4145_/Z (MUX2_X1)
                                         _1448_ (net)
                  0.02    0.00    0.88 ^ _4146_/A2 (NAND2_X2)
     2    8.20    0.01    0.02    0.90 v _4146_/ZN (NAND2_X2)
                                         _1449_ (net)
                  0.01    0.00    0.90 v _4248_/A3 (OAI33_X1)
     1    1.90    0.06    0.06    0.96 ^ _4248_/ZN (OAI33_X1)
                                         _1531_ (net)
                  0.06    0.00    0.96 ^ _4253_/A2 (AOI22_X1)
     1    2.48    0.02    0.02    0.99 v _4253_/ZN (AOI22_X1)
                                         _1536_ (net)
                  0.02    0.00    0.99 v _4255_/B1 (OAI33_X1)
     1    2.46    0.06    0.07    1.06 ^ _4255_/ZN (OAI33_X1)
                                         _0161_ (net)
                  0.06    0.00    1.06 ^ aligned_b_mant[6]$_SDFF_PN0_/D (DFF_X1)
                                  1.06   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ aligned_b_mant[6]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b[10] (input port clocked by core_clock)
Endpoint: aligned_b_mant[6]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.10    0.00    0.00    0.20 v b[10] (in)
                                         b[10] (net)
                  0.00    0.00    0.20 v input34/A (BUF_X1)
     5    8.17    0.01    0.03    0.23 v input34/Z (BUF_X1)
                                         net34 (net)
                  0.01    0.00    0.23 v _2385_/A (INV_X1)
     4    9.65    0.02    0.03    0.27 ^ _2385_/ZN (INV_X1)
                                         _2086_ (net)
                  0.02    0.00    0.27 ^ _4303_/B (HA_X1)
     3    6.90    0.05    0.08    0.34 ^ _4303_/S (HA_X1)
                                         _2088_ (net)
                  0.05    0.00    0.34 ^ _3546_/A2 (NAND4_X2)
     1    6.09    0.02    0.04    0.39 v _3546_/ZN (NAND4_X2)
                                         _0936_ (net)
                  0.02    0.00    0.39 v _3547_/A4 (NOR4_X4)
     2   10.48    0.05    0.10    0.48 ^ _3547_/ZN (NOR4_X4)
                                         _0937_ (net)
                  0.05    0.00    0.48 ^ _3554_/A (OAI211_X2)
     2    7.66    0.02    0.05    0.53 v _3554_/ZN (OAI211_X2)
                                         _0944_ (net)
                  0.02    0.00    0.53 v _3590_/A2 (AND4_X2)
     2   15.69    0.01    0.05    0.58 v _3590_/ZN (AND4_X2)
                                         _0980_ (net)
                  0.01    0.00    0.58 v _3600_/A4 (NOR4_X4)
     8   29.42    0.09    0.14    0.72 ^ _3600_/ZN (NOR4_X4)
                                         _0990_ (net)
                  0.09    0.00    0.73 ^ _3602_/A (AOI21_X4)
    10   21.48    0.03    0.03    0.76 v _3602_/ZN (AOI21_X4)
                                         _0992_ (net)
                  0.03    0.00    0.76 v _3702_/A (CLKBUF_X3)
    10   22.09    0.02    0.06    0.82 v _3702_/Z (CLKBUF_X3)
                                         _1092_ (net)
                  0.02    0.00    0.82 v _4145_/S (MUX2_X1)
     2    6.05    0.02    0.07    0.88 ^ _4145_/Z (MUX2_X1)
                                         _1448_ (net)
                  0.02    0.00    0.88 ^ _4146_/A2 (NAND2_X2)
     2    8.20    0.01    0.02    0.90 v _4146_/ZN (NAND2_X2)
                                         _1449_ (net)
                  0.01    0.00    0.90 v _4248_/A3 (OAI33_X1)
     1    1.90    0.06    0.06    0.96 ^ _4248_/ZN (OAI33_X1)
                                         _1531_ (net)
                  0.06    0.00    0.96 ^ _4253_/A2 (AOI22_X1)
     1    2.48    0.02    0.02    0.99 v _4253_/ZN (AOI22_X1)
                                         _1536_ (net)
                  0.02    0.00    0.99 v _4255_/B1 (OAI33_X1)
     1    2.46    0.06    0.07    1.06 ^ _4255_/ZN (OAI33_X1)
                                         _0161_ (net)
                  0.06    0.00    1.06 ^ aligned_b_mant[6]$_SDFF_PN0_/D (DFF_X1)
                                  1.06   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ aligned_b_mant[6]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.10380654782056808

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5229

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
6.3605780601501465

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5540

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 45

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: add_result[23]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: final_mant[13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ add_result[23]$_SDFF_PP0_/CK (DFF_X2)
   0.08    0.08 v add_result[23]$_SDFF_PP0_/QN (DFF_X2)
   0.04    0.13 v _2355_/Z (CLKBUF_X2)
   0.03    0.15 ^ _2360_/ZN (INV_X1)
   0.01    0.16 v _2362_/ZN (NOR3_X1)
   0.08    0.24 v _2363_/ZN (OR3_X1)
   0.04    0.28 v _2364_/Z (BUF_X2)
   0.05    0.33 v _2365_/Z (CLKBUF_X3)
   0.05    0.38 v _2366_/Z (CLKBUF_X3)
   0.04    0.42 ^ _2367_/ZN (INV_X1)
   0.05    0.47 ^ _4318_/S (HA_X1)
   0.01    0.49 v _2453_/ZN (INV_X1)
   0.04    0.53 ^ _2455_/ZN (AOI21_X1)
   0.02    0.54 v _2456_/ZN (NOR2_X1)
   0.04    0.58 ^ _2459_/ZN (OAI21_X2)
   0.04    0.62 ^ _2460_/ZN (AND2_X1)
   0.04    0.66 ^ _2461_/Z (BUF_X4)
   0.03    0.68 v _2737_/ZN (OAI21_X1)
   0.07    0.75 ^ _2744_/ZN (AOI221_X2)
   0.02    0.77 v _2748_/ZN (AOI21_X1)
   0.03    0.80 ^ _2749_/ZN (OAI21_X1)
   0.02    0.82 v _2750_/ZN (OAI21_X1)
   0.06    0.88 v _2751_/Z (MUX2_X1)
   0.00    0.88 v final_mant[13]$_DFFE_PP_/D (DFF_X1)
           0.88   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ final_mant[13]$_DFFE_PP_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.88   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: final_exp[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[26]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ final_exp[3]$_DFFE_PP_/CK (DFF_X1)
   0.08    0.08 v final_exp[3]$_DFFE_PP_/Q (DFF_X1)
   0.02    0.09 ^ _2621_/ZN (INV_X1)
   0.01    0.10 v _4077_/ZN (NOR2_X1)
   0.00    0.10 v result[26]$_SDFF_PN0_/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ result[26]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.0618

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1048

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-9.870032

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.45e-03   1.66e-04   1.37e-05   1.63e-03  27.0%
Combinational          2.19e-03   2.12e-03   7.99e-05   4.40e-03  73.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.64e-03   2.29e-03   9.36e-05   6.02e-03 100.0%
                          60.4%      38.0%       1.6%
