# 8bitprefixadder
This repository contains the Test bench and Design code for a Parallel 8-bit Prefix Adder.
Test Bench : 
  https://github.com/serval19/8bitprefixadder/blob/main/verilogcode/testbench.verilog
Design : 
  https://github.com/serval19/8bitprefixadder/blob/main/verilogcode/design.verilog

