Simulator report for Lab2v11
Fri Nov 07 13:37:46 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 91 nodes     ;
; Simulation Coverage         ;      65.93 % ;
; Total Number of Transitions ; 615          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                           ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                                     ; Setting         ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+
; Simulation mode                                                                            ; Functional      ; Timing        ;
; Start time                                                                                 ; 0 ns            ; 0 ns          ;
; Simulation results format                                                                  ; CVWF            ;               ;
; Vector input source                                                                        ; RAM5x2_3dWF.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On              ; On            ;
; Check outputs                                                                              ; Off             ; Off           ;
; Report simulation coverage                                                                 ; On              ; On            ;
; Display complete 1/0 value coverage report                                                 ; On              ; On            ;
; Display missing 1-value coverage report                                                    ; On              ; On            ;
; Display missing 0-value coverage report                                                    ; On              ; On            ;
; Detect setup and hold time violations                                                      ; Off             ; Off           ;
; Detect glitches                                                                            ; Off             ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off             ; Off           ;
; Generate Signal Activity File                                                              ; Off             ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off             ; Off           ;
; Group bus channels in simulation results                                                   ; Off             ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On              ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE      ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off             ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off             ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto            ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      65.93 % ;
; Total nodes checked                                 ; 91           ;
; Total output ports checked                          ; 91           ;
; Total output ports with complete 1/0-value coverage ; 60           ;
; Total output ports with no 1/0-value coverage       ; 12           ;
; Total output ports with no 1-value coverage         ; 17           ;
; Total output ports with no 0-value coverage         ; 26           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                     ; Output Port Name                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |RAM5x2_3D|Do[1]                                                                                                              ; |RAM5x2_3D|Do[1]                                                                                                              ; pin_out          ;
; |RAM5x2_3D|Do[0]                                                                                                              ; |RAM5x2_3D|Do[0]                                                                                                              ; pin_out          ;
; |RAM5x2_3D|Do~0                                                                                                               ; |RAM5x2_3D|Do~0                                                                                                               ; out0             ;
; |RAM5x2_3D|Do~1                                                                                                               ; |RAM5x2_3D|Do~1                                                                                                               ; out0             ;
; |RAM5x2_3D|inst2                                                                                                              ; |RAM5x2_3D|inst2                                                                                                              ; out0             ;
; |RAM5x2_3D|A[2]                                                                                                               ; |RAM5x2_3D|A[2]                                                                                                               ; out              ;
; |RAM5x2_3D|A[1]                                                                                                               ; |RAM5x2_3D|A[1]                                                                                                               ; out              ;
; |RAM5x2_3D|A[0]                                                                                                               ; |RAM5x2_3D|A[0]                                                                                                               ; out              ;
; |RAM5x2_3D|W                                                                                                                  ; |RAM5x2_3D|W                                                                                                                  ; out              ;
; |RAM5x2_3D|R                                                                                                                  ; |RAM5x2_3D|R                                                                                                                  ; out              ;
; |RAM5x2_3D|C                                                                                                                  ; |RAM5x2_3D|C                                                                                                                  ; out              ;
; |RAM5x2_3D|D[1]                                                                                                               ; |RAM5x2_3D|D[1]                                                                                                               ; out              ;
; |RAM5x2_3D|D[0]                                                                                                               ; |RAM5x2_3D|D[0]                                                                                                               ; out              ;
; |RAM5x2_3D|inst3                                                                                                              ; |RAM5x2_3D|inst3                                                                                                              ; out0             ;
; |RAM5x2_3D|inst7                                                                                                              ; |RAM5x2_3D|inst7                                                                                                              ; out0             ;
; |RAM5x2_3D|inst8                                                                                                              ; |RAM5x2_3D|inst8                                                                                                              ; out0             ;
; |RAM5x2_3D|inst9                                                                                                              ; |RAM5x2_3D|inst9                                                                                                              ; out0             ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|inst2                                                                                   ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|inst2                                                                                   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|inst3                                                                                   ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|inst3                                                                                   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1 ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout   ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|inst2                                                                                    ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|inst2                                                                                    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|inst3                                                                                    ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|inst3                                                                                    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0  ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|inst2                                                                                   ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|inst2                                                                                   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|inst3                                                                                   ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|inst3                                                                                   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|inst2                                                                                    ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|inst2                                                                                    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|inst3                                                                                    ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|inst3                                                                                    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|inst2                                                                                   ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|inst2                                                                                   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|inst3                                                                                   ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|inst3                                                                                   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1 ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout   ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|inst2                                                                                    ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|inst2                                                                                    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|inst3                                                                                    ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|inst3                                                                                    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0  ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout    ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|inst2                                                                                   ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|inst2                                                                                   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|inst3                                                                                   ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|inst3                                                                                   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1 ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|inst2                                                                                    ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|inst2                                                                                    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|inst3                                                                                    ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|inst3                                                                                    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0  ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout    ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout    ; out0             ;
; |RAM5x2_3D|dc2x4:inst10|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]                               ; |RAM5x2_3D|dc2x4:inst10|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]                               ; out0             ;
; |RAM5x2_3D|dc2x4:inst10|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]                                ; |RAM5x2_3D|dc2x4:inst10|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]                                ; out0             ;
; |RAM5x2_3D|dc2x4:inst10|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]                               ; |RAM5x2_3D|dc2x4:inst10|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]                               ; out0             ;
; |RAM5x2_3D|dc2x4:inst10|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]                               ; |RAM5x2_3D|dc2x4:inst10|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]                               ; out0             ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|inst2                                                                                    ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|inst2                                                                                    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|inst3                                                                                    ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|inst3                                                                                    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0  ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout    ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|inst2                                                                                     ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|inst2                                                                                     ; out0             ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|inst3                                                                                     ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|inst3                                                                                     ; out0             ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1   ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout     ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout     ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                     ; Output Port Name                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|inst8                                                                                   ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|inst8                                                                                   ; out              ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|inst1                                                                                   ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|inst1                                                                                   ; regout           ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1 ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout   ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|inst8                                                                                    ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|inst8                                                                                    ; out              ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|inst1                                                                                    ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|inst1                                                                                    ; regout           ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0  ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout    ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|inst8                                                                                    ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|inst8                                                                                    ; out              ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|inst1                                                                                    ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|inst1                                                                                    ; regout           ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|inst8                                                                                    ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|inst8                                                                                    ; out              ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|inst1                                                                                    ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|inst1                                                                                    ; regout           ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0   ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0   ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                     ; Output Port Name                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|inst8                                                                                   ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|inst8                                                                                   ; out              ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|inst1                                                                                   ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst1|inst1                                                                                   ; regout           ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|inst8                                                                                    ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|inst8                                                                                    ; out              ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|inst1                                                                                    ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|inst1                                                                                    ; regout           ;
; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout    ; |RAM5x2_3D|RAM1x2:inst6|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|inst1                                                                                   ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|inst1                                                                                   ; regout           ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1 ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout   ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|inst1                                                                                    ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|inst1                                                                                    ; regout           ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0  ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout    ; |RAM5x2_3D|RAM1x2:inst5|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout    ; out0             ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|inst8                                                                                   ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|inst8                                                                                   ; out              ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|inst1                                                                                   ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst1|inst1                                                                                   ; regout           ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|inst8                                                                                    ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|inst8                                                                                    ; out              ;
; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|inst1                                                                                    ; |RAM5x2_3D|RAM1x2:inst4|RAM1x1D:inst|inst1                                                                                    ; regout           ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|inst8                                                                                   ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|inst8                                                                                   ; out              ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|inst1                                                                                   ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|inst1                                                                                   ; regout           ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout   ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|inst1                                                                                    ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|inst1                                                                                    ; regout           ;
; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; |RAM5x2_3D|RAM1x2:inst1|RAM1x1D:inst|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|inst1                                                                                    ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|inst1                                                                                    ; regout           ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst1|lpm_mux2x1:inst|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1  ; out0             ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|inst8                                                                                     ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|inst8                                                                                     ; out              ;
; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|inst1                                                                                     ; |RAM5x2_3D|RAM1x2:inst|RAM1x1D:inst|inst1                                                                                     ; regout           ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 07 13:37:46 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab2v11 -c Lab2v11
Info: Using vector source file "C:/Users/Zupreme/Documents/Lab2/RAM5x2_3dWF.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      65.93 %
Info: Number of transitions in simulation is 615
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 142 megabytes
    Info: Processing ended: Fri Nov 07 13:37:46 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


