
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/coerce.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__flatcc_fb_coerce_scalar_type>:
   0:	push	{fp, lr}
   4:	mov	fp, sp
   8:	sub	sp, sp, #64	; 0x40
   c:	str	r0, [fp, #-8]
  10:	str	r1, [fp, #-12]
  14:	str	r2, [fp, #-16]
  18:	str	r3, [fp, #-20]	; 0xffffffec
  1c:	ldr	r0, [fp, #-20]	; 0xffffffec
  20:	ldrsh	r0, [r0, #8]
  24:	cmp	r0, #0
  28:	bne	38 <__flatcc_fb_coerce_scalar_type+0x38>
  2c:	movw	r0, #0
  30:	str	r0, [fp, #-4]
  34:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
  38:	ldr	r0, [fp, #-20]	; 0xffffffec
  3c:	ldrh	r0, [r0, #8]
  40:	cmp	r0, #4
  44:	bne	68 <__flatcc_fb_coerce_scalar_type+0x68>
  48:	ldr	r0, [fp, #-20]	; 0xffffffec
  4c:	ldr	r0, [r0, #4]
  50:	cmp	r0, #0
  54:	bmi	68 <__flatcc_fb_coerce_scalar_type+0x68>
  58:	b	5c <__flatcc_fb_coerce_scalar_type+0x5c>
  5c:	ldr	r0, [fp, #-20]	; 0xffffffec
  60:	mov	r1, #5
  64:	strh	r1, [r0, #8]
  68:	ldr	r0, [fp, #-20]	; 0xffffffec
  6c:	ldrh	r0, [r0, #8]
  70:	cmp	r0, #1
  74:	bne	84 <__flatcc_fb_coerce_scalar_type+0x84>
  78:	movw	r0, #0
  7c:	str	r0, [fp, #-4]
  80:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
  84:	ldr	r0, [fp, #-20]	; 0xffffffec
  88:	ldrh	r0, [r0, #8]
  8c:	cmp	r0, #6
  90:	bne	134 <__flatcc_fb_coerce_scalar_type+0x134>
  94:	ldr	r0, [fp, #-16]
  98:	cmp	r0, #5
  9c:	beq	134 <__flatcc_fb_coerce_scalar_type+0x134>
  a0:	ldr	r0, [fp, #-8]
  a4:	ldr	r0, [r0, #144]	; 0x90
  a8:	cmp	r0, #0
  ac:	beq	134 <__flatcc_fb_coerce_scalar_type+0x134>
  b0:	ldr	r0, [fp, #-20]	; 0xffffffec
  b4:	mov	r1, #5
  b8:	strh	r1, [r0, #8]
  bc:	ldr	r0, [fp, #-20]	; 0xffffffec
  c0:	ldrb	r1, [r0]
  c4:	mov	r2, #0
  c8:	str	r2, [r0, #4]
  cc:	str	r1, [r0]
  d0:	ldr	r0, [fp, #-20]	; 0xffffffec
  d4:	ldr	r1, [r0]
  d8:	ldr	r0, [r0, #4]
  dc:	eor	r1, r1, #1
  e0:	orr	r0, r1, r0
  e4:	cmp	r0, #0
  e8:	beq	10c <__flatcc_fb_coerce_scalar_type+0x10c>
  ec:	b	f0 <__flatcc_fb_coerce_scalar_type+0xf0>
  f0:	ldr	r0, [fp, #-20]	; 0xffffffec
  f4:	ldr	r1, [r0]
  f8:	ldr	r0, [r0, #4]
  fc:	orr	r0, r1, r0
 100:	cmp	r0, #0
 104:	bne	110 <__flatcc_fb_coerce_scalar_type+0x110>
 108:	b	10c <__flatcc_fb_coerce_scalar_type+0x10c>
 10c:	b	130 <__flatcc_fb_coerce_scalar_type+0x130>
 110:	movw	r0, #0
 114:	movt	r0, #0
 118:	movw	r1, #0
 11c:	movt	r1, #0
 120:	movw	r2, #52	; 0x34
 124:	movw	r3, #0
 128:	movt	r3, #0
 12c:	bl	0 <__assert_fail>
 130:	b	134 <__flatcc_fb_coerce_scalar_type+0x134>
 134:	ldr	r0, [fp, #-16]
 138:	sub	r0, r0, #1
 13c:	cmp	r0, #10
 140:	str	r0, [sp, #24]
 144:	bhi	b5c <__flatcc_fb_coerce_scalar_type+0xb5c>
 148:	add	r0, pc, #8
 14c:	ldr	r1, [sp, #24]
 150:	ldr	r0, [r0, r1, lsl #2]
 154:	mov	pc, r0
 158:	.word	0x00000184
 15c:	.word	0x000001cc
 160:	.word	0x00000254
 164:	.word	0x000002e4
 168:	.word	0x0000073c
 16c:	.word	0x00000374
 170:	.word	0x00000424
 174:	.word	0x0000052c
 178:	.word	0x00000634
 17c:	.word	0x000007f4
 180:	.word	0x000009ac
 184:	ldr	r0, [fp, #-20]	; 0xffffffec
 188:	ldrh	r0, [r0, #8]
 18c:	cmp	r0, #5
 190:	beq	1c0 <__flatcc_fb_coerce_scalar_type+0x1c0>
 194:	ldr	r0, [fp, #-8]
 198:	ldr	r1, [fp, #-12]
 19c:	movw	r2, #0
 1a0:	movt	r2, #0
 1a4:	bl	b90 <error_sym>
 1a8:	ldr	r0, [fp, #-20]	; 0xffffffec
 1ac:	movw	r1, #1
 1b0:	strh	r1, [r0, #8]
 1b4:	mvn	r0, #0
 1b8:	str	r0, [fp, #-4]
 1bc:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 1c0:	movw	r0, #0
 1c4:	str	r0, [fp, #-4]
 1c8:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 1cc:	ldr	r0, [fp, #-20]	; 0xffffffec
 1d0:	ldrh	r0, [r0, #8]
 1d4:	cmp	r0, #5
 1d8:	beq	208 <__flatcc_fb_coerce_scalar_type+0x208>
 1dc:	ldr	r0, [fp, #-8]
 1e0:	ldr	r1, [fp, #-12]
 1e4:	movw	r2, #0
 1e8:	movt	r2, #0
 1ec:	bl	b90 <error_sym>
 1f0:	ldr	r0, [fp, #-20]	; 0xffffffec
 1f4:	movw	r1, #1
 1f8:	strh	r1, [r0, #8]
 1fc:	mvn	r0, #0
 200:	str	r0, [fp, #-4]
 204:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 208:	ldr	r0, [fp, #-20]	; 0xffffffec
 20c:	ldr	r0, [r0, #4]
 210:	cmp	r0, #0
 214:	beq	248 <__flatcc_fb_coerce_scalar_type+0x248>
 218:	b	21c <__flatcc_fb_coerce_scalar_type+0x21c>
 21c:	ldr	r0, [fp, #-8]
 220:	ldr	r1, [fp, #-12]
 224:	movw	r2, #0
 228:	movt	r2, #0
 22c:	bl	b90 <error_sym>
 230:	ldr	r0, [fp, #-20]	; 0xffffffec
 234:	movw	r1, #1
 238:	strh	r1, [r0, #8]
 23c:	mvn	r0, #0
 240:	str	r0, [fp, #-4]
 244:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 248:	movw	r0, #0
 24c:	str	r0, [fp, #-4]
 250:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 254:	ldr	r0, [fp, #-20]	; 0xffffffec
 258:	ldrh	r0, [r0, #8]
 25c:	cmp	r0, #5
 260:	beq	290 <__flatcc_fb_coerce_scalar_type+0x290>
 264:	ldr	r0, [fp, #-8]
 268:	ldr	r1, [fp, #-12]
 26c:	movw	r2, #0
 270:	movt	r2, #0
 274:	bl	b90 <error_sym>
 278:	ldr	r0, [fp, #-20]	; 0xffffffec
 27c:	movw	r1, #1
 280:	strh	r1, [r0, #8]
 284:	mvn	r0, #0
 288:	str	r0, [fp, #-4]
 28c:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 290:	ldr	r0, [fp, #-20]	; 0xffffffec
 294:	ldr	r1, [r0]
 298:	ldr	r0, [r0, #4]
 29c:	subs	r1, r1, #65536	; 0x10000
 2a0:	sbcs	r0, r0, #0
 2a4:	bcc	2d8 <__flatcc_fb_coerce_scalar_type+0x2d8>
 2a8:	b	2ac <__flatcc_fb_coerce_scalar_type+0x2ac>
 2ac:	ldr	r0, [fp, #-8]
 2b0:	ldr	r1, [fp, #-12]
 2b4:	movw	r2, #0
 2b8:	movt	r2, #0
 2bc:	bl	b90 <error_sym>
 2c0:	ldr	r0, [fp, #-20]	; 0xffffffec
 2c4:	movw	r1, #1
 2c8:	strh	r1, [r0, #8]
 2cc:	mvn	r0, #0
 2d0:	str	r0, [fp, #-4]
 2d4:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 2d8:	movw	r0, #0
 2dc:	str	r0, [fp, #-4]
 2e0:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 2e4:	ldr	r0, [fp, #-20]	; 0xffffffec
 2e8:	ldrh	r0, [r0, #8]
 2ec:	cmp	r0, #5
 2f0:	beq	320 <__flatcc_fb_coerce_scalar_type+0x320>
 2f4:	ldr	r0, [fp, #-8]
 2f8:	ldr	r1, [fp, #-12]
 2fc:	movw	r2, #0
 300:	movt	r2, #0
 304:	bl	b90 <error_sym>
 308:	ldr	r0, [fp, #-20]	; 0xffffffec
 30c:	movw	r1, #1
 310:	strh	r1, [r0, #8]
 314:	mvn	r0, #0
 318:	str	r0, [fp, #-4]
 31c:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 320:	ldr	r0, [fp, #-20]	; 0xffffffec
 324:	ldr	r1, [r0]
 328:	ldr	r0, [r0, #4]
 32c:	subs	r1, r1, #256	; 0x100
 330:	sbcs	r0, r0, #0
 334:	bcc	368 <__flatcc_fb_coerce_scalar_type+0x368>
 338:	b	33c <__flatcc_fb_coerce_scalar_type+0x33c>
 33c:	ldr	r0, [fp, #-8]
 340:	ldr	r1, [fp, #-12]
 344:	movw	r2, #0
 348:	movt	r2, #0
 34c:	bl	b90 <error_sym>
 350:	ldr	r0, [fp, #-20]	; 0xffffffec
 354:	movw	r1, #1
 358:	strh	r1, [r0, #8]
 35c:	mvn	r0, #0
 360:	str	r0, [fp, #-4]
 364:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 368:	movw	r0, #0
 36c:	str	r0, [fp, #-4]
 370:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 374:	ldr	r0, [fp, #-20]	; 0xffffffec
 378:	ldrh	r0, [r0, #8]
 37c:	cmp	r0, #4
 380:	bne	390 <__flatcc_fb_coerce_scalar_type+0x390>
 384:	movw	r0, #0
 388:	str	r0, [fp, #-4]
 38c:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 390:	ldr	r0, [fp, #-20]	; 0xffffffec
 394:	ldrh	r0, [r0, #8]
 398:	cmp	r0, #5
 39c:	bne	3f8 <__flatcc_fb_coerce_scalar_type+0x3f8>
 3a0:	ldr	r0, [fp, #-20]	; 0xffffffec
 3a4:	ldr	r0, [r0, #4]
 3a8:	cmn	r0, #1
 3ac:	bgt	3e0 <__flatcc_fb_coerce_scalar_type+0x3e0>
 3b0:	b	3b4 <__flatcc_fb_coerce_scalar_type+0x3b4>
 3b4:	ldr	r0, [fp, #-8]
 3b8:	ldr	r1, [fp, #-12]
 3bc:	movw	r2, #0
 3c0:	movt	r2, #0
 3c4:	bl	b90 <error_sym>
 3c8:	ldr	r0, [fp, #-20]	; 0xffffffec
 3cc:	movw	r1, #1
 3d0:	strh	r1, [r0, #8]
 3d4:	mvn	r0, #0
 3d8:	str	r0, [fp, #-4]
 3dc:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 3e0:	ldr	r0, [fp, #-20]	; 0xffffffec
 3e4:	movw	r1, #4
 3e8:	strh	r1, [r0, #8]
 3ec:	movw	r0, #0
 3f0:	str	r0, [fp, #-4]
 3f4:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 3f8:	ldr	r0, [fp, #-8]
 3fc:	ldr	r1, [fp, #-12]
 400:	movw	r2, #0
 404:	movt	r2, #0
 408:	bl	b90 <error_sym>
 40c:	ldr	r0, [fp, #-20]	; 0xffffffec
 410:	movw	r1, #1
 414:	strh	r1, [r0, #8]
 418:	mvn	r0, #0
 41c:	str	r0, [fp, #-4]
 420:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 424:	ldr	r0, [fp, #-20]	; 0xffffffec
 428:	ldrh	r0, [r0, #8]
 42c:	cmp	r0, #4
 430:	bne	490 <__flatcc_fb_coerce_scalar_type+0x490>
 434:	ldr	r0, [fp, #-20]	; 0xffffffec
 438:	ldr	r1, [r0]
 43c:	ldr	r0, [r0, #4]
 440:	mvn	r2, #-2147483648	; 0x80000000
 444:	subs	r1, r2, r1
 448:	mvn	r2, #0
 44c:	sbcs	r0, r2, r0
 450:	blt	484 <__flatcc_fb_coerce_scalar_type+0x484>
 454:	b	458 <__flatcc_fb_coerce_scalar_type+0x458>
 458:	ldr	r0, [fp, #-8]
 45c:	ldr	r1, [fp, #-12]
 460:	movw	r2, #0
 464:	movt	r2, #0
 468:	bl	b90 <error_sym>
 46c:	ldr	r0, [fp, #-20]	; 0xffffffec
 470:	movw	r1, #1
 474:	strh	r1, [r0, #8]
 478:	mvn	r0, #0
 47c:	str	r0, [fp, #-4]
 480:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 484:	movw	r0, #0
 488:	str	r0, [fp, #-4]
 48c:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 490:	ldr	r0, [fp, #-20]	; 0xffffffec
 494:	ldrh	r0, [r0, #8]
 498:	cmp	r0, #5
 49c:	bne	500 <__flatcc_fb_coerce_scalar_type+0x500>
 4a0:	ldr	r0, [fp, #-20]	; 0xffffffec
 4a4:	ldr	r1, [r0]
 4a8:	ldr	r0, [r0, #4]
 4ac:	subs	r1, r1, #-2147483648	; 0x80000000
 4b0:	sbcs	r0, r0, #0
 4b4:	blt	4e8 <__flatcc_fb_coerce_scalar_type+0x4e8>
 4b8:	b	4bc <__flatcc_fb_coerce_scalar_type+0x4bc>
 4bc:	ldr	r0, [fp, #-8]
 4c0:	ldr	r1, [fp, #-12]
 4c4:	movw	r2, #0
 4c8:	movt	r2, #0
 4cc:	bl	b90 <error_sym>
 4d0:	ldr	r0, [fp, #-20]	; 0xffffffec
 4d4:	movw	r1, #1
 4d8:	strh	r1, [r0, #8]
 4dc:	mvn	r0, #0
 4e0:	str	r0, [fp, #-4]
 4e4:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 4e8:	ldr	r0, [fp, #-20]	; 0xffffffec
 4ec:	movw	r1, #4
 4f0:	strh	r1, [r0, #8]
 4f4:	movw	r0, #0
 4f8:	str	r0, [fp, #-4]
 4fc:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 500:	ldr	r0, [fp, #-8]
 504:	ldr	r1, [fp, #-12]
 508:	movw	r2, #0
 50c:	movt	r2, #0
 510:	bl	b90 <error_sym>
 514:	ldr	r0, [fp, #-20]	; 0xffffffec
 518:	movw	r1, #1
 51c:	strh	r1, [r0, #8]
 520:	mvn	r0, #0
 524:	str	r0, [fp, #-4]
 528:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 52c:	ldr	r0, [fp, #-20]	; 0xffffffec
 530:	ldrh	r0, [r0, #8]
 534:	cmp	r0, #4
 538:	bne	598 <__flatcc_fb_coerce_scalar_type+0x598>
 53c:	ldr	r0, [fp, #-20]	; 0xffffffec
 540:	ldr	r1, [r0]
 544:	ldr	r0, [r0, #4]
 548:	mvn	r2, #32768	; 0x8000
 54c:	subs	r1, r2, r1
 550:	mvn	r2, #0
 554:	sbcs	r0, r2, r0
 558:	blt	58c <__flatcc_fb_coerce_scalar_type+0x58c>
 55c:	b	560 <__flatcc_fb_coerce_scalar_type+0x560>
 560:	ldr	r0, [fp, #-8]
 564:	ldr	r1, [fp, #-12]
 568:	movw	r2, #0
 56c:	movt	r2, #0
 570:	bl	b90 <error_sym>
 574:	ldr	r0, [fp, #-20]	; 0xffffffec
 578:	movw	r1, #1
 57c:	strh	r1, [r0, #8]
 580:	mvn	r0, #0
 584:	str	r0, [fp, #-4]
 588:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 58c:	movw	r0, #0
 590:	str	r0, [fp, #-4]
 594:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 598:	ldr	r0, [fp, #-20]	; 0xffffffec
 59c:	ldrh	r0, [r0, #8]
 5a0:	cmp	r0, #5
 5a4:	bne	608 <__flatcc_fb_coerce_scalar_type+0x608>
 5a8:	ldr	r0, [fp, #-20]	; 0xffffffec
 5ac:	ldr	r1, [r0]
 5b0:	ldr	r0, [r0, #4]
 5b4:	subs	r1, r1, #32768	; 0x8000
 5b8:	sbcs	r0, r0, #0
 5bc:	blt	5f0 <__flatcc_fb_coerce_scalar_type+0x5f0>
 5c0:	b	5c4 <__flatcc_fb_coerce_scalar_type+0x5c4>
 5c4:	ldr	r0, [fp, #-8]
 5c8:	ldr	r1, [fp, #-12]
 5cc:	movw	r2, #0
 5d0:	movt	r2, #0
 5d4:	bl	b90 <error_sym>
 5d8:	ldr	r0, [fp, #-20]	; 0xffffffec
 5dc:	movw	r1, #1
 5e0:	strh	r1, [r0, #8]
 5e4:	mvn	r0, #0
 5e8:	str	r0, [fp, #-4]
 5ec:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 5f0:	ldr	r0, [fp, #-20]	; 0xffffffec
 5f4:	movw	r1, #4
 5f8:	strh	r1, [r0, #8]
 5fc:	movw	r0, #0
 600:	str	r0, [fp, #-4]
 604:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 608:	ldr	r0, [fp, #-8]
 60c:	ldr	r1, [fp, #-12]
 610:	movw	r2, #0
 614:	movt	r2, #0
 618:	bl	b90 <error_sym>
 61c:	ldr	r0, [fp, #-20]	; 0xffffffec
 620:	movw	r1, #1
 624:	strh	r1, [r0, #8]
 628:	mvn	r0, #0
 62c:	str	r0, [fp, #-4]
 630:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 634:	ldr	r0, [fp, #-20]	; 0xffffffec
 638:	ldrh	r0, [r0, #8]
 63c:	cmp	r0, #4
 640:	bne	6a0 <__flatcc_fb_coerce_scalar_type+0x6a0>
 644:	ldr	r0, [fp, #-20]	; 0xffffffec
 648:	ldr	r1, [r0]
 64c:	ldr	r0, [r0, #4]
 650:	mvn	r2, #128	; 0x80
 654:	subs	r1, r2, r1
 658:	mvn	r2, #0
 65c:	sbcs	r0, r2, r0
 660:	blt	694 <__flatcc_fb_coerce_scalar_type+0x694>
 664:	b	668 <__flatcc_fb_coerce_scalar_type+0x668>
 668:	ldr	r0, [fp, #-8]
 66c:	ldr	r1, [fp, #-12]
 670:	movw	r2, #0
 674:	movt	r2, #0
 678:	bl	b90 <error_sym>
 67c:	ldr	r0, [fp, #-20]	; 0xffffffec
 680:	movw	r1, #1
 684:	strh	r1, [r0, #8]
 688:	mvn	r0, #0
 68c:	str	r0, [fp, #-4]
 690:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 694:	movw	r0, #0
 698:	str	r0, [fp, #-4]
 69c:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 6a0:	ldr	r0, [fp, #-20]	; 0xffffffec
 6a4:	ldrh	r0, [r0, #8]
 6a8:	cmp	r0, #5
 6ac:	bne	710 <__flatcc_fb_coerce_scalar_type+0x710>
 6b0:	ldr	r0, [fp, #-20]	; 0xffffffec
 6b4:	ldr	r1, [r0]
 6b8:	ldr	r0, [r0, #4]
 6bc:	subs	r1, r1, #128	; 0x80
 6c0:	sbcs	r0, r0, #0
 6c4:	blt	6f8 <__flatcc_fb_coerce_scalar_type+0x6f8>
 6c8:	b	6cc <__flatcc_fb_coerce_scalar_type+0x6cc>
 6cc:	ldr	r0, [fp, #-8]
 6d0:	ldr	r1, [fp, #-12]
 6d4:	movw	r2, #0
 6d8:	movt	r2, #0
 6dc:	bl	b90 <error_sym>
 6e0:	ldr	r0, [fp, #-20]	; 0xffffffec
 6e4:	movw	r1, #1
 6e8:	strh	r1, [r0, #8]
 6ec:	mvn	r0, #0
 6f0:	str	r0, [fp, #-4]
 6f4:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 6f8:	ldr	r0, [fp, #-20]	; 0xffffffec
 6fc:	movw	r1, #4
 700:	strh	r1, [r0, #8]
 704:	movw	r0, #0
 708:	str	r0, [fp, #-4]
 70c:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 710:	ldr	r0, [fp, #-8]
 714:	ldr	r1, [fp, #-12]
 718:	movw	r2, #0
 71c:	movt	r2, #0
 720:	bl	b90 <error_sym>
 724:	ldr	r0, [fp, #-20]	; 0xffffffec
 728:	movw	r1, #1
 72c:	strh	r1, [r0, #8]
 730:	mvn	r0, #0
 734:	str	r0, [fp, #-4]
 738:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 73c:	ldr	r0, [fp, #-20]	; 0xffffffec
 740:	ldrh	r0, [r0, #8]
 744:	cmp	r0, #5
 748:	bne	7a8 <__flatcc_fb_coerce_scalar_type+0x7a8>
 74c:	ldr	r0, [fp, #-8]
 750:	ldr	r0, [r0, #144]	; 0x90
 754:	cmp	r0, #0
 758:	beq	7a8 <__flatcc_fb_coerce_scalar_type+0x7a8>
 75c:	ldr	r0, [fp, #-20]	; 0xffffffec
 760:	ldr	r1, [r0]
 764:	ldr	r0, [r0, #4]
 768:	subs	r1, r1, #2
 76c:	sbcs	r0, r0, #0
 770:	bcc	7a4 <__flatcc_fb_coerce_scalar_type+0x7a4>
 774:	b	778 <__flatcc_fb_coerce_scalar_type+0x778>
 778:	ldr	r0, [fp, #-8]
 77c:	ldr	r1, [fp, #-12]
 780:	movw	r2, #0
 784:	movt	r2, #0
 788:	bl	b90 <error_sym>
 78c:	ldr	r0, [fp, #-20]	; 0xffffffec
 790:	movw	r1, #1
 794:	strh	r1, [r0, #8]
 798:	mvn	r0, #0
 79c:	str	r0, [fp, #-4]
 7a0:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 7a4:	b	7e8 <__flatcc_fb_coerce_scalar_type+0x7e8>
 7a8:	ldr	r0, [fp, #-20]	; 0xffffffec
 7ac:	ldrh	r0, [r0, #8]
 7b0:	cmp	r0, #6
 7b4:	beq	7e4 <__flatcc_fb_coerce_scalar_type+0x7e4>
 7b8:	ldr	r0, [fp, #-8]
 7bc:	ldr	r1, [fp, #-12]
 7c0:	movw	r2, #0
 7c4:	movt	r2, #0
 7c8:	bl	b90 <error_sym>
 7cc:	ldr	r0, [fp, #-20]	; 0xffffffec
 7d0:	movw	r1, #1
 7d4:	strh	r1, [r0, #8]
 7d8:	mvn	r0, #0
 7dc:	str	r0, [fp, #-4]
 7e0:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 7e4:	b	7e8 <__flatcc_fb_coerce_scalar_type+0x7e8>
 7e8:	movw	r0, #0
 7ec:	str	r0, [fp, #-4]
 7f0:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 7f4:	ldr	r0, [fp, #-20]	; 0xffffffec
 7f8:	ldrh	r0, [r0, #8]
 7fc:	cmp	r0, #3
 800:	str	r0, [sp, #20]
 804:	beq	974 <__flatcc_fb_coerce_scalar_type+0x974>
 808:	b	80c <__flatcc_fb_coerce_scalar_type+0x80c>
 80c:	ldr	r0, [sp, #20]
 810:	cmp	r0, #4
 814:	beq	82c <__flatcc_fb_coerce_scalar_type+0x82c>
 818:	b	81c <__flatcc_fb_coerce_scalar_type+0x81c>
 81c:	ldr	r0, [sp, #20]
 820:	cmp	r0, #5
 824:	beq	8d0 <__flatcc_fb_coerce_scalar_type+0x8d0>
 828:	b	980 <__flatcc_fb_coerce_scalar_type+0x980>
 82c:	ldr	r0, [fp, #-20]	; 0xffffffec
 830:	ldr	r1, [r0]
 834:	ldr	r0, [r0, #4]
 838:	str	r0, [sp, #16]
 83c:	mov	r0, r1
 840:	ldr	r1, [sp, #16]
 844:	bl	0 <__aeabi_l2d>
 848:	str	r0, [sp, #32]
 84c:	str	r1, [sp, #36]	; 0x24
 850:	ldr	r0, [sp, #32]
 854:	ldr	r1, [sp, #36]	; 0x24
 858:	bl	0 <__aeabi_d2lz>
 85c:	ldr	r2, [fp, #-20]	; 0xffffffec
 860:	ldr	r3, [r2]
 864:	ldr	r2, [r2, #4]
 868:	eor	r1, r1, r2
 86c:	eor	r0, r0, r3
 870:	orr	r0, r0, r1
 874:	cmp	r0, #0
 878:	beq	8ac <__flatcc_fb_coerce_scalar_type+0x8ac>
 87c:	b	880 <__flatcc_fb_coerce_scalar_type+0x880>
 880:	ldr	r0, [fp, #-8]
 884:	ldr	r1, [fp, #-12]
 888:	movw	r2, #0
 88c:	movt	r2, #0
 890:	bl	b90 <error_sym>
 894:	ldr	r0, [fp, #-20]	; 0xffffffec
 898:	movw	r1, #1
 89c:	strh	r1, [r0, #8]
 8a0:	mvn	r0, #0
 8a4:	str	r0, [fp, #-4]
 8a8:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 8ac:	vldr	d16, [sp, #32]
 8b0:	ldr	r0, [fp, #-20]	; 0xffffffec
 8b4:	vstr	d16, [r0]
 8b8:	ldr	r0, [fp, #-20]	; 0xffffffec
 8bc:	movw	r1, #3
 8c0:	strh	r1, [r0, #8]
 8c4:	movw	r0, #0
 8c8:	str	r0, [fp, #-4]
 8cc:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 8d0:	ldr	r0, [fp, #-20]	; 0xffffffec
 8d4:	ldr	r1, [r0]
 8d8:	ldr	r0, [r0, #4]
 8dc:	str	r0, [sp, #12]
 8e0:	mov	r0, r1
 8e4:	ldr	r1, [sp, #12]
 8e8:	bl	0 <__aeabi_ul2d>
 8ec:	str	r0, [sp, #32]
 8f0:	str	r1, [sp, #36]	; 0x24
 8f4:	ldr	r0, [sp, #32]
 8f8:	ldr	r1, [sp, #36]	; 0x24
 8fc:	bl	0 <__aeabi_d2ulz>
 900:	ldr	r2, [fp, #-20]	; 0xffffffec
 904:	ldr	r3, [r2]
 908:	ldr	r2, [r2, #4]
 90c:	eor	r1, r1, r2
 910:	eor	r0, r0, r3
 914:	orr	r0, r0, r1
 918:	cmp	r0, #0
 91c:	beq	950 <__flatcc_fb_coerce_scalar_type+0x950>
 920:	b	924 <__flatcc_fb_coerce_scalar_type+0x924>
 924:	ldr	r0, [fp, #-8]
 928:	ldr	r1, [fp, #-12]
 92c:	movw	r2, #0
 930:	movt	r2, #0
 934:	bl	b90 <error_sym>
 938:	ldr	r0, [fp, #-20]	; 0xffffffec
 93c:	movw	r1, #1
 940:	strh	r1, [r0, #8]
 944:	mvn	r0, #0
 948:	str	r0, [fp, #-4]
 94c:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 950:	vldr	d16, [sp, #32]
 954:	ldr	r0, [fp, #-20]	; 0xffffffec
 958:	vstr	d16, [r0]
 95c:	ldr	r0, [fp, #-20]	; 0xffffffec
 960:	movw	r1, #3
 964:	strh	r1, [r0, #8]
 968:	movw	r0, #0
 96c:	str	r0, [fp, #-4]
 970:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 974:	movw	r0, #0
 978:	str	r0, [fp, #-4]
 97c:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 980:	ldr	r0, [fp, #-8]
 984:	ldr	r1, [fp, #-12]
 988:	movw	r2, #0
 98c:	movt	r2, #0
 990:	bl	b90 <error_sym>
 994:	ldr	r0, [fp, #-20]	; 0xffffffec
 998:	movw	r1, #1
 99c:	strh	r1, [r0, #8]
 9a0:	mvn	r0, #0
 9a4:	str	r0, [fp, #-4]
 9a8:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 9ac:	ldr	r0, [fp, #-20]	; 0xffffffec
 9b0:	ldrh	r0, [r0, #8]
 9b4:	cmp	r0, #3
 9b8:	str	r0, [sp, #8]
 9bc:	beq	b24 <__flatcc_fb_coerce_scalar_type+0xb24>
 9c0:	b	9c4 <__flatcc_fb_coerce_scalar_type+0x9c4>
 9c4:	ldr	r0, [sp, #8]
 9c8:	cmp	r0, #4
 9cc:	beq	9e4 <__flatcc_fb_coerce_scalar_type+0x9e4>
 9d0:	b	9d4 <__flatcc_fb_coerce_scalar_type+0x9d4>
 9d4:	ldr	r0, [sp, #8]
 9d8:	cmp	r0, #5
 9dc:	beq	a84 <__flatcc_fb_coerce_scalar_type+0xa84>
 9e0:	b	b30 <__flatcc_fb_coerce_scalar_type+0xb30>
 9e4:	ldr	r0, [fp, #-20]	; 0xffffffec
 9e8:	ldr	r1, [r0]
 9ec:	ldr	r0, [r0, #4]
 9f0:	str	r0, [sp, #4]
 9f4:	mov	r0, r1
 9f8:	ldr	r1, [sp, #4]
 9fc:	bl	0 <__aeabi_l2f>
 a00:	str	r0, [sp, #28]
 a04:	ldr	r0, [sp, #28]
 a08:	bl	0 <__aeabi_f2lz>
 a0c:	ldr	r2, [fp, #-20]	; 0xffffffec
 a10:	ldr	r3, [r2]
 a14:	ldr	r2, [r2, #4]
 a18:	eor	r1, r1, r2
 a1c:	eor	r0, r0, r3
 a20:	orr	r0, r0, r1
 a24:	cmp	r0, #0
 a28:	beq	a5c <__flatcc_fb_coerce_scalar_type+0xa5c>
 a2c:	b	a30 <__flatcc_fb_coerce_scalar_type+0xa30>
 a30:	ldr	r0, [fp, #-8]
 a34:	ldr	r1, [fp, #-12]
 a38:	movw	r2, #0
 a3c:	movt	r2, #0
 a40:	bl	b90 <error_sym>
 a44:	ldr	r0, [fp, #-20]	; 0xffffffec
 a48:	movw	r1, #1
 a4c:	strh	r1, [r0, #8]
 a50:	mvn	r0, #0
 a54:	str	r0, [fp, #-4]
 a58:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 a5c:	vldr	s0, [sp, #28]
 a60:	vcvt.f64.f32	d16, s0
 a64:	ldr	r0, [fp, #-20]	; 0xffffffec
 a68:	vstr	d16, [r0]
 a6c:	ldr	r0, [fp, #-20]	; 0xffffffec
 a70:	movw	r1, #3
 a74:	strh	r1, [r0, #8]
 a78:	movw	r0, #0
 a7c:	str	r0, [fp, #-4]
 a80:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 a84:	ldr	r0, [fp, #-20]	; 0xffffffec
 a88:	ldr	r1, [r0]
 a8c:	ldr	r0, [r0, #4]
 a90:	str	r0, [sp]
 a94:	mov	r0, r1
 a98:	ldr	r1, [sp]
 a9c:	bl	0 <__aeabi_ul2f>
 aa0:	str	r0, [sp, #28]
 aa4:	ldr	r0, [sp, #28]
 aa8:	bl	0 <__aeabi_f2ulz>
 aac:	ldr	r2, [fp, #-20]	; 0xffffffec
 ab0:	ldr	r3, [r2]
 ab4:	ldr	r2, [r2, #4]
 ab8:	eor	r1, r1, r2
 abc:	eor	r0, r0, r3
 ac0:	orr	r0, r0, r1
 ac4:	cmp	r0, #0
 ac8:	beq	afc <__flatcc_fb_coerce_scalar_type+0xafc>
 acc:	b	ad0 <__flatcc_fb_coerce_scalar_type+0xad0>
 ad0:	ldr	r0, [fp, #-8]
 ad4:	ldr	r1, [fp, #-12]
 ad8:	movw	r2, #0
 adc:	movt	r2, #0
 ae0:	bl	b90 <error_sym>
 ae4:	ldr	r0, [fp, #-20]	; 0xffffffec
 ae8:	movw	r1, #1
 aec:	strh	r1, [r0, #8]
 af0:	mvn	r0, #0
 af4:	str	r0, [fp, #-4]
 af8:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 afc:	vldr	s0, [sp, #28]
 b00:	vcvt.f64.f32	d16, s0
 b04:	ldr	r0, [fp, #-20]	; 0xffffffec
 b08:	vstr	d16, [r0]
 b0c:	ldr	r0, [fp, #-20]	; 0xffffffec
 b10:	movw	r1, #3
 b14:	strh	r1, [r0, #8]
 b18:	movw	r0, #0
 b1c:	str	r0, [fp, #-4]
 b20:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 b24:	movw	r0, #0
 b28:	str	r0, [fp, #-4]
 b2c:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 b30:	ldr	r0, [fp, #-8]
 b34:	ldr	r1, [fp, #-12]
 b38:	movw	r2, #0
 b3c:	movt	r2, #0
 b40:	bl	b90 <error_sym>
 b44:	ldr	r0, [fp, #-20]	; 0xffffffec
 b48:	movw	r1, #1
 b4c:	strh	r1, [r0, #8]
 b50:	mvn	r0, #0
 b54:	str	r0, [fp, #-4]
 b58:	b	b84 <__flatcc_fb_coerce_scalar_type+0xb84>
 b5c:	ldr	r0, [fp, #-8]
 b60:	ldr	r1, [fp, #-12]
 b64:	movw	r2, #0
 b68:	movt	r2, #0
 b6c:	bl	b90 <error_sym>
 b70:	ldr	r0, [fp, #-20]	; 0xffffffec
 b74:	movw	r1, #1
 b78:	strh	r1, [r0, #8]
 b7c:	mvn	r0, #0
 b80:	str	r0, [fp, #-4]
 b84:	ldr	r0, [fp, #-4]
 b88:	mov	sp, fp
 b8c:	pop	{fp, pc}

00000b90 <error_sym>:
 b90:	push	{fp, lr}
 b94:	mov	fp, sp
 b98:	sub	sp, sp, #16
 b9c:	str	r0, [fp, #-4]
 ba0:	str	r1, [sp, #8]
 ba4:	str	r2, [sp, #4]
 ba8:	ldr	r0, [fp, #-4]
 bac:	ldr	r1, [sp, #8]
 bb0:	ldr	r1, [r1, #4]
 bb4:	ldr	r2, [sp, #4]
 bb8:	bl	bc4 <error_tok>
 bbc:	mov	sp, fp
 bc0:	pop	{fp, pc}

00000bc4 <error_tok>:
 bc4:	push	{fp, lr}
 bc8:	mov	fp, sp
 bcc:	sub	sp, sp, #16
 bd0:	str	r0, [fp, #-4]
 bd4:	str	r1, [sp, #8]
 bd8:	str	r2, [sp, #4]
 bdc:	ldr	r0, [fp, #-4]
 be0:	ldr	r1, [sp, #8]
 be4:	ldr	r2, [sp, #4]
 be8:	movw	r3, #0
 bec:	bl	bf8 <error_tok_2>
 bf0:	mov	sp, fp
 bf4:	pop	{fp, pc}

00000bf8 <error_tok_2>:
 bf8:	push	{fp, lr}
 bfc:	mov	fp, sp
 c00:	sub	sp, sp, #24
 c04:	str	r0, [fp, #-4]
 c08:	str	r1, [fp, #-8]
 c0c:	str	r2, [sp, #12]
 c10:	str	r3, [sp, #8]
 c14:	ldr	r0, [fp, #-4]
 c18:	ldr	r1, [fp, #-8]
 c1c:	ldr	r2, [sp, #12]
 c20:	ldr	r3, [sp, #8]
 c24:	movw	ip, #0
 c28:	str	ip, [sp]
 c2c:	str	ip, [sp, #4]
 c30:	bl	0 <__flatcc_error_report>
 c34:	mov	sp, fp
 c38:	pop	{fp, pc}
