============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:54:10 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (721 ps) Setup Check with Pin regFile/mem_reg[9][1]/CK->D
          Group: I2C
     Startpoint: (F) read_data_2[1]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     100                  
       Uncertainty:-     200                  
     Required Time:=    2200                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-    1279                  
             Slack:=     721                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_2[1]          -       -     F     (arrival)      1  2.3    34     8     208 
  dspMemoryLogic/g1407/Y  -       A->Y  R     NAND2X2        1  1.8    43    42     250 
  dspMemoryLogic/g1381/Y  -       B->Y  R     AND2X1         1  3.2    82   170     420 
  dspMemoryLogic/g1368/Y  -       B->Y  F     NAND2X4        1  2.3    75    86     506 
  regFile/g10345/Y        -       A1->Y R     AOI21X2        1  1.8    77    95     600 
  regFile/g10305/Y        -       A->Y  R     AND2X1         1  1.8    53   160     761 
  regFile/g10129/Y        -       A->Y  R     AND2X1         1  2.4    65   156     916 
  regFile/g10113/Y        -       B->Y  F     NAND2X2        1  1.8    88    90    1006 
  regFile/g10082/Y        -       B->Y  F     OR2X1          1  1.9    64   148    1154 
  regFile/g10068/Y        -       B->Y  F     OR2X4          1  2.7    52   166    1321 
  regFile/drc_bufs11001/Y -       A->Y  R     INVX3          4  8.8    74    67    1388 
  regFile/drc_bufs11000/Y -       A->Y  F     INVX3          8  9.5   100    91    1479 
  regFile/mem_reg[9][1]/D -       -     F     DFFRHQX4       8    -     -     0    1479 
#---------------------------------------------------------------------------------------

