From 348b6a1bd4fa135f3e0b0810f866b8522fde46d0 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E8=AE=B8=E7=9B=9B=E9=A3=9E?= <xsf@rock-chips.com>
Date: Mon, 28 Jul 2014 11:49:39 +0800
Subject: [PATCH] rk312x: add pwm at dtsi

---
 arch/arm/boot/dts/rk312x.dtsi | 32 ++++++++++++++++----------------
 1 file changed, 16 insertions(+), 16 deletions(-)

diff --git a/arch/arm/boot/dts/rk312x.dtsi b/arch/arm/boot/dts/rk312x.dtsi
index 64e0c08a0c50..4dd787fd4499 100755
--- a/arch/arm/boot/dts/rk312x.dtsi
+++ b/arch/arm/boot/dts/rk312x.dtsi
@@ -498,10 +498,10 @@
 		compatible = "rockchip,rk-pwm";
 		reg = <0x20050000 0x10>;
 		#pwm-cells = <2>;
-	//	pinctrl-names = "default";
-	//	pinctrl-0 = <&pwm0_pin>;
-	//	clocks = <&clk_gates7 10>;
-	//	clock-names = "pclk_pwm";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm0_pin>;
+		clocks = <&clk_gates7 10>;
+		clock-names = "pclk_pwm";
 		status = "disabled";
 	};
 
@@ -509,10 +509,10 @@
                 compatible = "rockchip,rk-pwm";
                 reg = <0x20050010 0x10>;
                 #pwm-cells = <2>;
-        //        pinctrl-names = "default";
-       //         pinctrl-0 = <&pwm1_pin>;
-        //        clocks = <&clk_gates7 10>;
-        //        clock-names = "pclk_pwm";
+                pinctrl-names = "default";
+                pinctrl-0 = <&pwm1_pin>;
+                clocks = <&clk_gates7 10>;
+                clock-names = "pclk_pwm";
                 status = "disabled";
         };
 
@@ -520,10 +520,10 @@
                 compatible = "rockchip,rk-pwm";
                 reg = <0x20050020 0x10>;
                 #pwm-cells = <2>;
-        //        pinctrl-names = "default";
-        //        pinctrl-0 = <&pwm2_pin>;
-         //       clocks = <&clk_gates7 10>;
-         //       clock-names = "pclk_pwm";
+                pinctrl-names = "default";
+                pinctrl-0 = <&pwm2_pin>;
+                clocks = <&clk_gates7 10>;
+                clock-names = "pclk_pwm";
                 status = "disabled";
         };
 
@@ -531,10 +531,10 @@
                 compatible = "rockchip,rk-pwm";
                 reg = <0x20050030 0x10>;
                 #pwm-cells = <2>;
-       //         pinctrl-names = "default";
-       //         pinctrl-0 = <&pwm3_pin>;
-       //         clocks = <&clk_gates7 10>;
-       //         clock-names = "pclk_pwm";
+                pinctrl-names = "default";
+                pinctrl-0 = <&pwm3_pin>;
+                clocks = <&clk_gates7 10>;
+                clock-names = "pclk_pwm";
                 status = "disabled";
         };
 
-- 
2.35.3

