library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity SubDecoder is
    Port(Input : in STD_LOGIC_VECTOR(0 to 1);
         enable : in STD_LOGIC;
         Output : out STD_LOGIC_VECTOR(0 to 3));
end SubDecoder;

architecture Behavioral of SubDecoder is

begin


end Behavioral;
