#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  5 22:27:03 2021
# Process ID: 26588
# Current directory: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6856 C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.xpr
# Log file: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/vivado.log
# Journal file: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd}
import_files {C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/bcd_counter.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_capture/debounce.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_controller/ov7670_registers.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/bcd_segment_driver.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/frequency_divider.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_vga/ov7670_vga.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_axi_stream_capture/ov7670_axi_stream_capture_tb.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_capture/ov7670_capture.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_axi_stream_capture/ov7670_axi_stream_capture.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_controller/i2c_sender.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_controller/ov7670_controller.vhd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets ov7670_debounce_0_o] [get_bd_nets ov7670_controller_0_config_finished] [get_bd_nets xlconstant_0_dout] [get_bd_nets ov7670_controller_0_sioc] [get_bd_nets Net] [get_bd_nets ov7670_controller_0_xclk] [get_bd_nets i_0_1] [get_bd_nets xlconstant_1_dout] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_cells ov7670_controller_0] [get_bd_cells ov7670_debounce_0] [get_bd_cells reset] [get_bd_cells pwdn] [get_bd_cells ov7670_decode_stream_0]
delete_bd_objs [get_bd_cells fifo_generator_0]
create_bd_cell -type module -reference ov7670_controller ov7670_controller_0
set_property location {2 838 13} [get_bd_cells ov7670_controller_0]
set_property location {4 1949 1244} [get_bd_cells ov7670_controller_0]
create_bd_cell -type module -reference ov7670_axi_stream_capture ov7670_axi_stream_ca_0
startgroup
create_bd_cell -type module -reference ov7670_capture ov7670_capture_0
create_bd_cell -type module -reference ov7670_vga ov7670_vga_0
endgroup
delete_bd_objs [get_bd_cells ov7670_vga_0]
set_property location {2 1751 1206} [get_bd_cells ov7670_capture_0]
set_property location {4 2466 1354} [get_bd_cells ov7670_controller_0]
connect_bd_net [get_bd_ports ov7670_sioc] [get_bd_pins ov7670_controller_0/sioc]
connect_bd_net [get_bd_ports ov7670_siod] [get_bd_pins ov7670_controller_0/siod]
connect_bd_net [get_bd_ports ov7670_xclk] [get_bd_pins ov7670_controller_0/xclk]
connect_bd_net [get_bd_ports ov7670_config_finished] [get_bd_pins ov7670_controller_0/config_finished]
set_property location {1057 1364} [get_bd_ports btnc]
set_property location {1426 1722} [get_bd_ports btnc]
set_property location {2196 1404} [get_bd_ports btnc]
set_property location {2185 1337} [get_bd_ports btnc]
set_property location {1993 1403} [get_bd_ports btnc]
delete_bd_objs [get_bd_ports btnc]
startgroup
make_bd_pins_external  [get_bd_pins ov7670_controller_0/resend]
endgroup
set_property name btnc [get_bd_ports resend_0]
connect_bd_net [get_bd_pins ov7670_axi_stream_ca_0/pclk] [get_bd_pins ov7670_capture_0/pclk]
connect_bd_net [get_bd_pins ov7670_capture_0/vsync] [get_bd_pins ov7670_axi_stream_ca_0/vsync]
connect_bd_net [get_bd_pins ov7670_axi_stream_ca_0/href] [get_bd_pins ov7670_capture_0/href]
connect_bd_net [get_bd_pins ov7670_capture_0/d] [get_bd_pins ov7670_axi_stream_ca_0/d]
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
delete_bd_objs [get_bd_cells ov7670_axi_stream_ca_0]
delete_bd_objs [get_bd_cells ov7670_controller_0]
delete_bd_objs [get_bd_cells ov7670_capture_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:ov7670_controller:1.0 ov7670_controller_0
create_bd_cell -type ip -vlnv Aerotenna:user:ov7670_debounce:1.0 ov7670_debounce_0
create_bd_cell -type ip -vlnv user.org:user:ov7670_decode_stream:1.0 ov7670_decode_stream_0
endgroup
set_property location {4 2513 1346} [get_bd_cells ov7670_controller_0]
connect_bd_net [get_bd_ports ov7670_config_finished] [get_bd_pins ov7670_controller_0/config_finished]
connect_bd_net [get_bd_ports ov7670_sioc] [get_bd_pins ov7670_controller_0/sioc]
connect_bd_net [get_bd_ports ov7670_siod] [get_bd_pins ov7670_controller_0/siod]
connect_bd_net [get_bd_ports ov7670_xclk] [get_bd_pins ov7670_controller_0/xclk]
set_property location {3 2065 1469} [get_bd_cells ov7670_debounce_0]
connect_bd_net [get_bd_pins ov7670_debounce_0/o] [get_bd_pins ov7670_controller_0/resend]
startgroup
make_bd_pins_external  [get_bd_pins ov7670_debounce_0/i]
endgroup
delete_bd_objs [get_bd_ports btnc]
set_property name btnc [get_bd_ports i_0]
startgroup
make_bd_pins_external  [get_bd_pins ov7670_decode_stream_0/pclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov7670_decode_stream_0/vsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov7670_decode_stream_0/href]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells ov7670_decode_stream_0]
make_bd_intf_pins_external  [get_bd_cells ov7670_decode_stream_0]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins ov7670_decode_stream_0/d]
endgroup
set_property name ov7670_pclk [get_bd_ports pclk_0]
set_property name ov7670_vsync [get_bd_ports vsync_0]
set_property name ov7670_href [get_bd_ports href_0]
set_property name ov7670_d [get_bd_ports d_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ov7670_controller_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ov7670_debounce_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/ov7670_decode_stream_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins ov7670_decode_stream_0/S00_AXI]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property name s2mm_vdma [get_bd_cells axi_vdma_0]
set_property location {4 2460 1221} [get_bd_cells s2mm_vdma]
set_property location {4 2405 1133} [get_bd_cells fifo_generator_0]
set_property location {4 2487 1103} [get_bd_cells fifo_generator_0]
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Clock_Type_AXI {Independent_Clock} CONFIG.FIFO_Implementation_wach {Independent_Clocks_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {13} CONFIG.FIFO_Implementation_wdch {Independent_Clocks_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_wdch {1021} CONFIG.FIFO_Implementation_wrch {Independent_Clocks_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {13} CONFIG.FIFO_Implementation_rach {Independent_Clocks_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {13} CONFIG.FIFO_Implementation_rdch {Independent_Clocks_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_rdch {1021} CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} CONFIG.Input_Depth_axis {32768} CONFIG.Full_Threshold_Assert_Value_axis {32767} CONFIG.Empty_Threshold_Assert_Value_axis {32765} CONFIG.Enable_Safety_Circuit {true}] [get_bd_cells fifo_generator_0]
connect_bd_intf_net [get_bd_intf_pins ov7670_decode_stream_0/axis_out] [get_bd_intf_pins fifo_generator_0/S_AXIS]
set_property location {4 2458 1098} [get_bd_cells fifo_generator_0]
connect_bd_net [get_bd_ports ov7670_pclk] [get_bd_pins fifo_generator_0/s_aclk]
connect_bd_net [get_bd_pins fifo_generator_0/m_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins fifo_generator_0/s_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins fifo_generator_0/M_AXIS] [get_bd_intf_pins s2mm_vdma/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/s2mm_vdma/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins s2mm_vdma/M_AXI_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins s2mm_vdma/s_axis_s2mm_aclk]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_mm2s_genlock_mode {0} CONFIG.c_include_mm2s {0}] [get_bd_cells s2mm_vdma]
endgroup
validate_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/s2mm_vdma/S_AXI_LITE} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins s2mm_vdma/S_AXI_LITE]
launch_sdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
validate_bd_design
save_bd_design
set_property range 512M [get_bd_addr_segs {VGA_0/m_axi_fb/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {2} CONFIG.TSTRB_WIDTH {2} CONFIG.TKEEP_WIDTH {2}] [get_bd_cells fifo_generator_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property LOCK_UPGRADE 1 [get_bd_cells /ov7670_controller_0]
set_property LOCK_UPGRADE 1 [get_bd_cells /VGA_0]
set_property LOCK_UPGRADE 1 [get_bd_cells /ov7670_debounce_0]
set_property LOCK_UPGRADE 1 [get_bd_cells /ov7670_decode_stream_0]
report_ip_status -name ip_status 
open_bd_design {C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd}
startgroup
apply_board_connection -board_interface "" -ip_intf "/axi_gpio_1/GPIO" -diagram "system" 
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_gpio_1]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
reset_run system_xbar_0_synth_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_ports ov7670_pwdn] [get_bd_pins xlconstant_0/dout]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {6 3103 1590} [get_bd_cells xlconstant_1]
startgroup
connect_bd_net [get_bd_ports ov7670_reset] [get_bd_pins xlconstant_1/dout]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd}
set_property name config_finished [get_bd_ports ov7670_config_finished]
set_property name ov7670_data [get_bd_ports ov7670_d]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets PmodMTDS_0_MTDS_Pmod_out] [get_bd_intf_ports ja]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_cells PmodMTDS_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_intf_ports leds_8bits]
startgroup
set_property -dict [list CONFIG.GPIO2_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
