

================================================================
== Vitis HLS Report for 'IGCN'
================================================================
* Date:           Thu Oct 27 18:21:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        IGCN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffv900-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.751 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_IGCN_Pipeline_VITIS_LOOP_12_1_fu_133  |IGCN_Pipeline_VITIS_LOOP_12_1  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_IGCN_Pipeline_VITIS_LOOP_19_2_fu_142  |IGCN_Pipeline_VITIS_LOOP_19_2  |        2|       65|  20.000 ns|  0.650 us|    2|   65|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- IGCN_label0  |      120|      120|        12|          -|          -|    10|        no|
        | + t_label1    |       10|       10|         2|          -|          -|     5|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      74|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|      17|     129|    -|
|Memory           |        2|    -|       0|       0|    0|
|Multiplexer      |        -|    -|       -|     117|    -|
|Register         |        -|    -|      79|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        2|    0|      96|     320|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+---+----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------------+-------------------------------+---------+----+---+----+-----+
    |grp_IGCN_Pipeline_VITIS_LOOP_12_1_fu_133  |IGCN_Pipeline_VITIS_LOOP_12_1  |        0|   0|  8|  59|    0|
    |grp_IGCN_Pipeline_VITIS_LOOP_19_2_fu_142  |IGCN_Pipeline_VITIS_LOOP_19_2  |        0|   0|  9|  70|    0|
    +------------------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                                     |                               |        0|   0| 17| 129|    0|
    +------------------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outputarr_U  |outputarr_RAM_AUTO_1R1W  |        1|  0|   0|    0|    50|   32|     1|         1600|
    |testarr_U    |testarr_RAM_AUTO_1R1W    |        1|  0|   0|    0|    50|   31|     1|         1550|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        2|  0|   0|    0|   100|   63|     2|         3150|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_226_p2   |         +|   0|  0|  14|           6|           3|
    |add_ln17_fu_174_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln5_fu_205_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln6_1_fu_211_p2  |         +|   0|  0|   7|           6|           6|
    |add_ln6_fu_216_p2    |         +|   0|  0|   7|           6|           6|
    |icmp_ln16_fu_168_p2  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln5_fu_199_p2   |      icmp|   0|  0|  10|           6|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  74|          38|          27|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  29|          7|    1|          7|
    |i_1_fu_74           |   9|          2|    4|          8|
    |i_3_reg_122         |   9|          2|    6|         12|
    |indvars_iv16_fu_70  |   9|          2|    6|         12|
    |outputarr_address0  |  13|          3|    6|         18|
    |outputarr_ce0       |  13|          3|    1|          3|
    |testarr_address0    |  13|          3|    6|         18|
    |testarr_ce0         |  13|          3|    1|          3|
    |testarr_we0         |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 117|         27|   32|         83|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln17_reg_278                                       |   4|   0|    4|          0|
    |add_ln5_reg_301                                        |   6|   0|    6|          0|
    |ap_CS_fsm                                              |   6|   0|    6|          0|
    |grp_IGCN_Pipeline_VITIS_LOOP_12_1_fu_133_ap_start_reg  |   1|   0|    1|          0|
    |grp_IGCN_Pipeline_VITIS_LOOP_19_2_fu_142_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_74                                              |   4|   0|    4|          0|
    |i_3_reg_122                                            |   6|   0|    6|          0|
    |indvars_iv16_fu_70                                     |   6|   0|    6|          0|
    |shl_ln_reg_288                                         |   4|   0|    6|          2|
    |trunc_ln12_reg_270                                     |  31|   0|   31|          0|
    |zext_ln16_reg_283                                      |   4|   0|    6|          2|
    |zext_ln5_reg_293                                       |   6|   0|   64|         58|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  79|   0|  141|         62|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|          IGCN|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|          IGCN|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|          IGCN|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|          IGCN|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|          IGCN|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|          IGCN|  return value|
|test             |   in|   32|     ap_none|          test|       pointer|
|size             |   in|   32|     ap_none|          size|        scalar|
|output_r         |  out|   32|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

