@inproceedings{Olivier:Gate,
	AUTHOR = {Olivier Coudert},
	TITLE = {Gate sizing: a general purpose optimization approach},
	JOURNAL = {ED&TC'96},
    LOCATION = {Paris, France},
	YEAR = {1996}	}

@article{Jiang:Interleaving,
    AUTHOR = {Yanbin Jiang and Sachin S. Sapatnekar and Cyrus Bamji and Juho Kim},
    TITLE = {Interleaving buffer insertion and transistor sizing into a single optimization},
    JOURNAL = {IEEE Transactions on Very Large Scale Integration Systems},
    Year = {1998}   }

@article{Lukas:Buffer,
    AUTHOR = {Lucas P. P. P. van Ginneken},
    TITLE = {Buffer placement in distributed RC-tree networks for minimal Elmore delay},
    JOURNAL = {Internatinal Symposium on Circuits and Systems},
    PAGES = {865-868},
    Year = {1990}   }

@article{Lillis:Optimal,
    AUTHOR = {John Lillis and Chung-Kuan Cheng and Ting-Ting Y.Lin},
    TITLE = {Optimal wire sizing and buffer insertion for low power and a generalized delay model},
    JOURNAL = {IEEE Journal of Solid-State Circuits},
    VOLUME = {31},
    NUMBER = {3},
    PAGES = {437-447},
    Year = {1996}   }

@article{Alpert:Wire,
    AUTHOR = {Charles Alpert and Anirudh Devgan},
    TITLE = {Wire segmenting for improved buffer insertion},
    JOURNAL = {IEEE/ACM Design Automation Conference},
    PAGES = {588-593},
    Year = {1997}   }

@article{Alpert:Buffer,
    AUTHOR = {Charles Alpert and Anirudh Devgan and Stephen T. Quey},
    TITLE = {Buffer insertion with accurate gate and interconnect delay computation},
    JOURNAL = {IEEE/ACM Design Automation Conference},
    PAGES = {479-484},
    Year = {1999}   }

@article{Lillis:Simultaneous,
    AUTHOR = {John Lillis and Chung-Kuan Cheng and Ting-Ting Y. Lin},
    TITLE = {Simultaneous routing and buffer insertion for high performance interconnect},
    JOURNAL = {Sixth Great Lakes Symposium on VLSI},
    PAGES = {148-153},
    Year = {1996}   }

@article{Cong:Buffer,
    AUTHOR = {Takumi Okamoto and Jason Cong},
    TITLE = {Buffered steiner tree construction with wire sizing for interconnect layout optimization},
    JOURNAL = {IEEE/ACM International Conference on Computer-Aided Design},
    PAGES = {44-49},
    Year = {1996}   }

@inproceedings{Wong:A,
    AUTHOR = {Chris C. N. Chu and D. F. Wong},
    TITLE = {A new approach to simultaneous Buffer insertion and wire sizing},
    JOURNAL = {IEEE/ACM International Conference on Computer-Aided Design},
    PAGES = {614-621},
    Year = {1997}   }

@article{Alpert:Buffered,
    AUTHOR = {C. J. Alpert and M. Hrkic and J. Hu and A. B. Kahng and J. Lillis and B. Liu and S. T. Quay and S. S. Sapatnekar and A. J. Sullivan and P. Villarrubia},
    TITLE = {Buffered steiner trees for difficult instances},
    JOURNAL = {IEEE/ACM Transactions on Computer-Aided Design of Integrated Circuits and Systems},
    VOLUME = {21},
    NUMBER = {1},
    PAGES = {3-14},
    Year = {2002}   }

@inproceedings{Lillis:New,
    AUTHOR = {John Lillis and Chung-Kuan Cheng and Ting-Ting Y. Lin and Ching-Yen Ho},
    TITLE = {New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing},
    JOURNAL = {IEEE/ACM Design Automation Conference},
    PAGES = {395-400},
    Year = {1996}   }

@inproceedings{Hrkic:S,
    AUTHOR = {Milos Hrkic and John Lillis},
    TITLE = {S-Tree: a technique for buffered routing tree synthesis},
    JOURNAL = {IEEE/ACM Design Automation Conference},
    PAGES = {578-583},
    Year = {2002}   }

@inproceedings{Fishburn:TILOS,
    AUTHOR = {J. P. Fishburn and A. E. Dunlop},
    TITLE = {TILOS: A posynomial programming approach to transistor sizing},
    JOURNAL = {IEEE/ACM International Conference on Computer-Aided Design},
    Year = {1985}   }

@article{Sapatnekar:An,
    AUTHOR = {Sachin S. Sapatnekar and Vasant B. Rao and Pravin M. Vaidya and Sung-Mo Kang},
    TITLE = {An exact solution to the transistor sizing problem for CMOS circuits using convex optimization},
    JOURNAL = {IEEE/ACM Transactions on Computer-Aided Design of Integrated Circuits and Systems},
    VOLUME = {12},
    NUMBER = {11},
    PAGES = {1621-1634},
    Year = {1993}   }

@article{Chen:Fast,
    AUTHOR = {Chung-Ping Chen and Chris C. N. Chu and D. F. Wong},
    TITLE = {An exact solution to the transistor sizing problem for CMOS circuits using convex optimization},
    JOURNAL = {IEEE/ACM Transactions on Computer-Aided Design of Integrated Circuits and Systems},
    VOLUME = {18},
    NUMBER = {7},
    PAGES = {1014-1025},
    Year = {1999}   }

@inproceedings{Liu:A,
    AUTHOR = {Yifang Liu and Jiang Hu},
    TITLE = {Fast and exact simultaneous gate and wire sizing by Lagrangian Relaxation},
    JOURNAL = {International Symposium on Physical Design},
    PAGES = {27-34},
    Year = {2009}   }

@article{Chen:iCOACH,
    AUTHOR = {H. Y. Chen and S. M. Kang},
    TITLE = {iCOACH: A circuit optimization aid for CMOS high-performance circuits},
    JOURNAL = {the VLSI Journal 10},
    PAGES = {185-212},
    Year = {1991}   }

@article{Dai:MOSIZ,
    AUTHOR = {Zhijian Dai and Kunihiro Asada},
    TITLE = {MOSIZ: A two-step transistor sizing algorithm based on optimal timing assignment method for multi-stage complex gates},
    JOURNAL = {IEEE Custom Integrated Circuits Conference},
    VOLUME = {17},
    NUMBER = {3},
    PAGES = {1-4},
    Year = {1989}   }

@article{Held:Gate,
    AUTHOR = {Stephan Held},
    TITLE = {Gate sizing for large cell-based designs},
    JOURNAL = {Design, Automation and Test in Europe},
    PAGES = {827-832},
    Year = {2009}   }

@article{Gonzalez:Clustering,
    AUTHOR = {Teofilo F. Gonzalez},
    TITLE = {Clustering to minimize the maximum intercluster distance},
    JOURNAL = {Theoretical Computer Science},
    PAGES = {293-306},
    Year = {1985}   }

@MISC{TAU:Contest,
  AUTHOR= {TAU Contest Committee},
  TITLE = {TAU 2019 Contest Education},
  howpublished = "\url{https://sites.google.com/view/tau-contest-2019}"}

@article{Shenoy:Minimum,
    AUTHOR = {Narendra V. Shenoy and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli},
    TITLE = {Minimum padding to satisfy short path constraints},
    JOURNAL = {International Conference on Computer-Aided Design},
    Year = {1993}   }

@article{Friedman:Clock,
    AUTHOR = {Eby G. Friedman},
    TITLE = {Clock distribution networks in synchronous digital integrated circuits},
    JOURNAL = {Proceedings of the IEEE},
    VOLUME = {89},
    NUMBER = {5},
    PAGES = {665-692},
    YEAR = {2001}
}
