INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_4/lab4.2/lab4.2.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_4/lab4.2/lab4.2.srcs/sources_1/new/rising_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_4/lab4.2/lab4.2.srcs/sim_1/new/rising_edge_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_4/lab4.2/lab4.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
