C:/Users/USER/Desktop/skriped/verilog/andgate_prj/and_gate.v {1 {vlog -work work -stats=none C:/Users/USER/Desktop/skriped/verilog/andgate_prj/and_gate.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module and_gate

Top level modules:
	and_gate

} {} {}} C:/Users/USER/Desktop/skriped/verilog/andgate_prj/TB_and_gate.v {1 {vlog -work work -stats=none C:/Users/USER/Desktop/skriped/verilog/andgate_prj/TB_and_gate.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TB_and_gate

Top level modules:
	TB_and_gate

} {} {}}
