INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/params.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/ID_to_Seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_to_Seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/Mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/Output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/Seg7_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg7_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/alarm_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/frequency_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/hour_flicker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hour_flicker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/second_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Second_Lights
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/set_time.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nnyil/Desktop/CLOCK/CLOCK.srcs/sim_1/new/top_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Sim
