<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="session5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="carry_lookahead_adder_4bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="carry_lookahead_adder_4bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="carry_lookahead_adder_4bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="carry_lookahead_adder_4bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_lookahead_adder_4bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="carry_lookahead_adder_4bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="carry_lookahead_adder_4bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="carry_lookahead_adder_4bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="carry_lookahead_adder_4bit_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_lookahead_adder_4bit_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="carry_lookahead_adder_4bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="carry_lookahead_adder_logic_4bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="carry_lookahead_adder_logic_4bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="carry_lookahead_adder_logic_4bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="carry_lookahead_adder_logic_4bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_lookahead_adder_logic_4bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="carry_lookahead_adder_logic_4bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="carry_lookahead_adder_logic_4bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="carry_lookahead_adder_logic_4bit.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="carry_lookahead_adder_logic_4bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="carry_select_adder_4bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="carry_select_adder_4bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="carry_select_adder_4bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="carry_select_adder_4bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_select_adder_4bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="carry_select_adder_4bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="carry_select_adder_4bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="carry_select_adder_4bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="carry_select_adder_4bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="carry_select_adder_4bit_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="carry_select_adder_4bit_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carry_select_adder_4bit_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="carry_select_adder_4bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="full_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="full_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="full_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="full_adder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="full_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="full_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="full_adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="full_adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mux2_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mux2_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mux2_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mux2_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux2_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mux2_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mux2_1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux2_1_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2_1_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux2_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ripple_carry_adder_4bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ripple_carry_adder_4bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ripple_carry_adder_4bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ripple_carry_adder_4bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_carry_adder_4bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ripple_carry_adder_4bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ripple_carry_adder_4bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ripple_carry_adder_4bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_carry_adder_4bit_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ripple_carry_adder_4bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ripple_carry_adder_4bit_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_carry_adder_4bit_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_carry_adder_4bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1636125300" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1636125300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636136342" xil_pn:in_ck="-6049930898130270084" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1636136342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../session1/full_adder.vhd"/>
      <outfile xil_pn:name="../session1/full_adder_tb.vhd"/>
      <outfile xil_pn:name="../session1/half_adder.vhd"/>
      <outfile xil_pn:name="../session1/or_gate.vhd"/>
      <outfile xil_pn:name="../session1/xor_gate.vhd"/>
      <outfile xil_pn:name="../session2/and_gate.vhd"/>
      <outfile xil_pn:name="../session2/not_gate.vhd"/>
      <outfile xil_pn:name="carry_lookahead_adder_4bit.vhd"/>
      <outfile xil_pn:name="carry_lookahead_adder_4bit_tb.vhd"/>
      <outfile xil_pn:name="carry_lookahead_adder_logic_4bit.vhd"/>
      <outfile xil_pn:name="carry_select_adder_4bit.vhd"/>
      <outfile xil_pn:name="carry_select_adder_4bit_tb.vhd"/>
      <outfile xil_pn:name="mux2_1.vhd"/>
      <outfile xil_pn:name="mux2_1_tb.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder_4bit.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder_4bit_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1636137064" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6191051473055593816" xil_pn:start_ts="1636137064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636137064" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1691016819571390764" xil_pn:start_ts="1636137064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636136834" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4937483105282174869" xil_pn:start_ts="1636136834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636136350" xil_pn:in_ck="-6049930898130270084" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1636136350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../session1/full_adder.vhd"/>
      <outfile xil_pn:name="../session1/full_adder_tb.vhd"/>
      <outfile xil_pn:name="../session1/half_adder.vhd"/>
      <outfile xil_pn:name="../session1/or_gate.vhd"/>
      <outfile xil_pn:name="../session1/xor_gate.vhd"/>
      <outfile xil_pn:name="../session2/and_gate.vhd"/>
      <outfile xil_pn:name="../session2/not_gate.vhd"/>
      <outfile xil_pn:name="carry_lookahead_adder_4bit.vhd"/>
      <outfile xil_pn:name="carry_lookahead_adder_4bit_tb.vhd"/>
      <outfile xil_pn:name="carry_lookahead_adder_logic_4bit.vhd"/>
      <outfile xil_pn:name="carry_select_adder_4bit.vhd"/>
      <outfile xil_pn:name="carry_select_adder_4bit_tb.vhd"/>
      <outfile xil_pn:name="mux2_1.vhd"/>
      <outfile xil_pn:name="mux2_1_tb.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder_4bit.vhd"/>
      <outfile xil_pn:name="ripple_carry_adder_4bit_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1636137066" xil_pn:in_ck="-6049930898130270084" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-830213963222662847" xil_pn:start_ts="1636137064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ripple_carry_adder_4bit_tb_beh.prj"/>
      <outfile xil_pn:name="ripple_carry_adder_4bit_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1636137067" xil_pn:in_ck="-8459175888149541079" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7136526329487629230" xil_pn:start_ts="1636137066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ripple_carry_adder_4bit_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1636125253" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1636125253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636136783" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4176146860585917292" xil_pn:start_ts="1636136783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636136783" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4937483105282174869" xil_pn:start_ts="1636136783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636136783" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1636136783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636136783" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1377191679622290840" xil_pn:start_ts="1636136783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636136783" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1636136783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636136783" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6496624385130823583" xil_pn:start_ts="1636136783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636136812" xil_pn:in_ck="6927536019597708415" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1346868888161424183" xil_pn:start_ts="1636136783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="carry_select_adder_4bit.lso"/>
      <outfile xil_pn:name="carry_select_adder_4bit.ngc"/>
      <outfile xil_pn:name="carry_select_adder_4bit.ngr"/>
      <outfile xil_pn:name="carry_select_adder_4bit.prj"/>
      <outfile xil_pn:name="carry_select_adder_4bit.stx"/>
      <outfile xil_pn:name="carry_select_adder_4bit.syr"/>
      <outfile xil_pn:name="carry_select_adder_4bit.xst"/>
      <outfile xil_pn:name="carry_select_adder_4bit_tb_stx_beh.prj"/>
      <outfile xil_pn:name="carry_select_adder_4bit_xst.xrpt"/>
      <outfile xil_pn:name="full_adder.ngr"/>
      <outfile xil_pn:name="mux2_1.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
