// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtestharness.h for the primary calling header

#include "Vtestharness__pch.h"
#include "Vtestharness___024root.h"

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__63(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__63\n"); );
    // Init
    VlWide<3>/*95:0*/ __Vtemp_4;
    VlWide<3>/*95:0*/ __Vtemp_5;
    VlWide<6>/*191:0*/ __Vtemp_8;
    VlWide<8>/*255:0*/ __Vtemp_9;
    VlWide<8>/*255:0*/ __Vtemp_10;
    // Body
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_push) 
           & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_pop)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_d 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_valid) 
         & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_aw_ready))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_d 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_d)));
    }
    if ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid) 
          & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)) 
         & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_d 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_d) 
                     - (IData)(1U)));
    }
    vlSelf->testharness__DOT__narrow_out_resp[0U] = 
        (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_data_o) 
          << 5U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_resp_o) 
                     << 3U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_last_o) 
                                << 2U) | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_user_o))));
    vlSelf->testharness__DOT__narrow_out_resp[1U] = 
        (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_data_o) 
          >> 0x1bU) | ((IData)((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_data_o 
                                >> 0x20U)) << 5U));
    vlSelf->testharness__DOT__narrow_out_resp[2U] = 
        ((0xffffffe0U & ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_aw_ready_o) 
                           << 0x15U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_ar_ready_o) 
                                         << 0x14U) 
                                        | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o) 
                                            << 0x13U) 
                                           | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_valid_o) 
                                              << 0x12U)))) 
                         | ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_id_o) 
                              << 0xeU) | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_resp_o) 
                                          << 0xcU)) 
                            | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_user_o) 
                                << 0xaU) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_valid_o) 
                                             << 9U) 
                                            | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_id_o) 
                                               << 5U)))))) 
         | ((IData)((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_data_o 
                     >> 0x20U)) >> 0x1bU));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_push) 
           & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_pop)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q;
    }
    __Vtemp_4[1U] = (((IData)((((QData)((IData)((0xfU 
                                                 & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                    >> 2U)))) 
                                << 0x3bU) | ((0x7fffffffffff800ULL 
                                              & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[2U])) 
                                                  << 0x23U) 
                                                 | (0xfffffffffffff800ULL 
                                                    & ((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U])) 
                                                       << 3U)))) 
                                             | (QData)((IData)(
                                                               (0x7ffU 
                                                                & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                                   >> 0x10U))))))) 
                      >> 0x16U) | ((IData)(((((QData)((IData)(
                                                              (0xfU 
                                                               & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                                  >> 2U)))) 
                                              << 0x3bU) 
                                             | ((0x7fffffffffff800ULL 
                                                 & (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[2U])) 
                                                     << 0x23U) 
                                                    | (0xfffffffffffff800ULL 
                                                       & ((QData)((IData)(
                                                                          vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U])) 
                                                          << 3U)))) 
                                                | (QData)((IData)(
                                                                  (0x7ffU 
                                                                   & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                                      >> 0x10U)))))) 
                                            >> 0x20U)) 
                                   << 0xaU));
    __Vtemp_5[0U] = ((((IData)((((QData)((IData)((0xfU 
                                                  & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                     >> 2U)))) 
                                 << 0x3bU) | ((0x7fffffffffff800ULL 
                                               & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[2U])) 
                                                   << 0x23U) 
                                                  | (0xfffffffffffff800ULL 
                                                     & ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U])) 
                                                        << 3U)))) 
                                              | (QData)((IData)(
                                                                (0x7ffU 
                                                                 & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                                    >> 0x10U))))))) 
                       << 0x1bU) | ((0x6000000U & (
                                                   vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                   << 0xbU)) 
                                    | ((0xf00000U & 
                                        (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                         << 0xaU)) 
                                       | (0xe0000U 
                                          & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U] 
                                             << 0xcU))))) 
                     | (((0x1e000U & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                      << 7U)) | (0x1ff8U 
                                                 & ((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U] 
                                                     << 8U) 
                                                    | (0xf8U 
                                                       & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                          >> 0x18U))))) 
                        | ((6U & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                  << 1U)) | (1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__fifo_empty))))));
    __Vtemp_8[3U] = ((__Vtemp_5[0U] >> 0x13U) | ((0x3fffe000U 
                                                  & ((IData)(
                                                             (((QData)((IData)(
                                                                               (0xfU 
                                                                                & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                                                >> 2U)))) 
                                                               << 0x3bU) 
                                                              | ((0x7fffffffffff800ULL 
                                                                  & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[2U])) 
                                                                      << 0x23U) 
                                                                     | (0xfffffffffffff800ULL 
                                                                        & ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U])) 
                                                                           << 3U)))) 
                                                                 | (QData)((IData)(
                                                                                (0x7ffU 
                                                                                & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                                                >> 0x10U))))))) 
                                                     << 8U)) 
                                                 | (__Vtemp_4[1U] 
                                                    << 0x1eU)));
    __Vtemp_8[4U] = ((0x1fffU & (__Vtemp_4[1U] >> 2U)) 
                     | ((0x3fffe000U & (__Vtemp_4[1U] 
                                        >> 2U)) | (0xc0000000U 
                                                   & ((IData)(
                                                              ((((QData)((IData)(
                                                                                (0xfU 
                                                                                & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                                                >> 2U)))) 
                                                                 << 0x3bU) 
                                                                | ((0x7fffffffffff800ULL 
                                                                    & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[2U])) 
                                                                        << 0x23U) 
                                                                       | (0xfffffffffffff800ULL 
                                                                          & ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U])) 
                                                                             << 3U)))) 
                                                                   | (QData)((IData)(
                                                                                (0x7ffU 
                                                                                & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                                                >> 0x10U)))))) 
                                                               >> 0x20U)) 
                                                      << 8U))));
    __Vtemp_9[3U] = ((((7U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_data) 
                              >> 0x14U)) | ((7U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_strb) 
                                                   >> 0x1cU)) 
                                            | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last) 
                                               >> 0x1dU))) 
                      | ((0xff8U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_data) 
                                    >> 0x14U)) | (0x7ffff000U 
                                                  & ((IData)(
                                                             (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_data 
                                                              >> 0x20U)) 
                                                     << 0xcU)))) 
                     | (0x80000000U & ((IData)((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_data 
                                                >> 0x20U)) 
                                       << 0xcU)));
    __Vtemp_10[1U] = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)) 
                                 << 0x3bU) | ((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr 
                                               << 0xbU) 
                                              | (QData)((IData)(
                                                                (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_len) 
                                                                  << 3U) 
                                                                 | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_size))))))) 
                       >> 0x16U) | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)) 
                                               << 0x3bU) 
                                              | ((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr 
                                                  << 0xbU) 
                                                 | (QData)((IData)(
                                                                   (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_len) 
                                                                     << 3U) 
                                                                    | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_size)))))) 
                                             >> 0x20U)) 
                                    << 0xaU));
    __Vtemp_10[2U] = (((0x200U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_b_ready_o) 
                                  << 9U)) | ((IData)(
                                                     ((((QData)((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)) 
                                                        << 0x3bU) 
                                                       | ((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr 
                                                           << 0xbU) 
                                                          | (QData)((IData)(
                                                                            (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_len) 
                                                                              << 3U) 
                                                                             | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_size)))))) 
                                                      >> 0x20U)) 
                                             >> 0x16U)) 
                      | ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_data) 
                           << 0x16U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_strb) 
                                         << 0xeU) | 
                                        ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last) 
                                         << 0xdU))) 
                         | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_user) 
                             << 0xbU) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_w_valid_o) 
                                          << 0xaU) 
                                         | (0xfffffc00U 
                                            & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_b_ready_o) 
                                               << 9U))))));
    __Vtemp_10[3U] = ((((0x1ffU & (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_data) 
                                    >> 0xaU) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_strb) 
                                                 >> 0x12U) 
                                                | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last) 
                                                   >> 0x13U)))) 
                        | ((0x1ffU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_user) 
                                      >> 0x15U)) | 
                           ((0x1ffU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_w_valid_o) 
                                       >> 0x16U)) | 
                            ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_b_ready_o) 
                             >> 0x17U)))) | (0x200U 
                                             & (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_data) 
                                                 >> 0xaU) 
                                                | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_strb) 
                                                    >> 0x12U) 
                                                   | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last) 
                                                      >> 0x13U))))) 
                      | (__Vtemp_9[3U] << 0xaU));
    __Vtemp_10[6U] = (((__Vtemp_8[3U] >> 0x17U) | (0x200U 
                                                   & (__Vtemp_8[4U] 
                                                      << 9U))) 
                      | (0xfffffc00U & (__Vtemp_8[4U] 
                                        << 9U)));
    __Vtemp_10[7U] = (((__Vtemp_8[4U] >> 0x17U) | (0x200U 
                                                   & ((IData)(
                                                              ((((QData)((IData)(
                                                                                (0xfU 
                                                                                & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                                                >> 2U)))) 
                                                                 << 0x3bU) 
                                                                | ((0x7fffffffffff800ULL 
                                                                    & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[2U])) 
                                                                        << 0x23U) 
                                                                       | (0xfffffffffffff800ULL 
                                                                          & ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U])) 
                                                                             << 3U)))) 
                                                                   | (QData)((IData)(
                                                                                (0x7ffU 
                                                                                & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                                                >> 0x10U)))))) 
                                                               >> 0x20U)) 
                                                      >> 0xfU))) 
                      | (0x1fc00U & ((IData)(((((QData)((IData)(
                                                                (0xfU 
                                                                 & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                                    >> 2U)))) 
                                                << 0x3bU) 
                                               | ((0x7fffffffffff800ULL 
                                                   & (((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[2U])) 
                                                       << 0x23U) 
                                                      | (0xfffffffffffff800ULL 
                                                         & ((QData)((IData)(
                                                                            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U])) 
                                                            << 3U)))) 
                                                  | (QData)((IData)(
                                                                    (0x7ffU 
                                                                     & (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                                                                        >> 0x10U)))))) 
                                              >> 0x20U)) 
                                     >> 0xfU)));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[0U] 
        = ((((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)) 
                       << 0x3bU) | ((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr 
                                     << 0xbU) | (QData)((IData)(
                                                                (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_len) 
                                                                  << 3U) 
                                                                 | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_size))))))) 
             << 0x16U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_burst) 
                           << 0x14U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_cache) 
                                         << 0xfU) | 
                                        ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_prot) 
                                         << 0xcU)))) 
           | ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_qos) 
                << 8U) | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_region) 
                          << 4U)) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_user) 
                                      << 2U) | (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_ar_valid_o) 
                                                 << 1U) 
                                                | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_r_ready_o)))));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[1U] 
        = (((0xfffU & ((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)) 
                                 << 0x3bU) | ((vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr 
                                               << 0xbU) 
                                              | (QData)((IData)(
                                                                (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_len) 
                                                                  << 3U) 
                                                                 | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_size))))))) 
                       >> 0xaU)) | ((0xfffU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_burst) 
                                               >> 0xcU)) 
                                    | ((0xfffU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_cache) 
                                                  >> 0x11U)) 
                                       | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_prot) 
                                          >> 0x14U)))) 
           | (__Vtemp_10[1U] << 0xcU));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[2U] 
        = ((__Vtemp_10[1U] >> 0x14U) | (__Vtemp_10[2U] 
                                        << 0xcU));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[3U] 
        = ((__Vtemp_10[2U] >> 0x14U) | (__Vtemp_10[3U] 
                                        << 0xcU));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[4U] 
        = ((__Vtemp_10[3U] >> 0x14U) | ((0x3ff000U 
                                         & (__Vtemp_9[3U] 
                                            >> 0xaU)) 
                                        | ((0x1c00000U 
                                            & ((IData)(
                                                       (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_data 
                                                        >> 0x20U)) 
                                               << 2U)) 
                                           | (0xfe000000U 
                                              & ((IData)(
                                                         (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_data 
                                                          >> 0x20U)) 
                                                 << 2U)))));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[5U] 
        = (((0xffcU & (__Vtemp_5[0U] << 2U)) | ((IData)(
                                                        (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_data 
                                                         >> 0x20U)) 
                                                >> 0x1eU)) 
           | (((0x1ff000U & (__Vtemp_5[0U] << 2U)) 
               | (0x200000U & (__Vtemp_8[3U] << 0x15U))) 
              | (0xffc00000U & (__Vtemp_8[3U] << 0x15U))));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[6U] 
        = ((0xfffU & (__Vtemp_8[3U] >> 0xbU)) | (__Vtemp_10[6U] 
                                                 << 0xcU));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[7U] 
        = ((__Vtemp_10[6U] >> 0x14U) | (__Vtemp_10[7U] 
                                        << 0xcU));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill 
        = ((vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[5U] 
            >> 2U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_aw__ready_o));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill 
        = ((vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[2U] 
            >> 0x16U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_w__ready_o));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill 
        = ((~ (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[2U] 
               >> 0x15U)) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain 
        = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) 
           & (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[2U] 
              >> 0x15U));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill 
        = ((vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[0U] 
            >> 1U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_ar__ready_o));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill 
        = ((~ vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[0U]) 
           & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain 
        = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) 
           & vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req[0U]);
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__67(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__67\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
        = ((0x7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]) 
           | (0x380000U & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_ready_o) 
                            << 0x15U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_ready_o) 
                                          << 0x14U) 
                                         | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push) 
                                            << 0x13U)))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__68(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__68\n"); );
    // Init
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT____Vlvbound_h623f1a87__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT____Vlvbound_h623f1a87__0 = 0;
    VlWide<7>/*223:0*/ __Vtemp_17;
    VlWide<10>/*319:0*/ __Vtemp_21;
    VlWide<13>/*415:0*/ __Vtemp_25;
    VlWide<16>/*511:0*/ __Vtemp_29;
    VlWide<19>/*607:0*/ __Vtemp_33;
    VlWide<22>/*703:0*/ __Vtemp_37;
    VlWide<27>/*863:0*/ __Vtemp_43;
    VlWide<34>/*1087:0*/ __Vtemp_91;
    VlWide<35>/*1119:0*/ __Vtemp_123;
    VlWide<36>/*1151:0*/ __Vtemp_155;
    VlWide<37>/*1183:0*/ __Vtemp_187;
    VlWide<38>/*1215:0*/ __Vtemp_219;
    VlWide<39>/*1247:0*/ __Vtemp_251;
    VlWide<40>/*1279:0*/ __Vtemp_283;
    VlWide<41>/*1311:0*/ __Vtemp_315;
    VlWide<42>/*1343:0*/ __Vtemp_347;
    VlWide<43>/*1375:0*/ __Vtemp_379;
    VlWide<44>/*1407:0*/ __Vtemp_411;
    VlWide<45>/*1439:0*/ __Vtemp_443;
    VlWide<46>/*1471:0*/ __Vtemp_475;
    VlWide<47>/*1503:0*/ __Vtemp_507;
    VlWide<48>/*1535:0*/ __Vtemp_539;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_gnt = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_in_id_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_in_id = 0U;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_inp_req) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_in_id_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_in_id 
            = (0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__i_demux_simple__mst_reqs_o[7U] 
                       >> 0x18U));
    } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_req) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_in_id_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_in_id 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_reflect_id;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__idx_matches_in_id 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_in_id_valid) 
           & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q)) 
              & ((0xfU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                          >> 3U)) == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_in_id))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_valid = 0U;
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_inp_req) 
                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q))))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_req) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_gnt = 1U;
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__idx_matches_in_id) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx 
                    = ((2U >= ((IData)(2U) + (3U & 
                                              ((IData)(3U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                                     >> 2U)))))) 
                       && (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q) 
                                 >> ((IData)(2U) + 
                                     (3U & ((IData)(3U) 
                                            * (1U & 
                                               ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                                >> 2U))))))));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_valid = 1U;
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__read_len 
        = (0x1ffU & (((8U >= (0xfU & ((IData)(9U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx))))
                       ? ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q) 
                          >> (0xfU & ((IData)(9U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx))))
                       : 0U) - (IData)(1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_gnt 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_gnt) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_valid));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__err_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__err_q;
    if ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_req) 
          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_gnt)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_out))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT____Vlvbound_hfda41936__0 = 1U;
        if ((0U >= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__err_d 
                = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx))) 
                    & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__err_d)) 
                   | (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT____Vlvbound_hfda41936__0) 
                            << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx))));
        }
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__cnt_alloc_req) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__cnt_alloc_gnt))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT____Vlvbound_h8b5658c4__0 = 0U;
        if ((0U >= (0U != (0x1ffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__err_d 
                = (((~ ((IData)(1U) << (0U != (0x1ffU 
                                               & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q))))) 
                    & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__err_d)) 
                   | (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT____Vlvbound_h8b5658c4__0) 
                            << (0U != (0x1ffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q))))));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_dec = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_err 
        = ((0U >= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx)) 
           && (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__err_q) 
                     >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx))));
    if ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_req) 
          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_gnt)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_out))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_err = 1U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U] 
        = (0xffdfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_dec = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q)))) {
        if ((0x40000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U])) {
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_gnt) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_dec = 1U;
            }
        }
    }
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT____Vlvbound_h623f1a87__0 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_req) 
            & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_gnt)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_dec));
    if ((0U >= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_dec 
            = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_dec)) 
               | (1U & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT____Vlvbound_h623f1a87__0) 
                        << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_pop 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_req) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_gnt) 
              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_dec) 
                 & (0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__read_len))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_q;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q)))) {
        if ((0x40000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U])) {
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_gnt) {
                if ((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__read_len)))) {
                    if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__i_demux_simple__mst_reqs_o[2U] 
                                  >> 0x15U)))) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_d 
                            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_err;
                    }
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
        = (0x3803ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]);
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q) {
            if ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U] 
                        >> 0x12U) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__i_demux_simple__mst_reqs_o[2U] 
                                     >> 0x15U)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_d = 0U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U] 
                    = (0x200000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U]);
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                = ((0x3c03ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]) 
                   | (0x3fc00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U]));
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_q) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                    = (0x2000U | (0x3fcfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]));
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                = (0x40000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]);
        }
    } else if ((0x40000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U])) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_gnt) {
            if ((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__read_len)))) {
                if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__i_demux_simple__mst_reqs_o[2U] 
                              >> 0x15U)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_d = 1U;
                }
                if ((0x200000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__i_demux_simple__mst_reqs_o[2U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U] 
                        = (0x200000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U]);
                }
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                    = ((0x3c03ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]) 
                       | (0x3fc00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U]));
                if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_err) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                        = (0x2000U | (0x3fcfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]));
                }
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                    = (0x40000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]);
            } else {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U] 
                    = (0x200000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U]);
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_6 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q)) 
           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U] 
              >> 0x15U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_4 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q)) 
           & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[0U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_5 
        = ((1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q)) 
           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[0U] 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[3U] 
            << 6U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U] 
                      >> 0x1aU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[4U] 
            << 6U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[3U] 
                      >> 0x1aU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in[2U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[7U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[6U])) 
                                             >> 8U)))) 
            << 8U) | (0xffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[5U] 
                                << 6U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[4U] 
                                          >> 0x1aU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in[3U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[7U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[6U])) 
                                             >> 8U)))) 
            >> 0x18U) | ((IData)(((0xffffffffffffULL 
                                   & (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[7U])) 
                                       << 0x18U) | 
                                      ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[6U])) 
                                       >> 8U))) >> 0x20U)) 
                         << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_7 
        = ((1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q)) 
           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[5U] 
              >> 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_set) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_d 
            = (0x1ffU & ((IData)(1U) + (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__i_demux_simple__mst_reqs_o[6U])));
    } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_dec) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_d 
            = (0x3ffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q) 
                         - (IData)(1U)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_inp_req) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__idx_matches_in_id) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h65717e89__0 
                = (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q)));
            if ((2U >= ((IData)(1U) + (3U & ((IData)(3U) 
                                             * (1U 
                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                                   >> 1U))))))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d 
                    = (((~ ((IData)(1U) << ((IData)(1U) 
                                            + (3U & 
                                               ((IData)(3U) 
                                                * (1U 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                                      >> 1U))))))) 
                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d)) 
                       | (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h65717e89__0) 
                                << ((IData)(1U) + (3U 
                                                   & ((IData)(3U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                                          >> 1U))))))));
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h93815b7e__0 
                = (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q)));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_d 
                = ((0x7dU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_d)) 
                   | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h93815b7e__0) 
                      << 1U));
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_he41207af__0 
                = ((0x78U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__i_demux_simple__mst_reqs_o[7U] 
                             >> 0x15U)) | ((4U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q)) 
                                                  << 2U)) 
                                           | (2U & 
                                              ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q)) 
                                               << 1U))));
            if ((6U >= (7U & ((IData)(7U) * (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q))))))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_d 
                    = (((~ ((IData)(0x7fU) << (7U & 
                                               ((IData)(7U) 
                                                * (1U 
                                                   & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q))))))) 
                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_d)) 
                       | (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_he41207af__0) 
                                   << (7U & ((IData)(7U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q))))))));
            }
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h220b3f2b__0 
            = ((0U != (0x1ffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q))) 
               << 2U);
        if ((2U >= (3U & ((IData)(3U) * (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d 
                = (((~ ((IData)(7U) << (3U & ((IData)(3U) 
                                              * (1U 
                                                 & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q))))))) 
                    & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d)) 
                   | (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h220b3f2b__0) 
                            << (3U & ((IData)(3U) * 
                                      (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q))))))));
        }
    } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_req) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__idx_matches_in_id) {
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_pop) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_he75496f5__0 = 0U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h85552a64__0 = 1U;
                if ((2U >= (3U & ((IData)(3U) * (1U 
                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                                    >> 2U)))))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d 
                        = (((~ ((IData)(7U) << (3U 
                                                & ((IData)(3U) 
                                                   * 
                                                   (1U 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                                       >> 2U)))))) 
                            & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d)) 
                           | (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_he75496f5__0) 
                                    << (3U & ((IData)(3U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                                    >> 2U)))))));
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d 
                        = (((~ ((IData)(1U) << (3U 
                                                & ((IData)(3U) 
                                                   * 
                                                   (1U 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                                       >> 2U)))))) 
                            & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d)) 
                           | (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h85552a64__0) 
                                    << (3U & ((IData)(3U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                                    >> 2U)))))));
                }
                if (((1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                            >> 2U)) == (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                              >> 1U)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_d = 1U;
                } else {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h93b39367__0 
                        = ((2U >= ((IData)(1U) + (3U 
                                                  & ((IData)(3U) 
                                                     * 
                                                     (1U 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                                         >> 2U)))))) 
                           && (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q) 
                                     >> ((IData)(1U) 
                                         + (3U & ((IData)(3U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                                                      >> 2U))))))));
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_d 
                        = ((0x7bU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_d)) 
                           | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h93b39367__0) 
                              << 2U));
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_pop 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_9) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_6));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_pop 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_6));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_pop 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_8) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_4));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_pop 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_4));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_push 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_5) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellinp__i_axi_burst_splitter_ar_chan__ax_ready_i));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_push 
        = ((2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_5));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_7) 
           & ((2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q)) 
              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U] 
                 >> 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_n 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_n 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_push) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_n 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_pop)) 
          & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_push) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_n 
            = (((~ ((IData)(0xfU) << (3U & VL_SHIFTL_III(2,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q), 2U)))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_n)) 
               | (0xfU & ((0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U] 
                                   >> 0x11U)) << (3U 
                                                  & VL_SHIFTL_III(2,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q), 2U)))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[7U];
    if ((0xefU >= (0xffU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
            = (((0U == (0x1fU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                         ((IData)(1U) + (7U & (((IData)(0x78U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x78U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                  (7U & (((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                         >> 5U))] >> (0x1fU & ((IData)(0x78U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
            = (((0U == (0x1fU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                         ((IData)(2U) + (7U & (((IData)(0x78U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x78U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                  ((IData)(1U) + (7U & (((IData)(0x78U) 
                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[2U] 
            = (((0U == (0x1fU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                         ((IData)(3U) + (7U & (((IData)(0x78U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x78U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                  ((IData)(2U) + (7U & (((IData)(0x78U) 
                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[3U] 
            = (0xffffffU & (((0U == (0x1fU & ((IData)(0x78U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))
                              ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                                      ((IData)(4U) 
                                       + (7U & (((IData)(0x78U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                                      << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & ((IData)(0x78U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)))))) 
                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[
                               ((IData)(3U) + (7U & 
                                               (((IData)(0x78U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                               >> (0x1fU & ((IData)(0x78U) 
                                            * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[2U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[3U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_valid 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_empty)) 
           & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_valid) 
                << 1U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_valid)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_pop 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_valid) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_pop 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_valid));
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in[3U];
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o)
            ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_out 
               << 1U) : (1ULL | (0x1fffffffffffeULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[3U])) 
                                     << 0x19U) | (0x1fffffffffffffeULL 
                                                  & ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[2U])) 
                                                     >> 7U))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT____Vlvbound_h8d63de30__0 
            = (0xffffffffffffULL & (((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U])) 
                                     << 0x1fU) | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req[1U])) 
                                                  >> 1U)));
        if ((0x5fU >= (0x7fU & ((IData)(0x30U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WQ(96,48,(0x7fU & ((IData)(0x30U) 
                                            * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT____Vlvbound_h8d63de30__0);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_pop)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT____Vlvbound_h686024a9__0[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT____Vlvbound_h686024a9__0[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT____Vlvbound_h686024a9__0[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT____Vlvbound_h686024a9__0[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in[3U];
        if ((0xefU >= (0xffU & ((IData)(0x78U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WW(240,120,(0xffU & ((IData)(0x78U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT____Vlvbound_h686024a9__0);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_pop)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_pop) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_push 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_push 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit = 0ULL;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
        = ((0xffffffffff000ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit) 
           | (IData)((IData)(((((0x58U == (0x1ffU & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                             >> 1U)))) 
                                << 0xbU) | (((0x50U 
                                              == (0x1ffU 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                             >> 1U)))) 
                                             << 0xaU) 
                                            | ((0x48U 
                                                == 
                                                (0x1ffU 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                            >> 1U)))) 
                                               << 9U))) 
                              | ((((0x40U == (0x1ffU 
                                              & (IData)(
                                                        (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                         >> 1U)))) 
                                   << 8U) | (((0x38U 
                                               == (0x1ffU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                              >> 1U)))) 
                                              << 7U) 
                                             | ((0x30U 
                                                 == 
                                                 (0x1ffU 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                             >> 1U)))) 
                                                << 6U))) 
                                 | ((((0x28U == (0x1ffU 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                            >> 1U)))) 
                                      << 5U) | (((0x20U 
                                                  == 
                                                  (0x1ffU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                              >> 1U)))) 
                                                 << 4U) 
                                                | ((0x18U 
                                                    == 
                                                    (0x1ffU 
                                                     & (IData)(
                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                                >> 1U)))) 
                                                   << 3U))) 
                                    | (((0x10U == (0x1ffU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                              >> 1U)))) 
                                        << 2U) | ((
                                                   (8U 
                                                    == 
                                                    (0x1ffU 
                                                     & (IData)(
                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                                >> 1U)))) 
                                                   << 1U) 
                                                  | (0U 
                                                     == 
                                                     (0x1ffU 
                                                      & (IData)(
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                                 >> 1U))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
        = ((0xfffffff000fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit) 
           | ((QData)((IData)(((((0xb8U == (0x1ffU 
                                            & (IData)(
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                       >> 1U)))) 
                                 << 0xbU) | (((0xb0U 
                                               == (0x1ffU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                              >> 1U)))) 
                                              << 0xaU) 
                                             | ((0xa8U 
                                                 == 
                                                 (0x1ffU 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                             >> 1U)))) 
                                                << 9U))) 
                               | ((((0xa0U == (0x1ffU 
                                               & (IData)(
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                          >> 1U)))) 
                                    << 8U) | (((0x98U 
                                                == 
                                                (0x1ffU 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                            >> 1U)))) 
                                               << 7U) 
                                              | ((0x90U 
                                                  == 
                                                  (0x1ffU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                              >> 1U)))) 
                                                 << 6U))) 
                                  | ((((0x88U == (0x1ffU 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                             >> 1U)))) 
                                       << 5U) | (((0x80U 
                                                   == 
                                                   (0x1ffU 
                                                    & (IData)(
                                                              (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                               >> 1U)))) 
                                                  << 4U) 
                                                 | ((0x78U 
                                                     == 
                                                     (0x1ffU 
                                                      & (IData)(
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                                 >> 1U)))) 
                                                    << 3U))) 
                                     | (((0x70U == 
                                          (0x1ffU & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                             >> 1U)))) 
                                         << 2U) | (
                                                   ((0x68U 
                                                     == 
                                                     (0x1ffU 
                                                      & (IData)(
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                                 >> 1U)))) 
                                                    << 1U) 
                                                   | (0x60U 
                                                      == 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                                  >> 1U))))))))))) 
              << 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
        = ((0xffff000ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit) 
           | ((QData)((IData)(((((0x118U == (0x1ffU 
                                             & (IData)(
                                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                        >> 1U)))) 
                                 << 0xbU) | (((0x110U 
                                               == (0x1ffU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                              >> 1U)))) 
                                              << 0xaU) 
                                             | ((0x108U 
                                                 == 
                                                 (0x1ffU 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                             >> 1U)))) 
                                                << 9U))) 
                               | ((((0x100U == (0x1ffU 
                                                & (IData)(
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                           >> 1U)))) 
                                    << 8U) | (((0xf8U 
                                                == 
                                                (0x1ffU 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                            >> 1U)))) 
                                               << 7U) 
                                              | ((0xf0U 
                                                  == 
                                                  (0x1ffU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                              >> 1U)))) 
                                                 << 6U))) 
                                  | ((((0xe8U == (0x1ffU 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                             >> 1U)))) 
                                       << 5U) | (((0xe0U 
                                                   == 
                                                   (0x1ffU 
                                                    & (IData)(
                                                              (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                               >> 1U)))) 
                                                  << 4U) 
                                                 | ((0xd8U 
                                                     == 
                                                     (0x1ffU 
                                                      & (IData)(
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                                 >> 1U)))) 
                                                    << 3U))) 
                                     | (((0xd0U == 
                                          (0x1ffU & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                             >> 1U)))) 
                                         << 2U) | (
                                                   ((0xc8U 
                                                     == 
                                                     (0x1ffU 
                                                      & (IData)(
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                                 >> 1U)))) 
                                                    << 1U) 
                                                   | (0xc0U 
                                                      == 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                                  >> 1U))))))))))) 
              << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
        = ((0xf000fffffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit) 
           | ((QData)((IData)(((((0x178U == (0x1ffU 
                                             & (IData)(
                                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                        >> 1U)))) 
                                 << 0xbU) | (((0x170U 
                                               == (0x1ffU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                              >> 1U)))) 
                                              << 0xaU) 
                                             | ((0x168U 
                                                 == 
                                                 (0x1ffU 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                             >> 1U)))) 
                                                << 9U))) 
                               | ((((0x160U == (0x1ffU 
                                                & (IData)(
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                           >> 1U)))) 
                                    << 8U) | (((0x158U 
                                                == 
                                                (0x1ffU 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                            >> 1U)))) 
                                               << 7U) 
                                              | ((0x150U 
                                                  == 
                                                  (0x1ffU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                              >> 1U)))) 
                                                 << 6U))) 
                                  | ((((0x148U == (0x1ffU 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                              >> 1U)))) 
                                       << 5U) | (((0x140U 
                                                   == 
                                                   (0x1ffU 
                                                    & (IData)(
                                                              (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                               >> 1U)))) 
                                                  << 4U) 
                                                 | ((0x138U 
                                                     == 
                                                     (0x1ffU 
                                                      & (IData)(
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                                 >> 1U)))) 
                                                    << 3U))) 
                                     | (((0x130U == 
                                          (0x1ffU & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                             >> 1U)))) 
                                         << 2U) | (
                                                   ((0x128U 
                                                     == 
                                                     (0x1ffU 
                                                      & (IData)(
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                                 >> 1U)))) 
                                                    << 1U) 
                                                   | (0x120U 
                                                      == 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                                  >> 1U))))))))))) 
              << 0x24U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
        = ((0xffffffffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit) 
           | ((QData)((IData)((((0x198U == (0x1ffU 
                                            & (IData)(
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                       >> 1U)))) 
                                << 3U) | (((0x190U 
                                            == (0x1ffU 
                                                & (IData)(
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                           >> 1U)))) 
                                           << 2U) | 
                                          (((0x188U 
                                             == (0x1ffU 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                            >> 1U)))) 
                                            << 1U) 
                                           | (0x180U 
                                              == (0x1ffU 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req 
                                                             >> 1U))))))))) 
              << 0x30U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_pop)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__read_pointer_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_pop)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next = 0ULL;
    if ((IData)((0ULL != (0xffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit)))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_issue_fpu_0__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_tcdm_congested_0__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_tcdm_accessed_0__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_cycle_0__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_retired_load_0__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_retired_instr_0__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_issue_core_to_fpu_0__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_issue_fpu_seq_0__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_ar_stall_0__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_aw_stall_0__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_retired_acc_0__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_retired_i_0__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_buf_r_stall_0__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_buf_w_stall_0__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_w_stall_0__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_r_stall_0__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_ar_bw_0__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_ar_done_0__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_aw_bw_0__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_aw_done_0__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_w_bw_0__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_w_done_0__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_r_bw_0__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_r_done_0__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_hit_0__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_miss_0__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_busy_0__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_b_done_0__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_stall_0__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_double_hit_0__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_prefetch_0__q))))) 
                      << 0x1cU));
        } else if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                  >> 1U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_issue_fpu_1__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_tcdm_congested_1__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_tcdm_accessed_1__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_cycle_1__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_retired_load_1__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_retired_instr_1__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_issue_core_to_fpu_1__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_issue_fpu_seq_1__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_ar_stall_1__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_aw_stall_1__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_retired_acc_1__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_retired_i_1__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_buf_r_stall_1__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_buf_w_stall_1__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_w_stall_1__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_r_stall_1__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_ar_bw_1__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_ar_done_1__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_aw_bw_1__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_aw_done_1__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_w_bw_1__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_w_done_1__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_r_bw_1__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_r_done_1__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_hit_1__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_miss_1__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_busy_1__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_b_done_1__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_stall_1__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_double_hit_1__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_prefetch_1__q))))) 
                      << 0x1cU));
        } else if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                  >> 2U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_issue_fpu_2__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_tcdm_congested_2__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_tcdm_accessed_2__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_cycle_2__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_retired_load_2__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_retired_instr_2__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_issue_core_to_fpu_2__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_issue_fpu_seq_2__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_ar_stall_2__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_aw_stall_2__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_retired_acc_2__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_retired_i_2__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_buf_r_stall_2__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_buf_w_stall_2__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_w_stall_2__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_r_stall_2__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_ar_bw_2__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_ar_done_2__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_aw_bw_2__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_aw_done_2__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_w_bw_2__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_w_done_2__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_r_bw_2__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_r_done_2__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_hit_2__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_miss_2__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_busy_2__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_b_done_2__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_stall_2__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_double_hit_2__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_prefetch_2__q))))) 
                      << 0x1cU));
        } else if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                  >> 3U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_issue_fpu_3__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_tcdm_congested_3__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_tcdm_accessed_3__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_cycle_3__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_retired_load_3__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_retired_instr_3__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_issue_core_to_fpu_3__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_issue_fpu_seq_3__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_ar_stall_3__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_aw_stall_3__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_retired_acc_3__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_retired_i_3__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_buf_r_stall_3__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_buf_w_stall_3__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_w_stall_3__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_r_stall_3__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_ar_bw_3__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_ar_done_3__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_aw_bw_3__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_aw_done_3__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_w_bw_3__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_w_done_3__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_r_bw_3__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_r_done_3__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_hit_3__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_miss_3__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_busy_3__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_b_done_3__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_stall_3__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_double_hit_3__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_prefetch_3__q))))) 
                      << 0x1cU));
        } else if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                  >> 4U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_issue_fpu_4__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_tcdm_congested_4__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_tcdm_accessed_4__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_cycle_4__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_retired_load_4__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_retired_instr_4__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_issue_core_to_fpu_4__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_issue_fpu_seq_4__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_ar_stall_4__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_aw_stall_4__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_retired_acc_4__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_retired_i_4__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_buf_r_stall_4__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_buf_w_stall_4__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_w_stall_4__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_r_stall_4__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_ar_bw_4__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_ar_done_4__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_aw_bw_4__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_aw_done_4__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_w_bw_4__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_w_done_4__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_r_bw_4__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_r_done_4__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_hit_4__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_miss_4__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_busy_4__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_b_done_4__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_stall_4__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_double_hit_4__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_prefetch_4__q))))) 
                      << 0x1cU));
        } else if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                  >> 5U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_issue_fpu_5__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_tcdm_congested_5__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_tcdm_accessed_5__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_cycle_5__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_retired_load_5__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_retired_instr_5__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_issue_core_to_fpu_5__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_issue_fpu_seq_5__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_ar_stall_5__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_aw_stall_5__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_retired_acc_5__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_retired_i_5__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_buf_r_stall_5__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_buf_w_stall_5__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_w_stall_5__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_r_stall_5__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_ar_bw_5__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_ar_done_5__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_aw_bw_5__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_aw_done_5__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_w_bw_5__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_w_done_5__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_r_bw_5__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_r_done_5__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_hit_5__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_miss_5__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_busy_5__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_b_done_5__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_stall_5__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_double_hit_5__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_prefetch_5__q))))) 
                      << 0x1cU));
        } else if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                  >> 6U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_issue_fpu_6__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_tcdm_congested_6__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_tcdm_accessed_6__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_cycle_6__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_retired_load_6__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_retired_instr_6__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_issue_core_to_fpu_6__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_issue_fpu_seq_6__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_ar_stall_6__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_aw_stall_6__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_retired_acc_6__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_retired_i_6__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_buf_r_stall_6__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_buf_w_stall_6__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_w_stall_6__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_r_stall_6__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_ar_bw_6__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_ar_done_6__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_aw_bw_6__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_aw_done_6__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_w_bw_6__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_w_done_6__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_r_bw_6__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_r_done_6__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_hit_6__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_miss_6__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_busy_6__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_b_done_6__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_stall_6__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_double_hit_6__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_prefetch_6__q))))) 
                      << 0x1cU));
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_issue_fpu_7__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_tcdm_congested_7__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_tcdm_accessed_7__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_cycle_7__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_retired_load_7__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_retired_instr_7__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_issue_core_to_fpu_7__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_issue_fpu_seq_7__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_ar_stall_7__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_aw_stall_7__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_retired_acc_7__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_retired_i_7__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_buf_r_stall_7__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_buf_w_stall_7__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_w_stall_7__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_r_stall_7__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_ar_bw_7__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_ar_done_7__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_aw_bw_7__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_aw_done_7__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_w_bw_7__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_w_done_7__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_r_bw_7__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_r_done_7__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_hit_7__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_miss_7__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_busy_7__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_b_done_7__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_stall_7__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_double_hit_7__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_prefetch_7__q))))) 
                      << 0x1cU));
        }
    } else if ((IData)((0ULL != (0xff00ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit)))) {
        if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                           >> 8U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_issue_fpu_8__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_tcdm_congested_8__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_tcdm_accessed_8__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_cycle_8__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_retired_load_8__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_retired_instr_8__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_issue_core_to_fpu_8__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_issue_fpu_seq_8__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_stall_8__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_stall_8__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_retired_acc_8__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_retired_i_8__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_buf_r_stall_8__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_buf_w_stall_8__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_stall_8__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_stall_8__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_bw_8__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_done_8__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_bw_8__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_done_8__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_bw_8__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_done_8__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_bw_8__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_done_8__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_hit_8__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_miss_8__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_busy_8__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_b_done_8__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_stall_8__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_double_hit_8__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_prefetch_8__q))))) 
                      << 0x1cU));
        } else if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                  >> 9U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_fpu_9__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_tcdm_congested_9__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_tcdm_accessed_9__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_cycle_9__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_load_9__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_instr_9__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_core_to_fpu_9__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_fpu_seq_9__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_stall_9__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_stall_9__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_acc_9__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_i_9__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_buf_r_stall_9__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_buf_w_stall_9__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_stall_9__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_stall_9__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_bw_9__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_done_9__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_bw_9__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_done_9__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_bw_9__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_done_9__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_bw_9__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_done_9__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_hit_9__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_miss_9__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_busy_9__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_b_done_9__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_stall_9__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_double_hit_9__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_prefetch_9__q))))) 
                      << 0x1cU));
        } else if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                  >> 0xaU)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_fpu_10__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_tcdm_congested_10__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_tcdm_accessed_10__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_cycle_10__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_load_10__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_instr_10__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_core_to_fpu_10__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_fpu_seq_10__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_stall_10__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_stall_10__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_acc_10__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_i_10__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_buf_r_stall_10__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_buf_w_stall_10__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_stall_10__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_stall_10__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_bw_10__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_done_10__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_bw_10__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_done_10__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_bw_10__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_done_10__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_bw_10__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_done_10__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_hit_10__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_miss_10__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_busy_10__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_b_done_10__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_stall_10__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_double_hit_10__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_prefetch_10__q))))) 
                      << 0x1cU));
        } else if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                  >> 0xbU)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_fpu_11__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_tcdm_congested_11__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_tcdm_accessed_11__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_cycle_11__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_load_11__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_instr_11__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_core_to_fpu_11__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_fpu_seq_11__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_stall_11__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_stall_11__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_acc_11__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_i_11__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_buf_r_stall_11__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_buf_w_stall_11__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_stall_11__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_stall_11__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_bw_11__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_done_11__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_bw_11__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_done_11__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_bw_11__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_done_11__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_bw_11__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_done_11__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_hit_11__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_miss_11__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_busy_11__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_b_done_11__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_stall_11__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_double_hit_11__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_prefetch_11__q))))) 
                      << 0x1cU));
        } else if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                  >> 0xcU)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_fpu_12__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_tcdm_congested_12__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_tcdm_accessed_12__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_cycle_12__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_load_12__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_instr_12__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_core_to_fpu_12__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_fpu_seq_12__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_stall_12__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_stall_12__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_acc_12__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_i_12__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_buf_r_stall_12__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_buf_w_stall_12__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_stall_12__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_stall_12__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_bw_12__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_done_12__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_bw_12__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_done_12__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_bw_12__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_done_12__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_bw_12__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_done_12__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_hit_12__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_miss_12__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_busy_12__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_b_done_12__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_stall_12__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_double_hit_12__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_prefetch_12__q))))) 
                      << 0x1cU));
        } else if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                  >> 0xdU)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_fpu_13__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_tcdm_congested_13__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_tcdm_accessed_13__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_cycle_13__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_load_13__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_instr_13__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_core_to_fpu_13__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_fpu_seq_13__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_stall_13__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_stall_13__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_acc_13__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_i_13__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_buf_r_stall_13__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_buf_w_stall_13__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_stall_13__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_stall_13__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_bw_13__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_done_13__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_bw_13__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_done_13__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_bw_13__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_done_13__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_bw_13__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_done_13__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_hit_13__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_miss_13__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_busy_13__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_b_done_13__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_stall_13__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_double_hit_13__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_prefetch_13__q))))) 
                      << 0x1cU));
        } else if ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                  >> 0xeU)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_fpu_14__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_tcdm_congested_14__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_tcdm_accessed_14__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_cycle_14__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_load_14__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_instr_14__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_core_to_fpu_14__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_fpu_seq_14__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_stall_14__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_stall_14__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_acc_14__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_i_14__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_buf_r_stall_14__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_buf_w_stall_14__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_stall_14__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_stall_14__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_bw_14__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_done_14__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_bw_14__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_done_14__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_bw_14__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_done_14__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_bw_14__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_done_14__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_hit_14__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_miss_14__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_busy_14__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_b_done_14__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_stall_14__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_double_hit_14__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_prefetch_14__q))))) 
                      << 0x1cU));
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffffff0ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_fpu_15__q) 
                                       << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_tcdm_congested_15__q) 
                                                  << 2U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_tcdm_accessed_15__q) 
                                                     << 1U) 
                                                    | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_cycle_15__q)))))));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffffff0fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_load_15__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_instr_15__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_core_to_fpu_15__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_fpu_seq_15__q)))))) 
                      << 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffffff0ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_stall_15__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_stall_15__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_acc_15__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_i_15__q)))))) 
                      << 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffffff0fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_buf_r_stall_15__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_buf_w_stall_15__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_stall_15__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_stall_15__q)))))) 
                      << 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffffff0ffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_bw_15__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_done_15__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_bw_15__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_done_15__q)))))) 
                      << 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffffff0fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_bw_15__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_done_15__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_bw_15__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_done_15__q)))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xfffffffff0ffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_hit_15__q) 
                                        << 3U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_miss_15__q) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_busy_15__q) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_b_done_15__q)))))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                = ((0xffffffff8fffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | ((QData)((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_stall_15__q) 
                                        << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_double_hit_15__q) 
                                                   << 1U) 
                                                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_prefetch_15__q))))) 
                      << 0x1cU));
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
            = ((IData)((0ULL != (0xff0000ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit)))
                ? ((0xfffffffffffffc00ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                   | (IData)((IData)(((1U & (IData)(
                                                    (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                     >> 0x10U)))
                                       ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_0__q)
                                       : ((1U & (IData)(
                                                        (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                         >> 0x11U)))
                                           ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_1__q)
                                           : ((1U & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                             >> 0x12U)))
                                               ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_2__q)
                                               : ((1U 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                              >> 0x13U)))
                                                   ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_3__q)
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                               >> 0x14U)))
                                                    ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_4__q)
                                                    : 
                                                   ((1U 
                                                     & (IData)(
                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                >> 0x15U)))
                                                     ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_5__q)
                                                     : 
                                                    ((1U 
                                                      & (IData)(
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                 >> 0x16U)))
                                                      ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_6__q)
                                                      : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_7__q)))))))))))
                : ((IData)((0ULL != (0xff000000ULL 
                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit)))
                    ? ((0xfffffffffffffc00ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                       | (IData)((IData)(((1U & (IData)(
                                                        (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                         >> 0x18U)))
                                           ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_8__q)
                                           : ((1U & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                             >> 0x19U)))
                                               ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_9__q)
                                               : ((1U 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                              >> 0x1aU)))
                                                   ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_10__q)
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                               >> 0x1bU)))
                                                    ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_11__q)
                                                    : 
                                                   ((1U 
                                                     & (IData)(
                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                >> 0x1cU)))
                                                     ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_12__q)
                                                     : 
                                                    ((1U 
                                                      & (IData)(
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                 >> 0x1dU)))
                                                      ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_13__q)
                                                      : 
                                                     ((1U 
                                                       & (IData)(
                                                                 (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                  >> 0x1eU)))
                                                       ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_14__q)
                                                       : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_15__q)))))))))))
                    : ((IData)((0ULL != (0xff00000000ULL 
                                         & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit)))
                        ? ((0xffff000000000000ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                           | (0xffffffffffffULL & (
                                                   (1U 
                                                    & (IData)(
                                                              (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                               >> 0x20U)))
                                                    ? 
                                                   (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[1U])) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0U])))
                                                    : 
                                                   ((1U 
                                                     & (IData)(
                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                >> 0x21U)))
                                                     ? 
                                                    (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[2U])) 
                                                      << 0x30U) 
                                                     | (((QData)((IData)(
                                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[2U])) 
                                                         << 0x10U) 
                                                        | ((QData)((IData)(
                                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[1U])) 
                                                           >> 0x10U)))
                                                     : 
                                                    ((1U 
                                                      & (IData)(
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                 >> 0x22U)))
                                                      ? 
                                                     (((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[4U])) 
                                                       << 0x20U) 
                                                      | (QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[3U])))
                                                      : 
                                                     ((1U 
                                                       & (IData)(
                                                                 (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                  >> 0x23U)))
                                                       ? 
                                                      (((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[5U])) 
                                                        << 0x30U) 
                                                       | (((QData)((IData)(
                                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[5U])) 
                                                           << 0x10U) 
                                                          | ((QData)((IData)(
                                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[4U])) 
                                                             >> 0x10U)))
                                                       : 
                                                      ((1U 
                                                        & (IData)(
                                                                  (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                   >> 0x24U)))
                                                        ? 
                                                       (((QData)((IData)(
                                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[7U])) 
                                                         << 0x20U) 
                                                        | (QData)((IData)(
                                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[6U])))
                                                        : 
                                                       ((1U 
                                                         & (IData)(
                                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                    >> 0x25U)))
                                                         ? 
                                                        (((QData)((IData)(
                                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[8U])) 
                                                          << 0x30U) 
                                                         | (((QData)((IData)(
                                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[8U])) 
                                                             << 0x10U) 
                                                            | ((QData)((IData)(
                                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[7U])) 
                                                               >> 0x10U)))
                                                         : 
                                                        ((1U 
                                                          & (IData)(
                                                                    (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                     >> 0x26U)))
                                                          ? 
                                                         (((QData)((IData)(
                                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xaU])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[9U])))
                                                          : 
                                                         (((QData)((IData)(
                                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xbU])) 
                                                           << 0x30U) 
                                                          | (((QData)((IData)(
                                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xbU])) 
                                                              << 0x10U) 
                                                             | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xaU])) 
                                                                >> 0x10U))))))))))))
                        : ((IData)((0ULL != (0xff0000000000ULL 
                                             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit)))
                            ? ((0xffff000000000000ULL 
                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                               | (0xffffffffffffULL 
                                  & ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                    >> 0x28U)))
                                      ? (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xdU])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xcU])))
                                      : ((1U & (IData)(
                                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                        >> 0x29U)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xeU])) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xeU])) 
                                                 << 0x10U) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xdU])) 
                                                   >> 0x10U)))
                                          : ((1U & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                            >> 0x2aU)))
                                              ? (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x10U])) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xfU])))
                                              : ((1U 
                                                  & (IData)(
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                             >> 0x2bU)))
                                                  ? 
                                                 (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x11U])) 
                                                   << 0x30U) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x11U])) 
                                                      << 0x10U) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x10U])) 
                                                        >> 0x10U)))
                                                  : 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                              >> 0x2cU)))
                                                   ? 
                                                  (((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x13U])) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x12U])))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                               >> 0x2dU)))
                                                    ? 
                                                   (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x14U])) 
                                                     << 0x30U) 
                                                    | (((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x14U])) 
                                                        << 0x10U) 
                                                       | ((QData)((IData)(
                                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x13U])) 
                                                          >> 0x10U)))
                                                    : 
                                                   ((1U 
                                                     & (IData)(
                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                >> 0x2eU)))
                                                     ? 
                                                    (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x16U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x15U])))
                                                     : 
                                                    (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x17U])) 
                                                      << 0x30U) 
                                                     | (((QData)((IData)(
                                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x17U])) 
                                                         << 0x10U) 
                                                        | ((QData)((IData)(
                                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x16U])) 
                                                           >> 0x10U))))))))))))
                            : ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                              >> 0x30U)))
                                ? (0xffffffff00000000ULL 
                                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next)
                                : ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                  >> 0x31U)))
                                    ? (0xffffffff00000000ULL 
                                       & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next)
                                    : ((1U & (IData)(
                                                     (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                      >> 0x32U)))
                                        ? (0xffffffff00000000ULL 
                                           & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next)
                                        : ((1U & (IData)(
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                          >> 0x33U)))
                                            ? (0xfffffffffffffffeULL 
                                               & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next)
                                            : 0xffffffffffffffffULL))))))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_in 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_push) 
           & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit) 
               & (0U != (0xfU & (~ vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
              | (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                           >> 1U)) & (0U != (0xfU & 
                                             (~ vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                 | (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                              >> 2U)) & (0U != (0xfU 
                                                & (~ 
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                    | (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                 >> 3U)) & (0U != (0xfU 
                                                   & (~ 
                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                       | (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                    >> 4U)) & (0U != 
                                               (0xfU 
                                                & (~ 
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                          | (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                       >> 5U)) & (0U 
                                                  != 
                                                  (0xfU 
                                                   & (~ 
                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                             | (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                          >> 6U)) & 
                                 (0U != (0xfU & (~ 
                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                | (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                             >> 7U)) 
                                    & (0U != (0xfU 
                                              & (~ 
                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                   | (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                >> 8U)) 
                                       & (0U != (0xfU 
                                                 & (~ 
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                      | (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                   >> 9U)) 
                                          & (0U != 
                                             (0xfU 
                                              & (~ 
                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                         | (((IData)(
                                                     (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                      >> 0xaU)) 
                                             & (0U 
                                                != 
                                                (0xfU 
                                                 & (~ 
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                            | (((IData)(
                                                        (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                         >> 0xbU)) 
                                                & (0U 
                                                   != 
                                                   (0xfU 
                                                    & (~ 
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                               | (((IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                            >> 0xcU)) 
                                                   & (0U 
                                                      != 
                                                      (0xfU 
                                                       & (~ 
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                  | (((IData)(
                                                              (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                               >> 0xdU)) 
                                                      & (0U 
                                                         != 
                                                         (0xfU 
                                                          & (~ 
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                     | (((IData)(
                                                                 (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                  >> 0xeU)) 
                                                         & (0U 
                                                            != 
                                                            (0xfU 
                                                             & (~ 
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                        | (((IData)(
                                                                    (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                     >> 0xfU)) 
                                                            & (0U 
                                                               != 
                                                               (0xfU 
                                                                & (~ 
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                           | (((IData)(
                                                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                        >> 0x10U)) 
                                                               & (0U 
                                                                  != 
                                                                  (3U 
                                                                   & (~ 
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                              | (((IData)(
                                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                           >> 0x11U)) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & (~ 
                                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                 | (((IData)(
                                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                              >> 0x12U)) 
                                                                     & (0U 
                                                                        != 
                                                                        (3U 
                                                                         & (~ 
                                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                    | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x13U)) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & (~ 
                                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                       | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x14U)) 
                                                                           & (0U 
                                                                              != 
                                                                              (3U 
                                                                               & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                          | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x15U)) 
                                                                              & (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                             | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x16U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x17U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x18U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x19U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x1aU)) 
                                                                                & (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x1bU)) 
                                                                                & (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x1cU)) 
                                                                                & (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x1dU)) 
                                                                                & (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x1eU)) 
                                                                                & (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x1fU)) 
                                                                                & (0U 
                                                                                != 
                                                                                (3U 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x20U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x21U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x22U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x23U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x24U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x25U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x26U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x27U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x28U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x29U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x2aU)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x2bU)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x2cU)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x2dU)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x2eU)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x2fU)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x30U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x31U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | (((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x32U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (0xfU 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])))) 
                                                                                | ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                                                >> 0x33U)) 
                                                                                & (0U 
                                                                                != 
                                                                                (1U 
                                                                                & (~ 
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U]))))))))))))))))))))))))))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_q))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__mem_n)) 
               | (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_in) 
                        << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_q))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_n[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_n[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q[4U];
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT____Vlvbound_he889ff69__0[0U] 
            = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                << 1U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_in));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT____Vlvbound_he889ff69__0[1U] 
            = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next) 
                >> 0x1fU) | ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                                      >> 0x20U)) << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT____Vlvbound_he889ff69__0[2U] 
            = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next 
                        >> 0x20U)) >> 0x1fU);
        if ((0x81U >= (0xffU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WW(130,65,(0xffU & ((IData)(0x41U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_n, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT____Vlvbound_he889ff69__0);
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_in)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_push));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 1U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 2U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 3U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 4U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 5U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 6U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 7U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 8U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 9U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0xaU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0xbU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0xcU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0xdU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0xeU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0xfU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_0__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x10U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_1__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x11U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_2__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x12U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_3__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x13U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_4__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x14U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_5__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x15U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_6__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x16U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_7__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x17U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_8__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x18U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_9__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x19U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_10__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x1aU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_11__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x1bU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_12__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x1cU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_13__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x1dU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_14__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x1eU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_15__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x1fU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_icache_prefetch_enable__DOT__wr_en 
        = ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                    >> 0x33U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58));
    __Vtemp_17[4U] = (((IData)((0xffffffffffffULL & 
                                (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                  << 0x18U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                               >> 8U)))) 
                       << 0x15U) | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                               >> 0x21U)) 
                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                                     << 0x14U) | (((IData)(
                                                           (0xffffffffffffULL 
                                                            & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                                << 0x18U) 
                                                               | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                                  >> 8U)))) 
                                                   >> 0x1cU) 
                                                  | ((IData)(
                                                             ((0xffffffffffffULL 
                                                               & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                                   << 0x18U) 
                                                                  | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                                     >> 8U))) 
                                                              >> 0x20U)) 
                                                     << 4U))));
    __Vtemp_21[7U] = (((IData)((0xffffffffffffULL & 
                                (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                  << 0x18U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                               >> 8U)))) 
                       << 0x17U) | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                               >> 0x23U)) 
                                      & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                                     << 0x16U) | (((IData)(
                                                           (0xffffffffffffULL 
                                                            & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                                << 0x18U) 
                                                               | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                                  >> 8U)))) 
                                                   >> 0x1aU) 
                                                  | ((IData)(
                                                             ((0xffffffffffffULL 
                                                               & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                                   << 0x18U) 
                                                                  | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                                     >> 8U))) 
                                                              >> 0x20U)) 
                                                     << 6U))));
    __Vtemp_25[0xaU] = (((IData)((0xffffffffffffULL 
                                  & (((QData)((IData)(
                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                      << 0x18U) | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                   >> 8U)))) 
                         << 0x19U) | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                 >> 0x25U)) 
                                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                                       << 0x18U) | 
                                      (((IData)((0xffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                     << 0x18U) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                       >> 8U)))) 
                                        >> 0x18U) | 
                                       ((IData)(((0xffffffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                      << 0x18U) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                        >> 8U))) 
                                                 >> 0x20U)) 
                                        << 8U))));
    __Vtemp_29[0xdU] = (((IData)((0xffffffffffffULL 
                                  & (((QData)((IData)(
                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                      << 0x18U) | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                   >> 8U)))) 
                         << 0x1bU) | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                 >> 0x27U)) 
                                        & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                                       << 0x1aU) | 
                                      (((IData)((0xffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                     << 0x18U) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                       >> 8U)))) 
                                        >> 0x16U) | 
                                       ((IData)(((0xffffffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                      << 0x18U) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                        >> 8U))) 
                                                 >> 0x20U)) 
                                        << 0xaU))));
    __Vtemp_33[0x10U] = (((IData)((0xffffffffffffULL 
                                   & (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                       << 0x18U) | 
                                      ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                       >> 8U)))) << 0x1dU) 
                         | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                       >> 0x29U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                             << 0x1cU) | (((IData)(
                                                   (0xffffffffffffULL 
                                                    & (((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                        << 0x18U) 
                                                       | ((QData)((IData)(
                                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                          >> 8U)))) 
                                           >> 0x14U) 
                                          | ((IData)(
                                                     ((0xffffffffffffULL 
                                                       & (((QData)((IData)(
                                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                           << 0x18U) 
                                                          | ((QData)((IData)(
                                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                             >> 8U))) 
                                                      >> 0x20U)) 
                                             << 0xcU))));
    __Vtemp_37[0x13U] = (((IData)((0xffffffffffffULL 
                                   & (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                       << 0x18U) | 
                                      ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                       >> 8U)))) << 0x1fU) 
                         | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                       >> 0x2bU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                             << 0x1eU) | (((IData)(
                                                   (0xffffffffffffULL 
                                                    & (((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                        << 0x18U) 
                                                       | ((QData)((IData)(
                                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                          >> 8U)))) 
                                           >> 0x12U) 
                                          | ((IData)(
                                                     ((0xffffffffffffULL 
                                                       & (((QData)((IData)(
                                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                           << 0x18U) 
                                                          | ((QData)((IData)(
                                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                             >> 8U))) 
                                                      >> 0x20U)) 
                                             << 0xeU))));
    __Vtemp_43[0x18U] = (((IData)((0xffffffffffffULL 
                                   & (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                       << 0x18U) | 
                                      ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                       >> 8U)))) << 0x12U) 
                         | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                       >> 0x2eU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                             << 0x11U) | (((IData)(
                                                   (0xffffffffffffULL 
                                                    & (((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                        << 0x18U) 
                                                       | ((QData)((IData)(
                                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                          >> 8U)))) 
                                           >> 0x1fU) 
                                          | ((IData)(
                                                     ((0xffffffffffffULL 
                                                       & (((QData)((IData)(
                                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                           << 0x18U) 
                                                          | ((QData)((IData)(
                                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                             >> 8U))) 
                                                      >> 0x20U)) 
                                             << 1U))));
    __Vtemp_91[0x21U] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_tcdm_accessed_0__q) 
                          << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_tcdm_congested_0__q) 
                                        << 0xfU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_issue_fpu_0__q) 
                                         << 0xeU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_issue_fpu_seq_0__q) 
                                          << 0xdU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_issue_core_to_fpu_0__q) 
                                             << 0xcU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_retired_instr_0__q) 
                                                << 0xbU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_retired_load_0__q) 
                                                   << 0xaU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_retired_i_0__q) 
                                                      << 9U) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_retired_acc_0__q) 
                                                         << 8U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_aw_stall_0__q) 
                                                            << 7U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_ar_stall_0__q) 
                                                               << 6U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_r_stall_0__q) 
                                                                  << 5U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_w_stall_0__q) 
                                                                     << 4U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_buf_w_stall_0__q) 
                                                                        << 3U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_buf_r_stall_0__q) 
                                                                           << 2U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_aw_done_0__q) 
                                                                              << 1U) 
                                                                             | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_aw_bw_0__q)))))))))))))))));
    __Vtemp_123[0x22U] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_cycle_1__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_tcdm_accessed_1__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_tcdm_congested_1__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_issue_fpu_1__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_issue_fpu_seq_1__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_issue_core_to_fpu_1__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_retired_instr_1__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_retired_load_1__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_retired_i_1__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_retired_acc_1__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_aw_stall_1__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_ar_stall_1__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_r_stall_1__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_w_stall_1__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_buf_w_stall_1__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_buf_r_stall_1__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_aw_done_1__q)))))))))))))))));
    __Vtemp_155[0x23U] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_stall_3__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_cycle_2__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_tcdm_accessed_2__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_tcdm_congested_2__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_issue_fpu_2__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_issue_fpu_seq_2__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_issue_core_to_fpu_2__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_retired_instr_2__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_retired_load_2__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_retired_i_2__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_retired_acc_2__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_aw_stall_2__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_ar_stall_2__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_r_stall_2__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_w_stall_2__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_buf_w_stall_2__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_buf_r_stall_2__q)))))))))))))))));
    __Vtemp_187[0x24U] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_double_hit_4__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_stall_4__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_cycle_3__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_tcdm_accessed_3__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_tcdm_congested_3__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_issue_fpu_3__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_issue_fpu_seq_3__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_issue_core_to_fpu_3__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_retired_instr_3__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_retired_load_3__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_retired_i_3__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_retired_acc_3__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_aw_stall_3__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_ar_stall_3__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_r_stall_3__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_w_stall_3__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_buf_w_stall_3__q)))))))))))))))));
    __Vtemp_219[0x25U] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_prefetch_5__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_double_hit_5__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_stall_5__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_cycle_4__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_tcdm_accessed_4__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_tcdm_congested_4__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_issue_fpu_4__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_issue_fpu_seq_4__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_issue_core_to_fpu_4__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_retired_instr_4__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_retired_load_4__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_retired_i_4__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_retired_acc_4__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_aw_stall_4__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_ar_stall_4__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_r_stall_4__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_w_stall_4__q)))))))))))))))));
    __Vtemp_251[0x26U] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_hit_6__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_prefetch_6__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_double_hit_6__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_stall_6__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_cycle_5__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_tcdm_accessed_5__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_tcdm_congested_5__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_issue_fpu_5__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_issue_fpu_seq_5__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_issue_core_to_fpu_5__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_retired_instr_5__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_retired_load_5__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_retired_i_5__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_retired_acc_5__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_aw_stall_5__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_ar_stall_5__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_r_stall_5__q)))))))))))))))));
    __Vtemp_283[0x27U] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_miss_7__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_hit_7__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_prefetch_7__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_double_hit_7__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_stall_7__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_cycle_6__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_tcdm_accessed_6__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_tcdm_congested_6__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_issue_fpu_6__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_issue_fpu_seq_6__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_issue_core_to_fpu_6__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_retired_instr_6__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_retired_load_6__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_retired_i_6__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_retired_acc_6__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_aw_stall_6__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_ar_stall_6__q)))))))))))))))));
    __Vtemp_315[0x28U] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_busy_8__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_miss_8__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_hit_8__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_prefetch_8__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_double_hit_8__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_stall_8__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_cycle_7__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_tcdm_accessed_7__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_tcdm_congested_7__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_issue_fpu_7__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_issue_fpu_seq_7__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_issue_core_to_fpu_7__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_retired_instr_7__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_retired_load_7__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_retired_i_7__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_retired_acc_7__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_aw_stall_7__q)))))))))))))))));
    __Vtemp_347[0x29U] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_b_done_9__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_busy_9__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_miss_9__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_hit_9__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_prefetch_9__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_double_hit_9__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_stall_9__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_cycle_8__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_tcdm_accessed_8__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_tcdm_congested_8__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_issue_fpu_8__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_issue_fpu_seq_8__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_issue_core_to_fpu_8__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_retired_instr_8__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_retired_load_8__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_retired_i_8__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_retired_acc_8__q)))))))))))))))));
    __Vtemp_379[0x2aU] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_bw_10__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_b_done_10__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_busy_10__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_miss_10__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_hit_10__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_prefetch_10__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_double_hit_10__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_stall_10__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_cycle_9__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_tcdm_accessed_9__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_tcdm_congested_9__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_fpu_9__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_fpu_seq_9__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_core_to_fpu_9__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_instr_9__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_load_9__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_i_9__q)))))))))))))))));
    __Vtemp_411[0x2bU] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_done_11__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_bw_11__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_b_done_11__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_busy_11__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_miss_11__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_hit_11__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_prefetch_11__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_double_hit_11__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_stall_11__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_cycle_10__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_tcdm_accessed_10__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_tcdm_congested_10__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_fpu_10__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_fpu_seq_10__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_core_to_fpu_10__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_instr_10__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_load_10__q)))))))))))))))));
    __Vtemp_443[0x2cU] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_bw_12__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_done_12__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_bw_12__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_b_done_12__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_busy_12__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_miss_12__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_hit_12__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_prefetch_12__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_double_hit_12__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_stall_12__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_cycle_11__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_tcdm_accessed_11__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_tcdm_congested_11__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_fpu_11__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_fpu_seq_11__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_core_to_fpu_11__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_instr_11__q)))))))))))))))));
    __Vtemp_475[0x2dU] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_done_13__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_bw_13__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_done_13__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_bw_13__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_b_done_13__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_busy_13__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_miss_13__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_hit_13__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_prefetch_13__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_double_hit_13__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_stall_13__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_cycle_12__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_tcdm_accessed_12__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_tcdm_congested_12__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_fpu_12__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_fpu_seq_12__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_core_to_fpu_12__q)))))))))))))))));
    __Vtemp_507[0x2eU] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_bw_14__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_done_14__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_bw_14__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_done_14__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_bw_14__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_b_done_14__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_busy_14__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_miss_14__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_hit_14__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_prefetch_14__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_double_hit_14__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_stall_14__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_cycle_13__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_tcdm_accessed_13__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_tcdm_congested_13__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_fpu_13__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_fpu_seq_13__q)))))))))))))))));
    __Vtemp_539[0x2fU] = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_done_15__q) 
                           << 0x10U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_bw_15__q) 
                                         << 0xfU) | 
                                        (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_done_15__q) 
                                          << 0xeU) 
                                         | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_bw_15__q) 
                                             << 0xdU) 
                                            | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_done_15__q) 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_bw_15__q) 
                                                   << 0xbU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_b_done_15__q) 
                                                      << 0xaU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_busy_15__q) 
                                                         << 9U) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_miss_15__q) 
                                                            << 8U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_hit_15__q) 
                                                               << 7U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_prefetch_15__q) 
                                                                  << 6U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_double_hit_15__q) 
                                                                     << 5U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_stall_15__q) 
                                                                        << 4U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_cycle_14__q) 
                                                                           << 3U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_tcdm_accessed_14__q) 
                                                                              << 2U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_tcdm_congested_14__q) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_fpu_14__q)))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0U] 
        = (IData)((((QData)((IData)(((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                              >> 0x31U)) 
                                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)))) 
                    << 0x21U) | (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_icache_prefetch_enable__q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[1U] 
        = ((0xfffffffcU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                            << 0x1aU) | (0x3fffffcU 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                            >> 6U)))) 
           | (IData)(((((QData)((IData)(((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                                  >> 0x31U)) 
                                         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)))) 
                        << 0x21U) | (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_icache_prefetch_enable__q))) 
                      >> 0x20U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[2U] 
        = ((0xfffffff8U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                            << 0x1bU) | (0x7fffff8U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                            >> 5U)))) 
           | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                         >> 0x30U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
               << 2U) | (3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                               >> 6U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[3U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            << 4U) | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                 >> 0x20U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                       << 3U) | (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                                       >> 5U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[4U] 
        = __Vtemp_17[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[5U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            >> 0xbU) | ((IData)(((0xffffffffffffULL 
                                  & (((QData)((IData)(
                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                      << 0x18U) | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                   >> 8U))) 
                                 >> 0x20U)) << 0x15U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[6U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            << 6U) | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                 >> 0x22U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                       << 5U) | ((IData)(((0xffffffffffffULL 
                                           & (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                               << 0x18U) 
                                              | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                 >> 8U))) 
                                          >> 0x20U)) 
                                 >> 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[7U] 
        = __Vtemp_21[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[8U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            >> 9U) | ((IData)(((0xffffffffffffULL & 
                                (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                  << 0x18U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                               >> 8U))) 
                               >> 0x20U)) << 0x17U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[9U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            << 8U) | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                 >> 0x24U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                       << 7U) | ((IData)(((0xffffffffffffULL 
                                           & (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                               << 0x18U) 
                                              | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                 >> 8U))) 
                                          >> 0x20U)) 
                                 >> 9U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0xaU] 
        = __Vtemp_25[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0xbU] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            >> 7U) | ((IData)(((0xffffffffffffULL & 
                                (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                  << 0x18U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                               >> 8U))) 
                               >> 0x20U)) << 0x19U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0xcU] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            << 0xaU) | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                   >> 0x26U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                         << 9U) | ((IData)(((0xffffffffffffULL 
                                             & (((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                 << 0x18U) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                   >> 8U))) 
                                            >> 0x20U)) 
                                   >> 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0xdU] 
        = __Vtemp_29[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0xeU] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            >> 5U) | ((IData)(((0xffffffffffffULL & 
                                (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                  << 0x18U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                               >> 8U))) 
                               >> 0x20U)) << 0x1bU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0xfU] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            << 0xcU) | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                   >> 0x28U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                         << 0xbU) | ((IData)(((0xffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                   << 0x18U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                     >> 8U))) 
                                              >> 0x20U)) 
                                     >> 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x10U] 
        = __Vtemp_33[0x10U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x11U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            >> 3U) | ((IData)(((0xffffffffffffULL & 
                                (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                  << 0x18U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                               >> 8U))) 
                               >> 0x20U)) << 0x1dU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x12U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            << 0xeU) | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                   >> 0x2aU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                         << 0xdU) | ((IData)(((0xffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                   << 0x18U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                     >> 8U))) 
                                              >> 0x20U)) 
                                     >> 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x13U] 
        = __Vtemp_37[0x13U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x14U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            >> 1U) | ((IData)(((0xffffffffffffULL & 
                                (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                  << 0x18U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                               >> 8U))) 
                               >> 0x20U)) << 0x1fU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x15U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            << 0x10U) | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                    >> 0x2cU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                          << 0xfU) | ((IData)(((0xffffffffffffULL 
                                                & (((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                    << 0x18U) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                      >> 8U))) 
                                               >> 0x20U)) 
                                      >> 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x16U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            >> 0x10U) | ((IData)(((0xffffffffffffULL 
                                   & (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                       << 0x18U) | 
                                      ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                       >> 8U))) >> 0x20U)) 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x17U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            << 1U) | ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                               >> 0x2dU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x18U] 
        = __Vtemp_43[0x18U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x19U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            >> 0xeU) | ((IData)(((0xffffffffffffULL 
                                  & (((QData)((IData)(
                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                      << 0x18U) | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                   >> 8U))) 
                                 >> 0x20U)) << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x1aU] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                           << 0x18U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                             >> 8U)))) 
            << 3U) | ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit 
                                 >> 0x2fU)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58)) 
                       << 2U) | ((IData)(((0xffffffffffffULL 
                                           & (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                               << 0x18U) 
                                              | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                 >> 8U))) 
                                          >> 0x20U)) 
                                 >> 0xeU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x1bU] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_1__q) 
            << 0x1dU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_0__q) 
                          << 0x13U) | (((IData)((0xffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                     << 0x18U) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                       >> 8U)))) 
                                        >> 0x1dU) | 
                                       ((IData)(((0xffffffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U])) 
                                                      << 0x18U) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U])) 
                                                        >> 8U))) 
                                                 >> 0x20U)) 
                                        << 3U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x1cU] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_4__q) 
            << 0x1bU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_3__q) 
                          << 0x11U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_2__q) 
                                        << 7U) | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_1__q) 
                                                  >> 3U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x1dU] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_7__q) 
            << 0x19U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_6__q) 
                          << 0xfU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_5__q) 
                                       << 5U) | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_4__q) 
                                                 >> 5U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x1eU] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_10__q) 
            << 0x17U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_9__q) 
                          << 0xdU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_8__q) 
                                       << 3U) | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_7__q) 
                                                 >> 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x1fU] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_14__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_13__q) 
                          << 0x15U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_12__q) 
                                        << 0xbU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_11__q) 
                                         << 1U) | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_10__q) 
                                                   >> 9U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x20U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_ar_done_0__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_ar_bw_0__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_r_done_0__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_r_bw_0__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_w_done_0__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_w_bw_0__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_b_done_0__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_busy_0__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_miss_0__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_hit_0__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_prefetch_0__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_double_hit_0__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_stall_0__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_15__q) 
                                                                       << 9U) 
                                                                      | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_14__q) 
                                                                         >> 1U)))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x21U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_aw_bw_1__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_ar_done_1__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_ar_bw_1__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_r_done_1__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_r_bw_1__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_w_done_1__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_w_bw_1__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_b_done_1__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_busy_1__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_miss_1__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_hit_1__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_prefetch_1__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_double_hit_1__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_stall_1__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_cycle_0__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_91[0x21U])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x22U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_aw_done_2__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_aw_bw_2__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_ar_done_2__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_ar_bw_2__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_r_done_2__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_r_bw_2__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_w_done_2__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_w_bw_2__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_b_done_2__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_busy_2__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_miss_2__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_hit_2__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_prefetch_2__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_double_hit_2__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_stall_2__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_123[0x22U])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x23U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_buf_r_stall_3__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_aw_done_3__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_aw_bw_3__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_ar_done_3__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_ar_bw_3__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_r_done_3__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_r_bw_3__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_w_done_3__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_w_bw_3__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_b_done_3__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_busy_3__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_miss_3__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_hit_3__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_prefetch_3__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_double_hit_3__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_155[0x23U])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x24U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_buf_w_stall_4__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_buf_r_stall_4__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_aw_done_4__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_aw_bw_4__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_ar_done_4__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_ar_bw_4__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_r_done_4__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_r_bw_4__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_w_done_4__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_w_bw_4__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_b_done_4__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_busy_4__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_miss_4__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_hit_4__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_prefetch_4__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_187[0x24U])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x25U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_w_stall_5__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_buf_w_stall_5__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_buf_r_stall_5__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_aw_done_5__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_aw_bw_5__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_ar_done_5__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_ar_bw_5__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_r_done_5__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_r_bw_5__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_w_done_5__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_w_bw_5__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_b_done_5__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_busy_5__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_miss_5__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_hit_5__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_219[0x25U])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x26U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_r_stall_6__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_w_stall_6__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_buf_w_stall_6__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_buf_r_stall_6__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_aw_done_6__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_aw_bw_6__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_ar_done_6__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_ar_bw_6__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_r_done_6__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_r_bw_6__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_w_done_6__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_w_bw_6__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_b_done_6__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_busy_6__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_miss_6__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_251[0x26U])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x27U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_ar_stall_7__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_r_stall_7__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_w_stall_7__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_buf_w_stall_7__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_buf_r_stall_7__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_aw_done_7__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_aw_bw_7__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_ar_done_7__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_ar_bw_7__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_r_done_7__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_r_bw_7__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_w_done_7__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_w_bw_7__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_b_done_7__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_busy_7__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_283[0x27U])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x28U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_stall_8__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_stall_8__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_stall_8__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_stall_8__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_buf_w_stall_8__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_buf_r_stall_8__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_done_8__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_bw_8__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_done_8__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_bw_8__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_done_8__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_bw_8__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_done_8__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_bw_8__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_b_done_8__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_315[0x28U])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x29U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_acc_9__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_stall_9__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_stall_9__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_stall_9__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_stall_9__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_buf_w_stall_9__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_buf_r_stall_9__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_done_9__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_bw_9__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_done_9__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_bw_9__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_done_9__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_bw_9__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_done_9__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_bw_9__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_347[0x29U])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x2aU] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_i_10__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_acc_10__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_stall_10__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_stall_10__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_stall_10__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_stall_10__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_buf_w_stall_10__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_buf_r_stall_10__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_done_10__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_bw_10__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_done_10__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_bw_10__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_done_10__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_bw_10__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_done_10__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_379[0x2aU])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x2bU] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_load_11__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_i_11__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_acc_11__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_stall_11__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_stall_11__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_stall_11__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_stall_11__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_buf_w_stall_11__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_buf_r_stall_11__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_done_11__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_bw_11__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_done_11__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_bw_11__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_done_11__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_bw_11__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_411[0x2bU])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x2cU] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_instr_12__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_load_12__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_i_12__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_acc_12__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_stall_12__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_stall_12__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_stall_12__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_stall_12__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_buf_w_stall_12__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_buf_r_stall_12__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_done_12__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_bw_12__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_done_12__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_bw_12__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_done_12__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_443[0x2cU])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x2dU] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_core_to_fpu_13__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_instr_13__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_load_13__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_i_13__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_acc_13__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_stall_13__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_stall_13__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_stall_13__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_stall_13__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_buf_w_stall_13__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_buf_r_stall_13__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_done_13__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_bw_13__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_done_13__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_bw_13__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_475[0x2dU])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x2eU] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_fpu_seq_14__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_core_to_fpu_14__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_instr_14__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_load_14__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_i_14__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_acc_14__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_stall_14__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_stall_14__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_stall_14__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_stall_14__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_buf_w_stall_14__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_buf_r_stall_14__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_done_14__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_bw_14__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_done_14__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_507[0x2eU])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x2fU] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_fpu_15__q) 
            << 0x1fU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_fpu_seq_15__q) 
                          << 0x1eU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_core_to_fpu_15__q) 
                                        << 0x1dU) | 
                                       (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_instr_15__q) 
                                         << 0x1cU) 
                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_load_15__q) 
                                            << 0x1bU) 
                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_i_15__q) 
                                               << 0x1aU) 
                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_acc_15__q) 
                                                  << 0x19U) 
                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_stall_15__q) 
                                                     << 0x18U) 
                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_stall_15__q) 
                                                        << 0x17U) 
                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_stall_15__q) 
                                                           << 0x16U) 
                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_stall_15__q) 
                                                              << 0x15U) 
                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_buf_w_stall_15__q) 
                                                                 << 0x14U) 
                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_buf_r_stall_15__q) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_done_15__q) 
                                                                       << 0x12U) 
                                                                      | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_bw_15__q) 
                                                                          << 0x11U) 
                                                                         | __Vtemp_539[0x2fU])))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[0x30U] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_cycle_15__q) 
            << 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_tcdm_accessed_15__q) 
                       << 1U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_tcdm_congested_15__q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__cl_clint_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__cl_clint_q;
    if ((4U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[2U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__cl_clint_d 
            = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__cl_clint_q 
               | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[3U] 
                   << 0x1dU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[2U] 
                                >> 3U)));
    } else if ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[1U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__cl_clint_d 
            = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__cl_clint_q 
               & (~ ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[2U] 
                      << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[1U] 
                                   >> 2U))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[9U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0xaU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0xbU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0xcU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0xdU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0xeU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0xfU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x10U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x10U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x11U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x11U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x12U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x12U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x13U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x13U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x14U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x14U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x15U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x15U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x16U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x16U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x17U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x17U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i = 0U;
    while (VL_GTS_III(32, 0x10U, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__unnamedblk2__DOT__sel_core_events 
            = ((0xdU >= (0xfU & ((IData)(7U) * ((0x602U 
                                                 >= 
                                                 ((IData)(0x373U) 
                                                  + 
                                                  (0xffU 
                                                   & ((IData)(0xaU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                                                 ? 
                                                (3U 
                                                 & (((0U 
                                                      == 
                                                      (0x1fU 
                                                       & ((IData)(0x373U) 
                                                          + 
                                                          (0xffU 
                                                           & ((IData)(0xaU) 
                                                              * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                      ? 0U
                                                      : 
                                                     (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                      (((IData)(0x374U) 
                                                        + 
                                                        (0xffU 
                                                         & ((IData)(0xaU) 
                                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                       >> 5U)] 
                                                      << 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0x373U) 
                                                           + 
                                                           (0xffU 
                                                            & ((IData)(0xaU) 
                                                               * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                       (((IData)(0x373U) 
                                                         + 
                                                         (0xffU 
                                                          & ((IData)(0xaU) 
                                                             * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                        >> 5U)] 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0x373U) 
                                                           + 
                                                           (0xffU 
                                                            & ((IData)(0xaU) 
                                                               * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))
                                                 : 0U))))
                ? (0x7fU & (((0x780U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__snitch_events) 
                                        << 7U)) | (0xfU 
                                                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__snitch_events))) 
                            >> (0xfU & ((IData)(7U) 
                                        * ((0x602U 
                                            >= ((IData)(0x373U) 
                                                + (0xffU 
                                                   & ((IData)(0xaU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                                            ? (3U & 
                                               (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x373U) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0xaU) 
                                                          * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                  ? 0U
                                                  : 
                                                 (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                  (((IData)(0x374U) 
                                                    + 
                                                    (0xffU 
                                                     & ((IData)(0xaU) 
                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                   >> 5U)] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x373U) 
                                                       + 
                                                       (0xffU 
                                                        & ((IData)(0xaU) 
                                                           * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                   (((IData)(0x373U) 
                                                     + 
                                                     (0xffU 
                                                      & ((IData)(0xaU) 
                                                         * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                    >> 5U)] 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x373U) 
                                                       + 
                                                       (0xffU 
                                                        & ((IData)(0xaU) 
                                                           * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))
                                            : 0U)))))
                : 0U);
        if (((0x602U >= ((IData)(0x431U) + (0x1ffU 
                                            & ((IData)(0x1fU) 
                                               * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
             && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                       (((IData)(0x431U) + (0x1ffU 
                                            & ((IData)(0x1fU) 
                                               * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                        >> 5U)] >> (0x1fU & ((IData)(0x431U) 
                                             + (0x1ffU 
                                                & ((IData)(0x1fU) 
                                                   * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__0 
                = (0xffffffffffffULL & (1ULL + ((0x2ffU 
                                                 >= 
                                                 (0x3ffU 
                                                  & ((IData)(0x30U) 
                                                     * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                 ? 
                                                (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x2fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(0x30U) 
                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                    ? 0x20U
                                                    : 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x30U) 
                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                 | (((0U 
                                                      == 
                                                      (0x1fU 
                                                       & ((IData)(0x30U) 
                                                          * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                      ? 0ULL
                                                      : 
                                                     ((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                      (((IData)(0x1fU) 
                                                                        + 
                                                                        (0x3ffU 
                                                                         & ((IData)(0x30U) 
                                                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                       >> 5U)])) 
                                                      << 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0x30U) 
                                                           * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                       (0x1fU 
                                                                        & (((IData)(0x30U) 
                                                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                           >> 5U))])) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0x30U) 
                                                           * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                 : 0ULL)));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__0);
            }
        } else if (((0x602U >= ((IData)(0x430U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x430U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x430U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__1 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (3U 
                                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__tcdm_events_q) 
                                                                        >> 2U))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__1);
            }
        } else if (((0x602U >= ((IData)(0x42fU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x42fU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x42fU) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__2 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (3U 
                                                                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__tcdm_events_q))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__2);
            }
        } else if (((0x602U >= ((IData)(0x42eU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x42eU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x42eU) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__3 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__unnamedblk2__DOT__sel_core_events) 
                                                                        >> 6U))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__3);
            }
        } else if (((0x602U >= ((IData)(0x42dU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x42dU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x42dU) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__4 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__unnamedblk2__DOT__sel_core_events) 
                                                                        >> 5U))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__4);
            }
        } else if (((0x602U >= ((IData)(0x42cU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x42cU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x42cU) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__5 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__unnamedblk2__DOT__sel_core_events) 
                                                                        >> 4U))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__5);
            }
        } else if (((0x602U >= ((IData)(0x42bU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x42bU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x42bU) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__6 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__unnamedblk2__DOT__sel_core_events) 
                                                                        >> 3U))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__6);
            }
        } else if (((0x602U >= ((IData)(0x42aU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x42aU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x42aU) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__7 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__unnamedblk2__DOT__sel_core_events) 
                                                                        >> 2U))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__7);
            }
        } else if (((0x602U >= ((IData)(0x429U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x429U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x429U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__8 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__unnamedblk2__DOT__sel_core_events) 
                                                                        >> 1U))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__8);
            }
        } else if (((0x602U >= ((IData)(0x428U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x428U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x428U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__9 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__unnamedblk2__DOT__sel_core_events))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__9);
            }
        } else if (((0x602U >= ((IData)(0x427U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x427U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x427U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__10 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                                >> 0x36U)))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__10);
            }
        } else if (((0x602U >= ((IData)(0x426U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x426U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x426U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__11 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                                >> 0x35U)))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__11);
            }
        } else if (((0x602U >= ((IData)(0x425U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x425U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x425U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__12 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                                >> 0x34U)))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__12);
            }
        } else if (((0x602U >= ((IData)(0x424U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x424U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x424U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__13 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                                >> 0x33U)))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__13);
            }
        } else if (((0x602U >= ((IData)(0x423U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x423U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x423U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__14 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                                >> 0x32U)))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__14);
            }
        } else if (((0x602U >= ((IData)(0x422U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x422U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x422U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__15 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                                >> 0x31U)))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__15);
            }
        } else if (((0x602U >= ((IData)(0x421U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x421U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x421U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__16 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                                >> 0x2eU)))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__16);
            }
        } else if ((((0x602U >= ((IData)(0x420U) + 
                                 (0x1ffU & ((IData)(0x1fU) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                     && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                               (((IData)(0x420U) + 
                                 (0x1ffU & ((IData)(0x1fU) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                >> 5U)] >> (0x1fU & 
                                            ((IData)(0x420U) 
                                             + (0x1ffU 
                                                & ((IData)(0x1fU) 
                                                   * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                    & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                               >> 0x2eU)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__17 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + 
                                        ((1ULL + (QData)((IData)(
                                                                 (0xffU 
                                                                  & (IData)(
                                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                             >> 0x15U)))))) 
                                         << (7U & (IData)(
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                           >> 0xaU))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__17);
            }
        } else if (((0x602U >= ((IData)(0x41fU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x41fU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x41fU) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__18 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                                >> 0x2aU)))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__18);
            }
        } else if ((((0x602U >= ((IData)(0x41eU) + 
                                 (0x1ffU & ((IData)(0x1fU) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                     && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                               (((IData)(0x41eU) + 
                                 (0x1ffU & ((IData)(0x1fU) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                >> 5U)] >> (0x1fU & 
                                            ((IData)(0x41eU) 
                                             + (0x1ffU 
                                                & ((IData)(0x1fU) 
                                                   * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                    & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                               >> 0x2aU)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__19 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + 
                                        ((1ULL + (QData)((IData)(
                                                                 (0xffU 
                                                                  & (IData)(
                                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                             >> 0xdU)))))) 
                                         << (7U & (IData)(
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                           >> 7U))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__19);
            }
        } else if (((0x602U >= ((IData)(0x41dU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x41dU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x41dU) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__20 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                                >> 0x26U)))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__20);
            }
        } else if ((((0x602U >= ((IData)(0x41cU) + 
                                 (0x1ffU & ((IData)(0x1fU) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                     && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                               (((IData)(0x41cU) + 
                                 (0x1ffU & ((IData)(0x1fU) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                >> 5U)] >> (0x1fU & 
                                            ((IData)(0x41cU) 
                                             + (0x1ffU 
                                                & ((IData)(0x1fU) 
                                                   * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                    & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                               >> 0x26U)))) {
            if ((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__21 
                    = (0xffffffffffffULL & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                             (((IData)(0x2fU) 
                                                               + 
                                                               (0x3ffU 
                                                                & ((IData)(0x30U) 
                                                                   * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                              >> 5U)])) 
                                             << ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                            | (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & ((IData)(0x30U) 
                                                     * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                 ? 0ULL
                                                 : 
                                                ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                 (((IData)(0x1fU) 
                                                                   + 
                                                                   (0x3ffU 
                                                                    & ((IData)(0x30U) 
                                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                  >> 5U)])) 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                               | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (0x1fU 
                                                                   & (((IData)(0x30U) 
                                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                      >> 5U))])) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))));
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__21);
            } else {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__21 = 0ULL;
            }
        } else if (((0x602U >= ((IData)(0x41bU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x41bU) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x41bU) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__22 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                                >> 0x22U)))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__22);
            }
        } else if ((((0x602U >= ((IData)(0x41aU) + 
                                 (0x1ffU & ((IData)(0x1fU) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                     && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                               (((IData)(0x41aU) + 
                                 (0x1ffU & ((IData)(0x1fU) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                >> 5U)] >> (0x1fU & 
                                            ((IData)(0x41aU) 
                                             + (0x1ffU 
                                                & ((IData)(0x1fU) 
                                                   * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                    & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                               >> 0x22U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__23 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (0x7fU 
                                                                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__23);
            }
        } else if (((0x602U >= ((IData)(0x419U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x419U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x419U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__24 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                                >> 0x1eU)))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__24);
            }
        } else if (((0x602U >= ((IData)(0x418U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x418U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x418U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__25 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(
                                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
                                                                                >> 0x1dU)))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__25);
            }
        } else if (((0x602U >= ((IData)(0x417U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x417U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x417U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__26 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    ((9U 
                                                                      >= 
                                                                      ((IData)(4U) 
                                                                       + 
                                                                       (0xfU 
                                                                        & ((IData)(5U) 
                                                                           * 
                                                                           ((0x602U 
                                                                             >= 
                                                                             ((IData)(0x373U) 
                                                                              + 
                                                                              (0xffU 
                                                                               & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                                                                             ? 
                                                                            (0x3ffU 
                                                                             & (((0U 
                                                                                == 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                                                 ? 0U
                                                                                 : 
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x37cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                << 
                                                                                ((IData)(0x20U) 
                                                                                - 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))
                                                                             : 0U))))) 
                                                                     && (1U 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__icache_events_q) 
                                                                            >> 
                                                                            ((IData)(4U) 
                                                                             + 
                                                                             (0xfU 
                                                                              & ((IData)(5U) 
                                                                                * 
                                                                                ((0x602U 
                                                                                >= 
                                                                                ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                                                                                 ? 
                                                                                (0x3ffU 
                                                                                & (((0U 
                                                                                == 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                                                 ? 0U
                                                                                 : 
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x37cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                << 
                                                                                ((IData)(0x20U) 
                                                                                - 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))
                                                                                 : 0U)))))))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__26);
            }
        } else if (((0x602U >= ((IData)(0x416U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x416U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x416U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__27 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    ((9U 
                                                                      >= 
                                                                      ((IData)(3U) 
                                                                       + 
                                                                       (0xfU 
                                                                        & ((IData)(5U) 
                                                                           * 
                                                                           ((0x602U 
                                                                             >= 
                                                                             ((IData)(0x373U) 
                                                                              + 
                                                                              (0xffU 
                                                                               & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                                                                             ? 
                                                                            (0x3ffU 
                                                                             & (((0U 
                                                                                == 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                                                 ? 0U
                                                                                 : 
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x37cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                << 
                                                                                ((IData)(0x20U) 
                                                                                - 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))
                                                                             : 0U))))) 
                                                                     && (1U 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__icache_events_q) 
                                                                            >> 
                                                                            ((IData)(3U) 
                                                                             + 
                                                                             (0xfU 
                                                                              & ((IData)(5U) 
                                                                                * 
                                                                                ((0x602U 
                                                                                >= 
                                                                                ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                                                                                 ? 
                                                                                (0x3ffU 
                                                                                & (((0U 
                                                                                == 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                                                 ? 0U
                                                                                 : 
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x37cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                << 
                                                                                ((IData)(0x20U) 
                                                                                - 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))
                                                                                 : 0U)))))))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__27);
            }
        } else if (((0x602U >= ((IData)(0x415U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x415U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x415U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__28 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    ((9U 
                                                                      >= 
                                                                      ((IData)(2U) 
                                                                       + 
                                                                       (0xfU 
                                                                        & ((IData)(5U) 
                                                                           * 
                                                                           ((0x602U 
                                                                             >= 
                                                                             ((IData)(0x373U) 
                                                                              + 
                                                                              (0xffU 
                                                                               & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                                                                             ? 
                                                                            (0x3ffU 
                                                                             & (((0U 
                                                                                == 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                                                 ? 0U
                                                                                 : 
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x37cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                << 
                                                                                ((IData)(0x20U) 
                                                                                - 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))
                                                                             : 0U))))) 
                                                                     && (1U 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__icache_events_q) 
                                                                            >> 
                                                                            ((IData)(2U) 
                                                                             + 
                                                                             (0xfU 
                                                                              & ((IData)(5U) 
                                                                                * 
                                                                                ((0x602U 
                                                                                >= 
                                                                                ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                                                                                 ? 
                                                                                (0x3ffU 
                                                                                & (((0U 
                                                                                == 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                                                 ? 0U
                                                                                 : 
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x37cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                << 
                                                                                ((IData)(0x20U) 
                                                                                - 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))
                                                                                 : 0U)))))))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__28);
            }
        } else if (((0x602U >= ((IData)(0x414U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x414U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x414U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__29 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    ((9U 
                                                                      >= 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       (0xfU 
                                                                        & ((IData)(5U) 
                                                                           * 
                                                                           ((0x602U 
                                                                             >= 
                                                                             ((IData)(0x373U) 
                                                                              + 
                                                                              (0xffU 
                                                                               & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                                                                             ? 
                                                                            (0x3ffU 
                                                                             & (((0U 
                                                                                == 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                                                 ? 0U
                                                                                 : 
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x37cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                << 
                                                                                ((IData)(0x20U) 
                                                                                - 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))
                                                                             : 0U))))) 
                                                                     && (1U 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__icache_events_q) 
                                                                            >> 
                                                                            ((IData)(1U) 
                                                                             + 
                                                                             (0xfU 
                                                                              & ((IData)(5U) 
                                                                                * 
                                                                                ((0x602U 
                                                                                >= 
                                                                                ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                                                                                 ? 
                                                                                (0x3ffU 
                                                                                & (((0U 
                                                                                == 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                                                 ? 0U
                                                                                 : 
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x37cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                << 
                                                                                ((IData)(0x20U) 
                                                                                - 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))
                                                                                 : 0U)))))))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__29);
            }
        } else if (((0x602U >= ((IData)(0x413U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
                    && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                              (((IData)(0x413U) + (0x1ffU 
                                                   & ((IData)(0x1fU) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                               >> 5U)] >> (0x1fU & 
                                           ((IData)(0x413U) 
                                            + (0x1ffU 
                                               & ((IData)(0x1fU) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__30 
                = (0xffffffffffffULL & (((0x2ffU >= 
                                          (0x3ffU & 
                                           ((IData)(0x30U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                              (((IData)(0x2fU) 
                                                                + 
                                                                (0x3ffU 
                                                                 & ((IData)(0x30U) 
                                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x30U) 
                                                      * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[
                                                                   (0x1fU 
                                                                    & (((IData)(0x30U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x30U) 
                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                          : 0ULL) + (QData)((IData)(
                                                                    ((9U 
                                                                      >= 
                                                                      (0xfU 
                                                                       & ((IData)(5U) 
                                                                          * 
                                                                          ((0x602U 
                                                                            >= 
                                                                            ((IData)(0x373U) 
                                                                             + 
                                                                             (0xffU 
                                                                              & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                                                                            ? 
                                                                           (0x3ffU 
                                                                            & (((0U 
                                                                                == 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                                                 ? 0U
                                                                                 : 
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x37cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                << 
                                                                                ((IData)(0x20U) 
                                                                                - 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                                                               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))
                                                                            : 0U)))) 
                                                                     && (1U 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__icache_events_q) 
                                                                            >> 
                                                                            (0xfU 
                                                                             & ((IData)(5U) 
                                                                                * 
                                                                                ((0x602U 
                                                                                >= 
                                                                                ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                                                                                 ? 
                                                                                (0x3ffU 
                                                                                & (((0U 
                                                                                == 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                                                 ? 0U
                                                                                 : 
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x37cU) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                << 
                                                                                ((IData)(0x20U) 
                                                                                - 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                                (((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                                >> 5U)] 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & ((IData)(0x373U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0xaU) 
                                                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))
                                                                                 : 0U))))))))));
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__30);
            }
        }
        if (((0x602U >= ((IData)(0x63U) + (0x3ffU & 
                                           ((IData)(0x31U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))) 
             && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                       (((IData)(0x63U) + (0x3ffU & 
                                           ((IData)(0x31U) 
                                            * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                        >> 5U)] >> (0x1fU & ((IData)(0x63U) 
                                             + (0x3ffU 
                                                & ((IData)(0x31U) 
                                                   * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__31 
                = ((0x602U >= ((IData)(0x64U) + (0x3ffU 
                                                 & ((IData)(0x31U) 
                                                    * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))
                    ? (0xffffffffffffULL & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                             (((IData)(0x93U) 
                                                               + 
                                                               (0x3ffU 
                                                                & ((IData)(0x31U) 
                                                                   * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                              >> 5U)])) 
                                             << ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x64U) 
                                                      + 
                                                      (0x3ffU 
                                                       & ((IData)(0x31U) 
                                                          * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x64U) 
                                                      + 
                                                      (0x3ffU 
                                                       & ((IData)(0x31U) 
                                                          * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                            | (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & ((IData)(0x64U) 
                                                     + 
                                                     (0x3ffU 
                                                      & ((IData)(0x31U) 
                                                         * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)))))
                                                 ? 0ULL
                                                 : 
                                                ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                 (((IData)(0x83U) 
                                                                   + 
                                                                   (0x3ffU 
                                                                    & ((IData)(0x31U) 
                                                                       * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                  >> 5U)])) 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x64U) 
                                                      + 
                                                      (0x3ffU 
                                                       & ((IData)(0x31U) 
                                                          * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))) 
                                               | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw[
                                                                  (((IData)(0x64U) 
                                                                    + 
                                                                    (0x3ffU 
                                                                     & ((IData)(0x31U) 
                                                                        * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))) 
                                                                   >> 5U)])) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(0x64U) 
                                                      + 
                                                      (0x3ffU 
                                                       & ((IData)(0x31U) 
                                                          * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))))))
                    : 0ULL);
            if (VL_LIKELY((0x2ffU >= (0x3ffU & ((IData)(0x30U) 
                                                * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i))))) {
                VL_ASSIGNSEL_WQ(768,48,(0x3ffU & ((IData)(0x30U) 
                                                  * vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i)), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__31);
            }
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i 
            = ((IData)(1U) + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i);
    }
}
