--------------- Build Started: 05/15/2019 14:58:19 Project: TargetCtrlApp, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Grast\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TargetCtrlApp.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (timer_clock_2's accuracy range '12 MHz +/- 1%, (11.88 MHz - 12.12 MHz)' is not within the specified tolerance range '10 MHz +/- 5%, (9.5 MHz - 10.5 MHz)'.).
 * C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TargetCtrlApp.cydwr (timer_clock_2)
 * C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TopDesign\TopDesign.cysch (Instance:timer_clock_2)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Pin_ADC_1(0), Pin_ADC_2(0)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 25% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 90% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 05/15/2019 14:58:49 ---------------
