<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/home/huang/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

</twCmdLine><twDesign>mcs_top.ncd</twDesign><twDesignPath>mcs_top.ncd</twDesignPath><twPCF>mcs_top.pcf</twPCF><twPcfPath>mcs_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="clkRst/CLK_500"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="clkRst/CLK_500_n"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clkRst/CLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X34Y88.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.630</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>17.313</twDel><twSUTime>0.272</twSUTime><twTotPathDel>17.585</twTotPathDel><twClkSkew dest = "5.092" src = "1.715">-3.377</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X36Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.172</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6184_90</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>][60725_91</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y71.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.247</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut67982_13856</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>][IN_virtPIBox_10565_13857</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>2.644</twLogDel><twRouteDel>14.941</twRouteDel><twTotDel>17.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.551</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>8.234</twDel><twSUTime>0.272</twSUTime><twTotPathDel>8.506</twTotPathDel><twClkSkew dest = "5.092" src = "1.715">-3.377</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X36Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.172</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6184_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>][60725_91</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut67982_13856</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>][IN_virtPIBox_10565_13857</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.344</twLogDel><twRouteDel>7.162</twRouteDel><twTotDel>8.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X34Y88.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>2.661</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>4.545</twDel><twSUTime>-0.114</twSUTime><twTotPathDel>4.659</twTotPathDel><twClkSkew dest = "2.247" src = "0.671">-1.576</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X36Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.972</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6184_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>][60725_91</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut67982_13856</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>][IN_virtPIBox_10565_13857</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>0.673</twLogDel><twRouteDel>3.986</twRouteDel><twTotDel>4.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMinDelay" ><twTotDel>7.633</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>9.517</twDel><twSUTime>-0.114</twSUTime><twTotPathDel>9.631</twTotPathDel><twClkSkew dest = "2.247" src = "0.671">-1.576</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X36Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.972</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6184_90</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>][60725_91</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y71.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut67982_13856</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>][IN_virtPIBox_10565_13857</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.214</twLogDel><twRouteDel>8.417</twRouteDel><twTotDel>9.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset2_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X25Y71.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.251</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twDel>6.933</twDel><twSUTime>0.321</twSUTime><twTotPathDel>7.254</twTotPathDel><twClkSkew dest = "5.140" src = "1.715">-3.425</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X36Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.172</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6184_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>][60725_91</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y71.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>6.198</twRouteDel><twTotDel>7.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X25Y71.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMinDelay" ><twTotDel>1.751</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twDel>6.588</twDel><twSUTime>-0.272</twSUTime><twTotPathDel>6.860</twTotPathDel><twClkSkew dest = "6.055" src = "1.368">-4.687</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X36Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">4.918</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6184_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>][60725_91</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y71.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>5.895</twRouteDel><twTotDel>6.860</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="25" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset3_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X25Y71.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.254</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twDel>6.933</twDel><twSUTime>0.324</twSUTime><twTotPathDel>7.257</twTotPathDel><twClkSkew dest = "5.140" src = "1.715">-3.425</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X36Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.172</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6184_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>][60725_91</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y71.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>6.198</twRouteDel><twTotDel>7.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset3_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X25Y71.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMinDelay" ><twTotDel>1.754</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twDel>6.588</twDel><twSUTime>-0.275</twSUTime><twTotPathDel>6.863</twTotPathDel><twClkSkew dest = "6.055" src = "1.368">-4.687</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X36Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">4.918</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6184_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>][60725_91</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y71.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>0.968</twLogDel><twRouteDel>5.895</twRouteDel><twTotDel>6.863</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="30" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_hdmiRxClk = PERIOD &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" ScopeName="">TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.052</twMinPer></twConstHead><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tbufper_I" slack="10.948" period="12.000" constraintValue="12.000" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" locationPin="BUFIO2_X3Y10.I" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_hdmiRx_n_3_ = PERIOD &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH 50%;" ScopeName="">TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.052</twMinPer></twConstHead><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Tbufper_I" slack="10.948" period="12.000" constraintValue="12.000" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" locationPin="BUFIO2_X3Y10.I" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;</twConstName><twItemCnt>945</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>391</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.514</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_5 (OLOGIC_X1Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.486</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twSrc><twDest BELType="FF">GPO1_5</twDest><twTotPathDel>8.370</twTotPathDel><twClkSkew dest = "2.657" src = "2.582">-0.075</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twSrc><twDest BELType='FF'>GPO1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X38Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>GPO1_i&lt;4&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.667</twDelInfo><twComp>GPO1_i&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y119.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_5</twComp><twBEL>GPO1_5</twBEL></twPathDel><twLogDel>1.703</twLogDel><twRouteDel>6.667</twRouteDel><twTotDel>8.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_6 (OLOGIC_X27Y4.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.154</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType="FF">GPO1_6</twDest><twTotPathDel>6.693</twTotPathDel><twClkSkew dest = "2.648" src = "2.582">-0.066</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType='FF'>GPO1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X38Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>GPO1_i&lt;4&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.990</twDelInfo><twComp>GPO1_i&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X27Y4.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_6</twComp><twBEL>GPO1_6</twBEL></twPathDel><twLogDel>1.703</twLogDel><twRouteDel>4.990</twRouteDel><twTotDel>6.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_7 (OLOGIC_X20Y1.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.523</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7</twSrc><twDest BELType="FF">GPO1_7</twDest><twTotPathDel>6.327</twTotPathDel><twClkSkew dest = "2.651" src = "2.582">-0.069</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7</twSrc><twDest BELType='FF'>GPO1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X38Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>GPO1_i&lt;4&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.624</twDelInfo><twComp>GPO1_i&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X20Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_7</twComp><twBEL>GPO1_7</twBEL></twPathDel><twLogDel>1.703</twLogDel><twRouteDel>4.624</twRouteDel><twTotDel>6.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRst/rstDelay_19 (SLICE_X37Y37.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">clkRst/rstDelay_18</twSrc><twDest BELType="FF">clkRst/rstDelay_19</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_18</twSrc><twDest BELType='FF'>clkRst/rstDelay_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X37Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>clkRst/rstDelay&lt;19&gt;</twComp><twBEL>clkRst/rstDelay_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>clkRst/rstDelay&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>clkRst/rstDelay&lt;19&gt;</twComp><twBEL>clkRst/rstDelay_19</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRst/rstDelay_3 (SLICE_X45Y37.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">clkRst/rstDelay_2</twSrc><twDest BELType="FF">clkRst/rstDelay_3</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_2</twSrc><twDest BELType='FF'>clkRst/rstDelay_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X45Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>clkRst/rstDelay&lt;3&gt;</twComp><twBEL>clkRst/rstDelay_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y37.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>clkRst/rstDelay&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>clkRst/rstDelay&lt;3&gt;</twComp><twBEL>clkRst/rstDelay_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/sdaPipe_4 (SLICE_X57Y53.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">withHdmiTx.edidRom/sdaPipe_3</twSrc><twDest BELType="FF">withHdmiTx.edidRom/sdaPipe_4</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.edidRom/sdaPipe_3</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/sdaPipe_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X57Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.edidRom/sdaPipe&lt;4&gt;</twComp><twBEL>withHdmiTx.edidRom/sdaPipe_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>withHdmiTx.edidRom/sdaPipe&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiTx.edidRom/sdaPipe&lt;4&gt;</twComp><twBEL>withHdmiTx.edidRom/sdaPipe_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.486" period="1.538" constraintValue="1.538" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_650"/><twPinLimit anchorID="51" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK" logResource="withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK" locationPin="RAMB8_X3Y27.CLKAWRCLK" clockNet="sysClk"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="6.640" period="7.692" constraintValue="7.692" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="clkMem2x180"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5         HIGH 50%;</twConstName><twItemCnt>18606</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1640</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.433</twMinPer></twConstHead><twPathRptBanner iPaths="34" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (SLICE_X25Y110.CE), 34 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.567</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6</twDest><twTotPathDel>13.305</twTotPathDel><twClkSkew dest = "0.297" src = "0.314">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X25Y96.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>lut28795_5395</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.442</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28363_5261</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>lut28363_5261</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28365_5263</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>lut28365_5263</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28376_5271</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>lut28376_5271</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43</twComp><twBEL>lut28377_5272</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.724</twDelInfo><twComp>lut28377_5272</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6</twBEL></twPathDel><twLogDel>2.016</twLogDel><twRouteDel>11.289</twRouteDel><twTotDel>13.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.640</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6</twDest><twTotPathDel>13.234</twTotPathDel><twClkSkew dest = "0.297" src = "0.312">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X12Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">4.276</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28376_5271</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>lut28376_5271</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43</twComp><twBEL>lut28377_5272</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.724</twDelInfo><twComp>lut28377_5272</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6</twBEL></twPathDel><twLogDel>1.456</twLogDel><twRouteDel>11.778</twRouteDel><twTotDel>13.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.764</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6</twDest><twTotPathDel>12.099</twTotPathDel><twClkSkew dest = "0.601" src = "0.627">0.026</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X32Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;3&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28363_5261</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>lut28363_5261</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28365_5263</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>lut28365_5263</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28376_5271</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>lut28376_5271</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43</twComp><twBEL>lut28377_5272</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.724</twDelInfo><twComp>lut28377_5272</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6</twBEL></twPathDel><twLogDel>1.974</twLogDel><twRouteDel>10.125</twRouteDel><twTotDel>12.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="34" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (SLICE_X25Y110.CE), 34 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.585</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twDest><twTotPathDel>13.287</twTotPathDel><twClkSkew dest = "0.297" src = "0.314">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X25Y96.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>lut28795_5395</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.442</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28363_5261</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>lut28363_5261</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28365_5263</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>lut28365_5263</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28376_5271</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>lut28376_5271</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43</twComp><twBEL>lut28377_5272</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.724</twDelInfo><twComp>lut28377_5272</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twBEL></twPathDel><twLogDel>1.998</twLogDel><twRouteDel>11.289</twRouteDel><twTotDel>13.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.658</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twDest><twTotPathDel>13.216</twTotPathDel><twClkSkew dest = "0.297" src = "0.312">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X12Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">4.276</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28376_5271</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>lut28376_5271</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43</twComp><twBEL>lut28377_5272</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.724</twDelInfo><twComp>lut28377_5272</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twBEL></twPathDel><twLogDel>1.438</twLogDel><twRouteDel>11.778</twRouteDel><twTotDel>13.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.782</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twDest><twTotPathDel>12.081</twTotPathDel><twClkSkew dest = "0.601" src = "0.627">0.026</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X32Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;3&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28363_5261</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>lut28363_5261</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28365_5263</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>lut28365_5263</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28376_5271</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>lut28376_5271</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43</twComp><twBEL>lut28377_5272</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.724</twDelInfo><twComp>lut28377_5272</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twBEL></twPathDel><twLogDel>1.956</twLogDel><twRouteDel>10.125</twRouteDel><twTotDel>12.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="34" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (SLICE_X25Y110.CE), 34 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.610</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twTotPathDel>13.262</twTotPathDel><twClkSkew dest = "0.297" src = "0.314">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X25Y96.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>lut28795_5395</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.442</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28363_5261</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>lut28363_5261</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28365_5263</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>lut28365_5263</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28376_5271</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>lut28376_5271</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43</twComp><twBEL>lut28377_5272</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.724</twDelInfo><twComp>lut28377_5272</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>11.289</twRouteDel><twTotDel>13.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.683</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twTotPathDel>13.191</twTotPathDel><twClkSkew dest = "0.297" src = "0.312">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X12Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">4.276</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28376_5271</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>lut28376_5271</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43</twComp><twBEL>lut28377_5272</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.724</twDelInfo><twComp>lut28377_5272</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twBEL></twPathDel><twLogDel>1.413</twLogDel><twRouteDel>11.778</twRouteDel><twTotDel>13.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.807</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twTotPathDel>12.056</twTotPathDel><twClkSkew dest = "0.601" src = "0.627">0.026</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X32Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;3&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28363_5261</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>lut28363_5261</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28365_5263</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>lut28365_5263</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y102.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>lut28376_5271</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>lut28376_5271</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43</twComp><twBEL>lut28377_5272</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.724</twDelInfo><twComp>lut28377_5272</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twBEL></twPathDel><twLogDel>1.931</twLogDel><twRouteDel>10.125</twRouteDel><twTotDel>12.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4 (SLICE_X26Y108.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4</twDest><twTotPathDel>0.278</twTotPathDel><twClkSkew dest = "0.074" src = "0.069">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X25Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.184</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y108.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w&lt;4&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.184</twRouteDel><twTotDel>0.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0 (SLICE_X13Y106.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew dest = "0.037" src = "0.035">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X12Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y106.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;3&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2 (SLICE_X2Y105.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_3</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_3</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X3Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg&lt;6&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y105.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y105.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg&lt;0&gt;</twComp><twBEL>lut30044_5859</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>95.6</twPctLog><twPctRoute>4.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="82" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clkRst/clkGen/clkout6_buf/I0" logResource="clkRst/clkGen/clkout6_buf/I0" locationPin="BUFGMUX_X3Y15.I0" clockNet="clkRst/clkGen/clkout5"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0" locationPin="ILOGIC_X0Y117.CLK0" clockNet="clkDrp"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Tispwh" slack="18.134" period="20.000" constraintValue="10.000" deviceLimit="0.933" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR" locationPin="ILOGIC_X0Y117.SR" clockNet="][60132_1"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="87" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="clkMem2x"/></twPinLimitRpt></twConst><twConst anchorID="88" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;</twConstName><twItemCnt>30818443</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14483</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.781</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1 (SLICE_X33Y58.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.219</twSlack><twSrc BELType="FF">GPI1_r_1</twSrc><twDest BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1</twDest><twTotPathDel>8.558</twTotPathDel><twClkSkew dest = "2.152" src = "3.156">1.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GPI1_r_1</twSrc><twDest BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X26Y119.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysClk</twSrcClk><twPathDel><twSite>ILOGIC_X26Y119.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>GPI1_1_IBUF</twComp><twBEL>GPI1_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.666</twDelInfo><twComp>GPI1_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In&lt;3&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1</twBEL></twPathDel><twLogDel>1.892</twLogDel><twRouteDel>6.666</twRouteDel><twTotDel>8.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3955884" iCriticalPaths="0" sType="EndPoint">Paths for end point withMbrot.mbCompute/latency3.fmul_4/blk00000072 (SLICE_X54Y9.CIN), 3955884 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.339</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twTotPathDel>9.544</twTotPathDel><twClkSkew dest = "0.285" src = "0.303">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X45Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X45Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000426</twComp><twBEL>lut6287_134</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y13.B4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>lut6287_134</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y13.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000046b</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000257</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004f1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y14.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004e5</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000024b</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y10.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000498</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y10.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003e7</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000376</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000375</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003e7</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003df</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000369</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003df</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y12.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003d7</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000035d</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000410</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000375</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002de</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002dd</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000375</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000036d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000036d</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000365</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002c5</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y6.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000197</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y6.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000127</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000004a</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000098</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012b</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000037</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000090</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000088</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y9.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000130</twComp><twBEL>PhysOnlyBuf</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twBEL></twPathDel><twLogDel>3.753</twLogDel><twRouteDel>5.791</twRouteDel><twTotDel>9.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.341</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twTotPathDel>9.542</twTotPathDel><twClkSkew dest = "0.285" src = "0.303">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X45Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X45Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000426</twComp><twBEL>lut6287_134</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y13.B4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>lut6287_134</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y13.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000046b</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000257</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004f1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y14.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004e5</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000024b</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y10.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000498</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y10.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003e7</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000376</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000375</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003e7</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003df</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000369</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003df</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y12.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003d7</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000035d</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000410</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000375</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002de</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002dd</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000375</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000036d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y5.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000193</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y5.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000123</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000056</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000004f</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000000a0</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000127</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000098</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012b</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000037</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000090</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000088</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y9.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000130</twComp><twBEL>PhysOnlyBuf</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twBEL></twPathDel><twLogDel>3.751</twLogDel><twRouteDel>5.791</twRouteDel><twTotDel>9.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.341</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twTotPathDel>9.542</twTotPathDel><twClkSkew dest = "0.285" src = "0.303">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X45Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X45Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000426</twComp><twBEL>lut6289_135</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>lut6289_135</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y13.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000046b</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000257</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004f1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y14.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004e5</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000024b</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y10.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000498</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y10.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003e7</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000376</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000375</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003e7</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003df</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000369</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003df</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y12.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003d7</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000035d</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000410</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000375</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002de</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002dd</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000375</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000036d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000036d</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y7.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000365</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002c5</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y6.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000197</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y6.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000127</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000004a</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000098</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012b</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000037</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000090</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000088</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y9.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000130</twComp><twBEL>PhysOnlyBuf</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twBEL></twPathDel><twLogDel>3.690</twLogDel><twRouteDel>5.852</twRouteDel><twTotDel>9.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27506" iCriticalPaths="0" sType="EndPoint">Paths for end point withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e (SLICE_X24Y16.CIN), 27506 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.351</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twDest><twTotPathDel>9.522</twTotPathDel><twClkSkew dest = "0.617" src = "0.645">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X45Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X45Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000426</twComp><twBEL>lut6287_134</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.045</twDelInfo><twComp>lut6287_134</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y8.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002ec</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000283</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002b6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002ec</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002f4</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002be</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002f4</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002fc</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002c6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002fc</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y12.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030b</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000082c</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y14.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d4</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000527</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000508</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006d2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d8</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000504</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006ce</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y16.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004db</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000004e8</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twBEL></twPathDel><twLogDel>2.756</twLogDel><twRouteDel>6.766</twRouteDel><twTotDel>9.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.357</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twDest><twTotPathDel>9.516</twTotPathDel><twClkSkew dest = "0.617" src = "0.645">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X45Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X45Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000426</twComp><twBEL>lut6287_134</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.045</twDelInfo><twComp>lut6287_134</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y8.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002ec</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000283</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002b6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002ec</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002f4</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002be</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002f4</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002fc</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002c6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002fc</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y13.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030d</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000593</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000082d</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y14.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000593</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y14.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d4</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000526</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000508</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006d2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d8</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000504</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006ce</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y16.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004db</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000004e8</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twBEL></twPathDel><twLogDel>2.732</twLogDel><twRouteDel>6.784</twRouteDel><twTotDel>9.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twDest><twTotPathDel>9.453</twTotPathDel><twClkSkew dest = "0.617" src = "0.645">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X45Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X45Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000426</twComp><twBEL>lut6287_134</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.045</twDelInfo><twComp>lut6287_134</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y8.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002ec</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000283</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002b6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002ec</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002f4</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002be</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002f4</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002fc</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002c6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002fc</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y12.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030b</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000082c</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y14.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d4</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000508</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006d2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d8</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000504</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006ce</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y16.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004db</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000004e8</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twBEL></twPathDel><twLogDel>2.565</twLogDel><twRouteDel>6.888</twRouteDel><twTotDel>9.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1 (SLICE_X48Y67.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.294</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected</twSrc><twDest BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1</twDest><twTotPathDel>0.296</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected</twSrc><twDest BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X49Y67.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.BI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y67.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1</twBEL></twPathDel><twLogDel>0.273</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (SLICE_X34Y69.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.374</twSlack><twSrc BELType="FF">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3</twSrc><twDest BELType="RAM">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP</twDest><twTotPathDel>0.376</twTotPathDel><twClkSkew dest = "0.071" src = "0.069">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3</twSrc><twDest BELType='RAM'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X31Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I&lt;3&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y69.D4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data&lt;0&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (SLICE_X34Y69.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.374</twSlack><twSrc BELType="FF">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3</twSrc><twDest BELType="RAM">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP</twDest><twTotPathDel>0.376</twTotPathDel><twClkSkew dest = "0.071" src = "0.069">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3</twSrc><twDest BELType='RAM'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X31Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I&lt;3&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y69.D4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data&lt;0&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINPERIOD" name="Tdspper_AREG_PREG" slack="5.148" period="10.000" constraintValue="10.000" deviceLimit="4.852" freqLimit="206.101" physResource="withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK" logResource="withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK" locationPin="DSP48_X1Y1.CLK" clockNet="cpuClk"/><twPinLimit anchorID="111" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA" logResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA" locationPin="RAMB16_X3Y30.CLKA" clockNet="cpuClk"/><twPinLimit anchorID="112" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB" logResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB" locationPin="RAMB16_X3Y30.CLKB" clockNet="cpuClk"/></twPinLimitRpt></twConst><twConst anchorID="113" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_hdmiRxClk = PERIOD &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRxClk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="114"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRxClk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="115" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.148" period="1.200" constraintValue="1.200" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0"/><twPinLimit anchorID="116" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/><twPinLimit anchorID="117" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="118" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_hdmiRx_n_3_ = PERIOD &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH 50%;" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRx_n_3_ HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRx_n_3_ HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="120" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.148" period="1.200" constraintValue="1.200" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0"/><twPinLimit anchorID="121" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/><twPinLimit anchorID="122" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRst_CLK_100s / 1.3 HIGH 50%;</twConstName><twItemCnt>106</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>106</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.493</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master (OLOGIC_X4Y117.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.199</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master</twDest><twTotPathDel>5.838</twTotPathDel><twClkSkew dest = "2.308" src = "2.708">0.400</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X34Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">5.061</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y117.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>5.061</twRouteDel><twTotDel>5.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave (OLOGIC_X4Y116.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.199</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twDest><twTotPathDel>5.838</twTotPathDel><twClkSkew dest = "2.308" src = "2.708">0.400</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X34Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">5.061</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>5.061</twRouteDel><twTotDel>5.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (OLOGIC_X4Y118.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.232</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave</twDest><twTotPathDel>5.805</twTotPathDel><twClkSkew dest = "2.308" src = "2.708">0.400</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X34Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">5.028</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>5.028</twRouteDel><twTotDel>5.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB1 (SLICE_X7Y109.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/redEncoder/q_5</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB1</twDest><twTotPathDel>0.422</twTotPathDel><twClkSkew dest = "1.052" src = "1.002">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_5</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X6Y109.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;9&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB1</twBEL></twPathDel><twLogDel>0.325</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>77.0</twPctLog><twPctRoute>23.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1 (SLICE_X7Y110.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew dest = "1.053" src = "1.002">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X6Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;9&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y110.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.194</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y110.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2 (SLICE_X7Y110.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.195</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twDest><twTotPathDel>0.501</twTotPathDel><twClkSkew dest = "1.053" src = "1.002">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X6Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;9&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y110.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y110.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="136"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="137" type="MINPERIOD" name="Tbcper_I" slack="5.026" period="7.692" constraintValue="7.692" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/><twPinLimit anchorID="138" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB2/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB1/CK" locationPin="SLICE_X34Y108.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/><twPinLimit anchorID="139" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB2/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB2/CK" locationPin="SLICE_X34Y108.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/></twPinLimitRpt></twConst><twConst anchorID="140" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="141"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="142" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRst_CLK_100s / 0.65 HIGH 50%;</twConstName><twItemCnt>7478</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>850</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.823</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4 (SLICE_X12Y86.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.561</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4</twDest><twTotPathDel>9.663</twTotPathDel><twClkSkew dest = "0.286" src = "0.311">0.025</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X16Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31250_6325</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut31250_6325</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31251_6326</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.757</twDelInfo><twComp>lut31251_6326</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut31257_6332</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>][45074_6333</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4</twBEL></twPathDel><twLogDel>1.562</twLogDel><twRouteDel>8.101</twRouteDel><twTotDel>9.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.578</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4</twDest><twTotPathDel>9.645</twTotPathDel><twClkSkew dest = "0.286" src = "0.312">0.026</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X16Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31250_6325</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut31250_6325</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31251_6326</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.757</twDelInfo><twComp>lut31251_6326</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut31257_6332</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>][45074_6333</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4</twBEL></twPathDel><twLogDel>1.562</twLogDel><twRouteDel>8.083</twRouteDel><twTotDel>9.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.730</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4</twDest><twTotPathDel>9.492</twTotPathDel><twClkSkew dest = "0.286" src = "0.313">0.027</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X16Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor&lt;10&gt;_rt</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor&lt;10&gt;_rt</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31251_6326</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.757</twDelInfo><twComp>lut31251_6326</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut31257_6332</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>][45074_6333</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>8.189</twRouteDel><twTotDel>9.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7 (SLICE_X12Y86.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.584</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7</twDest><twTotPathDel>9.640</twTotPathDel><twClkSkew dest = "0.286" src = "0.311">0.025</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X16Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31250_6325</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut31250_6325</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31251_6326</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.757</twDelInfo><twComp>lut31251_6326</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut31257_6332</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>][45074_6333</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7</twBEL></twPathDel><twLogDel>1.539</twLogDel><twRouteDel>8.101</twRouteDel><twTotDel>9.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.601</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7</twDest><twTotPathDel>9.622</twTotPathDel><twClkSkew dest = "0.286" src = "0.312">0.026</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X16Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31250_6325</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut31250_6325</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31251_6326</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.757</twDelInfo><twComp>lut31251_6326</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut31257_6332</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>][45074_6333</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7</twBEL></twPathDel><twLogDel>1.539</twLogDel><twRouteDel>8.083</twRouteDel><twTotDel>9.622</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.753</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7</twDest><twTotPathDel>9.469</twTotPathDel><twClkSkew dest = "0.286" src = "0.313">0.027</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X16Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor&lt;10&gt;_rt</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor&lt;10&gt;_rt</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31251_6326</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.757</twDelInfo><twComp>lut31251_6326</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut31257_6332</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>][45074_6333</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7</twBEL></twPathDel><twLogDel>1.280</twLogDel><twRouteDel>8.189</twRouteDel><twTotDel>9.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6 (SLICE_X12Y86.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.586</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6</twDest><twTotPathDel>9.638</twTotPathDel><twClkSkew dest = "0.286" src = "0.311">0.025</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X16Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31250_6325</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut31250_6325</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31251_6326</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.757</twDelInfo><twComp>lut31251_6326</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut31257_6332</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>][45074_6333</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6</twBEL></twPathDel><twLogDel>1.537</twLogDel><twRouteDel>8.101</twRouteDel><twTotDel>9.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.603</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6</twDest><twTotPathDel>9.620</twTotPathDel><twClkSkew dest = "0.286" src = "0.312">0.026</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X16Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31250_6325</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut31250_6325</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31251_6326</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.757</twDelInfo><twComp>lut31251_6326</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut31257_6332</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>][45074_6333</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6</twBEL></twPathDel><twLogDel>1.537</twLogDel><twRouteDel>8.083</twRouteDel><twTotDel>9.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.755</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6</twDest><twTotPathDel>9.467</twTotPathDel><twClkSkew dest = "0.286" src = "0.313">0.027</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X16Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor&lt;10&gt;_rt</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor&lt;10&gt;_rt</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut31250_6325</twComp><twBEL>lut31251_6326</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.757</twDelInfo><twComp>lut31251_6326</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut31257_6332</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>][45074_6333</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>8.189</twRouteDel><twTotDel>9.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 (SLICE_X45Y106.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.437</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twDest><twTotPathDel>0.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X45Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y106.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt&lt;3&gt;</twComp><twBEL>lut30628_6118</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>94.5</twPctLog><twPctRoute>5.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0 (SLICE_X32Y102.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">hdmiHsyncTxIn_BRB1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0</twDest><twTotPathDel>0.442</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiHsyncTxIn_BRB1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X33Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmiHsyncTxIn_BRB3</twComp><twBEL>hdmiHsyncTxIn_BRB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.054</twDelInfo><twComp>hdmiHsyncTxIn_BRB1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0</twComp><twBEL>lut33271_7000</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.054</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>87.8</twPctLog><twPctRoute>12.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (SLICE_X52Y110.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.473</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twDest><twTotPathDel>0.473</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt&lt;2&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.042</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y110.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt&lt;2&gt;</twComp><twBEL>lut30307_5989</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.042</twRouteDel><twTotDel>0.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="167"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="168" type="MINPERIOD" name="Tbcper_I" slack="12.718" period="15.384" constraintValue="15.384" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2"/><twPinLimit anchorID="169" type="MINPERIOD" name="Tmcbcper_P5CMDCLK" slack="13.884" period="15.384" constraintValue="15.384" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK" locationPin="MCB_X0Y1.P5CMDCLK" clockNet="clkHdmiTx"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tcp" slack="13.985" period="15.384" constraintValue="15.384" deviceLimit="1.399" freqLimit="714.796" physResource="withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg/CLK" logResource="Mshreg_hdmiVsyncTxIn_BRB3/CLK" locationPin="SLICE_X30Y103.CLK" clockNet="clkHdmiTx"/></twPinLimitRpt></twConst><twConst anchorID="171" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="172"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="173" type="MINPERIOD" name="Tbcper_I" slack="9.334" period="12.000" constraintValue="12.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1"/><twPinLimit anchorID="174" type="MINPERIOD" name="Tmcbcper_P4CMDCLK" slack="10.500" period="12.000" constraintValue="12.000" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" locationPin="MCB_X0Y1.P4CMDCLK" clockNet="hdmiRxClk"/><twPinLimit anchorID="175" type="MINPERIOD" name="Tcp" slack="10.743" period="12.000" constraintValue="12.000" deviceLimit="1.257" freqLimit="795.545" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;3&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK" locationPin="SLICE_X38Y40.CLK" clockNet="hdmiRxClk"/></twPinLimitRpt></twConst><twConst anchorID="176" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="177"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="178" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="179"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="180" type="MINPERIOD" name="Tbcper_I" slack="3.334" period="6.000" constraintValue="6.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2"/><twPinLimit anchorID="181" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0/CK" locationPin="SLICE_X52Y48.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/><twPinLimit anchorID="182" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1/CK" locationPin="SLICE_X52Y48.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/></twPinLimitRpt></twConst><twConst anchorID="183" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;</twConstName><twItemCnt>4637</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1801</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.582</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP (SLICE_X38Y40.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.490</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP</twDest><twTotPathDel>2.836</twTotPathDel><twClkSkew dest = "1.987" src = "2.437">0.450</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y40.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.316</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y40.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP</twBEL></twPathDel><twLogDel>0.520</twLogDel><twRouteDel>2.316</twRouteDel><twTotDel>2.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (SLICE_X38Y40.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.672</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP</twDest><twTotPathDel>2.654</twTotPathDel><twClkSkew dest = "1.987" src = "2.437">0.450</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y40.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y40.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.060</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.465</twLogDel><twRouteDel>2.189</twRouteDel><twTotDel>2.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP (SLICE_X38Y40.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.673</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP</twDest><twTotPathDel>2.653</twTotPathDel><twClkSkew dest = "1.987" src = "2.437">0.450</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y40.CI</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y40.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP</twBEL></twPathDel><twLogDel>0.616</twLogDel><twRouteDel>2.037</twRouteDel><twTotDel>2.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X50Y61.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_7</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>0.682</twTotPathDel><twClkSkew dest = "2.436" src = "2.022">-0.414</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_7</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X51Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y61.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut26096_4640</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.534</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>78.3</twPctLog><twPctRoute>21.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X50Y61.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>0.510</twTotPathDel><twClkSkew dest = "0.928" src = "0.888">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X51Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.122</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut26096_4640</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.122</twRouteDel><twTotDel>0.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>76.1</twPctLog><twPctRoute>23.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X50Y56.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_7</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>0.584</twTotPathDel><twClkSkew dest = "0.917" src = "0.877">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_7</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.196</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut26817_4803</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="196"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="197" type="MINPERIOD" name="Tbcper_I" slack="9.334" period="12.000" constraintValue="12.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1"/><twPinLimit anchorID="198" type="MINPERIOD" name="Tmcbcper_P4CMDCLK" slack="10.500" period="12.000" constraintValue="12.000" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" locationPin="MCB_X0Y1.P4CMDCLK" clockNet="hdmiRxClk"/><twPinLimit anchorID="199" type="MINPERIOD" name="Tcp" slack="10.743" period="12.000" constraintValue="12.000" deviceLimit="1.257" freqLimit="795.545" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;3&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK" locationPin="SLICE_X38Y40.CLK" clockNet="hdmiRxClk"/></twPinLimitRpt></twConst><twConst anchorID="200" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="201"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="202" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;</twConstName><twItemCnt>1228</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>541</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.762</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta (SLICE_X56Y85.D1), 14 paths
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.238</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twDest><twTotPathDel>4.606</twTotPathDel><twClkSkew dest = "0.584" src = "0.647">0.063</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y83.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25777_4568</twComp><twBEL>lut25777_4568</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>lut25777_4568</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twComp><twBEL>lut32791_6739</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y85.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>lut32791_6739</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twComp><twBEL>lut32801_6743</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twBEL></twPathDel><twLogDel>1.377</twLogDel><twRouteDel>3.229</twRouteDel><twTotDel>4.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.655</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twDest><twTotPathDel>4.189</twTotPathDel><twClkSkew dest = "0.584" src = "0.647">0.063</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/cal_data_sint</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y83.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25777_4568</twComp><twBEL>lut25777_4568</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>lut25777_4568</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twComp><twBEL>lut32791_6739</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y85.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>lut32791_6739</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twComp><twBEL>lut32801_6743</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twBEL></twPathDel><twLogDel>1.282</twLogDel><twRouteDel>2.907</twRouteDel><twTotDel>4.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.813</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twDest><twTotPathDel>4.031</twTotPathDel><twClkSkew dest = "0.584" src = "0.647">0.063</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/cal_data_sint</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25777_4568</twComp><twBEL>lut25777_4568</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>lut25777_4568</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twComp><twBEL>lut32791_6739</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y85.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>lut32791_6739</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twComp><twBEL>lut32801_6743</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta</twBEL></twPathDel><twLogDel>1.282</twLogDel><twRouteDel>2.749</twRouteDel><twTotDel>4.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3 (SLICE_X55Y84.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.424</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3</twDest><twTotPathDel>4.422</twTotPathDel><twClkSkew dest = "0.586" src = "0.647">0.061</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y83.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25777_4568</twComp><twBEL>lut25777_4568</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>lut25777_4568</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut25782_4573</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut25782_4573</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut25783_4574</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>lut25783_4574</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>2.712</twRouteDel><twTotDel>4.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.499</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3</twDest><twTotPathDel>4.342</twTotPathDel><twClkSkew dest = "0.586" src = "0.652">0.066</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.253</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut25782_4573</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut25782_4573</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut25783_4574</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>lut25783_4574</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>2.940</twRouteDel><twTotDel>4.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.750</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3</twDest><twTotPathDel>4.149</twTotPathDel><twClkSkew dest = "0.191" src = "0.199">0.008</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/inc_data_int</twComp><twBEL>lut25781_4572</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>lut25781_4572</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut25782_4573</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut25782_4573</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut25783_4574</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>lut25783_4574</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.610</twLogDel><twRouteDel>2.539</twRouteDel><twTotDel>4.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2 (SLICE_X55Y84.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.467</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>4.379</twTotPathDel><twClkSkew dest = "0.586" src = "0.647">0.061</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y83.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25777_4568</twComp><twBEL>lut25777_4568</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>lut25777_4568</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut25782_4573</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut25782_4573</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut25783_4574</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>lut25783_4574</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.667</twLogDel><twRouteDel>2.712</twRouteDel><twTotDel>4.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.542</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>4.299</twTotPathDel><twClkSkew dest = "0.586" src = "0.652">0.066</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.253</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut25782_4573</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut25782_4573</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut25783_4574</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>lut25783_4574</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.359</twLogDel><twRouteDel>2.940</twRouteDel><twTotDel>4.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.793</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>4.106</twTotPathDel><twClkSkew dest = "0.191" src = "0.199">0.008</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/inc_data_int</twComp><twBEL>lut25781_4572</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>lut25781_4572</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut25782_4573</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut25782_4573</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut25783_4574</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>lut25783_4574</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>2.539</twRouteDel><twTotDel>4.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2 (SLICE_X57Y48.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.295</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2</twDest><twTotPathDel>0.586</twTotPathDel><twClkSkew dest = "0.931" src = "0.864">-0.067</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twSrcClk><twPathDel><twSite>SLICE_X57Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/ctkn_cnt_rst</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.329</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.329</twRouteDel><twTotDel>0.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q (SLICE_X57Y51.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.351</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q</twDest><twTotPathDel>0.613</twTotPathDel><twClkSkew dest = "0.927" src = "0.889">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twSrcClk><twPathDel><twSite>SLICE_X57Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.260</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y51.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslipx2</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip_rt</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int (SLICE_X54Y75.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y75.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int_rstpot</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>75.4</twPctLog><twPctRoute>24.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="227"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="228" type="MINPERIOD" name="Tbcper_I" slack="3.334" period="6.000" constraintValue="6.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2"/><twPinLimit anchorID="229" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0/CK" locationPin="SLICE_X52Y48.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/><twPinLimit anchorID="230" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1/CK" locationPin="SLICE_X52Y48.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="231"><twConstRollup name="TS_Clk" fullName="TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.781" errors="0" errorRollup="0" items="0" itemsRollup="30845578"/><twConstRollup name="TS_clkRst_CLK_100s" fullName="TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.514" actualRollup="8.441" errors="0" errorRollup="0" items="945" itemsRollup="7584"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRst_CLK_100s / 1.3 HIGH 50%;" type="child" depth="2" requirement="7.692" prefType="period" actual="6.493" actualRollup="N/A" errors="0" errorRollup="0" items="106" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_clk_650" fullName="TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;" type="child" depth="2" requirement="1.538" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRst_CLK_100s / 0.65 HIGH 50%;" type="child" depth="2" requirement="15.385" prefType="period" actual="9.823" actualRollup="N/A" errors="0" errorRollup="0" items="7478" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_500_n" fullName="TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clkRst_clkGen_clkout5" fullName="TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="13.433" actualRollup="N/A" errors="0" errorRollup="0" items="18606" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_500" fullName="TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_100c" fullName="TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.781" actualRollup="N/A" errors="0" errorRollup="0" items="30818443" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="5" anchorID="232"><twConstRollup name="TS_hdmiRxClk" fullName="TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" type="origin" depth="0" requirement="12.000" prefType="period" actual="1.052" actualRollup="9.524" errors="0" errorRollup="0" items="0" itemsRollup="5865"/><twConstRollup name="TS_hdmiRx_n_3_" fullName="TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH         50%;" type="child" depth="1" requirement="12.000" prefType="period" actual="1.052" actualRollup="9.524" errors="0" errorRollup="0" items="0" itemsRollup="5865"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRx_n_3_ HIGH         50%;" type="child" depth="2" requirement="12.000" prefType="period" actual="5.000" actualRollup="9.524" errors="0" errorRollup="0" items="0" itemsRollup="5865"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;" type="child" depth="3" requirement="12.000" prefType="period" actual="7.582" actualRollup="N/A" errors="0" errorRollup="0" items="4637" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;" type="child" depth="3" requirement="1.200" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;" type="child" depth="3" requirement="6.000" prefType="period" actual="4.762" actualRollup="N/A" errors="0" errorRollup="0" items="1228" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRxClk HIGH 50%;" type="child" depth="1" requirement="12.000" prefType="period" actual="5.000" actualRollup="5.332" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;" type="child" depth="2" requirement="12.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;" type="child" depth="2" requirement="1.200" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="233">0</twUnmetConstCnt><twDataSheet anchorID="234" twNameLen="15"><twClk2SUList anchorID="235" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>14.630</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="236" twDestWidth="11"><twDest>hdmiRx_n&lt;3&gt;</twDest><twClk2SU><twSrc>hdmiRx_n&lt;3&gt;</twSrc><twRiseRise>7.582</twRiseRise></twClk2SU><twClk2SU><twSrc>hdmiRx_p&lt;3&gt;</twSrc><twRiseRise>7.582</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="237" twDestWidth="11"><twDest>hdmiRx_p&lt;3&gt;</twDest><twClk2SU><twSrc>hdmiRx_n&lt;3&gt;</twSrc><twRiseRise>7.582</twRiseRise></twClk2SU><twClk2SU><twSrc>hdmiRx_p&lt;3&gt;</twSrc><twRiseRise>7.582</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="238"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>30851447</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28663</twConnCnt></twConstCov><twStats anchorID="239"><twMinPer>13.433</twMinPer><twFootnote number="1" /><twMaxFreq>74.444</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Nov 18 13:27:06 2014 </twTimestamp></twFoot><twClientInfo anchorID="240"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 573 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
