#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5a8d1c490f70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a8d1c491100 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5a8d1c4a1d10 .functor NOT 1, L_0x5a8d1c4c6a40, C4<0>, C4<0>, C4<0>;
L_0x5a8d1c4c67a0 .functor XOR 1, L_0x5a8d1c4c6640, L_0x5a8d1c4c6700, C4<0>, C4<0>;
L_0x5a8d1c4c6930 .functor XOR 1, L_0x5a8d1c4c67a0, L_0x5a8d1c4c6860, C4<0>, C4<0>;
v0x5a8d1c4c38e0_0 .net *"_ivl_10", 0 0, L_0x5a8d1c4c6860;  1 drivers
v0x5a8d1c4c39e0_0 .net *"_ivl_12", 0 0, L_0x5a8d1c4c6930;  1 drivers
v0x5a8d1c4c3ac0_0 .net *"_ivl_2", 0 0, L_0x5a8d1c4c5900;  1 drivers
v0x5a8d1c4c3b80_0 .net *"_ivl_4", 0 0, L_0x5a8d1c4c6640;  1 drivers
v0x5a8d1c4c3c60_0 .net *"_ivl_6", 0 0, L_0x5a8d1c4c6700;  1 drivers
v0x5a8d1c4c3d90_0 .net *"_ivl_8", 0 0, L_0x5a8d1c4c67a0;  1 drivers
v0x5a8d1c4c3e70_0 .net "a", 0 0, v0x5a8d1c4c1380_0;  1 drivers
v0x5a8d1c4c3f10_0 .net "b", 0 0, v0x5a8d1c4c1420_0;  1 drivers
v0x5a8d1c4c3fb0_0 .net "c", 0 0, v0x5a8d1c4c14c0_0;  1 drivers
v0x5a8d1c4c4050_0 .var "clk", 0 0;
v0x5a8d1c4c40f0_0 .net "d", 0 0, v0x5a8d1c4c1600_0;  1 drivers
v0x5a8d1c4c4190_0 .net "q_dut", 0 0, L_0x5a8d1c4c64e0;  1 drivers
v0x5a8d1c4c4230_0 .net "q_ref", 0 0, L_0x5a8d1c480b60;  1 drivers
v0x5a8d1c4c42d0_0 .var/2u "stats1", 159 0;
v0x5a8d1c4c4370_0 .var/2u "strobe", 0 0;
v0x5a8d1c4c4410_0 .net "tb_match", 0 0, L_0x5a8d1c4c6a40;  1 drivers
v0x5a8d1c4c44d0_0 .net "tb_mismatch", 0 0, L_0x5a8d1c4a1d10;  1 drivers
v0x5a8d1c4c46a0_0 .net "wavedrom_enable", 0 0, v0x5a8d1c4c16f0_0;  1 drivers
v0x5a8d1c4c4740_0 .net "wavedrom_title", 511 0, v0x5a8d1c4c1790_0;  1 drivers
L_0x5a8d1c4c5900 .concat [ 1 0 0 0], L_0x5a8d1c480b60;
L_0x5a8d1c4c6640 .concat [ 1 0 0 0], L_0x5a8d1c480b60;
L_0x5a8d1c4c6700 .concat [ 1 0 0 0], L_0x5a8d1c4c64e0;
L_0x5a8d1c4c6860 .concat [ 1 0 0 0], L_0x5a8d1c480b60;
L_0x5a8d1c4c6a40 .cmp/eeq 1, L_0x5a8d1c4c5900, L_0x5a8d1c4c6930;
S_0x5a8d1c495a30 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x5a8d1c491100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a8d1c480b60 .functor OR 1, v0x5a8d1c4c14c0_0, v0x5a8d1c4c1420_0, C4<0>, C4<0>;
v0x5a8d1c4a1eb0_0 .net "a", 0 0, v0x5a8d1c4c1380_0;  alias, 1 drivers
v0x5a8d1c4a1f50_0 .net "b", 0 0, v0x5a8d1c4c1420_0;  alias, 1 drivers
v0x5a8d1c480cc0_0 .net "c", 0 0, v0x5a8d1c4c14c0_0;  alias, 1 drivers
v0x5a8d1c480d60_0 .net "d", 0 0, v0x5a8d1c4c1600_0;  alias, 1 drivers
v0x5a8d1c4c09c0_0 .net "q", 0 0, L_0x5a8d1c480b60;  alias, 1 drivers
S_0x5a8d1c4c0b70 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x5a8d1c491100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5a8d1c4c1380_0 .var "a", 0 0;
v0x5a8d1c4c1420_0 .var "b", 0 0;
v0x5a8d1c4c14c0_0 .var "c", 0 0;
v0x5a8d1c4c1560_0 .net "clk", 0 0, v0x5a8d1c4c4050_0;  1 drivers
v0x5a8d1c4c1600_0 .var "d", 0 0;
v0x5a8d1c4c16f0_0 .var "wavedrom_enable", 0 0;
v0x5a8d1c4c1790_0 .var "wavedrom_title", 511 0;
E_0x5a8d1c490a20/0 .event negedge, v0x5a8d1c4c1560_0;
E_0x5a8d1c490a20/1 .event posedge, v0x5a8d1c4c1560_0;
E_0x5a8d1c490a20 .event/or E_0x5a8d1c490a20/0, E_0x5a8d1c490a20/1;
E_0x5a8d1c490c70 .event posedge, v0x5a8d1c4c1560_0;
E_0x5a8d1c479820 .event negedge, v0x5a8d1c4c1560_0;
S_0x5a8d1c4c0e80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x5a8d1c4c0b70;
 .timescale -12 -12;
v0x5a8d1c4c1080_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5a8d1c4c1180 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x5a8d1c4c0b70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5a8d1c4c18f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x5a8d1c491100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a8d1c496460 .functor NOT 1, v0x5a8d1c4c1380_0, C4<0>, C4<0>, C4<0>;
L_0x5a8d1c4c49a0 .functor NOT 1, v0x5a8d1c4c1420_0, C4<0>, C4<0>, C4<0>;
L_0x5a8d1c4c4a60 .functor AND 1, L_0x5a8d1c496460, L_0x5a8d1c4c49a0, C4<1>, C4<1>;
L_0x5a8d1c4c4b00 .functor NOT 1, v0x5a8d1c4c14c0_0, C4<0>, C4<0>, C4<0>;
L_0x5a8d1c4c4ba0 .functor AND 1, L_0x5a8d1c4c4a60, L_0x5a8d1c4c4b00, C4<1>, C4<1>;
L_0x5a8d1c4c4c60 .functor AND 1, L_0x5a8d1c4c4ba0, v0x5a8d1c4c1600_0, C4<1>, C4<1>;
L_0x5a8d1c4c4df0 .functor NOT 1, v0x5a8d1c4c1380_0, C4<0>, C4<0>, C4<0>;
L_0x5a8d1c4c4e60 .functor NOT 1, v0x5a8d1c4c1420_0, C4<0>, C4<0>, C4<0>;
L_0x5a8d1c4c4f20 .functor AND 1, L_0x5a8d1c4c4df0, L_0x5a8d1c4c4e60, C4<1>, C4<1>;
L_0x5a8d1c4c4fe0 .functor AND 1, L_0x5a8d1c4c4f20, v0x5a8d1c4c14c0_0, C4<1>, C4<1>;
L_0x5a8d1c4c5100 .functor NOT 1, v0x5a8d1c4c1420_0, C4<0>, C4<0>, C4<0>;
L_0x5a8d1c4c5170 .functor AND 1, v0x5a8d1c4c1380_0, L_0x5a8d1c4c5100, C4<1>, C4<1>;
L_0x5a8d1c4c5250 .functor NOT 1, v0x5a8d1c4c14c0_0, C4<0>, C4<0>, C4<0>;
L_0x5a8d1c4c52c0 .functor AND 1, L_0x5a8d1c4c5170, L_0x5a8d1c4c5250, C4<1>, C4<1>;
L_0x5a8d1c4c51e0 .functor OR 1, L_0x5a8d1c4c4fe0, L_0x5a8d1c4c52c0, C4<0>, C4<0>;
L_0x5a8d1c4c5520 .functor OR 1, L_0x5a8d1c4c4c60, L_0x5a8d1c4c51e0, C4<0>, C4<0>;
L_0x5a8d1c4c56c0 .functor NOT 1, v0x5a8d1c4c1380_0, C4<0>, C4<0>, C4<0>;
L_0x5a8d1c4c5730 .functor AND 1, L_0x5a8d1c4c56c0, v0x5a8d1c4c1420_0, C4<1>, C4<1>;
L_0x5a8d1c4c59a0 .functor NOT 1, v0x5a8d1c4c14c0_0, C4<0>, C4<0>, C4<0>;
L_0x5a8d1c4c5b20 .functor AND 1, L_0x5a8d1c4c5730, L_0x5a8d1c4c59a0, C4<1>, C4<1>;
L_0x5a8d1c4c5ce0 .functor AND 1, v0x5a8d1c4c1380_0, v0x5a8d1c4c1420_0, C4<1>, C4<1>;
L_0x5a8d1c4c5e60 .functor NOT 1, v0x5a8d1c4c14c0_0, C4<0>, C4<0>, C4<0>;
L_0x5a8d1c4c5f90 .functor AND 1, L_0x5a8d1c4c5ce0, L_0x5a8d1c4c5e60, C4<1>, C4<1>;
L_0x5a8d1c4c60a0 .functor NOT 1, v0x5a8d1c4c1600_0, C4<0>, C4<0>, C4<0>;
L_0x5a8d1c4c61e0 .functor AND 1, L_0x5a8d1c4c5f90, L_0x5a8d1c4c60a0, C4<1>, C4<1>;
L_0x5a8d1c4c62f0 .functor OR 1, L_0x5a8d1c4c5b20, L_0x5a8d1c4c61e0, C4<0>, C4<0>;
L_0x5a8d1c4c64e0 .functor OR 1, L_0x5a8d1c4c5520, L_0x5a8d1c4c62f0, C4<0>, C4<0>;
v0x5a8d1c4c1ad0_0 .net *"_ivl_0", 0 0, L_0x5a8d1c496460;  1 drivers
v0x5a8d1c4c1bb0_0 .net *"_ivl_10", 0 0, L_0x5a8d1c4c4c60;  1 drivers
v0x5a8d1c4c1c90_0 .net *"_ivl_12", 0 0, L_0x5a8d1c4c4df0;  1 drivers
v0x5a8d1c4c1d80_0 .net *"_ivl_14", 0 0, L_0x5a8d1c4c4e60;  1 drivers
v0x5a8d1c4c1e60_0 .net *"_ivl_16", 0 0, L_0x5a8d1c4c4f20;  1 drivers
v0x5a8d1c4c1f90_0 .net *"_ivl_18", 0 0, L_0x5a8d1c4c4fe0;  1 drivers
v0x5a8d1c4c2070_0 .net *"_ivl_2", 0 0, L_0x5a8d1c4c49a0;  1 drivers
v0x5a8d1c4c2150_0 .net *"_ivl_20", 0 0, L_0x5a8d1c4c5100;  1 drivers
v0x5a8d1c4c2230_0 .net *"_ivl_22", 0 0, L_0x5a8d1c4c5170;  1 drivers
v0x5a8d1c4c2310_0 .net *"_ivl_24", 0 0, L_0x5a8d1c4c5250;  1 drivers
v0x5a8d1c4c23f0_0 .net *"_ivl_26", 0 0, L_0x5a8d1c4c52c0;  1 drivers
v0x5a8d1c4c24d0_0 .net *"_ivl_28", 0 0, L_0x5a8d1c4c51e0;  1 drivers
v0x5a8d1c4c25b0_0 .net *"_ivl_30", 0 0, L_0x5a8d1c4c5520;  1 drivers
v0x5a8d1c4c2690_0 .net *"_ivl_32", 0 0, L_0x5a8d1c4c56c0;  1 drivers
v0x5a8d1c4c2770_0 .net *"_ivl_34", 0 0, L_0x5a8d1c4c5730;  1 drivers
v0x5a8d1c4c2850_0 .net *"_ivl_36", 0 0, L_0x5a8d1c4c59a0;  1 drivers
v0x5a8d1c4c2930_0 .net *"_ivl_38", 0 0, L_0x5a8d1c4c5b20;  1 drivers
v0x5a8d1c4c2a10_0 .net *"_ivl_4", 0 0, L_0x5a8d1c4c4a60;  1 drivers
v0x5a8d1c4c2af0_0 .net *"_ivl_40", 0 0, L_0x5a8d1c4c5ce0;  1 drivers
v0x5a8d1c4c2bd0_0 .net *"_ivl_42", 0 0, L_0x5a8d1c4c5e60;  1 drivers
v0x5a8d1c4c2cb0_0 .net *"_ivl_44", 0 0, L_0x5a8d1c4c5f90;  1 drivers
v0x5a8d1c4c2d90_0 .net *"_ivl_46", 0 0, L_0x5a8d1c4c60a0;  1 drivers
v0x5a8d1c4c2e70_0 .net *"_ivl_48", 0 0, L_0x5a8d1c4c61e0;  1 drivers
v0x5a8d1c4c2f50_0 .net *"_ivl_50", 0 0, L_0x5a8d1c4c62f0;  1 drivers
v0x5a8d1c4c3030_0 .net *"_ivl_6", 0 0, L_0x5a8d1c4c4b00;  1 drivers
v0x5a8d1c4c3110_0 .net *"_ivl_8", 0 0, L_0x5a8d1c4c4ba0;  1 drivers
v0x5a8d1c4c31f0_0 .net "a", 0 0, v0x5a8d1c4c1380_0;  alias, 1 drivers
v0x5a8d1c4c3290_0 .net "b", 0 0, v0x5a8d1c4c1420_0;  alias, 1 drivers
v0x5a8d1c4c3380_0 .net "c", 0 0, v0x5a8d1c4c14c0_0;  alias, 1 drivers
v0x5a8d1c4c3470_0 .net "d", 0 0, v0x5a8d1c4c1600_0;  alias, 1 drivers
v0x5a8d1c4c3560_0 .net "q", 0 0, L_0x5a8d1c4c64e0;  alias, 1 drivers
S_0x5a8d1c4c36c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5a8d1c491100;
 .timescale -12 -12;
E_0x5a8d1c4907c0 .event anyedge, v0x5a8d1c4c4370_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5a8d1c4c4370_0;
    %nor/r;
    %assign/vec4 v0x5a8d1c4c4370_0, 0;
    %wait E_0x5a8d1c4907c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5a8d1c4c0b70;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5a8d1c4c1600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a8d1c4c14c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a8d1c4c1420_0, 0;
    %assign/vec4 v0x5a8d1c4c1380_0, 0;
    %wait E_0x5a8d1c479820;
    %wait E_0x5a8d1c490c70;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5a8d1c4c1600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a8d1c4c14c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a8d1c4c1420_0, 0;
    %assign/vec4 v0x5a8d1c4c1380_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a8d1c490a20;
    %load/vec4 v0x5a8d1c4c1380_0;
    %load/vec4 v0x5a8d1c4c1420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a8d1c4c14c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a8d1c4c1600_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5a8d1c4c1600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a8d1c4c14c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a8d1c4c1420_0, 0;
    %assign/vec4 v0x5a8d1c4c1380_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5a8d1c4c1180;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a8d1c490a20;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x5a8d1c4c1600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a8d1c4c14c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a8d1c4c1420_0, 0;
    %assign/vec4 v0x5a8d1c4c1380_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5a8d1c491100;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8d1c4c4050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8d1c4c4370_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5a8d1c491100;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5a8d1c4c4050_0;
    %inv;
    %store/vec4 v0x5a8d1c4c4050_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5a8d1c491100;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5a8d1c4c1560_0, v0x5a8d1c4c44d0_0, v0x5a8d1c4c3e70_0, v0x5a8d1c4c3f10_0, v0x5a8d1c4c3fb0_0, v0x5a8d1c4c40f0_0, v0x5a8d1c4c4230_0, v0x5a8d1c4c4190_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5a8d1c491100;
T_7 ;
    %load/vec4 v0x5a8d1c4c42d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5a8d1c4c42d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5a8d1c4c42d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5a8d1c4c42d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5a8d1c4c42d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5a8d1c4c42d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5a8d1c4c42d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5a8d1c491100;
T_8 ;
    %wait E_0x5a8d1c490a20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a8d1c4c42d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a8d1c4c42d0_0, 4, 32;
    %load/vec4 v0x5a8d1c4c4410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5a8d1c4c42d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a8d1c4c42d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a8d1c4c42d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a8d1c4c42d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5a8d1c4c4230_0;
    %load/vec4 v0x5a8d1c4c4230_0;
    %load/vec4 v0x5a8d1c4c4190_0;
    %xor;
    %load/vec4 v0x5a8d1c4c4230_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5a8d1c4c42d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a8d1c4c42d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5a8d1c4c42d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a8d1c4c42d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates5_depth1/circuit4/iter0/response4/top_module.sv";
