// Seed: 2990692437
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout supply1 id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wand  id_9 = 1;
  logic id_10;
  assign id_1 = id_4;
  assign id_8 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  supply1 id_4;
  assign id_4 = 1 < id_1[""] - 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
