###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       322671   # Number of WRITE/WRITEP commands
num_reads_done                 =      1615093   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1279144   # Number of read row buffer hits
num_read_cmds                  =      1615077   # Number of READ/READP commands
num_writes_done                =       322716   # Number of read requests issued
num_write_row_hits             =       259977   # Number of write row buffer hits
num_act_cmds                   =       402027   # Number of ACT commands
num_pre_cmds                   =       401999   # Number of PRE commands
num_ondemand_pres              =       375651   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9614238   # Cyles of rank active rank.0
rank_active_cycles.1           =      9514726   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       385762   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       485274   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1859035   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        36518   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7739   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5152   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3598   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2628   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1884   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1496   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1304   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1124   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17391   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           52   # Write cmd latency (cycles)
write_latency[20-39]           =          237   # Write cmd latency (cycles)
write_latency[40-59]           =          275   # Write cmd latency (cycles)
write_latency[60-79]           =          446   # Write cmd latency (cycles)
write_latency[80-99]           =          650   # Write cmd latency (cycles)
write_latency[100-119]         =          912   # Write cmd latency (cycles)
write_latency[120-139]         =         1207   # Write cmd latency (cycles)
write_latency[140-159]         =         1460   # Write cmd latency (cycles)
write_latency[160-179]         =         1854   # Write cmd latency (cycles)
write_latency[180-199]         =         2219   # Write cmd latency (cycles)
write_latency[200-]            =       313359   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       304902   # Read request latency (cycles)
read_latency[40-59]            =       141623   # Read request latency (cycles)
read_latency[60-79]            =       145684   # Read request latency (cycles)
read_latency[80-99]            =       101263   # Read request latency (cycles)
read_latency[100-119]          =        85475   # Read request latency (cycles)
read_latency[120-139]          =        75758   # Read request latency (cycles)
read_latency[140-159]          =        63768   # Read request latency (cycles)
read_latency[160-179]          =        55752   # Read request latency (cycles)
read_latency[180-199]          =        49173   # Read request latency (cycles)
read_latency[200-]             =       591679   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.61077e+09   # Write energy
read_energy                    =  6.51199e+09   # Read energy
act_energy                     =  1.09995e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.85166e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.32932e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99928e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93719e+09   # Active standby energy rank.1
average_read_latency           =      247.869   # Average read request latency (cycles)
average_interarrival           =      5.16031   # Average request interarrival latency (cycles)
total_energy                   =  2.22819e+10   # Total energy (pJ)
average_power                  =      2228.19   # Average power (mW)
average_bandwidth              =       16.536   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       351746   # Number of WRITE/WRITEP commands
num_reads_done                 =      1780109   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1472960   # Number of read row buffer hits
num_read_cmds                  =      1780098   # Number of READ/READP commands
num_writes_done                =       351789   # Number of read requests issued
num_write_row_hits             =       294383   # Number of write row buffer hits
num_act_cmds                   =       368753   # Number of ACT commands
num_pre_cmds                   =       368726   # Number of PRE commands
num_ondemand_pres              =       340355   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9589776   # Cyles of rank active rank.0
rank_active_cycles.1           =      9566213   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       410224   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       433787   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2060068   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31835   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6896   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4694   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3401   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2410   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1772   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1463   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1211   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1054   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17191   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           23   # Write cmd latency (cycles)
write_latency[20-39]           =          114   # Write cmd latency (cycles)
write_latency[40-59]           =          170   # Write cmd latency (cycles)
write_latency[60-79]           =          268   # Write cmd latency (cycles)
write_latency[80-99]           =          458   # Write cmd latency (cycles)
write_latency[100-119]         =          591   # Write cmd latency (cycles)
write_latency[120-139]         =          762   # Write cmd latency (cycles)
write_latency[140-159]         =         1020   # Write cmd latency (cycles)
write_latency[160-179]         =         1236   # Write cmd latency (cycles)
write_latency[180-199]         =         1469   # Write cmd latency (cycles)
write_latency[200-]            =       345635   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           17   # Read request latency (cycles)
read_latency[20-39]            =       265796   # Read request latency (cycles)
read_latency[40-59]            =       126344   # Read request latency (cycles)
read_latency[60-79]            =       120456   # Read request latency (cycles)
read_latency[80-99]            =        91031   # Read request latency (cycles)
read_latency[100-119]          =        78464   # Read request latency (cycles)
read_latency[120-139]          =        71067   # Read request latency (cycles)
read_latency[140-159]          =        62166   # Read request latency (cycles)
read_latency[160-179]          =        55706   # Read request latency (cycles)
read_latency[180-199]          =        51150   # Read request latency (cycles)
read_latency[200-]             =       857912   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.75592e+09   # Write energy
read_energy                    =  7.17736e+09   # Read energy
act_energy                     =  1.00891e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.96908e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.08218e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98402e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96932e+09   # Active standby energy rank.1
average_read_latency           =      341.227   # Average read request latency (cycles)
average_interarrival           =      4.69044   # Average request interarrival latency (cycles)
total_energy                   =  2.30053e+10   # Total energy (pJ)
average_power                  =      2300.53   # Average power (mW)
average_bandwidth              =      18.1922   # Average bandwidth
