#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jun 10 20:22:35 2024
# Process ID: 6473
# Current directory: /home/ajor/Prog/vivado/project_qc/project_qc.runs/synth_1
# Command line: vivado -log ckarasign.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ckarasign.tcl
# Log file: /home/ajor/Prog/vivado/project_qc/project_qc.runs/synth_1/ckarasign.vds
# Journal file: /home/ajor/Prog/vivado/project_qc/project_qc.runs/synth_1/vivado.jou
# Running On: GF76, OS: Linux, CPU Frequency: 1586.215 MHz, CPU Physical cores: 14, Host memory: 16447 MB
#-----------------------------------------------------------
source ckarasign.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 60.508 ; free physical = 8160 ; free virtual = 11658
Command: synth_design -top ckarasign -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6511
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1665.219 ; gain = 335.832 ; free physical = 7675 ; free virtual = 11177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1085.544; parent = 880.083; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2648.906; parent = 1668.191; children = 980.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ckarasign' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/ckarasign.sv:2]
INFO: [Synth 8-6157] synthesizing module 'multiplierkarasign' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/multiplierkarasign.sv:2]
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/multiplier.sv:3]
	Parameter DATA_W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/multiplier.sv:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/adder.sv:3]
	Parameter DATA_W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/adder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'multiplier__parameterized0' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/multiplier.sv:3]
	Parameter DATA_W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier__parameterized0' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/multiplier.sv:3]
INFO: [Synth 8-6157] synthesizing module 'inverter' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/inverter.sv:1]
	Parameter DATA_W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'inverter' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/inverter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'subs' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/subs.sv:3]
	Parameter DATA_W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'subs' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/subs.sv:3]
INFO: [Synth 8-6157] synthesizing module 'signextend' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/signextend.sv:2]
	Parameter DATA_W bound to: 34 - type: integer 
	Parameter EXT_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'signextend' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/signextend.sv:2]
INFO: [Synth 8-6157] synthesizing module 'subs2' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/subs2.sv:3]
	Parameter DATA_W bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'subs2' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/subs2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'padderright' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/padderright.sv:2]
	Parameter DATA_W bound to: 36 - type: integer 
	Parameter EXT_W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'padderright' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/padderright.sv:2]
INFO: [Synth 8-6157] synthesizing module 'signextend__parameterized0' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/signextend.sv:2]
	Parameter DATA_W bound to: 52 - type: integer 
	Parameter EXT_W bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'signextend__parameterized0' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/signextend.sv:2]
INFO: [Synth 8-6157] synthesizing module 'padderleft' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/padderleft.sv:2]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter EXT_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'padderleft' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/padderleft.sv:2]
INFO: [Synth 8-6157] synthesizing module 'padderright__parameterized0' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/padderright.sv:2]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter EXT_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'padderright__parameterized0' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/padderright.sv:2]
INFO: [Synth 8-6157] synthesizing module 'adder__parameterized0' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/adder.sv:3]
	Parameter DATA_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder__parameterized0' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/adder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'multiplierkarasign' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/multiplierkarasign.sv:2]
INFO: [Synth 8-6157] synthesizing module 'addersign' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/addersign.sv:3]
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'inverter__parameterized0' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/inverter.sv:1]
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'inverter__parameterized0' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/inverter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'inverter__parameterized1' [/home/ajor/github/cocotb_prac/hardware/signed/hdl/inverter.sv:1]
	Parameter DATA_W bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'inverter__parameterized1' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/inverter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'addersign' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/addersign.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ckarasign' (0#1) [/home/ajor/github/cocotb_prac/hardware/signed/hdl/ckarasign.sv:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1733.156 ; gain = 403.770 ; free physical = 7762 ; free virtual = 11259
Synthesis current peak Physical Memory [PSS] (MB): peak = 1085.544; parent = 880.083; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2713.875; parent = 1733.160; children = 980.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1750.969 ; gain = 421.582 ; free physical = 7730 ; free virtual = 11236
Synthesis current peak Physical Memory [PSS] (MB): peak = 1085.544; parent = 880.083; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2731.688; parent = 1750.973; children = 980.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1758.973 ; gain = 429.586 ; free physical = 7729 ; free virtual = 11234
Synthesis current peak Physical Memory [PSS] (MB): peak = 1085.544; parent = 880.083; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2739.691; parent = 1758.977; children = 980.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1767.879 ; gain = 438.492 ; free physical = 7708 ; free virtual = 11216
Synthesis current peak Physical Memory [PSS] (MB): peak = 1085.544; parent = 880.083; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2748.598; parent = 1767.883; children = 980.715
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   65 Bit       Adders := 6     
	   2 Input   35 Bit       Adders := 3     
	   2 Input   34 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 5     
	   2 Input   17 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mult2/S, operation Mode is: A*B.
DSP Report: operator mult2/S is absorbed into DSP mult2/S.
DSP Report: Generating DSP mult1/S, operation Mode is: A*B.
DSP Report: operator mult1/S is absorbed into DSP mult1/S.
DSP Report: Generating DSP m3adder/res, operation Mode is: C+(D+A)*B.
DSP Report: operator m3adder/res is absorbed into DSP m3adder/res.
DSP Report: operator mult3/S is absorbed into DSP m3adder/res.
DSP Report: operator adderA/S is absorbed into DSP m3adder/res.
DSP Report: Generating DSP mult2/S, operation Mode is: A*B.
DSP Report: operator mult2/S is absorbed into DSP mult2/S.
DSP Report: Generating DSP mult1/S, operation Mode is: A*B.
DSP Report: operator mult1/S is absorbed into DSP mult1/S.
DSP Report: Generating DSP m3adder/res, operation Mode is: C+(D+A)*B.
DSP Report: operator m3adder/res is absorbed into DSP m3adder/res.
DSP Report: operator mult3/S is absorbed into DSP m3adder/res.
DSP Report: operator adderA/S is absorbed into DSP m3adder/res.
DSP Report: Generating DSP mult2/S, operation Mode is: A*B.
DSP Report: operator mult2/S is absorbed into DSP mult2/S.
DSP Report: Generating DSP mult1/S, operation Mode is: A*B.
DSP Report: operator mult1/S is absorbed into DSP mult1/S.
DSP Report: Generating DSP m3adder/res, operation Mode is: C+(D+A)*B.
DSP Report: operator m3adder/res is absorbed into DSP m3adder/res.
DSP Report: operator mult3/S is absorbed into DSP m3adder/res.
DSP Report: operator adderA/S is absorbed into DSP m3adder/res.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1995.066 ; gain = 665.680 ; free physical = 7093 ; free virtual = 10858
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.396; parent = 1136.973; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.785; parent = 1995.070; children = 980.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B         | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | C+(D+A)*B   | 16     | 17     | 35     | 15     | 35     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|multiplier  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B         | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | C+(D+A)*B   | 16     | 17     | 35     | 15     | 35     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|multiplier  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B         | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | C+(D+A)*B   | 16     | 17     | 35     | 15     | 35     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1995.066 ; gain = 665.680 ; free physical = 7087 ; free virtual = 10857
Synthesis current peak Physical Memory [PSS] (MB): peak = 1343.470; parent = 1138.047; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.785; parent = 1995.070; children = 980.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1995.066 ; gain = 665.680 ; free physical = 7071 ; free virtual = 10842
Synthesis current peak Physical Memory [PSS] (MB): peak = 1343.470; parent = 1138.047; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.785; parent = 1995.070; children = 980.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.066 ; gain = 665.680 ; free physical = 7073 ; free virtual = 10855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1343.470; parent = 1138.047; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.785; parent = 1995.070; children = 980.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.066 ; gain = 665.680 ; free physical = 7073 ; free virtual = 10855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1343.470; parent = 1138.047; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.785; parent = 1995.070; children = 980.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.066 ; gain = 665.680 ; free physical = 7073 ; free virtual = 10855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1343.673; parent = 1138.250; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.785; parent = 1995.070; children = 980.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.066 ; gain = 665.680 ; free physical = 7073 ; free virtual = 10855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1343.735; parent = 1138.312; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.785; parent = 1995.070; children = 980.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.066 ; gain = 665.680 ; free physical = 7073 ; free virtual = 10855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1343.735; parent = 1138.312; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.785; parent = 1995.070; children = 980.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.066 ; gain = 665.680 ; free physical = 7073 ; free virtual = 10855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1343.735; parent = 1138.312; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.785; parent = 1995.070; children = 980.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | C+D+A*B     | 16     | 17     | 35     | 15     | 35     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|multiplier  | A*B         | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | C+D+A*B     | 16     | 17     | 35     | 15     | 35     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|multiplier  | A*B         | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | C+D+A*B     | 16     | 17     | 35     | 15     | 35     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|multiplier  | A*B         | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   309|
|2     |DSP48E1 |     9|
|3     |LUT1    |   462|
|4     |LUT2    |   274|
|5     |LUT3    |     4|
|6     |LUT4    |   500|
|7     |LUT5    |    40|
|8     |LUT6    |   388|
|9     |IBUF    |   128|
|10    |OBUF    |    65|
+------+--------+------+

Report Instance Areas: 
+------+--------------+----------------------------+------+
|      |Instance      |Module                      |Cells |
+------+--------------+----------------------------+------+
|1     |top           |                            |  2179|
|2     |  adderA      |addersign                   |   158|
|3     |    invS      |inverter__parameterized1_22 |    63|
|4     |  adderB      |addersign_0                 |   165|
|5     |    invS      |inverter__parameterized1_21 |    69|
|6     |  adderimg    |addersign_1                 |    52|
|7     |    invS      |inverter__parameterized1_20 |    38|
|8     |  addreal     |addersign_2                 |    46|
|9     |    invS      |inverter__parameterized1_19 |    38|
|10    |  mult1       |multiplierkarasign          |   650|
|11    |    adderB    |adder_13                    |    20|
|12    |    adderext2 |adder__parameterized0_14    |   237|
|13    |    invm1m2   |subs_15                     |    32|
|14    |    m3adder   |subs2_16                    |    15|
|15    |    mult1     |multiplier_17               |   297|
|16    |    mult2     |multiplier_18               |    49|
|17    |  mult2       |multiplierkarasign_3        |   306|
|18    |    adderB    |adder_7                     |    20|
|19    |    adderext2 |adder__parameterized0_8     |   111|
|20    |    invm1m2   |subs_9                      |    32|
|21    |    m3adder   |subs2_10                    |    15|
|22    |    mult1     |multiplier_11               |    63|
|23    |    mult2     |multiplier_12               |    65|
|24    |  mult3       |multiplierkarasign_4        |   349|
|25    |    adderB    |adder                       |    15|
|26    |    adderext2 |adder__parameterized0       |   107|
|27    |    invm1m2   |subs                        |    32|
|28    |    m3adder   |subs2                       |    69|
|29    |    mult1     |multiplier                  |    61|
|30    |    mult2     |multiplier_6                |    49|
|31    |  sumneg      |addersign_5                 |    82|
|32    |    invA      |inverter__parameterized0    |     1|
|33    |    invS      |inverter__parameterized1    |    70|
+------+--------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.066 ; gain = 665.680 ; free physical = 7073 ; free virtual = 10855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1343.845; parent = 1138.422; children = 205.461
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2975.785; parent = 1995.070; children = 980.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.066 ; gain = 665.680 ; free physical = 7075 ; free virtual = 10856
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1995.074 ; gain = 665.680 ; free physical = 7075 ; free virtual = 10856
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1995.074 ; gain = 0.000 ; free physical = 7185 ; free virtual = 10963
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2058.934 ; gain = 0.000 ; free physical = 7092 ; free virtual = 10882
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cd3783ca
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2058.934 ; gain = 729.547 ; free physical = 7305 ; free virtual = 11095
INFO: [Common 17-1381] The checkpoint '/home/ajor/Prog/vivado/project_qc/project_qc.runs/synth_1/ckarasign.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ckarasign_utilization_synth.rpt -pb ckarasign_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 10 20:23:09 2024...
