ARM GAS  /tmp/ccOE5ILz.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB63:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccOE5ILz.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 71 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/ccOE5ILz.s 			page 3


  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 72 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 72 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 78 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 78 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 78 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 78 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 78 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 78 3 view .LVU18
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 83 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
ARM GAS  /tmp/ccOE5ILz.s 			page 4


  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE63:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_ADC_MspInit:
 105              	.LVL3:
 106              	.LFB64:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 92 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 24
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 92 1 is_stmt 0 view .LVU21
 112 0000 10B5     		push	{r4, lr}
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 8
 115              		.cfi_offset 4, -8
 116              		.cfi_offset 14, -4
 117 0002 86B0     		sub	sp, sp, #24
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 32
  93:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 120              		.loc 1 93 3 is_stmt 1 view .LVU22
 121              		.loc 1 93 20 is_stmt 0 view .LVU23
 122 0004 0023     		movs	r3, #0
 123 0006 0293     		str	r3, [sp, #8]
 124 0008 0393     		str	r3, [sp, #12]
 125 000a 0493     		str	r3, [sp, #16]
 126 000c 0593     		str	r3, [sp, #20]
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 127              		.loc 1 94 3 is_stmt 1 view .LVU24
 128              		.loc 1 94 10 is_stmt 0 view .LVU25
 129 000e 0268     		ldr	r2, [r0]
 130              		.loc 1 94 5 view .LVU26
 131 0010 224B     		ldr	r3, .L11
 132 0012 9A42     		cmp	r2, r3
 133 0014 01D0     		beq	.L9
 134              	.LVL4:
 135              	.L5:
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
ARM GAS  /tmp/ccOE5ILz.s 			page 5


  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 105:Core/Src/stm32f1xx_hal_msp.c ****     */
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA Init */
 111:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 Init */
 112:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 113:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 120:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 121:Core/Src/stm32f1xx_hal_msp.c ****     {
 122:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 123:Core/Src/stm32f1xx_hal_msp.c ****     }
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 125:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt Init */
 128:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 129:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c ****   }
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 136:Core/Src/stm32f1xx_hal_msp.c **** }
 136              		.loc 1 136 1 view .LVU27
 137 0016 06B0     		add	sp, sp, #24
 138              	.LCFI4:
 139              		.cfi_remember_state
 140              		.cfi_def_cfa_offset 8
 141              		@ sp needed
 142 0018 10BD     		pop	{r4, pc}
 143              	.LVL5:
 144              	.L9:
 145              	.LCFI5:
 146              		.cfi_restore_state
 147              		.loc 1 136 1 view .LVU28
 148 001a 0446     		mov	r4, r0
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 149              		.loc 1 100 5 is_stmt 1 view .LVU29
 150              	.LBB5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccOE5ILz.s 			page 6


 151              		.loc 1 100 5 view .LVU30
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 152              		.loc 1 100 5 view .LVU31
 153 001c 03F56C43 		add	r3, r3, #60416
 154 0020 9A69     		ldr	r2, [r3, #24]
 155 0022 42F40072 		orr	r2, r2, #512
 156 0026 9A61     		str	r2, [r3, #24]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 100 5 view .LVU32
 158 0028 9A69     		ldr	r2, [r3, #24]
 159 002a 02F40072 		and	r2, r2, #512
 160 002e 0092     		str	r2, [sp]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 161              		.loc 1 100 5 view .LVU33
 162 0030 009A     		ldr	r2, [sp]
 163              	.LBE5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 164              		.loc 1 100 5 view .LVU34
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 102 5 view .LVU35
 166              	.LBB6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 167              		.loc 1 102 5 view .LVU36
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 102 5 view .LVU37
 169 0032 9A69     		ldr	r2, [r3, #24]
 170 0034 42F00402 		orr	r2, r2, #4
 171 0038 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 102 5 view .LVU38
 173 003a 9B69     		ldr	r3, [r3, #24]
 174 003c 03F00403 		and	r3, r3, #4
 175 0040 0193     		str	r3, [sp, #4]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 176              		.loc 1 102 5 view .LVU39
 177 0042 019B     		ldr	r3, [sp, #4]
 178              	.LBE6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 179              		.loc 1 102 5 view .LVU40
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 180              		.loc 1 106 5 view .LVU41
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 181              		.loc 1 106 25 is_stmt 0 view .LVU42
 182 0044 0123     		movs	r3, #1
 183 0046 0293     		str	r3, [sp, #8]
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184              		.loc 1 107 5 is_stmt 1 view .LVU43
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185              		.loc 1 107 26 is_stmt 0 view .LVU44
 186 0048 0323     		movs	r3, #3
 187 004a 0393     		str	r3, [sp, #12]
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 188              		.loc 1 108 5 is_stmt 1 view .LVU45
 189 004c 02A9     		add	r1, sp, #8
 190 004e 1448     		ldr	r0, .L11+4
 191              	.LVL6:
 108:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccOE5ILz.s 			page 7


 192              		.loc 1 108 5 is_stmt 0 view .LVU46
 193 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 194              	.LVL7:
 112:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 195              		.loc 1 112 5 is_stmt 1 view .LVU47
 112:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 196              		.loc 1 112 24 is_stmt 0 view .LVU48
 197 0054 1348     		ldr	r0, .L11+8
 198 0056 144B     		ldr	r3, .L11+12
 199 0058 0360     		str	r3, [r0]
 113:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 200              		.loc 1 113 5 is_stmt 1 view .LVU49
 113:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 201              		.loc 1 113 30 is_stmt 0 view .LVU50
 202 005a 0023     		movs	r3, #0
 203 005c 4360     		str	r3, [r0, #4]
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 204              		.loc 1 114 5 is_stmt 1 view .LVU51
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 205              		.loc 1 114 30 is_stmt 0 view .LVU52
 206 005e 8360     		str	r3, [r0, #8]
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 207              		.loc 1 115 5 is_stmt 1 view .LVU53
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 208              		.loc 1 115 27 is_stmt 0 view .LVU54
 209 0060 8022     		movs	r2, #128
 210 0062 C260     		str	r2, [r0, #12]
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 211              		.loc 1 116 5 is_stmt 1 view .LVU55
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 212              		.loc 1 116 40 is_stmt 0 view .LVU56
 213 0064 4FF48072 		mov	r2, #256
 214 0068 0261     		str	r2, [r0, #16]
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 215              		.loc 1 117 5 is_stmt 1 view .LVU57
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 216              		.loc 1 117 37 is_stmt 0 view .LVU58
 217 006a 4FF48062 		mov	r2, #1024
 218 006e 4261     		str	r2, [r0, #20]
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 219              		.loc 1 118 5 is_stmt 1 view .LVU59
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 220              		.loc 1 118 25 is_stmt 0 view .LVU60
 221 0070 2022     		movs	r2, #32
 222 0072 8261     		str	r2, [r0, #24]
 119:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 223              		.loc 1 119 5 is_stmt 1 view .LVU61
 119:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 224              		.loc 1 119 29 is_stmt 0 view .LVU62
 225 0074 C361     		str	r3, [r0, #28]
 120:Core/Src/stm32f1xx_hal_msp.c ****     {
 226              		.loc 1 120 5 is_stmt 1 view .LVU63
 120:Core/Src/stm32f1xx_hal_msp.c ****     {
 227              		.loc 1 120 9 is_stmt 0 view .LVU64
 228 0076 FFF7FEFF 		bl	HAL_DMA_Init
 229              	.LVL8:
 120:Core/Src/stm32f1xx_hal_msp.c ****     {
ARM GAS  /tmp/ccOE5ILz.s 			page 8


 230              		.loc 1 120 8 view .LVU65
 231 007a 58B9     		cbnz	r0, .L10
 232              	.L7:
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 233              		.loc 1 125 5 is_stmt 1 view .LVU66
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 234              		.loc 1 125 5 view .LVU67
 235 007c 094B     		ldr	r3, .L11+8
 236 007e 2362     		str	r3, [r4, #32]
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 237              		.loc 1 125 5 view .LVU68
 238 0080 5C62     		str	r4, [r3, #36]
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 239              		.loc 1 125 5 view .LVU69
 128:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 240              		.loc 1 128 5 view .LVU70
 241 0082 0022     		movs	r2, #0
 242 0084 0121     		movs	r1, #1
 243 0086 1220     		movs	r0, #18
 244 0088 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 245              	.LVL9:
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 246              		.loc 1 129 5 view .LVU71
 247 008c 1220     		movs	r0, #18
 248 008e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 249              	.LVL10:
 250              		.loc 1 136 1 is_stmt 0 view .LVU72
 251 0092 C0E7     		b	.L5
 252              	.L10:
 122:Core/Src/stm32f1xx_hal_msp.c ****     }
 253              		.loc 1 122 7 is_stmt 1 view .LVU73
 254 0094 FFF7FEFF 		bl	Error_Handler
 255              	.LVL11:
 256 0098 F0E7     		b	.L7
 257              	.L12:
 258 009a 00BF     		.align	2
 259              	.L11:
 260 009c 00240140 		.word	1073816576
 261 00a0 00080140 		.word	1073809408
 262 00a4 00000000 		.word	hdma_adc1
 263 00a8 08000240 		.word	1073872904
 264              		.cfi_endproc
 265              	.LFE64:
 267              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 268              		.align	1
 269              		.global	HAL_ADC_MspDeInit
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu softvfp
 275              	HAL_ADC_MspDeInit:
 276              	.LVL12:
 277              	.LFB65:
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c **** /**
 139:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 140:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  /tmp/ccOE5ILz.s 			page 9


 141:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 142:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 143:Core/Src/stm32f1xx_hal_msp.c **** */
 144:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 145:Core/Src/stm32f1xx_hal_msp.c **** {
 278              		.loc 1 145 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 146:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 282              		.loc 1 146 3 view .LVU75
 283              		.loc 1 146 10 is_stmt 0 view .LVU76
 284 0000 0268     		ldr	r2, [r0]
 285              		.loc 1 146 5 view .LVU77
 286 0002 0B4B     		ldr	r3, .L20
 287 0004 9A42     		cmp	r2, r3
 288 0006 00D0     		beq	.L19
 289 0008 7047     		bx	lr
 290              	.L19:
 145:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 291              		.loc 1 145 1 view .LVU78
 292 000a 10B5     		push	{r4, lr}
 293              	.LCFI6:
 294              		.cfi_def_cfa_offset 8
 295              		.cfi_offset 4, -8
 296              		.cfi_offset 14, -4
 297 000c 0446     		mov	r4, r0
 147:Core/Src/stm32f1xx_hal_msp.c ****   {
 148:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 151:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 152:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 298              		.loc 1 152 5 is_stmt 1 view .LVU79
 299 000e 094A     		ldr	r2, .L20+4
 300 0010 9369     		ldr	r3, [r2, #24]
 301 0012 23F40073 		bic	r3, r3, #512
 302 0016 9361     		str	r3, [r2, #24]
 153:Core/Src/stm32f1xx_hal_msp.c **** 
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 156:Core/Src/stm32f1xx_hal_msp.c ****     */
 157:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 303              		.loc 1 157 5 view .LVU80
 304 0018 0121     		movs	r1, #1
 305 001a 0748     		ldr	r0, .L20+8
 306              	.LVL13:
 307              		.loc 1 157 5 is_stmt 0 view .LVU81
 308 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 309              	.LVL14:
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 159:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 160:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 310              		.loc 1 160 5 is_stmt 1 view .LVU82
 311 0020 206A     		ldr	r0, [r4, #32]
 312 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 313              	.LVL15:
ARM GAS  /tmp/ccOE5ILz.s 			page 10


 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 163:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC1_2_IRQn);
 314              		.loc 1 163 5 view .LVU83
 315 0026 1220     		movs	r0, #18
 316 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 317              	.LVL16:
 164:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 167:Core/Src/stm32f1xx_hal_msp.c ****   }
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 169:Core/Src/stm32f1xx_hal_msp.c **** }
 318              		.loc 1 169 1 is_stmt 0 view .LVU84
 319 002c 10BD     		pop	{r4, pc}
 320              	.LVL17:
 321              	.L21:
 322              		.loc 1 169 1 view .LVU85
 323 002e 00BF     		.align	2
 324              	.L20:
 325 0030 00240140 		.word	1073816576
 326 0034 00100240 		.word	1073876992
 327 0038 00080140 		.word	1073809408
 328              		.cfi_endproc
 329              	.LFE65:
 331              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 332              		.align	1
 333              		.global	HAL_UART_MspInit
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 337              		.fpu softvfp
 339              	HAL_UART_MspInit:
 340              	.LVL18:
 341              	.LFB66:
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c **** /**
 172:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 173:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 174:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 175:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 176:Core/Src/stm32f1xx_hal_msp.c **** */
 177:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 178:Core/Src/stm32f1xx_hal_msp.c **** {
 342              		.loc 1 178 1 is_stmt 1 view -0
 343              		.cfi_startproc
 344              		@ args = 0, pretend = 0, frame = 24
 345              		@ frame_needed = 0, uses_anonymous_args = 0
 346              		.loc 1 178 1 is_stmt 0 view .LVU87
 347 0000 10B5     		push	{r4, lr}
 348              	.LCFI7:
 349              		.cfi_def_cfa_offset 8
 350              		.cfi_offset 4, -8
 351              		.cfi_offset 14, -4
 352 0002 86B0     		sub	sp, sp, #24
 353              	.LCFI8:
 354              		.cfi_def_cfa_offset 32
ARM GAS  /tmp/ccOE5ILz.s 			page 11


 179:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 355              		.loc 1 179 3 is_stmt 1 view .LVU88
 356              		.loc 1 179 20 is_stmt 0 view .LVU89
 357 0004 0023     		movs	r3, #0
 358 0006 0293     		str	r3, [sp, #8]
 359 0008 0393     		str	r3, [sp, #12]
 360 000a 0493     		str	r3, [sp, #16]
 361 000c 0593     		str	r3, [sp, #20]
 180:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 362              		.loc 1 180 3 is_stmt 1 view .LVU90
 363              		.loc 1 180 11 is_stmt 0 view .LVU91
 364 000e 0268     		ldr	r2, [r0]
 365              		.loc 1 180 5 view .LVU92
 366 0010 174B     		ldr	r3, .L26
 367 0012 9A42     		cmp	r2, r3
 368 0014 01D0     		beq	.L25
 369              	.LVL19:
 370              	.L22:
 181:Core/Src/stm32f1xx_hal_msp.c ****   {
 182:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 184:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 185:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 186:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 189:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 190:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 191:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 192:Core/Src/stm32f1xx_hal_msp.c ****     */
 193:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 194:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 195:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 196:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 197:Core/Src/stm32f1xx_hal_msp.c **** 
 198:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 199:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 203:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 204:Core/Src/stm32f1xx_hal_msp.c **** 
 205:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****   }
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 209:Core/Src/stm32f1xx_hal_msp.c **** }
 371              		.loc 1 209 1 view .LVU93
 372 0016 06B0     		add	sp, sp, #24
 373              	.LCFI9:
 374              		.cfi_remember_state
 375              		.cfi_def_cfa_offset 8
 376              		@ sp needed
 377 0018 10BD     		pop	{r4, pc}
 378              	.LVL20:
 379              	.L25:
 380              	.LCFI10:
ARM GAS  /tmp/ccOE5ILz.s 			page 12


 381              		.cfi_restore_state
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 382              		.loc 1 186 5 is_stmt 1 view .LVU94
 383              	.LBB7:
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 384              		.loc 1 186 5 view .LVU95
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 385              		.loc 1 186 5 view .LVU96
 386 001a 03F55843 		add	r3, r3, #55296
 387 001e 9A69     		ldr	r2, [r3, #24]
 388 0020 42F48042 		orr	r2, r2, #16384
 389 0024 9A61     		str	r2, [r3, #24]
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 390              		.loc 1 186 5 view .LVU97
 391 0026 9A69     		ldr	r2, [r3, #24]
 392 0028 02F48042 		and	r2, r2, #16384
 393 002c 0092     		str	r2, [sp]
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 394              		.loc 1 186 5 view .LVU98
 395 002e 009A     		ldr	r2, [sp]
 396              	.LBE7:
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 397              		.loc 1 186 5 view .LVU99
 188:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 398              		.loc 1 188 5 view .LVU100
 399              	.LBB8:
 188:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 400              		.loc 1 188 5 view .LVU101
 188:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 401              		.loc 1 188 5 view .LVU102
 402 0030 9A69     		ldr	r2, [r3, #24]
 403 0032 42F00402 		orr	r2, r2, #4
 404 0036 9A61     		str	r2, [r3, #24]
 188:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 405              		.loc 1 188 5 view .LVU103
 406 0038 9B69     		ldr	r3, [r3, #24]
 407 003a 03F00403 		and	r3, r3, #4
 408 003e 0193     		str	r3, [sp, #4]
 188:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 409              		.loc 1 188 5 view .LVU104
 410 0040 019B     		ldr	r3, [sp, #4]
 411              	.LBE8:
 188:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 412              		.loc 1 188 5 view .LVU105
 193:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 413              		.loc 1 193 5 view .LVU106
 193:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 414              		.loc 1 193 25 is_stmt 0 view .LVU107
 415 0042 4FF40073 		mov	r3, #512
 416 0046 0293     		str	r3, [sp, #8]
 194:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 417              		.loc 1 194 5 is_stmt 1 view .LVU108
 194:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 418              		.loc 1 194 26 is_stmt 0 view .LVU109
 419 0048 0223     		movs	r3, #2
 420 004a 0393     		str	r3, [sp, #12]
 195:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccOE5ILz.s 			page 13


 421              		.loc 1 195 5 is_stmt 1 view .LVU110
 195:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 422              		.loc 1 195 27 is_stmt 0 view .LVU111
 423 004c 0323     		movs	r3, #3
 424 004e 0593     		str	r3, [sp, #20]
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 425              		.loc 1 196 5 is_stmt 1 view .LVU112
 426 0050 084C     		ldr	r4, .L26+4
 427 0052 02A9     		add	r1, sp, #8
 428 0054 2046     		mov	r0, r4
 429              	.LVL21:
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 430              		.loc 1 196 5 is_stmt 0 view .LVU113
 431 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 432              	.LVL22:
 198:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 433              		.loc 1 198 5 is_stmt 1 view .LVU114
 198:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 434              		.loc 1 198 25 is_stmt 0 view .LVU115
 435 005a 4FF48063 		mov	r3, #1024
 436 005e 0293     		str	r3, [sp, #8]
 199:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 437              		.loc 1 199 5 is_stmt 1 view .LVU116
 199:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 438              		.loc 1 199 26 is_stmt 0 view .LVU117
 439 0060 0023     		movs	r3, #0
 440 0062 0393     		str	r3, [sp, #12]
 200:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 441              		.loc 1 200 5 is_stmt 1 view .LVU118
 200:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 442              		.loc 1 200 26 is_stmt 0 view .LVU119
 443 0064 0493     		str	r3, [sp, #16]
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 444              		.loc 1 201 5 is_stmt 1 view .LVU120
 445 0066 02A9     		add	r1, sp, #8
 446 0068 2046     		mov	r0, r4
 447 006a FFF7FEFF 		bl	HAL_GPIO_Init
 448              	.LVL23:
 449              		.loc 1 209 1 is_stmt 0 view .LVU121
 450 006e D2E7     		b	.L22
 451              	.L27:
 452              		.align	2
 453              	.L26:
 454 0070 00380140 		.word	1073821696
 455 0074 00080140 		.word	1073809408
 456              		.cfi_endproc
 457              	.LFE66:
 459              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 460              		.align	1
 461              		.global	HAL_UART_MspDeInit
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 465              		.fpu softvfp
 467              	HAL_UART_MspDeInit:
 468              	.LVL24:
 469              	.LFB67:
ARM GAS  /tmp/ccOE5ILz.s 			page 14


 210:Core/Src/stm32f1xx_hal_msp.c **** 
 211:Core/Src/stm32f1xx_hal_msp.c **** /**
 212:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 213:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 214:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 215:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 216:Core/Src/stm32f1xx_hal_msp.c **** */
 217:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 218:Core/Src/stm32f1xx_hal_msp.c **** {
 470              		.loc 1 218 1 is_stmt 1 view -0
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 0
 473              		@ frame_needed = 0, uses_anonymous_args = 0
 474              		.loc 1 218 1 is_stmt 0 view .LVU123
 475 0000 08B5     		push	{r3, lr}
 476              	.LCFI11:
 477              		.cfi_def_cfa_offset 8
 478              		.cfi_offset 3, -8
 479              		.cfi_offset 14, -4
 219:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 480              		.loc 1 219 3 is_stmt 1 view .LVU124
 481              		.loc 1 219 11 is_stmt 0 view .LVU125
 482 0002 0268     		ldr	r2, [r0]
 483              		.loc 1 219 5 view .LVU126
 484 0004 074B     		ldr	r3, .L32
 485 0006 9A42     		cmp	r2, r3
 486 0008 00D0     		beq	.L31
 487              	.LVL25:
 488              	.L28:
 220:Core/Src/stm32f1xx_hal_msp.c ****   {
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 222:Core/Src/stm32f1xx_hal_msp.c **** 
 223:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 224:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 225:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 228:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 229:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 230:Core/Src/stm32f1xx_hal_msp.c ****     */
 231:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 233:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 234:Core/Src/stm32f1xx_hal_msp.c **** 
 235:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 236:Core/Src/stm32f1xx_hal_msp.c ****   }
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c **** }
 489              		.loc 1 238 1 view .LVU127
 490 000a 08BD     		pop	{r3, pc}
 491              	.LVL26:
 492              	.L31:
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 493              		.loc 1 225 5 is_stmt 1 view .LVU128
 494 000c 064A     		ldr	r2, .L32+4
 495 000e 9369     		ldr	r3, [r2, #24]
 496 0010 23F48043 		bic	r3, r3, #16384
ARM GAS  /tmp/ccOE5ILz.s 			page 15


 497 0014 9361     		str	r3, [r2, #24]
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 498              		.loc 1 231 5 view .LVU129
 499 0016 4FF4C061 		mov	r1, #1536
 500 001a 0448     		ldr	r0, .L32+8
 501              	.LVL27:
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 502              		.loc 1 231 5 is_stmt 0 view .LVU130
 503 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 504              	.LVL28:
 505              		.loc 1 238 1 view .LVU131
 506 0020 F3E7     		b	.L28
 507              	.L33:
 508 0022 00BF     		.align	2
 509              	.L32:
 510 0024 00380140 		.word	1073821696
 511 0028 00100240 		.word	1073876992
 512 002c 00080140 		.word	1073809408
 513              		.cfi_endproc
 514              	.LFE67:
 516              		.text
 517              	.Letext0:
 518              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 519              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 520              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 521              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 522              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 523              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 524              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 525              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 526              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 527              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccOE5ILz.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccOE5ILz.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccOE5ILz.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccOE5ILz.s:91     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccOE5ILz.s:97     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccOE5ILz.s:104    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccOE5ILz.s:260    .text.HAL_ADC_MspInit:000000000000009c $d
     /tmp/ccOE5ILz.s:268    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccOE5ILz.s:275    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccOE5ILz.s:325    .text.HAL_ADC_MspDeInit:0000000000000030 $d
     /tmp/ccOE5ILz.s:332    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccOE5ILz.s:339    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccOE5ILz.s:454    .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/ccOE5ILz.s:460    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccOE5ILz.s:467    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccOE5ILz.s:510    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
