# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_9-10.srcs/sources_1/new/Mux_2_to_1.vhd" \
"../../../../Lab_9-10.srcs/sources_1/new/Mux_2_way_3_bit.vhd" \
"../../../../Lab_9-10.srcs/sim_1/new/Mux_2_way_3_bit_Sim.vhd" \

# Do not sort compile order
nosort
