// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined_Knn_control_s_axi_control_s_axi_U #(
    parameter C_S_AXI_ADDR_WIDTH      = 9,
    parameter C_S_AXI_DATA_WIDTH      = 32,
    parameter ADDR_AP_CTRL            = 9'h000,
    parameter ADDR_GIE                = 9'h004,
    parameter ADDR_IER                = 9'h008,
    parameter ADDR_ISR                = 9'h00c,
    parameter ADDR_IN_0_DATA_0        = 9'h010,
    parameter ADDR_IN_0_DATA_1        = 9'h014,
    parameter ADDR_IN_0_CTRL          = 9'h018,
    parameter ADDR_IN_1_DATA_0        = 9'h01c,
    parameter ADDR_IN_1_DATA_1        = 9'h020,
    parameter ADDR_IN_1_CTRL          = 9'h024,
    parameter ADDR_IN_2_DATA_0        = 9'h028,
    parameter ADDR_IN_2_DATA_1        = 9'h02c,
    parameter ADDR_IN_2_CTRL          = 9'h030,
    parameter ADDR_IN_3_DATA_0        = 9'h034,
    parameter ADDR_IN_3_DATA_1        = 9'h038,
    parameter ADDR_IN_3_CTRL          = 9'h03c,
    parameter ADDR_IN_4_DATA_0        = 9'h040,
    parameter ADDR_IN_4_DATA_1        = 9'h044,
    parameter ADDR_IN_4_CTRL          = 9'h048,
    parameter ADDR_IN_5_DATA_0        = 9'h04c,
    parameter ADDR_IN_5_DATA_1        = 9'h050,
    parameter ADDR_IN_5_CTRL          = 9'h054,
    parameter ADDR_IN_6_DATA_0        = 9'h058,
    parameter ADDR_IN_6_DATA_1        = 9'h05c,
    parameter ADDR_IN_6_CTRL          = 9'h060,
    parameter ADDR_IN_7_DATA_0        = 9'h064,
    parameter ADDR_IN_7_DATA_1        = 9'h068,
    parameter ADDR_IN_7_CTRL          = 9'h06c,
    parameter ADDR_IN_8_DATA_0        = 9'h070,
    parameter ADDR_IN_8_DATA_1        = 9'h074,
    parameter ADDR_IN_8_CTRL          = 9'h078,
    parameter ADDR_IN_9_DATA_0        = 9'h07c,
    parameter ADDR_IN_9_DATA_1        = 9'h080,
    parameter ADDR_IN_9_CTRL          = 9'h084,
    parameter ADDR_IN_10_DATA_0       = 9'h088,
    parameter ADDR_IN_10_DATA_1       = 9'h08c,
    parameter ADDR_IN_10_CTRL         = 9'h090,
    parameter ADDR_IN_11_DATA_0       = 9'h094,
    parameter ADDR_IN_11_DATA_1       = 9'h098,
    parameter ADDR_IN_11_CTRL         = 9'h09c,
    parameter ADDR_IN_12_DATA_0       = 9'h0a0,
    parameter ADDR_IN_12_DATA_1       = 9'h0a4,
    parameter ADDR_IN_12_CTRL         = 9'h0a8,
    parameter ADDR_IN_13_DATA_0       = 9'h0ac,
    parameter ADDR_IN_13_DATA_1       = 9'h0b0,
    parameter ADDR_IN_13_CTRL         = 9'h0b4,
    parameter ADDR_IN_14_DATA_0       = 9'h0b8,
    parameter ADDR_IN_14_DATA_1       = 9'h0bc,
    parameter ADDR_IN_14_CTRL         = 9'h0c0,
    parameter ADDR_IN_15_DATA_0       = 9'h0c4,
    parameter ADDR_IN_15_DATA_1       = 9'h0c8,
    parameter ADDR_IN_15_CTRL         = 9'h0cc,
    parameter ADDR_IN_16_DATA_0       = 9'h0d0,
    parameter ADDR_IN_16_DATA_1       = 9'h0d4,
    parameter ADDR_IN_16_CTRL         = 9'h0d8,
    parameter ADDR_IN_17_DATA_0       = 9'h0dc,
    parameter ADDR_IN_17_DATA_1       = 9'h0e0,
    parameter ADDR_IN_17_CTRL         = 9'h0e4,
    parameter ADDR_IN_18_DATA_0       = 9'h0e8,
    parameter ADDR_IN_18_DATA_1       = 9'h0ec,
    parameter ADDR_IN_18_CTRL         = 9'h0f0,
    parameter ADDR_IN_19_DATA_0       = 9'h0f4,
    parameter ADDR_IN_19_DATA_1       = 9'h0f8,
    parameter ADDR_IN_19_CTRL         = 9'h0fc,
    parameter ADDR_IN_20_DATA_0       = 9'h100,
    parameter ADDR_IN_20_DATA_1       = 9'h104,
    parameter ADDR_IN_20_CTRL         = 9'h108,
    parameter ADDR_IN_21_DATA_0       = 9'h10c,
    parameter ADDR_IN_21_DATA_1       = 9'h110,
    parameter ADDR_IN_21_CTRL         = 9'h114,
    parameter ADDR_IN_22_DATA_0       = 9'h118,
    parameter ADDR_IN_22_DATA_1       = 9'h11c,
    parameter ADDR_IN_22_CTRL         = 9'h120,
    parameter ADDR_IN_23_DATA_0       = 9'h124,
    parameter ADDR_IN_23_DATA_1       = 9'h128,
    parameter ADDR_IN_23_CTRL         = 9'h12c,
    parameter ADDR_IN_24_DATA_0       = 9'h130,
    parameter ADDR_IN_24_DATA_1       = 9'h134,
    parameter ADDR_IN_24_CTRL         = 9'h138,
    parameter ADDR_IN_25_DATA_0       = 9'h13c,
    parameter ADDR_IN_25_DATA_1       = 9'h140,
    parameter ADDR_IN_25_CTRL         = 9'h144,
    parameter ADDR_IN_26_DATA_0       = 9'h148,
    parameter ADDR_IN_26_DATA_1       = 9'h14c,
    parameter ADDR_IN_26_CTRL         = 9'h150,
    parameter ADDR_L3_OUT_DIST_DATA_0 = 9'h154,
    parameter ADDR_L3_OUT_DIST_DATA_1 = 9'h158,
    parameter ADDR_L3_OUT_DIST_CTRL   = 9'h15c,
    parameter ADDR_L3_OUT_ID_DATA_0   = 9'h160,
    parameter ADDR_L3_OUT_ID_DATA_1   = 9'h164,
    parameter ADDR_L3_OUT_ID_CTRL     = 9'h168,
    parameter WRIDLE                  = 2'd0,
    parameter WRDATA                  = 2'd1,
    parameter WRRESP                  = 2'd2,
    parameter WRRESET                 = 2'd3,
    parameter RDIDLE                  = 2'd0,
    parameter RDDATA                  = 2'd1,
    parameter RDRESET                 = 2'd2,
    parameter ADDR_BITS               = 9
) (
    input wire                                   ACLK,
    input wire                                   ACLK_EN,
    input wire  [    (C_S_AXI_ADDR_WIDTH - 1):0] ARADDR,
    input wire                                   ARESET,
    output wire                                  ARREADY,
    input wire                                   ARVALID,
    input wire  [    (C_S_AXI_ADDR_WIDTH - 1):0] AWADDR,
    output wire                                  AWREADY,
    input wire                                   AWVALID,
    input wire                                   BREADY,
    output wire [                           1:0] BRESP,
    output wire                                  BVALID,
    output wire [                          63:0] L3_out_dist,
    output wire [                          63:0] L3_out_id,
    output wire [    (C_S_AXI_DATA_WIDTH - 1):0] RDATA,
    input wire                                   RREADY,
    output wire [                           1:0] RRESP,
    output wire                                  RVALID,
    input wire  [    (C_S_AXI_DATA_WIDTH - 1):0] WDATA,
    output wire                                  WREADY,
    input wire  [(C_S_AXI_DATA_WIDTH / 8 - 1):0] WSTRB,
    input wire                                   WVALID,
    input wire                                   ap_done,
    input wire                                   ap_idle,
    input wire                                   ap_ready,
    output wire                                  ap_start,
    output wire [                          63:0] in_0,
    output wire [                          63:0] in_1,
    output wire [                          63:0] in_10,
    output wire [                          63:0] in_11,
    output wire [                          63:0] in_12,
    output wire [                          63:0] in_13,
    output wire [                          63:0] in_14,
    output wire [                          63:0] in_15,
    output wire [                          63:0] in_16,
    output wire [                          63:0] in_17,
    output wire [                          63:0] in_18,
    output wire [                          63:0] in_19,
    output wire [                          63:0] in_2,
    output wire [                          63:0] in_20,
    output wire [                          63:0] in_21,
    output wire [                          63:0] in_22,
    output wire [                          63:0] in_23,
    output wire [                          63:0] in_24,
    output wire [                          63:0] in_25,
    output wire [                          63:0] in_26,
    output wire [                          63:0] in_3,
    output wire [                          63:0] in_4,
    output wire [                          63:0] in_5,
    output wire [                          63:0] in_6,
    output wire [                          63:0] in_7,
    output wire [                          63:0] in_8,
    output wire [                          63:0] in_9,
    output wire                                  interrupt
);

wire [    (C_S_AXI_ADDR_WIDTH - 1):0] __rs_pipelined_ARADDR;
wire                                  __rs_pipelined_ARREADY;
wire                                  __rs_pipelined_ARVALID;
wire [    (C_S_AXI_ADDR_WIDTH - 1):0] __rs_pipelined_AWADDR;
wire                                  __rs_pipelined_AWREADY;
wire                                  __rs_pipelined_AWVALID;
wire [    (C_S_AXI_DATA_WIDTH - 1):0] __rs_pipelined_WDATA;
wire                                  __rs_pipelined_WREADY;
wire [(C_S_AXI_DATA_WIDTH / 8 - 1):0] __rs_pipelined_WSTRB;
wire                                  __rs_pipelined_WVALID;



Knn_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH (C_S_AXI_ADDR_WIDTH),
    .C_S_AXI_DATA_WIDTH (C_S_AXI_DATA_WIDTH)
) _ /**   control_s_axi_U   **/ (
    .ACLK        (ACLK),
    .ACLK_EN     ( 1'b1),
    .ARADDR      (__rs_pipelined_ARADDR),
    .ARESET      (ARESET),
    .ARREADY     (__rs_pipelined_ARREADY),
    .ARVALID     (__rs_pipelined_ARVALID),
    .AWADDR      (__rs_pipelined_AWADDR),
    .AWREADY     (__rs_pipelined_AWREADY),
    .AWVALID     (__rs_pipelined_AWVALID),
    .BREADY      (BREADY),
    .BRESP       (BRESP),
    .BVALID      (BVALID),
    .L3_out_dist (L3_out_dist),
    .L3_out_id   (L3_out_id),
    .RDATA       (RDATA),
    .RREADY      (RREADY),
    .RRESP       (RRESP),
    .RVALID      (RVALID),
    .WDATA       (__rs_pipelined_WDATA),
    .WREADY      (__rs_pipelined_WREADY),
    .WSTRB       (__rs_pipelined_WSTRB),
    .WVALID      (__rs_pipelined_WVALID),
    .ap_done     (ap_done),
    .ap_idle     (ap_idle),
    .ap_ready    (ap_ready),
    .ap_start    (ap_start),
    .in_0        (in_0),
    .in_1        (in_1),
    .in_10       (in_10),
    .in_11       (in_11),
    .in_12       (in_12),
    .in_13       (in_13),
    .in_14       (in_14),
    .in_15       (in_15),
    .in_16       (in_16),
    .in_17       (in_17),
    .in_18       (in_18),
    .in_19       (in_19),
    .in_2        (in_2),
    .in_20       (in_20),
    .in_21       (in_21),
    .in_22       (in_22),
    .in_23       (in_23),
    .in_24       (in_24),
    .in_25       (in_25),
    .in_26       (in_26),
    .in_3        (in_3),
    .in_4        (in_4),
    .in_5        (in_5),
    .in_6        (in_6),
    .in_7        (in_7),
    .in_8        (in_8),
    .in_9        (in_9),
    .interrupt   (interrupt)
);

(* RS_ROUTE="SLOT_X0Y0_TO_SLOT_X0Y0,SLOT_X0Y1_TO_SLOT_X0Y1" *)
__rs_hs_pipeline_2 #(
    .BODY_LEVEL                      (2),
    .DATA_WIDTH                      (( ( ( ( C_S_AXI_ADDR_WIDTH - 1 ) - ( 0 ) + 1 ) ) + 0 )),
    .DEPTH                           (8),
    .EXTRA_PIPELINE_BEFORE_TAIL      (0),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (1),
    .__BODY_0_REGION                 ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__BODY_1_REGION                 ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__HEAD_REGION                   ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__TAIL_REGION                   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) hs_0 /**   Generated by RapidStream   **/ (
    .clk        (ACLK),
    .if_din     ({ AWADDR }),
    .if_dout    ({ __rs_pipelined_AWADDR }),
    .if_empty_n (__rs_pipelined_AWVALID),
    .if_full_n  (AWREADY),
    .if_read    (__rs_pipelined_AWREADY),
    .if_write   (AWVALID),
    .reset      (1'b0)
);

(* RS_ROUTE="SLOT_X0Y0_TO_SLOT_X0Y0,SLOT_X1Y0_TO_SLOT_X1Y0,SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X0Y1_TO_SLOT_X0Y1" *)
__rs_hs_pipeline_6 #(
    .BODY_LEVEL                      (6),
    .DATA_WIDTH                      (( ( ( ( C_S_AXI_DATA_WIDTH - 1 ) - ( 0 ) + 1 ) ) + ( ( ( C_S_AXI_DATA_WIDTH / 8 - 1 ) - ( 0 ) + 1 ) ) + 0 )),
    .DEPTH                           (8),
    .EXTRA_PIPELINE_BEFORE_TAIL      (0),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (1),
    .__BODY_0_REGION                 ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__BODY_1_REGION                 ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_2_REGION                 ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_3_REGION                 ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_4_REGION                 ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_5_REGION                 ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__HEAD_REGION                   ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__TAIL_REGION                   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) hs_1 /**   Generated by RapidStream   **/ (
    .clk        (ACLK),
    .if_din     ({ WDATA , WSTRB }),
    .if_dout    ({ __rs_pipelined_WDATA , __rs_pipelined_WSTRB }),
    .if_empty_n (__rs_pipelined_WVALID),
    .if_full_n  (WREADY),
    .if_read    (__rs_pipelined_WREADY),
    .if_write   (WVALID),
    .reset      (1'b0)
);

(* RS_ROUTE="SLOT_X0Y0_TO_SLOT_X0Y0,SLOT_X0Y1_TO_SLOT_X0Y1" *)
__rs_hs_pipeline_2 #(
    .BODY_LEVEL                      (2),
    .DATA_WIDTH                      (( ( ( ( C_S_AXI_ADDR_WIDTH - 1 ) - ( 0 ) + 1 ) ) + 0 )),
    .DEPTH                           (8),
    .EXTRA_PIPELINE_BEFORE_TAIL      (0),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (1),
    .__BODY_0_REGION                 ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__BODY_1_REGION                 ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__HEAD_REGION                   ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__TAIL_REGION                   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) hs_2 /**   Generated by RapidStream   **/ (
    .clk        (ACLK),
    .if_din     ({ ARADDR }),
    .if_dout    ({ __rs_pipelined_ARADDR }),
    .if_empty_n (__rs_pipelined_ARVALID),
    .if_full_n  (ARREADY),
    .if_read    (__rs_pipelined_ARREADY),
    .if_write   (ARVALID),
    .reset      (1'b0)
);

endmodule  // __rs_pipelined_Knn_control_s_axi_control_s_axi_U