<def f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='403' ll='405' type='llvm::MachineInstr * llvm::SlotIndexes::getInstructionFromIndex(llvm::SlotIndex index) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='515' u='c' c='_ZNK4llvm11SlotIndexes15getMBBFromIndexENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='232' u='c' c='_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='401'>/// Returns the instruction for the given index, or null if the given
    /// index has no instruction associated with it.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='470' u='c' c='_ZNK4llvm9LiveRange8overlapsERKS0_RKNS_13CoalescerPairERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='901' u='c' c='_ZL26stripValuesNotDefiningMaskjRN4llvm12LiveInterval8SubRangeENS_11LaneBitmaskERKNS_11SlotIndexesERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1461' u='c' c='_ZN4llvm13LiveIntervals8HMEditor17findLastUseBeforeENS_9SlotIndexENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2102' u='c' c='_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2553' u='c' c='_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2642' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3008' u='c' c='_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3015' u='c' c='_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3028' u='c' c='_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3081' u='c' c='_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3326' u='c' c='_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplINS1_8RegisterEEEPNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='228' u='c' c='_ZN4llvm13getLiveRegMapEOT_bRNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='236' u='c' c='_ZN4llvm13getLiveRegMapEOT_bRNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='270' u='c' c='_ZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
