// Copyright 2016 The Fuchsia Authors
// Copyright (c) 2009 Corey Tabaka
//
// Use of this source code is governed by a MIT-style
// license that can be found in the LICENSE file or at
// https://opensource.org/licenses/MIT

#include <stdarg.h>
#include <reg.h>
#include <stdio.h>
#include <kernel/thread.h>
#include <kernel/timer.h>
#include <lk/init.h>
#include <arch/x86.h>
#include <arch/x86/apic.h>
#include <lib/cbuf.h>
#include <dev/interrupt.h>
#include <kernel/cmdline.h>
#include <platform.h>
#include <platform/pc.h>
#include <platform/pc/memmap.h>
#include <platform/console.h>
#include <platform/debug.h>
#include <trace.h>

#include "platform_p.h"

static const int uart_baud_rate = 115200;
static const int uart_io_port = 0x3f8;

cbuf_t console_input_buf;
static bool output_enabled = false;

static enum handler_return platform_drain_debug_uart_rx(void)
{
    unsigned char c;
    bool resched = false;

    while (inp(uart_io_port + 5) & (1<<0)) {
        c = inp(uart_io_port + 0);
        cbuf_write_char(&console_input_buf, c, false);
        resched = true;
    }

    return resched ? INT_RESCHEDULE : INT_NO_RESCHEDULE;
}

static enum handler_return uart_irq_handler(void *arg)
{
    return platform_drain_debug_uart_rx();
}

// for devices where the uart rx interrupt doesn't seem to work
static enum handler_return uart_rx_poll(struct timer *t, lk_time_t now, void *arg)
{
    return platform_drain_debug_uart_rx();
}

// also called from the pixel2 quirk file
void platform_debug_start_uart_timer(void);

void platform_debug_start_uart_timer(void)
{
    static timer_t uart_rx_poll_timer;
    static bool started = false;

    if (!started) {
        started = true;
        timer_initialize(&uart_rx_poll_timer);
        timer_set_periodic(&uart_rx_poll_timer, LK_MSEC(10), uart_rx_poll, NULL);
    }
}


void platform_init_debug_early(void)
{
    /* configure the uart */
    int divisor = 115200 / uart_baud_rate;

    /* get basic config done so that tx functions */
    outp(uart_io_port + 1, 0); // mask all irqs
    outp(uart_io_port + 3, 0x80); // set up to load divisor latch
    outp(uart_io_port + 0, static_cast<uint8_t>(divisor)); // lsb
    outp(uart_io_port + 1, static_cast<uint8_t>(divisor >> 8)); // msb
    outp(uart_io_port + 3, 3); // 8N1
    outp(uart_io_port + 2, 0xc7); // enable FIFO, clear, 14-byte threshold

    output_enabled = true;
}

void platform_init_debug(void)
{
    /* finish uart init to get rx going */
    cbuf_initialize(&console_input_buf, 1024);

    uint32_t irq = apic_io_isa_to_global(ISA_IRQ_SERIAL1);
    register_int_handler(irq, uart_irq_handler, NULL);
    unmask_interrupt(irq);

    outp(uart_io_port + 1, 0x1); // enable receive data available interrupt

    // modem control register: Axiliary Output 2 is another IRQ enable bit
    const uint8_t mcr = inp(uart_io_port + 4);
    outp(uart_io_port + 4, mcr | 0x8);

    if (cmdline_get_bool("kernel.debug_uart_poll", false)) {
        platform_debug_start_uart_timer();
    }
}

static void debug_uart_putc(char c)
{
#if WITH_LEGACY_PC_CONSOLE
    cputc(c);
#endif
    if (unlikely(!output_enabled))
        return;

    while ((inp(uart_io_port + 5) & (1<<6)) == 0) {
        arch_spinloop_pause();
    }
    outp(uart_io_port + 0, c);
}

void platform_dputs(const char* str, size_t len)
{
    while (len-- > 0) {
        char c = *str++;
        if (c == '\n') {
            debug_uart_putc('\r');
        }
        debug_uart_putc(c);
    }
}

int platform_dgetc(char *c, bool wait)
{
    return static_cast<int>(cbuf_read_char(&console_input_buf, c, wait));
}

// panic time polling IO for the panic shell
void platform_pputc(char c)
{
    platform_dputc(c);
}

int platform_pgetc(char *c, bool wait)
{
    if (inp(uart_io_port + 5) & (1<<0)) {
        *c = inp(uart_io_port + 0);
        return 0;
    }

    return -1;
}
