Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Oct  9 14:14:29 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_route_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.921      -17.005                     37                14934        0.037        0.000                      0                14934        3.000        0.000                       0                  5962  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk0       {0.000 5.000}        10.000          100.000         
  clk2x      {0.000 2.500}        5.000           200.000         
  clkdv      {0.000 10.000}       20.000          50.000          
  clkfx      {0.000 1.250}        2.500           400.000         
  clkfx180   {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk0             -0.921      -17.005                     37                 8571        0.037        0.000                      0                 8571        3.750        0.000                       0                  4943  
  clkdv            12.759        0.000                      0                 6252        0.057        0.000                      0                 6252        8.750        0.000                       0                  1018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdv         clk0                4.448        0.000                      0                   71        0.050        0.000                      0                   71  
clk0          clkdv               0.250        0.000                      0                   94        0.134        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :           37  Failing Endpoints,  Worst Slack       -0.921ns,  Total Violation      -17.005ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 radio_inst_1/wt0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/wt_reg_rep_bsel_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        9.928ns  (logic 6.931ns (69.815%)  route 2.997ns (30.185%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.475    -2.636    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST2/O
                         net (fo=4947, routed)        1.808    -0.732    radio_inst_1/CLK
    DSP48_X2Y24          DSP48E1                                      r  radio_inst_1/wt0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.474 r  radio_inst_1/wt0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.476    radio_inst_1/wt0__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     4.994 r  radio_inst_1/wt0__1/P[3]
                         net (fo=2, routed)           1.059     6.053    radio_inst_1/wt0__1_n_102
    SLICE_X67Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.177 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_16/O
                         net (fo=1, routed)           0.967     7.144    radio_inst_1/wt_reg_rep_bsel_rep_rep_i_16_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.800 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.800    radio_inst_1/wt_reg_rep_bsel_rep_rep_i_3_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.914 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.914    radio_inst_1/wt_reg_rep_bsel_rep_rep_i_2_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.227 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_1/O[3]
                         net (fo=2, routed)           0.968     9.195    radio_inst_1/sel[9]
    RAMB18_X1Y25         RAMB18E1                                     r  radio_inst_1/wt_reg_rep_bsel_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.087     5.486 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.402     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=4947, routed)        1.543     8.522    radio_inst_1/CLK
    RAMB18_X1Y25         RAMB18E1                                     r  radio_inst_1/wt_reg_rep_bsel_rep/CLKARDCLK
                         clock pessimism              0.559     9.082    
                         clock uncertainty           -0.059     9.022    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748     8.274    radio_inst_1/wt_reg_rep_bsel_rep
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 -0.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_139935148058096/b_lo_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_139935148058096/double_divider_b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.032%)  route 0.147ns (50.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.413    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=4947, routed)        0.639    -0.525    USER_DESIGN_INST_1/main_0_139935148058096/CLK
    SLICE_X31Y49         FDRE                                         r  USER_DESIGN_INST_1/main_0_139935148058096/b_lo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  USER_DESIGN_INST_1/main_0_139935148058096/b_lo_reg[15]/Q
                         net (fo=2, routed)           0.147    -0.237    USER_DESIGN_INST_1/main_0_139935148058096/b_lo[15]
    SLICE_X30Y50         FDRE                                         r  USER_DESIGN_INST_1/main_0_139935148058096/double_divider_b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.448    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=4947, routed)        0.843    -0.830    USER_DESIGN_INST_1/main_0_139935148058096/CLK
    SLICE_X30Y50         FDRE                                         r  USER_DESIGN_INST_1/main_0_139935148058096/double_divider_b_reg[15]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.052    -0.274    USER_DESIGN_INST_1/main_0_139935148058096/double_divider_b_reg[15]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y28     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKFBIN
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y47     USER_DESIGN_INST_1/main_0_139935148058096/registers_reg_r1_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46     USER_DESIGN_INST_1/main_0_139935148058096/registers_reg_r1_0_15_18_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       12.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.759ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/TX_CRC_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 3.147ns (44.544%)  route 3.918ns (55.456%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.475    -2.636    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.667    -0.873    ethernet_inst_1/ETH_CLK_OBUF
    RAMB36_X1Y13         RAMB36E1                                     r  ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     1.581 r  ethernet_inst_1/TX_MEMORY_reg/DOBDO[6]
                         net (fo=8, routed)           2.373     3.954    ethernet_inst_1/p_16_in[0]
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.150     4.104 r  ethernet_inst_1/TX_CRC[27]_i_5/O
                         net (fo=8, routed)           1.545     5.649    ethernet_inst_1/TX_CRC[27]_i_5_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I4_O)        0.326     5.975 r  ethernet_inst_1/TX_CRC[13]_i_3/O
                         net (fo=1, routed)           0.000     5.975    ethernet_inst_1/TX_CRC[13]_i_3_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     6.192 r  ethernet_inst_1/TX_CRC_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     6.192    ethernet_inst_1/TX_CRC_reg[13]_i_1_n_0
    SLICE_X39Y68         FDSE                                         r  ethernet_inst_1/TX_CRC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.087    15.486 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.402    16.888    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.508    18.488    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X39Y68         FDSE                                         r  ethernet_inst_1/TX_CRC_reg[13]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.089    18.887    
    SLICE_X39Y68         FDSE (Setup_fdse_C_D)        0.064    18.951    ethernet_inst_1/TX_CRC_reg[13]
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                 12.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_WRITE_ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_MEMORY_reg_0_63_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.545%)  route 0.169ns (54.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.413    -1.190    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.593    -0.571    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X7Y78          FDRE                                         r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[3]/Q
                         net (fo=486, routed)         0.169    -0.262    ethernet_inst_1/RX_MEMORY_reg_0_63_6_8/ADDRD3
    SLICE_X6Y78          RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_0_63_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.448    -1.702    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.862    -0.811    ethernet_inst_1/RX_MEMORY_reg_0_63_6_8/WCLK
    SLICE_X6Y78          RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_0_63_6_8/RAMA/CLK
                         clock pessimism              0.253    -0.558    
    SLICE_X6Y78          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.318    ethernet_inst_1/RX_MEMORY_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y28     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y81     ethernet_inst_1/RX_MEMORY_reg_1152_1215_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y70      ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        4.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_640_703_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 2.076ns (40.728%)  route 3.021ns (59.272%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.475    -2.636    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.719    -0.821    ethernet_inst_1/RX_MEMORY_reg_640_703_9_11/WCLK
    SLICE_X6Y86          RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_640_703_9_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.496 r  ethernet_inst_1/RX_MEMORY_reg_640_703_9_11/RAMB/O
                         net (fo=1, routed)           1.012     1.508    ethernet_inst_1/RX_MEMORY_reg_640_703_9_11_n_1
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.124     1.632 r  ethernet_inst_1/RX[10]_i_12/O
                         net (fo=1, routed)           0.000     1.632    ethernet_inst_1/RX[10]_i_12_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I0_O)      0.212     1.844 r  ethernet_inst_1/RX_reg[10]_i_6/O
                         net (fo=1, routed)           1.094     2.938    ethernet_inst_1/RX_reg[10]_i_6_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I3_O)        0.299     3.237 r  ethernet_inst_1/RX[10]_i_2/O
                         net (fo=1, routed)           0.916     4.153    ethernet_inst_1/RX0[10]
    SLICE_X11Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.277 r  ethernet_inst_1/RX[10]_i_1/O
                         net (fo=1, routed)           0.000     4.277    ethernet_inst_1/RX[10]_i_1_n_0
    SLICE_X11Y66         FDRE                                         r  ethernet_inst_1/RX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.087     5.486 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.402     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=4947, routed)        1.520     8.500    ethernet_inst_1/CLK
    SLICE_X11Y66         FDRE                                         r  ethernet_inst_1/RX_reg[10]/C
                         clock pessimism              0.402     8.902    
                         clock uncertainty           -0.209     8.693    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.031     8.724    ethernet_inst_1/RX_reg[10]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  4.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.394ns (69.279%)  route 0.175ns (30.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.413    -1.190    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.571    -0.593    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/WCLK
    SLICE_X8Y63          RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.199 r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.175    -0.025    ethernet_inst_1/RX_START_ADDRESS_SYNC0[2]
    SLICE_X11Y63         FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.448    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=4947, routed)        0.841    -0.832    ethernet_inst_1/CLK
    SLICE_X11Y63         FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[2]/C
                         clock pessimism              0.547    -0.286    
                         clock uncertainty            0.209    -0.077    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.002    -0.075    ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[2]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHARSVGA_INST_1/TIMEING1/VTIMER_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        8.734ns  (logic 0.478ns (5.473%)  route 8.256ns (94.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 9.177 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233    12.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.826     5.889 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.475     7.364    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     7.460 r  BUFG_INST2/O
                         net (fo=4947, routed)        1.717     9.177    CLK
    SLICE_X88Y101        FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.478     9.655 r  INTERNAL_RST_reg/Q
                         net (fo=289, routed)         8.256    17.911    CHARSVGA_INST_1/TIMEING1/INTERNAL_RST_reg
    SLICE_X4Y149         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/VTIMER_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.087    15.486 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.402    16.888    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.588    18.567    CHARSVGA_INST_1/TIMEING1/ETH_CLK_OBUF
    SLICE_X4Y149         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/VTIMER_reg[4]/C
                         clock pessimism              0.402    18.969    
                         clock uncertainty           -0.209    18.761    
    SLICE_X4Y149         FDRE (Setup_fdre_C_R)       -0.600    18.161    CHARSVGA_INST_1/TIMEING1/VTIMER_reg[4]
  -------------------------------------------------------------------
                         required time                         18.161    
                         arrival time                         -17.911    
  -------------------------------------------------------------------
                         slack                                  0.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ethernet_inst_1/GO_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/GO_DEL_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.984%)  route 0.565ns (80.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.413    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=4947, routed)        0.562    -0.602    ethernet_inst_1/CLK
    SLICE_X48Y65         FDRE                                         r  ethernet_inst_1/GO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  ethernet_inst_1/GO_reg/Q
                         net (fo=2, routed)           0.565     0.103    ethernet_inst_1/GO
    SLICE_X44Y71         FDRE                                         r  ethernet_inst_1/GO_DEL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.448    -1.702    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.826    -0.847    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X44Y71         FDRE                                         r  ethernet_inst_1/GO_DEL_reg/C
                         clock pessimism              0.547    -0.301    
                         clock uncertainty            0.209    -0.092    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.061    -0.031    ethernet_inst_1/GO_DEL_reg
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.134    





