Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Sep 17 19:29:05 2025
| Host         : DESKTOP-U3UBG5R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab02c_timing_summary_routed.rpt -pb lab02c_timing_summary_routed.pb -rpx lab02c_timing_summary_routed.rpx -warn_on_violation
| Design       : lab02c
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.473        0.000                      0                   24        0.212        0.000                      0                   24       41.160        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.473        0.000                      0                   24        0.212        0.000                      0                   24       41.160        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.473ns  (required time - arrival time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[22].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.214ns (31.824%)  route 2.601ns (68.176%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.419     5.754 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=4, routed)           0.857     6.611    counter/chain[4].ff/Q_reg_0[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.299     6.910 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     7.343    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.467 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.929    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.053 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.339     8.392    counter/chain[19].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.124     8.516 r  counter/chain[19].ff/Q_i_2/O
                         net (fo=4, routed)           0.510     9.026    counter/chain[20].ff/c_20
    SLICE_X0Y125         LUT4 (Prop_lut4_I1_O)        0.124     9.150 r  counter/chain[20].ff/Q_i_1__0/O
                         net (fo=1, routed)           0.000     9.150    counter/chain[22].ff/d_22
    SLICE_X0Y125         FDCE                                         r  counter/chain[22].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.666    88.361    counter/chain[22].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[22].ff/Q_reg/C
                         clock pessimism              0.266    88.627    
                         clock uncertainty           -0.035    88.592    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.031    88.623    counter/chain[22].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.623    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 79.473    

Slack (MET) :             79.489ns  (required time - arrival time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[20].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 1.214ns (31.978%)  route 2.582ns (68.022%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.419     5.754 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=4, routed)           0.857     6.611    counter/chain[4].ff/Q_reg_0[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.299     6.910 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     7.343    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.467 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.929    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.053 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.339     8.392    counter/chain[19].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.124     8.516 r  counter/chain[19].ff/Q_i_2/O
                         net (fo=4, routed)           0.491     9.007    counter/chain[19].ff/c_20
    SLICE_X0Y125         LUT2 (Prop_lut2_I0_O)        0.124     9.131 r  counter/chain[19].ff/Q_i_1__2/O
                         net (fo=1, routed)           0.000     9.131    counter/chain[20].ff/d_20
    SLICE_X0Y125         FDCE                                         r  counter/chain[20].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.666    88.361    counter/chain[20].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[20].ff/Q_reg/C
                         clock pessimism              0.266    88.627    
                         clock uncertainty           -0.035    88.592    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.029    88.621    counter/chain[20].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.621    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 79.489    

Slack (MET) :             79.541ns  (required time - arrival time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[23].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 1.214ns (32.404%)  route 2.532ns (67.596%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.419     5.754 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=4, routed)           0.857     6.611    counter/chain[4].ff/Q_reg_0[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.299     6.910 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     7.343    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.467 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.929    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.053 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.339     8.392    counter/chain[19].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.124     8.516 r  counter/chain[19].ff/Q_i_2/O
                         net (fo=4, routed)           0.442     8.957    counter/chain[21].ff/c_20
    SLICE_X0Y125         LUT5 (Prop_lut5_I1_O)        0.124     9.081 r  counter/chain[21].ff/Q_i_1/O
                         net (fo=1, routed)           0.000     9.081    counter/chain[23].ff/d_23
    SLICE_X0Y125         FDCE                                         r  counter/chain[23].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.666    88.361    counter/chain[23].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[23].ff/Q_reg/C
                         clock pessimism              0.266    88.627    
                         clock uncertainty           -0.035    88.592    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.031    88.623    counter/chain[23].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.623    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 79.541    

Slack (MET) :             79.541ns  (required time - arrival time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[21].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.208ns (31.871%)  route 2.582ns (68.129%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.419     5.754 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=4, routed)           0.857     6.611    counter/chain[4].ff/Q_reg_0[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.299     6.910 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     7.343    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.467 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.929    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.053 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.339     8.392    counter/chain[19].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.124     8.516 r  counter/chain[19].ff/Q_i_2/O
                         net (fo=4, routed)           0.491     9.007    counter/chain[19].ff/c_20
    SLICE_X0Y125         LUT3 (Prop_lut3_I0_O)        0.118     9.125 r  counter/chain[19].ff/Q_i_1__1/O
                         net (fo=1, routed)           0.000     9.125    counter/chain[21].ff/d_21
    SLICE_X0Y125         FDCE                                         r  counter/chain[21].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.666    88.361    counter/chain[21].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[21].ff/Q_reg/C
                         clock pessimism              0.266    88.627    
                         clock uncertainty           -0.035    88.592    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.075    88.667    counter/chain[21].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.667    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                 79.541    

Slack (MET) :             79.612ns  (required time - arrival time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[15].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.090ns (29.655%)  route 2.586ns (70.345%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.419     5.754 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=4, routed)           0.857     6.611    counter/chain[4].ff/Q_reg_0[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.299     6.910 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     7.343    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.467 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.929    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.053 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.833     8.887    counter/chain[14].ff/c_15
    SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.124     9.011 r  counter/chain[14].ff/Q_i_1__7/O
                         net (fo=1, routed)           0.000     9.011    counter/chain[15].ff/d_15
    SLICE_X1Y126         FDCE                                         r  counter/chain[15].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668    88.363    counter/chain[15].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  counter/chain[15].ff/Q_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X1Y126         FDCE (Setup_fdce_C_D)        0.029    88.623    counter/chain[15].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.623    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                 79.612    

Slack (MET) :             79.630ns  (required time - arrival time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[16].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.118ns (30.187%)  route 2.586ns (69.813%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.419     5.754 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=4, routed)           0.857     6.611    counter/chain[4].ff/Q_reg_0[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.299     6.910 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     7.343    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.467 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.929    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.053 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.833     8.887    counter/chain[14].ff/c_15
    SLICE_X1Y126         LUT3 (Prop_lut3_I0_O)        0.152     9.039 r  counter/chain[14].ff/Q_i_1__6/O
                         net (fo=1, routed)           0.000     9.039    counter/chain[16].ff/d_16
    SLICE_X1Y126         FDCE                                         r  counter/chain[16].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668    88.363    counter/chain[16].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  counter/chain[16].ff/Q_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X1Y126         FDCE (Setup_fdce_C_D)        0.075    88.669    counter/chain[16].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.669    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                 79.630    

Slack (MET) :             80.107ns  (required time - arrival time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[17].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.090ns (34.267%)  route 2.091ns (65.733%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.419     5.754 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=4, routed)           0.857     6.611    counter/chain[4].ff/Q_reg_0[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.299     6.910 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     7.343    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.467 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.929    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.053 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.339     8.392    counter/chain[15].ff/c_15
    SLICE_X0Y126         LUT4 (Prop_lut4_I1_O)        0.124     8.516 r  counter/chain[15].ff/Q_i_1__5/O
                         net (fo=1, routed)           0.000     8.516    counter/chain[17].ff/d_17
    SLICE_X0Y126         FDCE                                         r  counter/chain[17].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668    88.363    counter/chain[17].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[17].ff/Q_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X0Y126         FDCE (Setup_fdce_C_D)        0.029    88.623    counter/chain[17].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.623    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                 80.107    

Slack (MET) :             80.112ns  (required time - arrival time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[18].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.090ns (34.299%)  route 2.088ns (65.701%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.419     5.754 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=4, routed)           0.857     6.611    counter/chain[4].ff/Q_reg_0[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.299     6.910 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     7.343    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.467 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.929    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.053 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.336     8.389    counter/chain[16].ff/c_15
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.124     8.513 r  counter/chain[16].ff/Q_i_1__4/O
                         net (fo=1, routed)           0.000     8.513    counter/chain[18].ff/d_18
    SLICE_X0Y126         FDCE                                         r  counter/chain[18].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668    88.363    counter/chain[18].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[18].ff/Q_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X0Y126         FDCE (Setup_fdce_C_D)        0.031    88.625    counter/chain[18].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.625    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                 80.112    

Slack (MET) :             80.112ns  (required time - arrival time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[19].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.090ns (34.301%)  route 2.088ns (65.699%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.419     5.754 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=4, routed)           0.857     6.611    counter/chain[4].ff/Q_reg_0[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.299     6.910 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     7.343    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.467 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.929    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.053 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.335     8.389    counter/chain[17].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.513 r  counter/chain[17].ff/Q_i_1__3/O
                         net (fo=1, routed)           0.000     8.513    counter/chain[19].ff/d_19
    SLICE_X0Y126         FDCE                                         r  counter/chain[19].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668    88.363    counter/chain[19].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[19].ff/Q_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X0Y126         FDCE (Setup_fdce_C_D)        0.031    88.625    counter/chain[19].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.625    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                 80.112    

Slack (MET) :             80.164ns  (required time - arrival time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[13].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.966ns (30.928%)  route 2.157ns (69.072%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.419     5.754 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=4, routed)           0.857     6.611    counter/chain[4].ff/Q_reg_0[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.299     6.910 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     7.343    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.467 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.867     8.334    counter/chain[11].ff/c_10
    SLICE_X1Y125         LUT5 (Prop_lut5_I1_O)        0.124     8.458 r  counter/chain[11].ff/Q_i_1__9/O
                         net (fo=1, routed)           0.000     8.458    counter/chain[13].ff/d_13
    SLICE_X1Y125         FDCE                                         r  counter/chain[13].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.666    88.361    counter/chain[13].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter/chain[13].ff/Q_reg/C
                         clock pessimism              0.266    88.627    
                         clock uncertainty           -0.035    88.592    
    SLICE_X1Y125         FDCE (Setup_fdce_C_D)        0.031    88.623    counter/chain[13].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.623    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                 80.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[3].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.663     1.567    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.128     1.695 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=4, routed)           0.077     1.772    counter/chain[1].ff/Q_reg_0[1]
    SLICE_X0Y123         LUT5 (Prop_lut5_I3_O)        0.099     1.871 r  counter/chain[1].ff/Q_i_1__19/O
                         net (fo=1, routed)           0.000     1.871    counter/chain[3].ff/d_3
    SLICE_X0Y123         FDCE                                         r  counter/chain[3].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.935     2.085    counter/chain[3].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[3].ff/Q_reg/C
                         clock pessimism             -0.517     1.567    
    SLICE_X0Y123         FDCE (Hold_fdce_C_D)         0.092     1.659    counter/chain[3].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 counter/chain[5].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[7].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.662     1.566    counter/chain[5].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[5].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[5].ff/Q_reg/Q
                         net (fo=6, routed)           0.131     1.838    counter/chain[5].ff/bits[0]
    SLICE_X1Y124         LUT4 (Prop_lut4_I0_O)        0.045     1.883 r  counter/chain[5].ff/Q_i_1__15/O
                         net (fo=1, routed)           0.000     1.883    counter/chain[7].ff/d_7
    SLICE_X1Y124         FDCE                                         r  counter/chain[7].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[7].ff/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  counter/chain[7].ff/Q_reg/C
                         clock pessimism             -0.504     1.579    
    SLICE_X1Y124         FDCE (Hold_fdce_C_D)         0.091     1.670    counter/chain[7].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 counter/chain[5].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[8].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.662     1.566    counter/chain[5].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[5].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[5].ff/Q_reg/Q
                         net (fo=6, routed)           0.132     1.839    counter/chain[6].ff/Q_reg_0[0]
    SLICE_X1Y124         LUT5 (Prop_lut5_I2_O)        0.045     1.884 r  counter/chain[6].ff/Q_i_1__14/O
                         net (fo=1, routed)           0.000     1.884    counter/chain[8].ff/d_8
    SLICE_X1Y124         FDCE                                         r  counter/chain[8].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[8].ff/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  counter/chain[8].ff/Q_reg/C
                         clock pessimism             -0.504     1.579    
    SLICE_X1Y124         FDCE (Hold_fdce_C_D)         0.092     1.671    counter/chain[8].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter/chain[15].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[17].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.663     1.567    counter/chain[15].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  counter/chain[15].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  counter/chain[15].ff/Q_reg/Q
                         net (fo=6, routed)           0.141     1.849    counter/chain[15].ff/bits[0]
    SLICE_X0Y126         LUT4 (Prop_lut4_I0_O)        0.045     1.894 r  counter/chain[15].ff/Q_i_1__5/O
                         net (fo=1, routed)           0.000     1.894    counter/chain[17].ff/d_17
    SLICE_X0Y126         FDCE                                         r  counter/chain[17].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.935     2.085    counter/chain[17].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[17].ff/Q_reg/C
                         clock pessimism             -0.504     1.580    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.091     1.671    counter/chain[17].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter/chain[15].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[18].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.663     1.567    counter/chain[15].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  counter/chain[15].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  counter/chain[15].ff/Q_reg/Q
                         net (fo=6, routed)           0.142     1.850    counter/chain[16].ff/Q_reg_0[0]
    SLICE_X0Y126         LUT5 (Prop_lut5_I2_O)        0.045     1.895 r  counter/chain[16].ff/Q_i_1__4/O
                         net (fo=1, routed)           0.000     1.895    counter/chain[18].ff/d_18
    SLICE_X0Y126         FDCE                                         r  counter/chain[18].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.935     2.085    counter/chain[18].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[18].ff/Q_reg/C
                         clock pessimism             -0.504     1.580    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.092     1.672    counter/chain[18].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 counter/chain[10].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[14].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.838%)  route 0.147ns (44.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.662     1.566    counter/chain[10].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[10].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[10].ff/Q_reg/Q
                         net (fo=6, routed)           0.147     1.854    counter/chain[12].ff/Q_reg_0[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.045     1.899 r  counter/chain[12].ff/Q_i_1__8/O
                         net (fo=1, routed)           0.000     1.899    counter/chain[14].ff/d_14
    SLICE_X1Y125         FDCE                                         r  counter/chain[14].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[14].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter/chain[14].ff/Q_reg/C
                         clock pessimism             -0.504     1.579    
    SLICE_X1Y125         FDCE (Hold_fdce_C_D)         0.092     1.671    counter/chain[14].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter/chain[20].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[22].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.662     1.566    counter/chain[20].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[20].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[20].ff/Q_reg/Q
                         net (fo=4, routed)           0.174     1.881    counter/chain[20].ff/bits[0]
    SLICE_X0Y125         LUT4 (Prop_lut4_I0_O)        0.045     1.926 r  counter/chain[20].ff/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.926    counter/chain[22].ff/d_22
    SLICE_X0Y125         FDCE                                         r  counter/chain[22].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[22].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[22].ff/Q_reg/C
                         clock pessimism             -0.517     1.566    
    SLICE_X0Y125         FDCE (Hold_fdce_C_D)         0.092     1.658    counter/chain[22].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter/chain[3].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[4].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.560%)  route 0.175ns (48.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.663     1.567    counter/chain[3].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[3].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  counter/chain[3].ff/Q_reg/Q
                         net (fo=3, routed)           0.175     1.883    counter/chain[2].ff/Q_reg_0[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.045     1.928 r  counter/chain[2].ff/Q_i_1__18/O
                         net (fo=1, routed)           0.000     1.928    counter/chain[4].ff/d_4
    SLICE_X0Y123         FDCE                                         r  counter/chain[4].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.935     2.085    counter/chain[4].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[4].ff/Q_reg/C
                         clock pessimism             -0.517     1.567    
    SLICE_X0Y123         FDCE (Hold_fdce_C_D)         0.092     1.659    counter/chain[4].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter/chain[12].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[12].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.662     1.566    counter/chain[12].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter/chain[12].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[12].ff/Q_reg/Q
                         net (fo=4, routed)           0.179     1.887    counter/chain[10].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT4 (Prop_lut4_I3_O)        0.045     1.932 r  counter/chain[10].ff/Q_i_1__10/O
                         net (fo=1, routed)           0.000     1.932    counter/chain[12].ff/d_12
    SLICE_X1Y125         FDCE                                         r  counter/chain[12].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[12].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter/chain[12].ff/Q_reg/C
                         clock pessimism             -0.517     1.566    
    SLICE_X1Y125         FDCE (Hold_fdce_C_D)         0.091     1.657    counter/chain[12].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter/chain[12].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[13].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.662     1.566    counter/chain[12].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter/chain[12].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[12].ff/Q_reg/Q
                         net (fo=4, routed)           0.181     1.889    counter/chain[11].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT5 (Prop_lut5_I3_O)        0.045     1.934 r  counter/chain[11].ff/Q_i_1__9/O
                         net (fo=1, routed)           0.000     1.934    counter/chain[13].ff/d_13
    SLICE_X1Y125         FDCE                                         r  counter/chain[13].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[13].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter/chain[13].ff/Q_reg/C
                         clock pessimism             -0.517     1.566    
    SLICE_X1Y125         FDCE (Hold_fdce_C_D)         0.092     1.658    counter/chain[13].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y122   counter/chain[0].ff/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y125   counter/chain[10].ff/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y125   counter/chain[11].ff/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y125   counter/chain[12].ff/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y125   counter/chain[13].ff/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y125   counter/chain[14].ff/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y126   counter/chain[15].ff/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y126   counter/chain[16].ff/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y126   counter/chain[17].ff/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y122   counter/chain[0].ff/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y122   counter/chain[0].ff/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y125   counter/chain[10].ff/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y125   counter/chain[10].ff/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y125   counter/chain[11].ff/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y125   counter/chain[11].ff/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y125   counter/chain[12].ff/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y125   counter/chain[12].ff/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y125   counter/chain[13].ff/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y125   counter/chain[13].ff/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y122   counter/chain[0].ff/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y122   counter/chain[0].ff/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y125   counter/chain[10].ff/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y125   counter/chain[10].ff/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y125   counter/chain[11].ff/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y125   counter/chain[11].ff/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y125   counter/chain[12].ff/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y125   counter/chain[12].ff/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y125   counter/chain[13].ff/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y125   counter/chain[13].ff/Q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/chain[22].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.964ns (69.860%)  route 1.710ns (30.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.789     5.333    counter/chain[22].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[22].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  counter/chain[22].ff/Q_reg/Q
                         net (fo=3, routed)           1.710     7.499    led_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.007 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.007    led[0]
    A17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/chain[23].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.661ns  (logic 3.948ns (69.745%)  route 1.713ns (30.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.789     5.333    counter/chain[23].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[23].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  counter/chain[23].ff/Q_reg/Q
                         net (fo=2, routed)           1.713     7.502    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492    10.994 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.994    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/chain[23].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.334ns (78.353%)  route 0.369ns (21.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.662     1.566    counter/chain[23].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[23].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[23].ff/Q_reg/Q
                         net (fo=2, routed)           0.369     2.076    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.269 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.269    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/chain[22].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.350ns (78.253%)  route 0.375ns (21.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.662     1.566    counter/chain[22].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[22].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[22].ff/Q_reg/Q
                         net (fo=3, routed)           0.375     2.082    led_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.291 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.291    led[0]
    A17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            counter/chain[22].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.445ns  (logic 2.083ns (38.253%)  route 3.362ns (61.747%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=6, routed)           1.619     3.082    counter/chain[4].ff/btn_IBUF[0]
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     3.206 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     3.639    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     4.225    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     4.349 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.339     4.687    counter/chain[19].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.124     4.811 r  counter/chain[19].ff/Q_i_2/O
                         net (fo=4, routed)           0.510     5.321    counter/chain[20].ff/c_20
    SLICE_X0Y125         LUT4 (Prop_lut4_I1_O)        0.124     5.445 r  counter/chain[20].ff/Q_i_1__0/O
                         net (fo=1, routed)           0.000     5.445    counter/chain[22].ff/d_22
    SLICE_X0Y125         FDCE                                         r  counter/chain[22].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.666     5.031    counter/chain[22].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[22].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            counter/chain[20].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.427ns  (logic 2.083ns (38.383%)  route 3.344ns (61.617%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=6, routed)           1.619     3.082    counter/chain[4].ff/btn_IBUF[0]
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     3.206 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     3.639    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     4.225    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     4.349 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.339     4.687    counter/chain[19].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.124     4.811 r  counter/chain[19].ff/Q_i_2/O
                         net (fo=4, routed)           0.491     5.303    counter/chain[19].ff/c_20
    SLICE_X0Y125         LUT2 (Prop_lut2_I0_O)        0.124     5.427 r  counter/chain[19].ff/Q_i_1__2/O
                         net (fo=1, routed)           0.000     5.427    counter/chain[20].ff/d_20
    SLICE_X0Y125         FDCE                                         r  counter/chain[20].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.666     5.031    counter/chain[20].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[20].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            counter/chain[21].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.421ns  (logic 2.077ns (38.315%)  route 3.344ns (61.685%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=6, routed)           1.619     3.082    counter/chain[4].ff/btn_IBUF[0]
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     3.206 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     3.639    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     4.225    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     4.349 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.339     4.687    counter/chain[19].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.124     4.811 r  counter/chain[19].ff/Q_i_2/O
                         net (fo=4, routed)           0.491     5.303    counter/chain[19].ff/c_20
    SLICE_X0Y125         LUT3 (Prop_lut3_I0_O)        0.118     5.421 r  counter/chain[19].ff/Q_i_1__1/O
                         net (fo=1, routed)           0.000     5.421    counter/chain[21].ff/d_21
    SLICE_X0Y125         FDCE                                         r  counter/chain[21].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.666     5.031    counter/chain[21].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[21].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            counter/chain[23].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.377ns  (logic 2.083ns (38.739%)  route 3.294ns (61.261%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=4)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=6, routed)           1.619     3.082    counter/chain[4].ff/btn_IBUF[0]
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     3.206 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     3.639    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     4.225    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     4.349 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.339     4.687    counter/chain[19].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.124     4.811 r  counter/chain[19].ff/Q_i_2/O
                         net (fo=4, routed)           0.442     5.253    counter/chain[21].ff/c_20
    SLICE_X0Y125         LUT5 (Prop_lut5_I1_O)        0.124     5.377 r  counter/chain[21].ff/Q_i_1/O
                         net (fo=1, routed)           0.000     5.377    counter/chain[23].ff/d_23
    SLICE_X0Y125         FDCE                                         r  counter/chain[23].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.666     5.031    counter/chain[23].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[23].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            counter/chain[16].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.334ns  (logic 1.987ns (37.250%)  route 3.347ns (62.750%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=6, routed)           1.619     3.082    counter/chain[4].ff/btn_IBUF[0]
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     3.206 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     3.639    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     4.225    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     4.349 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.833     5.182    counter/chain[14].ff/c_15
    SLICE_X1Y126         LUT3 (Prop_lut3_I0_O)        0.152     5.334 r  counter/chain[14].ff/Q_i_1__6/O
                         net (fo=1, routed)           0.000     5.334    counter/chain[16].ff/d_16
    SLICE_X1Y126         FDCE                                         r  counter/chain[16].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668     5.033    counter/chain[16].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  counter/chain[16].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            counter/chain[15].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.959ns (36.919%)  route 3.347ns (63.081%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=6, routed)           1.619     3.082    counter/chain[4].ff/btn_IBUF[0]
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     3.206 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     3.639    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     4.225    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     4.349 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.833     5.182    counter/chain[14].ff/c_15
    SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.124     5.306 r  counter/chain[14].ff/Q_i_1__7/O
                         net (fo=1, routed)           0.000     5.306    counter/chain[15].ff/d_15
    SLICE_X1Y126         FDCE                                         r  counter/chain[15].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668     5.033    counter/chain[15].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  counter/chain[15].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            counter/chain[17].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.811ns  (logic 1.959ns (40.715%)  route 2.852ns (59.285%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=6, routed)           1.619     3.082    counter/chain[4].ff/btn_IBUF[0]
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     3.206 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     3.639    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     4.225    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     4.349 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.339     4.687    counter/chain[15].ff/c_15
    SLICE_X0Y126         LUT4 (Prop_lut4_I1_O)        0.124     4.811 r  counter/chain[15].ff/Q_i_1__5/O
                         net (fo=1, routed)           0.000     4.811    counter/chain[17].ff/d_17
    SLICE_X0Y126         FDCE                                         r  counter/chain[17].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668     5.033    counter/chain[17].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[17].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            counter/chain[18].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.808ns  (logic 1.959ns (40.740%)  route 2.849ns (59.260%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=6, routed)           1.619     3.082    counter/chain[4].ff/btn_IBUF[0]
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     3.206 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     3.639    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     4.225    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     4.349 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.336     4.684    counter/chain[16].ff/c_15
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.124     4.808 r  counter/chain[16].ff/Q_i_1__4/O
                         net (fo=1, routed)           0.000     4.808    counter/chain[18].ff/d_18
    SLICE_X0Y126         FDCE                                         r  counter/chain[18].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668     5.033    counter/chain[18].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[18].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            counter/chain[19].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.808ns  (logic 1.959ns (40.741%)  route 2.849ns (59.259%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=6, routed)           1.619     3.082    counter/chain[4].ff/btn_IBUF[0]
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     3.206 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     3.639    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     4.225    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     4.349 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.335     4.684    counter/chain[17].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  counter/chain[17].ff/Q_i_1__3/O
                         net (fo=1, routed)           0.000     4.808    counter/chain[19].ff/d_19
    SLICE_X0Y126         FDCE                                         r  counter/chain[19].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668     5.033    counter/chain[19].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[19].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            counter/chain[13].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.754ns  (logic 1.835ns (38.599%)  route 2.919ns (61.401%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=6, routed)           1.619     3.082    counter/chain[4].ff/btn_IBUF[0]
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     3.206 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.433     3.639    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     3.763 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.867     4.630    counter/chain[11].ff/c_10
    SLICE_X1Y125         LUT5 (Prop_lut5_I1_O)        0.124     4.754 r  counter/chain[11].ff/Q_i_1__9/O
                         net (fo=1, routed)           0.000     4.754    counter/chain[13].ff/d_13
    SLICE_X1Y125         FDCE                                         r  counter/chain[13].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.666     5.031    counter/chain[13].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter/chain[13].ff/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            counter/chain[0].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.276ns (35.164%)  route 0.509ns (64.836%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=6, routed)           0.509     0.740    counter/chain[0].ff/btn_IBUF[0]
    SLICE_X0Y122         LUT2 (Prop_lut2_I0_O)        0.045     0.785 r  counter/chain[0].ff/Q_i_1__22/O
                         net (fo=1, routed)           0.000     0.785    counter/chain[0].ff/d_0
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.937     2.087    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[7].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.224ns (26.948%)  route 0.608ns (73.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.608     0.832    counter/chain[7].ff/btn_IBUF[0]
    SLICE_X1Y124         FDCE                                         f  counter/chain[7].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[7].ff/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  counter/chain[7].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[8].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.224ns (26.948%)  route 0.608ns (73.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.608     0.832    counter/chain[8].ff/btn_IBUF[0]
    SLICE_X1Y124         FDCE                                         f  counter/chain[8].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[8].ff/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  counter/chain[8].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[9].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.224ns (26.948%)  route 0.608ns (73.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.608     0.832    counter/chain[9].ff/btn_IBUF[0]
    SLICE_X1Y124         FDCE                                         f  counter/chain[9].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[9].ff/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  counter/chain[9].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[5].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.224ns (26.808%)  route 0.612ns (73.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.612     0.837    counter/chain[5].ff/btn_IBUF[0]
    SLICE_X0Y124         FDCE                                         f  counter/chain[5].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[5].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[5].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[6].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.224ns (26.808%)  route 0.612ns (73.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.612     0.837    counter/chain[6].ff/btn_IBUF[0]
    SLICE_X0Y124         FDCE                                         f  counter/chain[6].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[6].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[6].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[0].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.224ns (25.533%)  route 0.654ns (74.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.654     0.878    counter/chain[0].ff/btn_IBUF[1]
    SLICE_X0Y122         FDCE                                         f  counter/chain[0].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.937     2.087    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[1].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.224ns (25.354%)  route 0.660ns (74.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.660     0.885    counter/chain[1].ff/btn_IBUF[1]
    SLICE_X0Y123         FDCE                                         f  counter/chain[1].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.935     2.085    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[1].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[2].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.224ns (25.354%)  route 0.660ns (74.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.660     0.885    counter/chain[2].ff/btn_IBUF[1]
    SLICE_X0Y123         FDCE                                         f  counter/chain[2].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.935     2.085    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[3].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.224ns (25.354%)  route 0.660ns (74.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.660     0.885    counter/chain[3].ff/btn_IBUF[0]
    SLICE_X0Y123         FDCE                                         f  counter/chain[3].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.935     2.085    counter/chain[3].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[3].ff/Q_reg/C





