Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Fri Feb 28 16:14:25 2025
| Host             : DESKTOP-R2MU3CQ running 64-bit major release  (build 9200)
| Command          : report_power -file d_active_power_routed.rpt -pb d_active_power_summary_routed.pb -rpx d_active_power_routed.rpx
| Design           : d_active
| Device           : xc7a200tfbg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.707        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.562        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.119 |        6 |       --- |             --- |
| Slice Logic             |     0.069 |   145164 |       --- |             --- |
|   LUT as Logic          |     0.068 |    56777 |    133800 |           42.43 |
|   Register              |     0.001 |    67392 |    269200 |           25.03 |
|   CARRY4                |    <0.001 |     5520 |     33450 |           16.50 |
|   F7/F8 Muxes           |    <0.001 |      233 |    133800 |            0.17 |
|   Others                |     0.000 |     4516 |       --- |             --- |
|   LUT as Shift Register |     0.000 |       73 |     46200 |            0.16 |
|   BUFG                  |     0.000 |        1 |        32 |            3.13 |
| Signals                 |     0.079 |   111798 |       --- |             --- |
| Block RAM               |     0.190 |       98 |       365 |           26.85 |
| PLL                     |     0.103 |        1 |        10 |           10.00 |
| I/O                     |     0.001 |        8 |       285 |            2.81 |
| Static Power            |     0.145 |          |           |                 |
| Total                   |     0.707 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.488 |       0.454 |      0.034 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.083 |       0.052 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------------+-----------------+
| Clock              | Domain                                 | Constraint (ns) |
+--------------------+----------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clk_wiz_0_inst/inst/clk_out1_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0 | clk_wiz_0_inst/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_p          | sys_clk_o                              |             5.0 |
| sys_clk_p          | sys_clk_p                              |             5.0 |
+--------------------+----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------+-----------+
| Name                                       | Power (W) |
+--------------------------------------------+-----------+
| d_active                                   |     0.562 |
|   Preprocess_inst                          |     0.024 |
|     divider_parallel_inst                  |     0.014 |
|       div_disptan[0].divider_disp_inst_tan |     0.002 |
|       div_disptan[1].divider_disp_inst_tan |     0.002 |
|       div_disptan[2].divider_disp_inst_tan |     0.002 |
|       div_disptan[3].divider_disp_inst_tan |     0.002 |
|       div_disptan[4].divider_disp_inst_tan |     0.002 |
|       div_disptan[5].divider_disp_inst_tan |     0.002 |
|       div_disptan[6].divider_disp_inst_tan |     0.002 |
|       div_disptan[7].divider_disp_inst_tan |     0.002 |
|       div_disptan[8].divider_disp_inst_tan |     0.002 |
|     float2fix_pdisps_inst                  |     0.007 |
|   acitve_learning_inst                     |     0.051 |
|     activeAM_inst                          |     0.023 |
|       activeAM_RAM_inst                    |     0.022 |
|   clk_wiz_0_inst                           |     0.104 |
|     inst                                   |     0.104 |
|   control_gripper_inst                     |     0.001 |
|   data_recorder_inst                       |     0.004 |
|   event_encoder_inst                       |     0.045 |
|     IM_event_inst                          |     0.017 |
|       IM_ROM_inst                          |     0.017 |
|   gstHD_encoder_inst                       |     0.285 |
|     gsHD_encoder_sim                       |     0.257 |
|       CIM_inst                             |     0.155 |
|       IM_inst                              |     0.061 |
|     tHD_encoder_sim                        |     0.028 |
|   sensor_decoder_inst                      |     0.004 |
|   slip_inference_inst                      |     0.042 |
|     AM_inst                                |     0.025 |
|       AM_ROM_inst                          |     0.025 |
+--------------------------------------------+-----------+


