{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528483010035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528483010041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  8 15:36:49 2018 " "Processing started: Fri Jun  8 15:36:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528483010041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528483010041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tetris -c Tetris " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tetris -c Tetris" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528483010041 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "game_board/vga_pll/vga_pll_0002.qip " "Tcl Script File game_board/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE game_board/vga_pll/vga_pll_0002.qip -qip game_board/vga_pll.qip -library vga_pll " "set_global_assignment -name QIP_FILE game_board/vga_pll/vga_pll_0002.qip -qip game_board/vga_pll.qip -library vga_pll" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1528483010125 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1528483010125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528483010364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528483010365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "create_piece/create_piece.vhd 2 1 " "Found 2 design units, including 1 entities, in source file create_piece/create_piece.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_piece-rtl " "Found design unit 1: create_piece-rtl" {  } { { "create_piece/create_piece.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/create_piece/create_piece.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020187 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_piece " "Found entity 1: create_piece" {  } { { "create_piece/create_piece.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/create_piece/create_piece.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528483020187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu/menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menu/menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menu-rtl " "Found design unit 1: menu-rtl" {  } { { "menu/menu.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/menu/menu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020189 ""} { "Info" "ISGN_ENTITY_NAME" "1 menu " "Found entity 1: menu" {  } { { "menu/menu.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/menu/menu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528483020189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/kbdex_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard/kbdex_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbdex_ctrl-rtl " "Found design unit 1: kbdex_ctrl-rtl" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020192 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbdex_ctrl " "Found entity 1: kbdex_ctrl" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/keyboard/kbdex_ctrl.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528483020192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "keyboard/ps2_iobase.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/keyboard/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020194 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "keyboard/ps2_iobase.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/keyboard/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528483020194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-behavioral " "Found design unit 1: clock_div-behavioral" {  } { { "clock/clk_div.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/clock/clk_div.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020196 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock/clk_div.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/clock/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528483020196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_piece/mov_piece.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mov_piece/mov_piece.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mov_piece-rtl " "Found design unit 1: mov_piece-rtl" {  } { { "mov_piece/mov_piece.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/mov_piece/mov_piece.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020197 ""} { "Info" "ISGN_ENTITY_NAME" "1 mov_piece " "Found entity 1: mov_piece" {  } { { "mov_piece/mov_piece.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/mov_piece/mov_piece.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528483020197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_board/game_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_board/game_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_board-behavior " "Found design unit 1: game_board-behavior" {  } { { "game_board/game_board.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/game_board.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020203 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_board " "Found entity 1: game_board" {  } { { "game_board/game_board.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/game_board.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528483020203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_board/vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_board/vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-rtl " "Found design unit 1: vga_pll-rtl" {  } { { "game_board/vga_pll.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/vga_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020205 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "game_board/vga_pll.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/vga_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528483020205 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "game_board/vga_pll/vga_pll_0002.v " "Can't analyze file -- file game_board/vga_pll/vga_pll_0002.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1528483020207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_board/vgacon.vhd 4 2 " "Found 4 design units, including 2 entities, in source file game_board/vgacon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacon-behav " "Found design unit 1: vgacon-behav" {  } { { "game_board/vgacon.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/vgacon.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dual_clock_ram-behav " "Found design unit 2: dual_clock_ram-behav" {  } { { "game_board/vgacon.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/vgacon.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020209 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgacon " "Found entity 1: vgacon" {  } { { "game_board/vgacon.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/vgacon.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020209 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_clock_ram " "Found entity 2: dual_clock_ram" {  } { { "game_board/vgacon.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/vgacon.vhd" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528483020209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528483020209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_board " "Elaborating entity \"game_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528483020276 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "game_board.vhd(47) " "VHDL Subtype or Type Declaration warning at game_board.vhd(47): subtype or type has null range" {  } { { "game_board/game_board.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/game_board.vhd" 47 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1528483020277 "|game_board"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "we game_board.vhd(53) " "VHDL Signal Declaration warning at game_board.vhd(53): used implicit default value for signal \"we\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game_board/game_board.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/game_board.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528483020277 "|game_board"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "col_rstn game_board.vhd(64) " "VHDL Signal Declaration warning at game_board.vhd(64): used implicit default value for signal \"col_rstn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game_board/game_board.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/game_board.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528483020277 "|game_board"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "col_enable game_board.vhd(65) " "VHDL Signal Declaration warning at game_board.vhd(65): used implicit default value for signal \"col_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game_board/game_board.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/game_board.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528483020278 "|game_board"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "line_rstn game_board.vhd(67) " "VHDL Signal Declaration warning at game_board.vhd(67): used implicit default value for signal \"line_rstn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game_board/game_board.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/game_board.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528483020278 "|game_board"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "line_enable game_board.vhd(68) " "VHDL Signal Declaration warning at game_board.vhd(68): used implicit default value for signal \"line_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game_board/game_board.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/game_board.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528483020278 "|game_board"}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "1000 0 downto 1099 pos_color game_board.vhd(156) " "VHDL assignment error at game_board.vhd(156): index 1000 is outside the range (0 downto 1099) of object \"pos_color\"" {  } { { "game_board/game_board.vhd" "" { Text "/home/ec2014/ra157637/MC613/Projeto_MC613/rtl/game_board/game_board.vhd" 156 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528483020278 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528483020279 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1132 " "Peak virtual memory: 1132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528483020420 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun  8 15:37:00 2018 " "Processing ended: Fri Jun  8 15:37:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528483020420 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528483020420 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528483020420 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528483020420 ""}
