

Implementation tool: Xilinx Vivado v.2016.3
Project:             mandel1
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sat Nov 19 22:41:12 CET 2016

#=== Post-Implementation Resource usage ===
SLICE:          572
LUT:           1383
FF:            1728
DSP:             36
BRAM:             0
SRL:             27
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.937
CP achieved post-implemetation:    9.294
Timing met
