#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar  2 20:56:01 2023
# Process ID: 34508
# Current directory: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32048 C:\Users\felix\Documents\DTU\30082_project_jan_23\Git\DTU\62711\VHDLV3\VHDL\VHDL_Gruppe4\Datapath\project_2.xpr
# Log file: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/vivado.log
# Journal file: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath\vivado.jou
# Running On: DESKTOP-LOLTF0F, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 16, Host memory: 34018 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.xpr
upgrade_project -migrate_output_products
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
<<<<<<< HEAD
source top_module_RF_tb.tcl
add_files -norecurse -scan_for_includes {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/Top_project1.v C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/function_unit.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/2_input_mux.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/mux2to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/Shifter.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/MUX16to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/mux4to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/4in_mux.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/ALU.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/mux2to1_n-bit.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd}
import_files -norecurse {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/Top_project1.v C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/function_unit.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/2_input_mux.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/mux2to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/Shifter.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/MUX16to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_adder.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/mux4to1.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/4in_mux.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/ALU.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/mux2to1_n-bit.vhd C:/Users/felix/Documents/DTU/62711_Digital_systems_design/project1/project_1/project_1.srcs/sources_1/new/full_add.vhd}
export_ip_user_files -of_objects  [get_files C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/4in_mux.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/4in_mux.vhd
close_sim
launch_simulation
launch_simulation
source top_module_RF_tb.tcl
close [ open C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/Black_box_datapath.vhd w ]
add_files C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/Black_box_datapath.vhd
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Black_box_datapath [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sim_1/new/full_TB.vhd w ]
add_files -fileset sim_1 C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sim_1/new/full_TB.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top full_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
=======
>>>>>>> a440d7e963381e3b003136e4899446b3c35b2521
launch_simulation
launch_simulation
launch_simulation
launch_simulation
<<<<<<< HEAD
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Black_box_datapath_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
source Black_box_datapath_tb.tcl
save_wave_config {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
set_property xsim.view C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
save_wave_config {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
save_wave_config {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/Black_box_datapath_tb_behav.wcfg
source Black_box_datapath_tb.tcl
close_sim
=======
launch_simulation
launch_simulation
launch_runs synth_1 -jobs 18
wait_on_run synth_1
create_bd_design "design_1"
export_ip_user_files -of_objects  [get_files C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/MUX16to1.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/MUX16to1.vhd
file delete -force C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/MUX16to1.vhd
generate_target Simulation [get_files C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.ip_user_files -ipstatic_source_dir C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.cache/compile_simlib/questa} {riviera=C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
export_ip_user_files -of_objects  [get_files C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/bd/design_1/design_1.bd
file delete -force C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/bd/design_1
file delete -force c:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.gen/sources_1/bd/design_1
export_ip_user_files -of_objects  [get_files C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/2_to_4_decoder.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/2_to_4_decoder.vhd
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
export_ip_user_files -of_objects  [get_files C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/function_unit.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/function_unit.vhd
>>>>>>> a440d7e963381e3b003136e4899446b3c35b2521
