ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Feb 05, 2023 at 17:47:00 CST
ncverilog
	/home/YuChengWang/Verilog_pratice/2023_Winter/2018/sim/tb.v
	/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v
	+incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2018/src
	+nc64bit
	+access+r
	+define+FSDB_FILE="huffman.fsdb"
Recompiling... reason: file '../src/huffman.v' is newer than expected.
	expected: Sun Feb  5 17:38:53 2023
	actual:   Sun Feb  5 17:46:55 2023
file: /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src/huffman.v
	module worklib.huffman:v
		errors: 0, warnings: 0
ncvlog: *W,SPDUSD: Include directory /home/YuChengWang/Verilog_pratice/2023_Winter/2018/src given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.huffman:v <0x0672242d>
			streams:  35, words: 28826
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               44      44
		Scalar wires:             5       -
		Vectored wires:          25       -
		Always blocks:            5       5
		Initial blocks:           7       7
		Cont. assignments:        6       6
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.tb:v
Loading snapshot worklib.tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'huffman.fsdb'
*Verdi* : Begin traversing the scope (tb), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
./pattern1.dat and ./golden1.dat were used for this simulation.
Check CNT : PASS
Check CNT : PASS
Check HC : ERROR
Check M : ERROR
Simulation stop here.
Simulation complete via $finish(1) at time 1400 NS + 0
../sim/tb.v:154                  $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Feb 05, 2023 at 17:47:02 CST  (total: 00:00:02)
