// Seed: 1041638802
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  wor id_3 = 'b0;
  tri0 id_4, id_5, id_6;
  assign id_4 = 1'b0;
  wire id_7;
endmodule
macromodule module_1 (
    id_1
);
  output wire id_1;
  wand id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  always_comb begin : LABEL_0
    begin : LABEL_0
      if (-1) id_1 = 1'h0 ? id_4 : id_1;
    end
    `define pp_5 0
  end
  wire id_6;
endmodule : SymbolIdentifier
