

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Thu Jan  2 19:12:51 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12567|  12567|  12567|  12567|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     16|     16|         2|          1|          1|     16|    yes   |
        |- Loop 2  |  12547|  12547|         5|          1|          0|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 11 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_buffer_15_1 = alloca i32"   --->   Operation 12 'alloca' 'kernel_buffer_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_buffer_15_2 = alloca i32"   --->   Operation 13 'alloca' 'kernel_buffer_15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_buffer_15_3 = alloca i32"   --->   Operation 14 'alloca' 'kernel_buffer_15_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_15_4 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_15_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_buffer_15_5 = alloca i32"   --->   Operation 16 'alloca' 'kernel_buffer_15_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_buffer_15_6 = alloca i32"   --->   Operation 17 'alloca' 'kernel_buffer_15_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15_7 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_8 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_9 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_10 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_11 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_12 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_13 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_14 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_buffer_15_15 = alloca i32"   --->   Operation 26 'alloca' 'kernel_buffer_15_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader21" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %hls_label_0_end ], [ 0, %.preheader21.preheader.critedge ]"   --->   Operation 29 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp eq i5 %i_0, -16" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 30 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 31 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %i_0 to i4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 34 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %trunc_ln28 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 35 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_w_2 = getelementptr [16 x i15]* @SeparableConv2D_4_w_s, i64 0, i64 %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 36 'getelementptr' 'SeparableConv2D_4_w_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%SeparableConv2D_4_w_3 = load i15* %SeparableConv2D_4_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 37 'load' 'SeparableConv2D_4_w_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_2 : Operation 38 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln28, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 38 'switch' <Predicate = (!icmp_ln26)> <Delay = 1.42>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 39 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 14)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 40 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 13)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 41 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 12)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 42 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 11)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 43 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 44 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 9)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 45 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 46 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 47 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 6)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 48 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 5)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 49 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 4)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 50 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 3)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 51 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 2)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 52 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 53 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 0)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 54 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str226)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 56 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (3.25ns)   --->   "%SeparableConv2D_4_w_3 = load i15* %SeparableConv2D_4_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 57 'load' 'SeparableConv2D_4_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i15 %SeparableConv2D_4_w_3 to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 58 'sext' 'kernel_buffer_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_14" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 59 'store' <Predicate = (trunc_ln28 == 14)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_13" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 60 'store' <Predicate = (trunc_ln28 == 13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_12" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 61 'store' <Predicate = (trunc_ln28 == 12)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_11" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 62 'store' <Predicate = (trunc_ln28 == 11)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_10" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 63 'store' <Predicate = (trunc_ln28 == 10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_9" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 64 'store' <Predicate = (trunc_ln28 == 9)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_8" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 65 'store' <Predicate = (trunc_ln28 == 8)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_7" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 66 'store' <Predicate = (trunc_ln28 == 7)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_6" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 67 'store' <Predicate = (trunc_ln28 == 6)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_5" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 68 'store' <Predicate = (trunc_ln28 == 5)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 69 'store' <Predicate = (trunc_ln28 == 4)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_3" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 70 'store' <Predicate = (trunc_ln28 == 3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 71 'store' <Predicate = (trunc_ln28 == 2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_1" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 72 'store' <Predicate = (trunc_ln28 == 1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 73 'store' <Predicate = (trunc_ln28 == 0)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 74 'store' <Predicate = (trunc_ln28 == 15)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str226, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 75 'specregionend' 'empty_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader21" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 76 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 77 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 7.09>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i14 [ %add_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 78 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %select_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 79 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ %select_ln33, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 80 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %select_ln36_2, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 81 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ %buffer, %ifFalse ], [ -10739, %.preheader.preheader ]"   --->   Operation 82 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ %in_d, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 83 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 84 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 85 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 86 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln39_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 87 'bitconcatenate' 'shl_ln39_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i7 %shl_ln39_4 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 88 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.73ns)   --->   "%sub_ln39 = sub i11 %zext_ln39, %zext_ln39_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 89 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 90 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.63ns)   --->   "%add_ln39 = add i11 %sub_ln39, %zext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 91 'add' 'add_ln39' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (2.20ns)   --->   "%icmp_ln31 = icmp eq i14 %indvar_flatten18, -3840" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 92 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.81ns)   --->   "%add_ln31 = add i14 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 93 'add' 'add_ln31' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 95 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.77ns)   --->   "%icmp_ln33 = icmp eq i10 %indvar_flatten, 448" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 96 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 97 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln39_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 98 'bitconcatenate' 'shl_ln39_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i10 %shl_ln39_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 99 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln39_4_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 100 'bitconcatenate' 'shl_ln39_4_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i7 %shl_ln39_4_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 101 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.73ns)   --->   "%sub_ln39_1 = sub i11 %zext_ln39_2, %zext_ln39_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 102 'sub' 'sub_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.69ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i11 %sub_ln39_1, i11 %sub_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 103 'select' 'select_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i11 %sub_ln39_1, i11 %add_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 104 'select' 'select_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, true" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 105 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 106 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln36, %xor_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 107 'and' 'and_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 %out_h, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 108 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln32" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 109 'add' 'out_w' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.97ns)   --->   "%or_ln36 = or i1 %and_ln32, %icmp_ln33" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 110 'or' 'or_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.21ns)   --->   "%select_ln36_1 = select i1 %or_ln36, i5 0, i5 %in_d_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 111 'select' 'select_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %out_w to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 112 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.21ns)   --->   "%select_ln36_2 = select i1 %and_ln32, i5 %out_w, i5 %select_ln32" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 113 'select' 'select_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (1.63ns)   --->   "%add_ln39_2 = add i11 %zext_ln36_1, %select_ln32_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 114 'add' 'add_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln36_3 = select i1 %and_ln32, i11 %add_ln39_2, i11 %select_ln32_2" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 115 'select' 'select_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i5 %select_ln36_1 to i4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 116 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.78ns)   --->   "%in_d = add i5 1, %select_ln36_1" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 117 'add' 'in_d' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.73ns)   --->   "%add_ln33 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 118 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.68ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i10 1, i10 %add_ln33" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 119 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 120 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 9.63>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i5 %select_ln36_2 to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 121 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i11 %select_ln36_3 to i15" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 122 'sext' 'sext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i5 %select_ln36_1 to i15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 123 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (3.36ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_1 = mul i15 784, %zext_ln39_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 124 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln39_1 = add i15 %mul_ln39_1, %sext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 125 'add' 'add_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i15 %add_ln39_1 to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 126 'sext' 'sext_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i32 %sext_ln39 to i64" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 127 'zext' 'zext_ln39_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln39_5" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 128 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 129 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 129 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 130 [1/1] (1.36ns)   --->   "%icmp_ln36_1 = icmp eq i5 %in_d, -16" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 130 'icmp' 'icmp_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36_1, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 131 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.63ns)   --->   "%add_ln47 = add i11 %zext_ln36_2, %select_ln32_1" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 132 'add' 'add_ln47' <Predicate = (icmp_ln36_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 133 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%kernel_buffer_15_1_s = load i32* %kernel_buffer_15_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 134 'load' 'kernel_buffer_15_1_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%kernel_buffer_15_2_s = load i32* %kernel_buffer_15_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 135 'load' 'kernel_buffer_15_2_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%kernel_buffer_15_3_s = load i32* %kernel_buffer_15_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 136 'load' 'kernel_buffer_15_3_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%kernel_buffer_15_4_s = load i32* %kernel_buffer_15_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 137 'load' 'kernel_buffer_15_4_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%kernel_buffer_15_5_s = load i32* %kernel_buffer_15_5" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 138 'load' 'kernel_buffer_15_5_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_buffer_15_6_s = load i32* %kernel_buffer_15_6" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 139 'load' 'kernel_buffer_15_6_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%kernel_buffer_15_7_s = load i32* %kernel_buffer_15_7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 140 'load' 'kernel_buffer_15_7_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%kernel_buffer_15_8_s = load i32* %kernel_buffer_15_8" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 141 'load' 'kernel_buffer_15_8_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%kernel_buffer_15_9_s = load i32* %kernel_buffer_15_9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 142 'load' 'kernel_buffer_15_9_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_buffer_15_10_1 = load i32* %kernel_buffer_15_10" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 143 'load' 'kernel_buffer_15_10_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%kernel_buffer_15_11_1 = load i32* %kernel_buffer_15_11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 144 'load' 'kernel_buffer_15_11_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%kernel_buffer_15_12_1 = load i32* %kernel_buffer_15_12" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 145 'load' 'kernel_buffer_15_12_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%kernel_buffer_15_13_1 = load i32* %kernel_buffer_15_13" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 146 'load' 'kernel_buffer_15_13_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%kernel_buffer_15_14_1 = load i32* %kernel_buffer_15_14" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 147 'load' 'kernel_buffer_15_14_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_buffer_15_15_1 = load i32* %kernel_buffer_15_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 148 'load' 'kernel_buffer_15_15_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 149 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 149 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 150 [1/1] (2.06ns)   --->   "%tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_1_s, i32 %kernel_buffer_15_2_s, i32 %kernel_buffer_15_3_s, i32 %kernel_buffer_15_4_s, i32 %kernel_buffer_15_5_s, i32 %kernel_buffer_15_6_s, i32 %kernel_buffer_15_7_s, i32 %kernel_buffer_15_8_s, i32 %kernel_buffer_15_9_s, i32 %kernel_buffer_15_10_1, i32 %kernel_buffer_15_11_1, i32 %kernel_buffer_15_12_1, i32 %kernel_buffer_15_13_1, i32 %kernel_buffer_15_14_1, i32 %kernel_buffer_15_15_1, i4 %trunc_ln39)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 150 'mux' 'tmp_5' <Predicate = (!icmp_ln31)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 8.51>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 151 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (8.51ns)   --->   "%mul_ln39 = mul nsw i32 %sext_ln39_1, %tmp_5" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 152 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 6.53>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 153 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 154 'speclooptripcount' 'empty_17' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 155 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln36 = select i1 %or_ln36, i23 -10739, i23 %buffer_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 156 'select' 'select_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str428)" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 157 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:38]   --->   Operation 158 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln39_2 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln39, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 159 'partselect' 'trunc_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln39_2 = sext i18 %trunc_ln39_2 to i23" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 160 'sext' 'sext_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (2.28ns) (out node of the LUT)   --->   "%buffer = add i23 %select_ln36, %sext_ln39_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 161 'add' 'buffer' <Predicate = (!icmp_ln31)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str428, i32 %tmp_3)" [../layers_c/pointwise_conv2d.cpp:45]   --->   Operation 162 'specregionend' 'empty_18' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer, i32 22)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 163 'bitselect' 'tmp_1' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%trunc_ln46 = trunc i23 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 164 'trunc' 'trunc_ln46' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln46 = xor i1 %tmp_1, true" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 165 'xor' 'xor_ln46' <Predicate = (icmp_ln36_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%select_ln46 = select i1 %xor_ln46, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 166 'select' 'select_ln46' <Predicate = (icmp_ln36_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln47 = and i16 %select_ln46, %trunc_ln46" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 167 'and' 'and_ln47' <Predicate = (icmp_ln36_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i11 %add_ln47 to i32" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 168 'sext' 'sext_ln47' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %sext_ln47 to i64" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 169 'zext' 'zext_ln47' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 170 'getelementptr' 'output_addr' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (3.25ns)   --->   "store i16 %and_ln47, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 171 'store' <Predicate = (icmp_ln36_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 172 'br' <Predicate = (icmp_ln36_1)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 173 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 174 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../layers_c/pointwise_conv2d.cpp:26) [23]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../layers_c/pointwise_conv2d.cpp:26) [23]  (0 ns)
	'getelementptr' operation ('SeparableConv2D_4_w_2', ../layers_c/pointwise_conv2d.cpp:28) [33]  (0 ns)
	'load' operation ('SeparableConv2D_4_w_3', ../layers_c/pointwise_conv2d.cpp:28) on array 'SeparableConv2D_4_w_s' [34]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('SeparableConv2D_4_w_3', ../layers_c/pointwise_conv2d.cpp:28) on array 'SeparableConv2D_4_w_s' [34]  (3.25 ns)
	'store' operation ('store_ln28', ../layers_c/pointwise_conv2d.cpp:28) of variable 'kernel_buffer[0]', ../layers_c/pointwise_conv2d.cpp:28 on local variable 'kernel_buffer[15]' [38]  (0 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten18', ../layers_c/pointwise_conv2d.cpp:31) with incoming values : ('add_ln31', ../layers_c/pointwise_conv2d.cpp:31) [91]  (1.77 ns)

 <State 5>: 7.1ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../layers_c/pointwise_conv2d.cpp:33) with incoming values : ('select_ln33', ../layers_c/pointwise_conv2d.cpp:33) [93]  (0 ns)
	'icmp' operation ('icmp_ln33', ../layers_c/pointwise_conv2d.cpp:33) [128]  (1.77 ns)
	'select' operation ('select_ln32', ../layers_c/pointwise_conv2d.cpp:32) [129]  (1.22 ns)
	'add' operation ('out_w', ../layers_c/pointwise_conv2d.cpp:33) [142]  (1.78 ns)
	'add' operation ('add_ln39_2', ../layers_c/pointwise_conv2d.cpp:39) [149]  (1.64 ns)
	'select' operation ('select_ln36_3', ../layers_c/pointwise_conv2d.cpp:36) [150]  (0.692 ns)

 <State 6>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[156] ('mul_ln39_1', ../layers_c/pointwise_conv2d.cpp:39) [155]  (3.36 ns)
	'add' operation of DSP[156] ('add_ln39_1', ../layers_c/pointwise_conv2d.cpp:39) [156]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:39) [159]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:39) on array 'input_r' [160]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:39) on array 'input_r' [160]  (3.25 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln39', ../layers_c/pointwise_conv2d.cpp:39) [164]  (8.51 ns)

 <State 9>: 6.53ns
The critical path consists of the following:
	'select' operation ('select_ln36', ../layers_c/pointwise_conv2d.cpp:36) [144]  (0 ns)
	'add' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:39) [167]  (2.28 ns)
	'and' operation ('and_ln47', ../layers_c/pointwise_conv2d.cpp:47) [177]  (0.993 ns)
	'store' operation ('store_ln47', ../layers_c/pointwise_conv2d.cpp:47) of variable 'and_ln47', ../layers_c/pointwise_conv2d.cpp:47 on array 'output_r' [182]  (3.25 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
