INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sim_1/new/Fiforcsim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Fiforcsim'
