--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Nov 29 22:32:23 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     music_player
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets music_num]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             num_51  (from music_num +)
   Destination:    FD1S3AX    D              num_51  (to music_num -)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path num_51 to num_51 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.764ns

 Path Details: num_51 to num_51

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              num_51 (from music_num)
Route         2   e 1.198                                  num
LUT4        ---     0.493              A to Z              i271_1_lut
Route         1   e 0.941                                  num_N_60[0]
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.236 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets clk_10]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             cq_48  (from clk_10 +)
   Destination:    FD1S3AX    D              cq_48  (to clk_10 +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path cq_48 to cq_48 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.364ns

 Path Details: cq_48 to cq_48

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cq_48 (from clk_10)
Route         4   e 1.398                                  row_c_0
LUT4        ---     0.493              A to Z              i188_1_lut
Route         2   e 1.141                                  row_c_1
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.

Report: 3.636 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets auto_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.886ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             auto1_47  (from auto_c +)
   Destination:    FD1S3AX    D              auto1_47  (to auto_c -)

   Delay:                   3.954ns  (23.7% logic, 76.3% route), 2 logic levels.

 Constraint Details:

      3.954ns data_path auto1_47 to auto1_47 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.886ns

 Path Details: auto1_47 to auto1_47

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              auto1_47 (from auto_c)
Route        17   e 1.876                                  auto1
LUT4        ---     0.493              A to Z              auto1_I_0_1_lut
Route         2   e 1.141                                  auto1_N_28
                  --------
                    3.954  (23.7% logic, 76.3% route), 2 logic levels.

Report: 4.114 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.632ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \U3/i277  (from clk_c +)
   Destination:    FD1S3AX    D              clk_music_53  (to clk_c +)

   Delay:                  14.472ns  (32.1% logic, 67.9% route), 10 logic levels.

 Constraint Details:

     14.472ns data_path \U3/i277 to clk_music_53 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.632ns

 Path Details: \U3/i277 to clk_music_53

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U3/i277 (from clk_c)
Route         4   e 1.398                                  n465
LUT4        ---     0.493              C to Z              \U3/mux_12_i3_3_lut
Route         4   e 1.340                                  tone2[2]
LUT4        ---     0.493              A to Z              tone1_3__I_0_56_i3_3_lut_rep_24
Route        26   e 2.027                                  n1395
LUT4        ---     0.493              C to Z              tone_3__I_0_Mux_10_i7_3_lut_3_lut
Route         1   e 0.941                                  n7_adj_231
LUT4        ---     0.493              B to Z              tone_3__I_0_Mux_10_i15_3_lut_4_lut_4_lut
Route         1   e 0.941                                  N[10]
A1_TO_FCO   ---     0.827           D[2] to COUT           equal_59_16
Route         1   e 0.020                                  n1149
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_59_18
Route         1   e 0.020                                  n1150
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_59_20_955
Route         1   e 0.020                                  n1151
FCI_TO_F    ---     0.598            CIN to S[2]           equal_59_20
Route        21   e 2.176                                  cnt_19__N_55
LUT4        ---     0.493              B to Z              clk_music_I_0_2_lut
Route         1   e 0.941                                  clk_music_N_56
                  --------
                   14.472  (32.1% logic, 67.9% route), 10 logic levels.


Error:  The following path violates requirements by 9.627ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \U3/i277  (from clk_c +)
   Destination:    FD1S3AX    D              clk_music_53  (to clk_c +)

   Delay:                  14.467ns  (32.1% logic, 67.9% route), 10 logic levels.

 Constraint Details:

     14.467ns data_path \U3/i277 to clk_music_53 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.627ns

 Path Details: \U3/i277 to clk_music_53

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U3/i277 (from clk_c)
Route         4   e 1.398                                  n465
LUT4        ---     0.493              C to Z              \U3/mux_12_i1_3_lut
Route         8   e 1.540                                  tone2[0]
LUT4        ---     0.493              A to Z              tone1_3__I_0_56_i1_3_lut_rep_23
Route        18   e 1.822                                  n1394
LUT4        ---     0.493              A to Z              tone_3__I_0_Mux_10_i7_3_lut_3_lut
Route         1   e 0.941                                  n7_adj_231
LUT4        ---     0.493              B to Z              tone_3__I_0_Mux_10_i15_3_lut_4_lut_4_lut
Route         1   e 0.941                                  N[10]
A1_TO_FCO   ---     0.827           D[2] to COUT           equal_59_16
Route         1   e 0.020                                  n1149
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_59_18
Route         1   e 0.020                                  n1150
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_59_20_955
Route         1   e 0.020                                  n1151
FCI_TO_F    ---     0.598            CIN to S[2]           equal_59_20
Route        21   e 2.176                                  cnt_19__N_55
LUT4        ---     0.493              B to Z              clk_music_I_0_2_lut
Route         1   e 0.941                                  clk_music_N_56
                  --------
                   14.467  (32.1% logic, 67.9% route), 10 logic levels.


Error:  The following path violates requirements by 9.555ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \U3/i277  (from clk_c +)
   Destination:    FD1S3AX    D              clk_music_53  (to clk_c +)

   Delay:                  14.395ns  (32.3% logic, 67.7% route), 10 logic levels.

 Constraint Details:

     14.395ns data_path \U3/i277 to clk_music_53 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.555ns

 Path Details: \U3/i277 to clk_music_53

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U3/i277 (from clk_c)
Route         4   e 1.398                                  n465
LUT4        ---     0.493              C to Z              \U3/mux_12_i2_3_lut
Route         1   e 0.941                                  tone2[1]
LUT4        ---     0.493              A to Z              tone1_3__I_0_56_i2_3_lut_rep_25
Route        28   e 2.032                                  n1396
LUT4        ---     0.493              D to Z              i1096_2_lut_rep_14_2_lut_4_lut
Route         3   e 1.258                                  n1385
LUT4        ---     0.493              A to Z              tone_3__I_0_Mux_10_i15_3_lut_4_lut_4_lut
Route         1   e 0.941                                  N[10]
A1_TO_FCO   ---     0.827           D[2] to COUT           equal_59_16
Route         1   e 0.020                                  n1149
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_59_18
Route         1   e 0.020                                  n1150
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_59_20_955
Route         1   e 0.020                                  n1151
FCI_TO_F    ---     0.598            CIN to S[2]           equal_59_20
Route        21   e 2.176                                  cnt_19__N_55
LUT4        ---     0.493              B to Z              clk_music_I_0_2_lut
Route         1   e 0.941                                  clk_music_N_56
                  --------
                   14.395  (32.3% logic, 67.7% route), 10 logic levels.

Warning: 14.632 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets music_num]               |     5.000 ns|     3.236 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_10]                  |     5.000 ns|     3.636 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets auto_c]                  |     5.000 ns|     4.114 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    14.632 ns|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
cnt_19__N_55                            |      21|    4008|     97.85%
                                        |        |        |
n1151                                   |       1|    4008|     97.85%
                                        |        |        |
n1150                                   |       1|    2895|     70.68%
                                        |        |        |
n1396                                   |      28|    1550|     37.84%
                                        |        |        |
n1149                                   |       1|    1548|     37.79%
                                        |        |        |
tone2[1]                                |       1|    1369|     33.42%
                                        |        |        |
n465                                    |       4|    1282|     31.30%
                                        |        |        |
n1395                                   |      26|    1232|     30.08%
                                        |        |        |
tone2[2]                                |       4|    1204|     29.39%
                                        |        |        |
n1394                                   |      18|    1040|     25.39%
                                        |        |        |
tone2[0]                                |       8|    1013|     24.73%
                                        |        |        |
N[6]                                    |       1|     463|     11.30%
                                        |        |        |
n1148                                   |       1|     460|     11.23%
                                        |        |        |
\U3/n456                                |       1|     443|     10.82%
                                        |        |        |
\U3/n462                                |       1|     443|     10.82%
                                        |        |        |
N[10]                                   |       1|     427|     10.42%
                                        |        |        |
N[7]                                    |       1|     426|     10.40%
                                        |        |        |
N[3]                                    |       1|     424|     10.35%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4096  Score: 27365962

Constraints cover  9405 paths, 287 nets, and 727 connections (92.0% coverage)


Peak memory: 87470080 bytes, TRCE: 5091328 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
