G. Wang, K. Sun, Q. Zhang, S. Elahmadi and P. Gui, "A 43.6-dB SNDR 1-GS/s 3.2-mW SAR ADC With Background-Calibrated Fine and Coarse Comparators in 28-nm CMOS," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 9, pp. 1998-2007, Sept. 2019, doi: 10.1109/TVLSI.2019.2912887. keywords: {Calibration;Power demand;Redundancy;Timing;Very large scale integration;Registers;Thermal noise;Analog-to-digital converter (ADC);asynchronous;offset calibration;reference comparator;successive approximation register (SAR) comparator offset},