#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue Mar 31 23:22:56 2020
# Process ID: 32035
# Current directory: /home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/synth_5
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/synth_5/design_1_wrapper.vds
# Journal file: /home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/synth_5/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/ip_repo/capteurDistanceUltrason_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/gainNvoies_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeurNvoies_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/filtre/src/FIR_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/FIR_RAM_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/PmodMIC3_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/audio_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/codec_I2C_I2S_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/traitement_audio_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolas/vivado/vivado/FPGA_xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:melangeur:1.0'. The one found in IP location '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0' will take precedence over the same IP in location /home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur/melangeur.srcs/sources_1/imports
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32143 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1959.613 ; gain = 203.715 ; free physical = 144 ; free virtual = 2449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:55]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2639' bound to instance 'design_1_i' of component 'design_1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:97]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2684]
INFO: [Synth 8-3491] module 'design_1_FIR_0_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_FIR_0_0/synth/design_1_FIR_0_0.v:56' bound to instance 'FIR_0' of component 'design_1_FIR_0_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3403]
INFO: [Synth 8-6157] synthesizing module 'design_1_FIR_0_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_FIR_0_0/synth/design_1_FIR_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'FIR_RAM_v1_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0.v:4]
	Parameter numero bound to: 0 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIR_RAM_v1_0_S00_AXI' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:4]
	Parameter numero bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'firRAM_3' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:21]
	Parameter ordreFir bound to: 50 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter N bound to: 16 - type: integer 
	Parameter ATTENDE bound to: 0 - type: integer 
	Parameter ECRITURE_RAM bound to: 1 - type: integer 
	Parameter INIT_MACC bound to: 2 - type: integer 
	Parameter LANCEMENT_CALCUL_MACC bound to: 3 - type: integer 
	Parameter FIN_CALCUL_MACC bound to: 4 - type: integer 
	Parameter DATA_READY bound to: 5 - type: integer 
	Parameter DATA_READY2 bound to: 6 - type: integer 
	Parameter ATTENDE_FIN bound to: 7 - type: integer 
	Parameter TRAITEMENT_FIN bound to: 8 - type: integer 
	Parameter widtha bound to: 15 - type: integer 
	Parameter widthb bound to: 15 - type: integer 
	Parameter widthc bound to: 32 - type: integer 
	Parameter width_out bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'echantillonneurRAM_2' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/EchantilloneurRAM_2.v:3]
	Parameter num bound to: 1 - type: integer 
	Parameter taille_mem bound to: 50 - type: integer 
	Parameter taille_mot bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'echantillonneurRAM_2' (1#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/EchantilloneurRAM_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'echantillonneurRAM_2__parameterized0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/EchantilloneurRAM_2.v:3]
	Parameter num bound to: 2 - type: integer 
	Parameter taille_mem bound to: 50 - type: integer 
	Parameter taille_mot bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'echantillonneurRAM_2__parameterized0' (1#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/EchantilloneurRAM_2.v:3]
INFO: [Synth 8-251] FIR Nouvel_echantillon = xxxx, waddrRAM = x [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:82]
INFO: [Synth 8-251]        = xxxxxxxx [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:85]
INFO: [Synth 8-251]           Adresse ecriture = x , lecture  = x [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:102]
INFO: [Synth 8-251] ==>    [x]   X [x]   (xxxxxxxx  X xxxxxxxx) =  xxxxxxxxxxxxxxxx [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:123]
INFO: [Synth 8-251] Sortie FIR(50) : mult: xxxxxxxxxxxxxxxx fir: xxxx [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:140]
WARNING: [Synth 8-5788] Register traitement_fini_reg in module firRAM_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:78]
WARNING: [Synth 8-5788] Register dinRAM_reg in module firRAM_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:58]
WARNING: [Synth 8-5788] Register raddrRAM_Coef_reg in module firRAM_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:59]
WARNING: [Synth 8-5788] Register raddrRAM_audio_reg in module firRAM_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:58]
WARNING: [Synth 8-5788] Register ecritRAM_audio_reg in module firRAM_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:58]
WARNING: [Synth 8-5788] Register ech_mult_reg in module firRAM_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:104]
WARNING: [Synth 8-5788] Register coef_mult_reg in module firRAM_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:105]
WARNING: [Synth 8-5788] Register dout_mult_reg in module firRAM_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:106]
WARNING: [Synth 8-5788] Register sortie_fir_reg in module firRAM_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:134]
INFO: [Synth 8-6155] done synthesizing module 'firRAM_3' (2#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:21]
INFO: [Synth 8-226] default block is never used [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:270]
INFO: [Synth 8-226] default block is never used [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:411]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:455]
WARNING: [Synth 8-6014] Unused sequential element RESETFIR_reg_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:104]
INFO: [Synth 8-6155] done synthesizing module 'FIR_RAM_v1_0_S00_AXI' (3#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FIR_RAM_v1_0' (4#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FIR_0_0' (5#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_FIR_0_0/synth/design_1_FIR_0_0.v:56]
INFO: [Synth 8-3491] module 'design_1_FIR_1_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_FIR_1_0/synth/design_1_FIR_1_0.v:56' bound to instance 'FIR_1' of component 'design_1_FIR_1_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3432]
INFO: [Synth 8-6157] synthesizing module 'design_1_FIR_1_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_FIR_1_0/synth/design_1_FIR_1_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'FIR_RAM_v1_0__parameterized0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0.v:4]
	Parameter numero bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIR_RAM_v1_0_S00_AXI__parameterized0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:4]
	Parameter numero bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:270]
INFO: [Synth 8-226] default block is never used [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:411]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:455]
WARNING: [Synth 8-6014] Unused sequential element RESETFIR_reg_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:104]
INFO: [Synth 8-6155] done synthesizing module 'FIR_RAM_v1_0_S00_AXI__parameterized0' (5#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FIR_RAM_v1_0__parameterized0' (5#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FIR_1_0' (6#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_FIR_1_0/synth/design_1_FIR_1_0.v:56]
INFO: [Synth 8-3491] module 'design_1_FIR_0_1' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_FIR_0_1/synth/design_1_FIR_0_1.v:56' bound to instance 'FIR_2' of component 'design_1_FIR_0_1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3461]
INFO: [Synth 8-6157] synthesizing module 'design_1_FIR_0_1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_FIR_0_1/synth/design_1_FIR_0_1.v:56]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FIR_0_1' (7#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_FIR_0_1/synth/design_1_FIR_0_1.v:56]
INFO: [Synth 8-3491] module 'design_1_FIR_0_2' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_FIR_0_2/synth/design_1_FIR_0_2.v:56' bound to instance 'FIR_3' of component 'design_1_FIR_0_2' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3490]
INFO: [Synth 8-6157] synthesizing module 'design_1_FIR_0_2' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_FIR_0_2/synth/design_1_FIR_0_2.v:56]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FIR_0_2' (8#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_FIR_0_2/synth/design_1_FIR_0_2.v:56]
INFO: [Synth 8-3491] module 'design_1_PmodMIC3_0_1' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_PmodMIC3_0_1/synth/design_1_PmodMIC3_0_1.vhd:56' bound to instance 'PmodMIC3_0' of component 'design_1_PmodMIC3_0_1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3519]
INFO: [Synth 8-638] synthesizing module 'design_1_PmodMIC3_0_1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_PmodMIC3_0_1/synth/design_1_PmodMIC3_0_1.vhd:68]
INFO: [Synth 8-3491] module 'entre_micro' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1611/entre_micro.vhd:35' bound to instance 'U0' of component 'entre_micro' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_PmodMIC3_0_1/synth/design_1_PmodMIC3_0_1.vhd:91]
INFO: [Synth 8-638] synthesizing module 'entre_micro' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1611/entre_micro.vhd:47]
WARNING: [Synth 8-614] signal 'reset_n' is read in the process but is not in the sensitivity list [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1611/entre_micro.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element cpt_test_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1611/entre_micro.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'entre_micro' (9#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1611/entre_micro.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_PmodMIC3_0_1' (10#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_PmodMIC3_0_1/synth/design_1_PmodMIC3_0_1.vhd:68]
INFO: [Synth 8-3491] module 'design_1_capteurDistanceUltra_0_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_capteurDistanceUltra_0_0/synth/design_1_capteurDistanceUltra_0_0.vhd:56' bound to instance 'capteurDistanceUltra_0' of component 'design_1_capteurDistanceUltra_0_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3529]
INFO: [Synth 8-638] synthesizing module 'design_1_capteurDistanceUltra_0_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_capteurDistanceUltra_0_0/synth/design_1_capteurDistanceUltra_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'capteurDistanceUltrason_v1_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0.vhd:5' bound to instance 'U0' of component 'capteurDistanceUltrason_v1_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_capteurDistanceUltra_0_0/synth/design_1_capteurDistanceUltra_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'capteurDistanceUltrason_v1_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'capteurDistanceUltrason_v1_0_S00_AXI' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0_S00_AXI.vhd:5' bound to instance 'capteurDistanceUltrason_v1_0_S00_AXI_inst' of component 'capteurDistanceUltrason_v1_0_S00_AXI' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'capteurDistanceUltrason_v1_0_S00_AXI' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'piloteHC_SR04' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/piloteHC-SR04.vhd:46]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'piloteHC_SR04' (11#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/piloteHC-SR04.vhd:46]
INFO: [Synth 8-226] default block is never used [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0_S00_AXI.vhd:232]
INFO: [Synth 8-226] default block is never used [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0_S00_AXI.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0_S00_AXI.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0_S00_AXI.vhd:225]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0_S00_AXI.vhd:226]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0_S00_AXI.vhd:227]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0_S00_AXI.vhd:228]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0_S00_AXI.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0_S00_AXI.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'capteurDistanceUltrason_v1_0_S00_AXI' (12#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'capteurDistanceUltrason_v1_0' (13#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/5f0c/hdl/capteurDistanceUltrason_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_capteurDistanceUltra_0_0' (14#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_capteurDistanceUltra_0_0/synth/design_1_capteurDistanceUltra_0_0.vhd:84]
INFO: [Synth 8-3491] module 'design_1_gainNvoies_0_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_gainNvoies_0_0/synth/design_1_gainNvoies_0_0.vhd:56' bound to instance 'gainNvoies_0' of component 'design_1_gainNvoies_0_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3555]
INFO: [Synth 8-638] synthesizing module 'design_1_gainNvoies_0_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_gainNvoies_0_0/synth/design_1_gainNvoies_0_0.vhd:98]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'gainNvoies_v1_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0.vhd:5' bound to instance 'U0' of component 'gainNvoies_v1_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_gainNvoies_0_0/synth/design_1_gainNvoies_0_0.vhd:178]
INFO: [Synth 8-638] synthesizing module 'gainNvoies_v1_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0.vhd:68]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'gainNvoies_v1_0_S00_AXI' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0_S00_AXI.vhd:5' bound to instance 'gainNvoies_v1_0_S00_AXI_inst' of component 'gainNvoies_v1_0_S00_AXI' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0.vhd:126]
INFO: [Synth 8-638] synthesizing module 'gainNvoies_v1_0_S00_AXI' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0_S00_AXI.vhd:109]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gain' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/gain.vhd:51]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/gain.vhd:56]
WARNING: [Synth 8-614] signal 'audio_out_temp' is read in the process but is not in the sensitivity list [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/gain.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'gain' (15#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/gain.vhd:51]
INFO: [Synth 8-226] default block is never used [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0_S00_AXI.vhd:267]
INFO: [Synth 8-226] default block is never used [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0_S00_AXI.vhd:397]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0_S00_AXI.vhd:265]
WARNING: [Synth 8-3848] Net transparent_1 in module/entity gainNvoies_v1_0_S00_AXI does not have driver. [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0_S00_AXI.vhd:139]
WARNING: [Synth 8-3848] Net transparent_2 in module/entity gainNvoies_v1_0_S00_AXI does not have driver. [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0_S00_AXI.vhd:140]
WARNING: [Synth 8-3848] Net transparent_3 in module/entity gainNvoies_v1_0_S00_AXI does not have driver. [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0_S00_AXI.vhd:141]
WARNING: [Synth 8-3848] Net transparent_4 in module/entity gainNvoies_v1_0_S00_AXI does not have driver. [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0_S00_AXI.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'gainNvoies_v1_0_S00_AXI' (16#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0_S00_AXI.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'gainNvoies_v1_0' (17#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d569/hdl/gainNvoies_v1_0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_gainNvoies_0_0' (18#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_gainNvoies_0_0/synth/design_1_gainNvoies_0_0.vhd:98]
INFO: [Synth 8-3491] module 'design_1_interface_DAC8551_1_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_interface_DAC8551_1_0/synth/design_1_interface_DAC8551_1_0.v:57' bound to instance 'interface_DAC8551_1' of component 'design_1_interface_DAC8551_1_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3595]
INFO: [Synth 8-6157] synthesizing module 'design_1_interface_DAC8551_1_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_interface_DAC8551_1_0/synth/design_1_interface_DAC8551_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'interface_DAC16bits' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d681/DAC16bits.v:19]
INFO: [Synth 8-251] sortie DAC // = xxxx ,  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d681/DAC16bits.v:106]
WARNING: [Synth 8-6014] Unused sequential element echantillon_pret_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d681/DAC16bits.v:80]
INFO: [Synth 8-6155] done synthesizing module 'interface_DAC16bits' (19#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d681/DAC16bits.v:19]
INFO: [Synth 8-6155] done synthesizing module 'design_1_interface_DAC8551_1_0' (20#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_interface_DAC8551_1_0/synth/design_1_interface_DAC8551_1_0.v:57]
INFO: [Synth 8-3491] module 'design_1_melangeur_0_1' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_melangeur_0_1/synth/design_1_melangeur_0_1.vhd:56' bound to instance 'melangeur_0' of component 'design_1_melangeur_0_1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3606]
INFO: [Synth 8-638] synthesizing module 'design_1_melangeur_0_1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_melangeur_0_1/synth/design_1_melangeur_0_1.vhd:73]
INFO: [Synth 8-3491] module 'melangeur' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b6d0/hdl/melangeur_v1_0.vhd:35' bound to instance 'U0' of component 'melangeur' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_melangeur_0_1/synth/design_1_melangeur_0_1.vhd:101]
INFO: [Synth 8-638] synthesizing module 'melangeur' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b6d0/hdl/melangeur_v1_0.vhd:52]
WARNING: [Synth 8-614] signal 'reset_n' is read in the process but is not in the sensitivity list [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b6d0/hdl/melangeur_v1_0.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element addition_faite_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b6d0/hdl/melangeur_v1_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'melangeur' (21#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b6d0/hdl/melangeur_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_melangeur_0_1' (22#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_melangeur_0_1/synth/design_1_melangeur_0_1.vhd:73]
INFO: [Synth 8-3491] module 'design_1_pmod_audio_0_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_pmod_audio_0_0/synth/design_1_pmod_audio_0_0.vhd:56' bound to instance 'pmod_audio_0' of component 'design_1_pmod_audio_0_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3621]
INFO: [Synth 8-638] synthesizing module 'design_1_pmod_audio_0_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_pmod_audio_0_0/synth/design_1_pmod_audio_0_0.vhd:92]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pmod_audio_v1_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/hdl/pmod_audio_v1_0.vhd:5' bound to instance 'U0' of component 'pmod_audio_v1_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_pmod_audio_0_0/synth/design_1_pmod_audio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'pmod_audio_v1_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/hdl/pmod_audio_v1_0.vhd:60]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pmod_audio_v1_0_S00_AXI' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/hdl/pmod_audio_v1_0_S00_AXI.vhd:5' bound to instance 'pmod_audio_v1_0_S00_AXI_inst' of component 'pmod_audio_v1_0_S00_AXI' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/hdl/pmod_audio_v1_0.vhd:110]
INFO: [Synth 8-638] synthesizing module 'pmod_audio_v1_0_S00_AXI' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/hdl/pmod_audio_v1_0_S00_AXI.vhd:96]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'interfaceCodec' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/audio_pwm.vhd:31]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter NOMBRE_DE_PAS_PWM bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interfaceCodec' (23#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/audio_pwm.vhd:31]
INFO: [Synth 8-226] default block is never used [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/hdl/pmod_audio_v1_0_S00_AXI.vhd:258]
INFO: [Synth 8-226] default block is never used [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/hdl/pmod_audio_v1_0_S00_AXI.vhd:388]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/hdl/pmod_audio_v1_0_S00_AXI.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element mute1_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/hdl/pmod_audio_v1_0_S00_AXI.vhd:434]
INFO: [Synth 8-256] done synthesizing module 'pmod_audio_v1_0_S00_AXI' (24#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/hdl/pmod_audio_v1_0_S00_AXI.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'pmod_audio_v1_0' (25#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/hdl/pmod_audio_v1_0.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'design_1_pmod_audio_0_0' (26#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_pmod_audio_0_0/synth/design_1_pmod_audio_0_0.vhd:92]
INFO: [Synth 8-3491] module 'design_1_pmod_audio_0_1' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_pmod_audio_0_1/synth/design_1_pmod_audio_0_1.vhd:56' bound to instance 'pmod_audio_1' of component 'design_1_pmod_audio_0_1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3655]
INFO: [Synth 8-638] synthesizing module 'design_1_pmod_audio_0_1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_pmod_audio_0_1/synth/design_1_pmod_audio_0_1.vhd:92]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pmod_audio_v1_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/hdl/pmod_audio_v1_0.vhd:5' bound to instance 'U0' of component 'pmod_audio_v1_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_pmod_audio_0_1/synth/design_1_pmod_audio_0_1.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'design_1_pmod_audio_0_1' (27#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_pmod_audio_0_1/synth/design_1_pmod_audio_0_1.vhd:92]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3689]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: TRUE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 1 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (28#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (29#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (30#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (31#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:391]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (32#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1433]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (33#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (34#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:172]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (35#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:283]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:394]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (36#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:394]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_17KQ732' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:505]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_17KQ732' (37#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:505]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_VQEDA7' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:616]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_VQEDA7' (38#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:616]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_16EQN6L' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:727]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_16EQN6L' (39#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:727]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_X61OAK' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:838]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_X61OAK' (40#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:838]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:968]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1151]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' (41#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' (42#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' (43#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' (44#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' (45#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' (46#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' (46#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' (47#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' (48#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' (49#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' (49#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' (49#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' (50#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (51#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (52#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' (53#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' (53#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' (53#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' (53#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' (54#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (54#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (54#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' (54#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' (54#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' (54#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' (54#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' (54#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s' (55#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' (56#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (57#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (58#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:968]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59' bound to instance 'xbar' of component 'design_1_xbar_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2458]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100011100000000000000000000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100001111000100000000000000000000000000000000000000000000000000010000111100001100000000000000000000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001111000110000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100011100000000000000000000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100001111000100000000000000000000000000000000000000000000000000010000111100001100000000000000000000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001111000110000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100011111111111111111110000000000000000000000000000000001000011110001011111111111111111000000000000000000000000000000000100001111000100111111111111111100000000000000000000000000000000010000111100001111111111111111110000000000000000000000000000000001000011110000100000111111111111000000000000000000000000000000000100001111000110111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100011100000000000000000000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100001111000100000000000000000000000000000000000000000000000000010000111100001100000000000000000000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001111000110000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100011111111111111111110000000000000000000000000000000001000011110001011111111111111111000000000000000000000000000000000100001111000100111111111111111100000000000000000000000000000000010000111100001111111111111111110000000000000000000000000000000001000011110000100000111111111111000000000000000000000000000000000100001111000110111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (59#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (60#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (60#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (60#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (60#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (60#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (60#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (60#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (60#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' (61#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' (62#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' (63#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter' (64#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' (64#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (65#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (65#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (65#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' (65#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (65#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' (66#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' (67#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (68#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (69#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1433]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_100M_0' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:59' bound to instance 'rst_ps7_0_100M' of component 'design_1_rst_ps7_0_100M_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3992]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78190' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78190]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (70#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78190]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (71#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (72#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (73#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (74#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (75#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (76#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'design_1' (77#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2684]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (78#1) [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:55]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_RID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_RID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_RID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_bid[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_bid[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_bid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_bid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_buser[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_buser[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_buser[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_buser[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_buser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar has unconnected port m_axi_buser[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2136.270 ; gain = 380.371 ; free physical = 319 ; free virtual = 2476
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 2154.082 ; gain = 398.184 ; free physical = 318 ; free virtual = 2469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 2154.082 ; gain = 398.184 ; free physical = 318 ; free virtual = 2469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2157.051 ; gain = 0.000 ; free physical = 265 ; free virtual = 2444
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc]
Finished Parsing XDC File [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/synth_5/dont_touch.xdc]
Finished Parsing XDC File [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/synth_5/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/synth_5/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.879 ; gain = 0.000 ; free physical = 128 ; free virtual = 2157
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2260.879 ; gain = 0.000 ; free physical = 124 ; free virtual = 2158
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:01:19 . Memory (MB): peak = 2260.879 ; gain = 504.980 ; free physical = 190 ; free virtual = 2237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:01:19 . Memory (MB): peak = 2260.879 ; gain = 504.980 ; free physical = 189 ; free virtual = 2237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/synth_5/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M/U0. (constraint file  /home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/synth_5/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PmodMIC3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/interface_DAC8551_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FIR_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FIR_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/melangeur_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FIR_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FIR_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gainNvoies_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pmod_audio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pmod_audio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/capteurDistanceUltra_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:20 . Memory (MB): peak = 2260.879 ; gain = 504.980 ; free physical = 180 ; free virtual = 2233
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'entree_audio1_C_reg' and it is trimmed from '24' to '12' bits. [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1525/audio_pwm.vhd:63]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'masque_neg_reg' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1611/entre_micro.vhd:90]
WARNING: [Synth 8-327] inferring latch for variable 'masque_pos_reg' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/1611/entre_micro.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'SCLK_reg' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d681/DAC16bits.v:148]
WARNING: [Synth 8-327] inferring latch for variable 'audio_out_reg' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/d681/DAC16bits.v:147]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:01:24 . Memory (MB): peak = 2260.879 ; gain = 504.980 ; free physical = 157 ; free virtual = 2230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 5     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 18    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 5     
	               48 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 63    
	               16 Bit    Registers := 16    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 11    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 21    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 148   
+---Multipliers : 
	                32x32  Multipliers := 4     
	                16x32  Multipliers := 4     
+---RAMs : 
	               1K Bit         RAMs := 8     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 5     
	   8 Input     64 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 60    
	   8 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 39    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   3 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 19    
	   8 Input      8 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 27    
	   8 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 251   
	   8 Input      1 Bit        Muxes := 43    
	   6 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module echantillonneurRAM_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module echantillonneurRAM_2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module firRAM_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 9     
Module FIR_RAM_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 4     
Module FIR_RAM_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 4     
Module entre_micro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 7     
Module piloteHC_SR04 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module capteurDistanceUltrason_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module gain 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module gainNvoies_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 4     
Module interface_DAC16bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 6     
Module melangeur 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module interfaceCodec 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pmod_audio_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module processing_system7_v5_5_processing_system7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_20_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_21_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_21_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_crossbar_v2_1_21_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg' and it is trimmed from '8' to '6' bits. [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:114]
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg' and it is trimmed from '8' to '6' bits. [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:114]
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg' and it is trimmed from '8' to '6' bits. [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:114]
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg' and it is trimmed from '8' to '6' bits. [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIRRAM_3.v:114]
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: Generating DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
DSP Report: operator inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1 is absorbed into DSP inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/gain.vhd:74]
DSP Report: Generating DSP multOp, operation Mode is: A2*B.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP audio_out_temp_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register audio_in_temp_reg is absorbed into DSP audio_out_temp_reg.
DSP Report: register audio_out_temp_reg is absorbed into DSP audio_out_temp_reg.
DSP Report: operator multOp is absorbed into DSP audio_out_temp_reg.
DSP Report: operator multOp is absorbed into DSP audio_out_temp_reg.
WARNING: [Synth 8-6014] Unused sequential element audio_out_temp_reg was removed.  [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/gain.vhd:74]
DSP Report: Generating DSP multOp, operation Mode is: A2*B.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP audio_out_temp_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register audio_in_temp_reg is absorbed into DSP audio_out_temp_reg.
DSP Report: register audio_out_temp_reg is absorbed into DSP audio_out_temp_reg.
DSP Report: operator multOp is absorbed into DSP audio_out_temp_reg.
DSP Report: operator multOp is absorbed into DSP audio_out_temp_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP audio_out_temp_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register audio_in_temp_reg is absorbed into DSP audio_out_temp_reg.
DSP Report: register audio_out_temp_reg is absorbed into DSP audio_out_temp_reg.
DSP Report: operator multOp is absorbed into DSP audio_out_temp_reg.
DSP Report: operator multOp is absorbed into DSP audio_out_temp_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B.
DSP Report: register multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP audio_out_temp_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register audio_in_temp_reg is absorbed into DSP audio_out_temp_reg.
DSP Report: register audio_out_temp_reg is absorbed into DSP audio_out_temp_reg.
DSP Report: operator multOp is absorbed into DSP audio_out_temp_reg.
DSP Report: operator multOp is absorbed into DSP audio_out_temp_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[0]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[1]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[2]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[3]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[4]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[5]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[6]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[7]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[8]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[9]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[10]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[11]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[12]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[13]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[14]' (FDE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_0/\inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[5]' (FDC) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_0/\inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[4] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_0/\inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_0/\inst/FIR_RAM_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[18]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[0]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[1]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[2]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[3]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[4]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[5]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[6]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[7]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[8]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[9]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[10]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[11]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[12]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[13]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[14]' (FDE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_1/\inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[5]' (FDC) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_1/\inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[4] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_1/\inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_1/\inst/FIR_RAM_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[18]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[0]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[1]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[2]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[3]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[4]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[5]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[6]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[7]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[8]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[9]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[10]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[11]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[12]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[13]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[14]' (FDE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_2/\inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[5]' (FDC) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_2/\inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[4] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_2/\inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_2/\inst/FIR_RAM_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[0]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[1]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[2]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[3]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[4]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[5]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[6]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[7]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[8]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[9]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[10]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[11]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[12]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[13]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[14]' (FDE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_3/\inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[5]' (FDC) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_3/\inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[4] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_3/\inst/FIR_RAM_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FIR_3/\inst/FIR_RAM_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v:445]
INFO: [Common 17-14] Message 'Synth 8-6858' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[0]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[0]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[1]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[1]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[2]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[2]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[3]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[3]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[4]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[4]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[5]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[5]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[6]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[6]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[7]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[7]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[8]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[8]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[9]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[9]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[10]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[10]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[11]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[11]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[12]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[12]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_pos_reg[13]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[13]' (LD) to 'design_1_i/PmodMIC3_0/U0/masque_neg_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/PmodMIC3_0/\U0/masque_pos_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/PmodMIC3_0/\U0/masque_neg_reg[15] )
INFO: [Synth 8-3332] Sequential element (U0/masque_neg_reg[15]) is unused and will be removed from module design_1_PmodMIC3_0_1.
INFO: [Synth 8-3332] Sequential element (U0/masque_pos_reg[15]) is unused and will be removed from module design_1_PmodMIC3_0_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/capteurDistanceUltra_0/\U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/capteurDistanceUltra_0/\U0/capteurDistanceUltrason_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/gainNvoies_0/\U0/gainNvoies_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/gainNvoies_0/\U0/gainNvoies_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/pmod_audio_0/\U0/pmod_audio_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/pmod_audio_0/\U0/pmod_audio_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/pmod_audio_0/\U0/pmod_audio_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/pmod_audio_1/\U0/pmod_audio_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/pmod_audio_1/\U0/pmod_audio_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/pmod_audio_1/\U0/pmod_audio_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:40 . Memory (MB): peak = 2260.879 ; gain = 504.980 ; free physical = 180 ; free virtual = 2180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/FIR_0 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_0 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg  | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_1 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_1 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg  | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_2 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_2 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg  | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_3 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_3 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg  | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_FIR_0_0 | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_0_0 | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_0_0 | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_0_0 | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_1_0 | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_1_0 | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_1_0 | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_1_0 | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_0_1 | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_0_1 | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_0_1 | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_0_1 | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_0_2 | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_0_2 | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_0_2 | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_FIR_0_2 | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gain             | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|gain             | (PCIN>>17)+A*B2 | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|gain             | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|gain             | (PCIN>>17)+A*B2 | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|gain             | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|gain             | (PCIN>>17)+A*B2 | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|gain             | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|gain             | (PCIN>>17)+A*B2 | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:55 . Memory (MB): peak = 2337.879 ; gain = 581.980 ; free physical = 152 ; free virtual = 1824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:58 . Memory (MB): peak = 2374.910 ; gain = 619.012 ; free physical = 164 ; free virtual = 1796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/FIR_0 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_0 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg  | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_1 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_1 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg  | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_2 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_2 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg  | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_3 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/FIR_3 | inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg  | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:02:04 . Memory (MB): peak = 2382.918 ; gain = 627.020 ; free physical = 153 ; free virtual = 1776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \U0/gainNvoies_v1_0_S00_AXI_inst/slv_reg1 [15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:02:09 . Memory (MB): peak = 2385.887 ; gain = 629.988 ; free physical = 212 ; free virtual = 1843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:02:09 . Memory (MB): peak = 2385.887 ; gain = 629.988 ; free physical = 211 ; free virtual = 1843
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:02:10 . Memory (MB): peak = 2385.887 ; gain = 629.988 ; free physical = 204 ; free virtual = 1839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:02:10 . Memory (MB): peak = 2385.887 ; gain = 629.988 ; free physical = 204 ; free virtual = 1839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:02:10 . Memory (MB): peak = 2385.887 ; gain = 629.988 ; free physical = 200 ; free virtual = 1839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:02:10 . Memory (MB): peak = 2385.887 ; gain = 629.988 ; free physical = 200 ; free virtual = 1838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     4|
|3     |CARRY4    |   206|
|4     |DSP48E1   |    20|
|5     |DSP48E1_1 |     4|
|6     |LUT1      |    95|
|7     |LUT2      |  1042|
|8     |LUT3      |   312|
|9     |LUT4      |   413|
|10    |LUT5      |   265|
|11    |LUT6      |   497|
|12    |PS7       |     1|
|13    |RAMB18E1  |     8|
|14    |SRL16     |     1|
|15    |SRL16E    |    18|
|16    |SRLC32E   |    47|
|17    |FDCE      |   116|
|18    |FDR       |     8|
|19    |FDRE      |  2355|
|20    |FDSE      |    29|
|21    |LD        |     2|
|22    |IBUF      |     6|
|23    |OBUF      |    15|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                           |Module                                                         |Cells |
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                |                                                               |  5594|
|2     |  design_1_i                                       |design_1                                                       |  5573|
|3     |    FIR_0                                          |design_1_FIR_0_0                                               |   483|
|4     |      inst                                         |FIR_RAM_v1_0_19                                                |   483|
|5     |        FIR_RAM_v1_0_S00_AXI_inst                  |FIR_RAM_v1_0_S00_AXI_20                                        |   483|
|6     |          filtre                                   |firRAM_3_21                                                    |   335|
|7     |            RAMAudio                               |echantillonneurRAM_2_22                                        |    34|
|8     |            RAMCoef                                |echantillonneurRAM_2__parameterized0_23                        |    34|
|9     |    FIR_1                                          |design_1_FIR_1_0                                               |   483|
|10    |      inst                                         |FIR_RAM_v1_0__parameterized0                                   |   483|
|11    |        FIR_RAM_v1_0_S00_AXI_inst                  |FIR_RAM_v1_0_S00_AXI__parameterized0                           |   483|
|12    |          filtre                                   |firRAM_3_16                                                    |   335|
|13    |            RAMAudio                               |echantillonneurRAM_2_17                                        |    34|
|14    |            RAMCoef                                |echantillonneurRAM_2__parameterized0_18                        |    34|
|15    |    FIR_2                                          |design_1_FIR_0_1                                               |   483|
|16    |      inst                                         |FIR_RAM_v1_0_11                                                |   483|
|17    |        FIR_RAM_v1_0_S00_AXI_inst                  |FIR_RAM_v1_0_S00_AXI_12                                        |   483|
|18    |          filtre                                   |firRAM_3_13                                                    |   335|
|19    |            RAMAudio                               |echantillonneurRAM_2_14                                        |    34|
|20    |            RAMCoef                                |echantillonneurRAM_2__parameterized0_15                        |    34|
|21    |    FIR_3                                          |design_1_FIR_0_2                                               |   483|
|22    |      inst                                         |FIR_RAM_v1_0                                                   |   483|
|23    |        FIR_RAM_v1_0_S00_AXI_inst                  |FIR_RAM_v1_0_S00_AXI                                           |   483|
|24    |          filtre                                   |firRAM_3                                                       |   335|
|25    |            RAMAudio                               |echantillonneurRAM_2                                           |    34|
|26    |            RAMCoef                                |echantillonneurRAM_2__parameterized0                           |    34|
|27    |    PmodMIC3_0                                     |design_1_PmodMIC3_0_1                                          |   221|
|28    |      U0                                           |entre_micro                                                    |   221|
|29    |    capteurDistanceUltra_0                         |design_1_capteurDistanceUltra_0_0                              |   344|
|30    |      U0                                           |capteurDistanceUltrason_v1_0                                   |   344|
|31    |        capteurDistanceUltrason_v1_0_S00_AXI_inst  |capteurDistanceUltrason_v1_0_S00_AXI                           |   344|
|32    |          capteur_inst                             |piloteHC_SR04                                                  |   299|
|33    |    gainNvoies_0                                   |design_1_gainNvoies_0_0                                        |    92|
|34    |      U0                                           |gainNvoies_v1_0                                                |    92|
|35    |        gainNvoies_v1_0_S00_AXI_inst               |gainNvoies_v1_0_S00_AXI                                        |    88|
|36    |          gain1_inst                               |gain                                                           |    11|
|37    |          gain2_inst                               |gain_8                                                         |    10|
|38    |          gain3_inst                               |gain_9                                                         |    10|
|39    |          gain4_inst                               |gain_10                                                        |    10|
|40    |    interface_DAC8551_1                            |design_1_interface_DAC8551_1_0                                 |    54|
|41    |      inst                                         |interface_DAC16bits                                            |    54|
|42    |    melangeur_0                                    |design_1_melangeur_0_1                                         |   220|
|43    |      U0                                           |melangeur                                                      |   220|
|44    |    pmod_audio_0                                   |design_1_pmod_audio_0_0                                        |   411|
|45    |      U0                                           |pmod_audio_v1_0_5                                              |   411|
|46    |        pmod_audio_v1_0_S00_AXI_inst               |pmod_audio_v1_0_S00_AXI_6                                      |   411|
|47    |          interfaceCodec_inst                      |interfaceCodec_7                                               |   177|
|48    |    pmod_audio_1                                   |design_1_pmod_audio_0_1                                        |   411|
|49    |      U0                                           |pmod_audio_v1_0                                                |   411|
|50    |        pmod_audio_v1_0_S00_AXI_inst               |pmod_audio_v1_0_S00_AXI                                        |   411|
|51    |          interfaceCodec_inst                      |interfaceCodec                                                 |   177|
|52    |    processing_system7_0                           |design_1_processing_system7_0_0                                |   209|
|53    |      inst                                         |processing_system7_v5_5_processing_system7                     |   209|
|54    |    ps7_0_axi_periph                               |design_1_ps7_0_axi_periph_0                                    |  1613|
|55    |      xbar                                         |design_1_xbar_0                                                |   473|
|56    |        inst                                       |axi_crossbar_v2_1_21_axi_crossbar                              |   473|
|57    |          \gen_sasd.crossbar_sasd_0                |axi_crossbar_v2_1_21_crossbar_sasd                             |   473|
|58    |            addr_arbiter_inst                      |axi_crossbar_v2_1_21_addr_arbiter_sasd                         |   158|
|59    |            \gen_decerr.decerr_slave_inst          |axi_crossbar_v2_1_21_decerr_slave                              |    15|
|60    |            reg_slice_r                            |axi_register_slice_v2_1_20_axic_register_slice__parameterized7 |   249|
|61    |            splitter_ar                            |axi_crossbar_v2_1_21_splitter__parameterized0                  |     4|
|62    |            splitter_aw                            |axi_crossbar_v2_1_21_splitter                                  |    18|
|63    |      s00_couplers                                 |s00_couplers_imp_UYSKKA                                        |  1140|
|64    |        auto_pc                                    |design_1_auto_pc_0                                             |  1140|
|65    |          inst                                     |axi_protocol_converter_v2_1_20_axi_protocol_converter          |  1140|
|66    |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_20_b2s                             |  1140|
|67    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_20_b2s_ar_channel                  |   177|
|68    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm                  |    32|
|69    |                cmd_translator_0                   |axi_protocol_converter_v2_1_20_b2s_cmd_translator_2            |   133|
|70    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_20_b2s_incr_cmd_3                  |    67|
|71    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_4                  |    61|
|72    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_20_b2s_r_channel                   |    92|
|73    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 |    50|
|74    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 |    28|
|75    |              SI_REG                               |axi_register_slice_v2_1_20_axi_register_slice                  |   636|
|76    |                \ar.ar_pipe                        |axi_register_slice_v2_1_20_axic_register_slice                 |   219|
|77    |                \aw.aw_pipe                        |axi_register_slice_v2_1_20_axic_register_slice_1               |   223|
|78    |                \b.b_pipe                          |axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |    48|
|79    |                \r.r_pipe                          |axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |   146|
|80    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_20_b2s_aw_channel                  |   173|
|81    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm                  |    16|
|82    |                cmd_translator_0                   |axi_protocol_converter_v2_1_20_b2s_cmd_translator              |   141|
|83    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_20_b2s_incr_cmd                    |    64|
|84    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_20_b2s_wrap_cmd                    |    73|
|85    |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_20_b2s_b_channel                   |    60|
|86    |                bid_fifo_0                         |axi_protocol_converter_v2_1_20_b2s_simple_fifo                 |    26|
|87    |                bresp_fifo_0                       |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 |    10|
|88    |    rst_ps7_0_100M                                 |design_1_rst_ps7_0_100M_0                                      |    66|
|89    |      U0                                           |proc_sys_reset                                                 |    66|
|90    |        EXT_LPF                                    |lpf                                                            |    23|
|91    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                       |     6|
|92    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                     |     6|
|93    |        SEQ                                        |sequence_psr                                                   |    38|
|94    |          SEQ_COUNTER                              |upcnt_n                                                        |    13|
+------+---------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:02:10 . Memory (MB): peak = 2385.887 ; gain = 629.988 ; free physical = 200 ; free virtual = 1838
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 480 critical warnings and 245 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:43 . Memory (MB): peak = 2385.887 ; gain = 523.191 ; free physical = 269 ; free virtual = 1908
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:02:10 . Memory (MB): peak = 2385.895 ; gain = 629.988 ; free physical = 268 ; free virtual = 1908
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2385.895 ; gain = 0.000 ; free physical = 240 ; free virtual = 1892
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.895 ; gain = 0.000 ; free physical = 131 ; free virtual = 1820
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDR => FDRE: 8 instances
  LD => LDCE (inverted pins: G): 2 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
456 Infos, 162 Warnings, 200 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:02:46 . Memory (MB): peak = 2385.895 ; gain = 844.398 ; free physical = 425 ; free virtual = 2120
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.895 ; gain = 0.000 ; free physical = 419 ; free virtual = 2117
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/synth_5/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2409.898 ; gain = 24.004 ; free physical = 385 ; free virtual = 2111
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.898 ; gain = 0.000 ; free physical = 428 ; free virtual = 2179
INFO: [Common 17-206] Exiting Vivado at Tue Mar 31 23:26:21 2020...
