var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[105.546, 75.7111, 37.9977, 33.3579, 67.6548], "total":[619716, 649305, 905, 1027, 1358], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[6577, 8915, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:72 (_ALoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:74 (_AFeeder_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:75 (_BLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:77 (_BFeeder_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:78 (_Out_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_AFeeder", "compute_units":1, "type":"function", "total_percent":[3.78133, 2.27317, 1.69757, 3.83339, 0], "total_kernel_resources":[11422, 29008, 104, 0, 400], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:155)\\n - \'_124\' (a.cl:282)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":155}], [{"filename":"a.cl", "line":282}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_in_v_temp\' (a.cl:154)\\n - \'_55\' (a.cl:201)\\n - \'_AFeeder_value_shreg\' (a.cl:152)", "type":"resource", "data":[254, 1318, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":152}], [{"filename":"a.cl", "line":154}], [{"filename":"a.cl", "line":201}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 64 and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:151)", "type":"resource", "data":[2296, 11576, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":151}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 64 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 64 width by 1 depth"}]}, {"name":"a.cl:156 (_AFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"a.cl", "line":156}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"128 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n65536B requested,\\n65536B implemented."}]}, {"name":"kernel_AFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:156", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":156}]]}, {"name":"a.cl:167", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":167}]]}]}]}, {"name":"kernel_AFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[972, 7696, 0, 0, 192], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[972, 7696, 0, 0, 192]}]}, {"name":"Feedback", "type":"resource", "data":[80, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:154", "type":"resource", "data":[15, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":154}]]}, {"name":"a.cl:155", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":155}]]}, {"name":"a.cl:277", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 208], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[512, 512, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"64-bit Select", "type":"resource", "count":8, "data":[512, 512, 0, 0, 0]}]}, {"name":"a.cl:154", "type":"resource", "data":[486, 384, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":154}]], "children":[{"name":"64-bit Select", "type":"resource", "count":8, "data":[486, 384, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:176", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":176}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:213", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":213}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:220", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":220}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:224", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":224}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:242", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":242}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"156"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:249", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":249}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:265", "type":"resource", "data":[2128, 4168, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":265}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"156"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:274", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:277", "type":"resource", "data":[3483, 3074, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]], "children":[{"name":"64-bit Select", "type":"resource", "count":56, "data":[3480, 3072, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":282}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_ALoader", "compute_units":1, "type":"function", "total_percent":[1.00289, 0.662336, 0.404728, 0.626613, 0.131752], "total_kernel_resources":[4239, 6916, 17, 1.5, 71], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"103"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:93)\\n - \'_ALoader_s0_k\' (a.cl:100)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}], [{"filename":"a.cl", "line":100}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:93)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:96)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:100)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":100}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_ALoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[40, 194, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 94, 0, 0, 0]}, {"name":"a.cl:90", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":90}]]}, {"name":"a.cl:93", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]]}, {"name":"a.cl:96", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:93", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:96", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:143", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":143}]]}]}]}, {"name":"kernel_ALoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 204, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 204, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:93", "type":"resource", "data":[23.6667, 79, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:93", "type":"resource", "data":[159, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:96", "type":"resource", "data":[133, 33, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:99", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":99}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:100", "type":"resource", "data":[68, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":100}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:124", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":124}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 104, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 104, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 136, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:100", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":100}]]}, {"name":"a.cl:124", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]]}, {"name":"a.cl:93", "type":"resource", "data":[13.3333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]]}, {"name":"a.cl:96", "type":"resource", "data":[25, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]]}, {"name":"a.cl:99", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":99}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:96", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:109", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 207, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 207, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[88, 183, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:100", "type":"resource", "data":[22.8, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":100}]]}, {"name":"a.cl:109", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]]}, {"name":"a.cl:124", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]]}, {"name":"a.cl:93", "type":"resource", "data":[14.1333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]]}, {"name":"a.cl:96", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]]}, {"name":"a.cl:99", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":99}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 18], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:100", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":100}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:110", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:111", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":111}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:114", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":114}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 337, 2, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 337, 2, 0, 12]}]}, {"name":"Feedback", "type":"resource", "data":[168, 339, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:100", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":100}]]}, {"name":"a.cl:103", "type":"resource", "data":[40, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]]}, {"name":"a.cl:105", "type":"resource", "data":[16, 44, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":105}]]}, {"name":"a.cl:107", "type":"resource", "data":[16, 44, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]]}, {"name":"a.cl:109", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]]}, {"name":"a.cl:114", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":114}]]}, {"name":"a.cl:124", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]]}, {"name":"a.cl:93", "type":"resource", "data":[13.3333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]]}, {"name":"a.cl:96", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]]}, {"name":"a.cl:99", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":99}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[408, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"64-bit Select", "type":"resource", "count":8, "data":[408, 0, 0, 0, 0]}]}, {"name":"a.cl:100", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":100}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:103", "type":"resource", "data":[73.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:105", "type":"resource", "data":[87, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":105}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":4, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:107", "type":"resource", "data":[56, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:114", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":114}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:122", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":122}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:123", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":123}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:124", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:125", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":125}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:135", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":135}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BFeeder", "compute_units":1, "type":"function", "total_percent":[1.76284, 1.01276, 0.827364, 1.9167, 0], "total_kernel_resources":[5493, 14138, 52, 0, 158], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_BFeeder_cycle_temp\' (a.cl:359)\\n - \'_243\' (a.cl:485)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":359}], [{"filename":"a.cl", "line":485}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:356)\\n - \'_BFeeder_in_v_temp\' (a.cl:358)\\n - \'_175\' (a.cl:405)", "type":"resource", "data":[89, 673, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":356}], [{"filename":"a.cl", "line":358}], [{"filename":"a.cl", "line":405}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 64 and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:355)", "type":"resource", "data":[1016, 5272, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":355}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"32 registers of width 64 and depth 1"}, {"type":"brief", "text":"Register,\\n32 regs, 64 width by 1 depth"}]}, {"name":"a.cl:360 (_BFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 52, 0, 0], "debug":[[{"filename":"a.cl", "line":360}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 4 reads and 4 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n65536B requested,\\n65536B implemented."}]}, {"name":"kernel_BFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:360", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":360}]]}, {"name":"a.cl:371", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":371}]]}]}]}, {"name":"kernel_BFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[249, 4335, 0, 0, 52], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[249, 4335, 0, 0, 52]}]}, {"name":"Feedback", "type":"resource", "data":[48, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:358", "type":"resource", "data":[15, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":358}]]}, {"name":"a.cl:359", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":359}]]}, {"name":"a.cl:480", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":480}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[512, 512, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"64-bit Select", "type":"resource", "count":8, "data":[512, 512, 0, 0, 0]}]}, {"name":"a.cl:358", "type":"resource", "data":[421, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":358}]], "children":[{"name":"64-bit Select", "type":"resource", "count":8, "data":[421, 64, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:380", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":380}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:417", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":417}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:424", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":424}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:428", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":428}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:446", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":446}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"360"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:453", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":453}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:468", "type":"resource", "data":[1064, 2084, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":468}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[1064, 2084, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"360"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:477", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":477}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:480", "type":"resource", "data":[1435, 1026, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":480}]], "children":[{"name":"64-bit Select", "type":"resource", "count":24, "data":[1432, 1024, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:485", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":485}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BLoader", "compute_units":1, "type":"function", "total_percent":[1.06205, 0.711493, 0.42088, 0.626613, 0.131752], "total_kernel_resources":[4339, 7192, 17, 1.5, 87], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"307"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:297)\\n - \'_BLoader_s0_k\' (a.cl:304)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}], [{"filename":"a.cl", "line":304}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:297)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:300)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:304)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_BLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[40, 194, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 94, 0, 0, 0]}, {"name":"a.cl:294", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}]]}, {"name":"a.cl:297", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]]}, {"name":"a.cl:300", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:297", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:300", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:347", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":347}]]}]}]}, {"name":"kernel_BLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 236, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 236, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 144, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:297", "type":"resource", "data":[40.6667, 144, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:297", "type":"resource", "data":[159, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:300", "type":"resource", "data":[133, 33, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:303", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":303}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:304", "type":"resource", "data":[68, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[29, 65, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[29, 65, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[66, 139, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:297", "type":"resource", "data":[13.3333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]]}, {"name":"a.cl:300", "type":"resource", "data":[26, 52, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]]}, {"name":"a.cl:302", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":302}]]}, {"name":"a.cl:303", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":303}]]}, {"name":"a.cl:304", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:300", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:313", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:328", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":328}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 239, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 239, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[96, 219, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:297", "type":"resource", "data":[14.1333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]]}, {"name":"a.cl:300", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]]}, {"name":"a.cl:302", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":302}]]}, {"name":"a.cl:303", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":303}]]}, {"name":"a.cl:304", "type":"resource", "data":[22.8, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]]}, {"name":"a.cl:313", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]]}, {"name":"a.cl:328", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":328}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 21], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:304", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:314", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":314}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:315", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":315}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:318", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":318}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[83, 370, 2, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[83, 370, 2, 0, 14]}]}, {"name":"Feedback", "type":"resource", "data":[180, 387, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:297", "type":"resource", "data":[14.3333, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]]}, {"name":"a.cl:300", "type":"resource", "data":[25, 50, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]]}, {"name":"a.cl:302", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":302}]]}, {"name":"a.cl:303", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":303}]]}, {"name":"a.cl:304", "type":"resource", "data":[21, 15.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]]}, {"name":"a.cl:307", "type":"resource", "data":[40, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":307}]]}, {"name":"a.cl:309", "type":"resource", "data":[16, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]]}, {"name":"a.cl:311", "type":"resource", "data":[16, 43, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":311}]]}, {"name":"a.cl:313", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]]}, {"name":"a.cl:318", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":318}]]}, {"name":"a.cl:328", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":328}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[408, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"64-bit Select", "type":"resource", "count":8, "data":[408, 0, 0, 0, 0]}]}, {"name":"a.cl:304", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:307", "type":"resource", "data":[73.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":307}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:309", "type":"resource", "data":[90, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:311", "type":"resource", "data":[55, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":311}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:318", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":318}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:326", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":326}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:327", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":327}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:328", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":328}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:329", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":329}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:339", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[69.8806, 53.913, 22.2598, 4.71802, 67.4572], "total_kernel_resources":[449053, 380376, 128, 1024, 579], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"522"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_260\' (a.cl:567)\\n - \'_265\' (a.cl:579)\\n - \'_267\' (a.cl:582)\\n - \'_AFeeder_channel_array\' (a.cl:496)", "type":"resource", "data":[448, 4352, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":496}], [{"filename":"a.cl", "line":567}], [{"filename":"a.cl", "line":579}], [{"filename":"a.cl", "line":582}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 64 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 64 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_269\' (a.cl:586)\\n - \'_274\' (a.cl:598)\\n - \'_276\' (a.cl:601)\\n - \'_BFeeder_channel_array\' (a.cl:495)", "type":"resource", "data":[356, 2692, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}], [{"filename":"a.cl", "line":586}], [{"filename":"a.cl", "line":598}], [{"filename":"a.cl", "line":601}]], "details":[{"type":"text", "text":"Type: Shift Register (32 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 64 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 64 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_i\' (a.cl:512)\\n - \'_X_s0_k\' (a.cl:519)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}], [{"filename":"a.cl", "line":519}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:507)\\n - \'_327\' (a.cl:695)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":507}], [{"filename":"a.cl", "line":695}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (a.cl:499)\\n - \'_340\' (a.cl:723)", "type":"resource", "data":[28, 272, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":499}], [{"filename":"a.cl", "line":723}]], "details":[{"type":"text", "text":"Type: Shift Register (4 or fewer tap points)"}, {"type":"text", "text":"4 registers of width 64 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n4 regs, 64 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:498)\\n - \'_284\' (a.cl:616)", "type":"resource", "data":[224, 384, 64, 0, 0], "debug":[[{"filename":"a.cl", "line":498}], [{"filename":"a.cl", "line":616}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 8 and depth 1"}, {"type":"text", "text":"32 registers of width 64 and depth 128"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 8 width by 1 depth,\\n32 regs, 64 width by 128 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i\' (a.cl:512)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_j\' (a.cl:515)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":515}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:519)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":519}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:506)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:499)", "type":"resource", "data":[196, 336, 56, 0, 0], "debug":[[{"filename":"a.cl", "line":499}]], "details":[{"type":"text", "text":"Type: Shift Register (56 or fewer tap points)"}, {"type":"text", "text":"28 registers of width 8 and depth 1"}, {"type":"text", "text":"28 registers of width 64 and depth 128"}, {"type":"brief", "text":"Shift Register,\\n28 regs, 8 width by 1 depth,\\n28 regs, 64 width by 128 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 257, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 94, 0, 0, 0]}, {"name":"a.cl:510", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":510}]]}, {"name":"a.cl:512", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}]]}, {"name":"a.cl:517", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":517}]]}, {"name":"a.cl:650", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":650}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:512", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:650", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":650}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:738", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":738}]]}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 115, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"a.cl:495", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]]}, {"name":"a.cl:506", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]]}, {"name":"a.cl:512", "type":"resource", "data":[28.6667, 115, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:495", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:506", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:512", "type":"resource", "data":[173, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:515", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":515}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[65, 627, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 627, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[133, 374, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8.73333, 33.6667, 0, 0, 0]}, {"name":"a.cl:495", "type":"resource", "data":[33.2, 137, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]]}, {"name":"a.cl:506", "type":"resource", "data":[26, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]]}, {"name":"a.cl:512", "type":"resource", "data":[40.6667, 82.3333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}]]}, {"name":"a.cl:515", "type":"resource", "data":[24, 20, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":515}]]}, {"name":"a.cl:554", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":554}]]}, {"name":"a.cl:586", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":586}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[10.8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":2, "data":[10.8, 0, 0, 0, 0]}]}, {"name":"a.cl:495", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:506", "type":"resource", "data":[21.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:515", "type":"resource", "data":[209.5, 33, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":515}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:518", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":518}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:519", "type":"resource", "data":[112, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":519}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[70, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:554", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":554}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:586", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":586}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 374, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 374, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[161, 289, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.26667, 12, 0, 0, 0]}, {"name":"a.cl:495", "type":"resource", "data":[16.2, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]]}, {"name":"a.cl:506", "type":"resource", "data":[13, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]]}, {"name":"a.cl:512", "type":"resource", "data":[29.7333, 39, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}]]}, {"name":"a.cl:515", "type":"resource", "data":[44, 27.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":515}]]}, {"name":"a.cl:518", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":518}]]}, {"name":"a.cl:519", "type":"resource", "data":[38.4, 74.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":519}]]}, {"name":"a.cl:554", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":554}]]}, {"name":"a.cl:586", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":586}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 30], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:519", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":519}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:522", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":522}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:606", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":606}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:651", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":651}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[34691, 358779, 1, 0, 486], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34691, 358779, 1, 0, 486]}]}, {"name":"Feedback", "type":"resource", "data":[1402, 1335, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[550.133, 389.733, 0, 0, 0]}, {"name":"a.cl:495", "type":"resource", "data":[40, 115.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]]}, {"name":"a.cl:496", "type":"resource", "data":[32, 64, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":496}]]}, {"name":"a.cl:498", "type":"resource", "data":[136, 80, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]]}, {"name":"a.cl:499", "type":"resource", "data":[121.667, 75.3333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":499}]]}, {"name":"a.cl:506", "type":"resource", "data":[29.6, 133.2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]]}, {"name":"a.cl:507", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":507}]]}, {"name":"a.cl:512", "type":"resource", "data":[29.3333, 39, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}]]}, {"name":"a.cl:515", "type":"resource", "data":[44, 27.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":515}]]}, {"name":"a.cl:518", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":518}]]}, {"name":"a.cl:519", "type":"resource", "data":[48, 45.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":519}]]}, {"name":"a.cl:522", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":522}]]}, {"name":"a.cl:524", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":524}]]}, {"name":"a.cl:526", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]]}, {"name":"a.cl:554", "type":"resource", "data":[8, 11.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":554}]]}, {"name":"a.cl:557", "type":"resource", "data":[8, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":557}]]}, {"name":"a.cl:567", "type":"resource", "data":[8, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":567}]]}, {"name":"a.cl:586", "type":"resource", "data":[8, 11.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":586}]]}, {"name":"a.cl:606", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":606}]]}, {"name":"a.cl:636", "type":"resource", "data":[136.667, 81.3333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":636}]]}, {"name":"a.cl:651", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":651}]]}, {"name":"a.cl:724", "type":"resource", "data":[119, 70, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":724}]]}, {"name":"a.cl:730", "type":"resource", "data":[1.6, 7.2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":730}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[20, 14, 7, 0, 23], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[79695, 2917, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"\'Count leading zeros\' Function Call", "type":"resource", "count":128, "data":[2176, 0, 0, 0, 0]}, {"name":"1-bit And", "type":"resource", "count":323, "data":[323, 64, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":324, "data":[324, 93, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":448, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit And", "type":"resource", "count":1280, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":320, "data":[9216, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":576, "data":[2500, 68, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":256, "data":[5760, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1664, "data":[20864, 2432, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":128, "data":[7296, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":512, "data":[1412, 260, 0, 0, 0]}, {"name":"64-bit Integer Subtract", "type":"resource", "count":64, "data":[4160, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":640, "data":[25408, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[2900.4, 128, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":6, "data":[31.2, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":6, "data":[4, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[1.2, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":208, "data":[2474, 128, 0, 0, 0]}, {"name":"8-bit Integer Subtract", "type":"resource", "count":120, "data":[270, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":240, "data":[120, 0, 0, 0, 0]}]}, {"name":"a.cl:495", "type":"resource", "data":[555.267, 42.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]], "children":[{"name":"4-bit Select", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":32, "data":[552.667, 42.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:496", "type":"resource", "data":[952, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":496}]], "children":[{"name":"64-bit Select", "type":"resource", "count":64, "data":[952, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:498", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]], "children":[{"name":"8-bit Integer Subtract", "type":"resource", "count":32, "data":[72, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":64, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:499", "type":"resource", "data":[91, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":499}]], "children":[{"name":"8-bit Integer Subtract", "type":"resource", "count":28, "data":[63, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":56, "data":[28, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:506", "type":"resource", "data":[88.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[88.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:515", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":515}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:518", "type":"resource", "data":[0.833333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":518}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:519", "type":"resource", "data":[2, 0.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":519}]], "children":[{"name":"1-bit Or", "type":"resource", "count":5, "data":[2, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:522", "type":"resource", "data":[71, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":522}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[3, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:524", "type":"resource", "data":[114, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":524}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[65, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:526", "type":"resource", "data":[89, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[65, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:554", "type":"resource", "data":[148.267, 42.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":554}]], "children":[{"name":"4-bit Select", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":16, "data":[144.667, 42.6667, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:557", "type":"resource", "data":[341, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":557}]], "children":[{"name":"64-bit Select", "type":"resource", "count":40, "data":[340, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:567", "type":"resource", "data":[340, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":567}]], "children":[{"name":"64-bit Select", "type":"resource", "count":40, "data":[340, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:586", "type":"resource", "data":[147.267, 42.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":586}]], "children":[{"name":"4-bit Select", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":16, "data":[144.667, 42.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:607", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":607}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:617", "type":"resource", "data":[1632, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":617}]], "children":[{"name":"64-bit Select", "type":"resource", "count":32, "data":[1632, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:628", "type":"resource", "data":[143471, 395, 0, 1024, 0], "debug":[[{"filename":"a.cl", "line":628}]], "children":[{"name":"1-bit And", "type":"resource", "count":512, "data":[512, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":512, "data":[12032, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1024, "data":[1135, 111, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":512, "data":[256, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":512, "data":[5888, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":256, "data":[3584, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":1024, "data":[2304, 28, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":1280, "data":[8704, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":2048, "data":[77568, 0, 0, 0, 0]}, {"name":"64-bit Xor", "type":"resource", "count":256, "data":[3072, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":256, "data":[256, 256, 0, 0, 0]}, {"name":"8-bit Or", "type":"resource", "count":256, "data":[256, 0, 0, 0, 0]}, {"name":"unsigned 64-bit x unsigned 64-bit to 108-bit Integer Multiply", "type":"resource", "count":256, "data":[27904, 0, 0, 1024, 0]}], "replace_name":"true"}, {"name":"a.cl:629", "type":"resource", "data":[175970, 3778, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":629}]], "children":[{"name":"\'Count leading zeros\' Function Call", "type":"resource", "count":128, "data":[2176, 0, 0, 0, 0]}, {"name":"1-bit And", "type":"resource", "count":704, "data":[704, 226, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":832, "data":[832, 32, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":192, "data":[192, 32, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":320, "data":[34, 34, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":384, "data":[10112, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1920, "data":[23232, 1054, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":512, "data":[10752, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":640, "data":[768, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1856, "data":[17984, 2048, 0, 0, 0]}, {"name":"64-bit And", "type":"resource", "count":2816, "data":[8384, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":384, "data":[22080, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":1216, "data":[2432, 352, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":256, "data":[7424, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1792, "data":[52928, 0, 0, 0, 0]}, {"name":"64-bit Xor", "type":"resource", "count":576, "data":[15936, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:636", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":636}]], "children":[{"name":"8-bit Integer Subtract", "type":"resource", "count":32, "data":[72, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":64, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:647", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":647}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:652", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":652}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:653", "type":"resource", "data":[1632, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":653}]], "children":[{"name":"64-bit Select", "type":"resource", "count":32, "data":[1632, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:665", "type":"resource", "data":[43, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":665}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:669", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":669}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[0.666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:671", "type":"resource", "data":[1.16667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":671}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.16667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:674", "type":"resource", "data":[1.16667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":674}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.16667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:675", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":675}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:696", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":696}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:697", "type":"resource", "data":[35.8333, 1.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":697}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:701", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":701}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:724", "type":"resource", "data":[91, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":724}]], "children":[{"name":"8-bit Integer Subtract", "type":"resource", "count":28, "data":[63, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":56, "data":[28, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:730", "type":"resource", "data":[43.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":730}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[10.4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.726395, 0.440075, 0.323502, 0, 0], "total_kernel_resources":[2700, 5528, 0, 0, 53], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:746)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":746}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:749)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":749}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:752)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:749", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":749}]]}, {"name":"a.cl:752", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:749", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":749}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:752", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:773", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":773}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:746", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":746}]]}, {"name":"a.cl:749", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":749}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:746", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":746}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:749", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":749}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:746", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":746}]]}, {"name":"a.cl:749", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":749}]]}, {"name":"a.cl:752", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:746", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":746}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:752", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:755", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 167, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 167, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[112, 211, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 44.3333, 0, 0, 0]}, {"name":"a.cl:746", "type":"resource", "data":[16, 44.3333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":746}]]}, {"name":"a.cl:749", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":749}]]}, {"name":"a.cl:752", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]]}, {"name":"a.cl:755", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]]}, {"name":"a.cl:766", "type":"resource", "data":[16, 44.3333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":766}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[47.6667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[43.3333, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":3, "data":[3.33333, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:746", "type":"resource", "data":[47.6667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":746}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[43.3333, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":3, "data":[3.33333, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:752", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:755", "type":"resource", "data":[11.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:757", "type":"resource", "data":[39, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":757}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:759", "type":"resource", "data":[40, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:761", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":761}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:764", "type":"resource", "data":[349, 2436, 0, 0, 31], "debug":[[{"filename":"a.cl", "line":764}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:766", "type":"resource", "data":[79.6667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":766}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":5, "data":[43.3333, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":3, "data":[3.33333, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[6577,8915,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":72}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:72 (_ALoader_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"a.cl","line":74}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:74 (_AFeeder_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":75}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:75 (_BLoader_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"a.cl","line":77}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:77 (_BFeeder_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":78}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:78 (_Out_channel)","type":"resource"}],"data":[55,22302,188,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[112,27,0,0,208],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:155)\\n - \'_124\' (a.cl:282)","type":"resource"},{"data":[254,1318,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 64 and depth 1","type":"text"},{"text":"Register,\\n8 regs, 64 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_in_v_temp\' (a.cl:154)\\n - \'_55\' (a.cl:201)\\n - \'_AFeeder_value_shreg\' (a.cl:152)","type":"resource"},{"data":[2296,11576,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 64 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:151)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"512 bits","Implemented size":"65536 bytes","Number of banks":"8 (banked on bits 6, 7, 8)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n65536B requested,\\n65536B implemented.","type":"brief"}],"name":"a.cl:156 (_AFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[972,7696,0,0,192],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":8,"data":[512,512,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Select","type":"resource"}],"data":[1484,8208,0,0,192],"name":"No Source Line","type":"resource"},{"children":[{"count":8,"data":[486,384,0,0,0],"debug":[[{"filename":"a.cl","line":154}]],"name":"64-bit Select","type":"resource"}],"data":[486,384,0,0,0],"debug":[[{"filename":"a.cl","line":154}]],"name":"a.cl:154","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":176}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":176}]],"name":"a.cl:176","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":213}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":213}]],"name":"a.cl:213","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":220}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":220}]],"name":"a.cl:220","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"a.cl","line":224}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":224}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"a.cl","line":224}]],"name":"a.cl:224","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":242}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":242}]],"name":"a.cl:242","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":249}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":249}]],"name":"a.cl:249","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"a.cl","line":265}]],"name":"Load","type":"resource"}],"data":[2128,4168,0,0,0],"debug":[[{"filename":"a.cl","line":265}]],"name":"a.cl:265","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"a.cl:274","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[3480,3072,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"Channel Write","type":"resource"}],"data":[3483,3074,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"a.cl:277","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"a.cl:282","replace_name":"true","type":"resource"}],"compute_units":1,"data":[11422,29008,104,0,400],"debug":[[{"filename":"a.cl","line":151}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_AFeeder","total_kernel_resources":[11422,29008,104,0,400],"total_percent":[3.78133,2.27317,1.69757,3.83339,0],"type":"function"},{"children":[{"data":[383,763,0,0,49],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:93)\\n - \'_ALoader_s0_k\' (a.cl:100)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:93)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:96)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:100)","type":"resource"},{"children":[{"count":5,"data":[122,946,2,0,12],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[408,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Select","type":"resource"}],"data":[571,946,2,0,12],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"a.cl:90","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"33-bit Select","type":"resource"}],"data":[396,70,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"a.cl:93","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"33-bit Select","type":"resource"}],"data":[274,35,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"a.cl:96","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"a.cl:99","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"1-bit Or","type":"resource"}],"data":[145.833333,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"a.cl:100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"a.cl:124","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"a.cl:109","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"a.cl:110","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"a.cl:111","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"a.cl:114","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"4-bit Select","type":"resource"}],"data":[73.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"a.cl:103","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"4-bit Integer Compare","type":"resource"},{"count":4,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"4-bit Select","type":"resource"}],"data":[87,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"a.cl:105","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"4-bit Select","type":"resource"}],"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"a.cl:107","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"a.cl:122","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"a.cl:123","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":125}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":125}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":125}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"a.cl","line":125}]],"name":"a.cl:125","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"a.cl:135","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4238.999966,6915.999996,17,1.5,71],"debug":[[{"filename":"a.cl","line":93}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":103}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_ALoader","total_kernel_resources":[4239,6916,17,1.5,71],"total_percent":[1.00289,0.662336,0.404728,0.626613,0.131752],"type":"function"},{"children":[{"data":[80,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_cycle_temp\' (a.cl:359)\\n - \'_243\' (a.cl:485)","type":"resource"},{"data":[89,673,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 64 and depth 1","type":"text"},{"text":"Register,\\n8 regs, 64 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:356)\\n - \'_BFeeder_in_v_temp\' (a.cl:358)\\n - \'_175\' (a.cl:405)","type":"resource"},{"data":[1016,5272,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"32 registers of width 64 and depth 1","type":"text"},{"text":"Register,\\n32 regs, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:355)","type":"resource"},{"data":[0,0,52,0,0],"details":[{"Additional information":[{"text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"512 bits","Implemented size":"65536 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n65536B requested,\\n65536B implemented.","type":"brief"}],"name":"a.cl:360 (_BFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[249,4335,0,0,52],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":8,"data":[512,512,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Select","type":"resource"}],"data":[761,4847,0,0,52],"name":"No Source Line","type":"resource"},{"children":[{"count":8,"data":[421,64,0,0,0],"debug":[[{"filename":"a.cl","line":358}]],"name":"64-bit Select","type":"resource"}],"data":[421,64,0,0,0],"debug":[[{"filename":"a.cl","line":358}]],"name":"a.cl:358","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":380}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":380}]],"name":"a.cl:380","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":417}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":417}]],"name":"a.cl:417","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":424}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":424}]],"name":"a.cl:424","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"a.cl","line":428}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":428}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"a.cl","line":428}]],"name":"a.cl:428","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":446}]],"name":"a.cl:446","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":453}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":453}]],"name":"a.cl:453","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":468}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":468}]],"name":"a.cl:468","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":477}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":477}]],"name":"a.cl:477","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[1432,1024,0,0,0],"debug":[[{"filename":"a.cl","line":480}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":480}]],"name":"Channel Write","type":"resource"}],"data":[1435,1026,0,0,0],"debug":[[{"filename":"a.cl","line":480}]],"name":"a.cl:480","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":485}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":485}]],"name":"a.cl:485","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5493,14138,52,0,158],"debug":[[{"filename":"a.cl","line":355}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_BFeeder","total_kernel_resources":[5493,14138,52,0,158],"total_percent":[1.76284,1.01276,0.827364,1.9167,0],"type":"function"},{"children":[{"data":[421,915,0,0,55],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:297)\\n - \'_BLoader_s0_k\' (a.cl:304)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:297)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:300)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:304)","type":"resource"},{"children":[{"count":5,"data":[165,1004,2,0,22],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[408,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Select","type":"resource"}],"data":[614,1004,2,0,22],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"a.cl:294","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"33-bit Select","type":"resource"}],"data":[396,70,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"a.cl:297","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"33-bit Select","type":"resource"}],"data":[274,35,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"a.cl:300","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":303}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":303}]],"name":"a.cl:303","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"1-bit Or","type":"resource"}],"data":[145.833333,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"a.cl:304","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"a.cl:313","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":328}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":328}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":328}]],"name":"a.cl:328","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"a.cl:314","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":315}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":315}]],"name":"a.cl:315","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"a.cl:318","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"4-bit Select","type":"resource"}],"data":[73.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"a.cl:307","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"5-bit Integer Compare","type":"resource"},{"count":4,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"5-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"a.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"32-bit Select","type":"resource"}],"data":[55,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"a.cl:311","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":326}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":326}]],"name":"a.cl:326","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":327}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":327}]],"name":"a.cl:327","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":329}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":329}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":329}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"a.cl","line":329}]],"name":"a.cl:329","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"a.cl:339","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4338.999966,7191.999996,17,1.5,87],"debug":[[{"filename":"a.cl","line":297}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":307}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_BLoader","total_kernel_resources":[4339,7192,17,1.5,87],"total_percent":[1.06205,0.711493,0.42088,0.626613,0.131752],"type":"function"},{"children":[{"data":[1780,2149,7,0,79],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[448,4352,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 64 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 64 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_260\' (a.cl:567)\\n - \'_265\' (a.cl:579)\\n - \'_267\' (a.cl:582)\\n - \'_AFeeder_channel_array\' (a.cl:496)","type":"resource"},{"data":[356,2692,0,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"32 registers of width 64 and depth 1","type":"text"},{"text":"Shift Register,\\n32 regs, 64 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_269\' (a.cl:586)\\n - \'_274\' (a.cl:598)\\n - \'_276\' (a.cl:601)\\n - \'_BFeeder_channel_array\' (a.cl:495)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_i\' (a.cl:512)\\n - \'_X_s0_k\' (a.cl:519)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:507)\\n - \'_327\' (a.cl:695)","type":"resource"},{"data":[28,272,0,0,0],"details":[{"text":"Type: Shift Register (4 or fewer tap points)","type":"text"},{"text":"4 registers of width 64 and depth 1","type":"text"},{"text":"Shift Register,\\n4 regs, 64 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (a.cl:499)\\n - \'_340\' (a.cl:723)","type":"resource"},{"data":[224,384,64,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 8 and depth 1","type":"text"},{"text":"32 registers of width 64 and depth 128","type":"text"},{"text":"Shift Register,\\n32 regs, 8 width by 1 depth,\\n32 regs, 64 width by 128 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:498)\\n - \'_284\' (a.cl:616)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i\' (a.cl:512)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_j\' (a.cl:515)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:519)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:506)","type":"resource"},{"data":[196,336,56,0,0],"details":[{"text":"Type: Shift Register (56 or fewer tap points)","type":"text"},{"text":"28 registers of width 8 and depth 1","type":"text"},{"text":"28 registers of width 64 and depth 128","type":"text"},{"text":"Shift Register,\\n28 regs, 8 width by 1 depth,\\n28 regs, 64 width by 128 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:499)","type":"resource"},{"children":[{"count":5,"data":[34790,359876,1,0,490],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":324,"data":[324,64,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":325,"data":[325,93,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[10.8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":128,"data":[2176,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"\'Count leading zeros\' Function Call","type":"resource"},{"count":448,"data":[128,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":1280,"data":[128,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit And","type":"resource"},{"count":320,"data":[9216,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":576,"data":[2500,68,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":256,"data":[5760,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1670,"data":[20895.2,2432,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":128,"data":[7296,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Add","type":"resource"},{"count":512,"data":[1412,260,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Compare","type":"resource"},{"count":64,"data":[4160,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Subtract","type":"resource"},{"count":848,"data":[27882,128,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Select","type":"resource"},{"count":6,"data":[4,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"4-bit Select","type":"resource"},{"count":2,"data":[1.2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"5-bit Select","type":"resource"},{"count":120,"data":[270,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"8-bit Integer Subtract","type":"resource"},{"count":240,"data":[120,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"8-bit Select","type":"resource"}],"data":[117398.2,362921,1,0,490],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":510}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":510}]],"name":"a.cl:510","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":512}]],"name":"State","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":512}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":512}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":512}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":512}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":512}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":512}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[410,70,0,0,0],"debug":[[{"filename":"a.cl","line":512}]],"name":"a.cl:512","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":517}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":517}]],"name":"a.cl:517","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"a.cl:650","type":"resource"},{"children":[{"count":2,"data":[32.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"33-bit Select","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"5-bit Select","type":"resource"},{"count":32,"data":[552.667,42.6667,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"64-bit Select","type":"resource"}],"data":[587.667,42.6667,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"a.cl:495","replace_name":"true","type":"resource"},{"children":[{"count":7,"data":[119.9,0,0,0,0],"debug":[[{"filename":"a.cl","line":506}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":506}]],"name":"32-bit Integer Add","type":"resource"}],"data":[135.9,0,0,0,0],"debug":[[{"filename":"a.cl","line":506}]],"name":"a.cl:506","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":515}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":515}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":515}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":515}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":515}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":515}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":515}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[245.833333,34,0,0,0],"debug":[[{"filename":"a.cl","line":515}]],"name":"a.cl:515","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":518}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":518}]],"name":"1-bit Or","type":"resource"}],"data":[35.833333,1,0,0,0],"debug":[[{"filename":"a.cl","line":518}]],"name":"a.cl:518","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":519}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":519}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[102,0,0,0,0],"debug":[[{"filename":"a.cl","line":519}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":519}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[5.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":519}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":519}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":519}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[191,1.5,0,0,0],"debug":[[{"filename":"a.cl","line":519}]],"name":"a.cl:519","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":554}]],"name":"33-bit Select","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":554}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"a.cl","line":554}]],"name":"5-bit Select","type":"resource"},{"count":16,"data":[144.667,42.6667,0,0,0],"debug":[[{"filename":"a.cl","line":554}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":554}]],"name":"Channel Read","type":"resource"}],"data":[153.667,42.6667,0,0,0],"debug":[[{"filename":"a.cl","line":554}]],"name":"a.cl:554","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":586}]],"name":"33-bit Select","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":586}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"a.cl","line":586}]],"name":"5-bit Select","type":"resource"},{"count":16,"data":[144.667,42.6667,0,0,0],"debug":[[{"filename":"a.cl","line":586}]],"name":"64-bit Select","type":"resource"}],"data":[152.667,42.6667,0,0,0],"debug":[[{"filename":"a.cl","line":586}]],"name":"a.cl:586","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[65,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"2-bit Select","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[103,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"a.cl:522","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":606}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":606}]],"name":"a.cl:606","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":651}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":651}]],"name":"a.cl:651","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[952,0,0,0,0],"debug":[[{"filename":"a.cl","line":496}]],"name":"64-bit Select","type":"resource"}],"data":[952,0,0,0,0],"debug":[[{"filename":"a.cl","line":496}]],"name":"a.cl:496","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[72,0,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"8-bit Integer Subtract","type":"resource"},{"count":64,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"8-bit Select","type":"resource"}],"data":[104,0,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"a.cl:498","replace_name":"true","type":"resource"},{"children":[{"count":28,"data":[63,0,0,0,0],"debug":[[{"filename":"a.cl","line":499}]],"name":"8-bit Integer Subtract","type":"resource"},{"count":56,"data":[28,0,0,0,0],"debug":[[{"filename":"a.cl","line":499}]],"name":"8-bit Select","type":"resource"}],"data":[91,0,0,0,0],"debug":[[{"filename":"a.cl","line":499}]],"name":"a.cl:499","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[65,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[114,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"a.cl:524","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[65,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[89,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"a.cl:526","replace_name":"true","type":"resource"},{"children":[{"count":40,"data":[340,0,0,0,0],"debug":[[{"filename":"a.cl","line":557}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":557}]],"name":"Channel Read","type":"resource"}],"data":[341,0,0,0,0],"debug":[[{"filename":"a.cl","line":557}]],"name":"a.cl:557","replace_name":"true","type":"resource"},{"children":[{"count":40,"data":[340,0,0,0,0],"debug":[[{"filename":"a.cl","line":567}]],"name":"64-bit Select","type":"resource"}],"data":[340,0,0,0,0],"debug":[[{"filename":"a.cl","line":567}]],"name":"a.cl:567","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":607}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":607}]],"name":"a.cl:607","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1632,0,0,0,0],"debug":[[{"filename":"a.cl","line":617}]],"name":"64-bit Select","type":"resource"}],"data":[1632,0,0,0,0],"debug":[[{"filename":"a.cl","line":617}]],"name":"a.cl:617","replace_name":"true","type":"resource"},{"children":[{"count":512,"data":[512,0,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"1-bit And","type":"resource"},{"count":512,"data":[12032,0,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"32-bit Integer Add","type":"resource"},{"count":1024,"data":[1135,111,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"32-bit Integer Compare","type":"resource"},{"count":512,"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"32-bit Or","type":"resource"},{"count":512,"data":[5888,0,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"32-bit Select","type":"resource"},{"count":256,"data":[3584,0,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"64-bit Integer Add","type":"resource"},{"count":1024,"data":[2304,28,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1280,"data":[8704,0,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"64-bit Or","type":"resource"},{"count":2048,"data":[77568,0,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"64-bit Select","type":"resource"},{"count":256,"data":[3072,0,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"64-bit Xor","type":"resource"},{"count":256,"data":[256,256,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"8-bit Integer Compare","type":"resource"},{"count":256,"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"8-bit Or","type":"resource"},{"count":256,"data":[27904,0,0,1024,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"unsigned 64-bit x unsigned 64-bit to 108-bit Integer Multiply","type":"resource"}],"data":[143471,395,0,1024,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"a.cl:628","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[2176,0,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"\'Count leading zeros\' Function Call","type":"resource"},{"count":704,"data":[704,226,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"1-bit And","type":"resource"},{"count":832,"data":[832,32,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"1-bit Or","type":"resource"},{"count":192,"data":[192,32,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"1-bit Select","type":"resource"},{"count":320,"data":[34,34,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"1-bit Xor","type":"resource"},{"count":384,"data":[10112,0,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"32-bit Integer Add","type":"resource"},{"count":1920,"data":[23232,1054,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"32-bit Integer Compare","type":"resource"},{"count":512,"data":[10752,0,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":640,"data":[768,0,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"32-bit Or","type":"resource"},{"count":1856,"data":[17984,2048,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"32-bit Select","type":"resource"},{"count":2816,"data":[8384,0,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"64-bit And","type":"resource"},{"count":384,"data":[22080,0,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"64-bit Integer Add","type":"resource"},{"count":1216,"data":[2432,352,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"64-bit Integer Compare","type":"resource"},{"count":256,"data":[7424,0,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"64-bit Or","type":"resource"},{"count":1792,"data":[52928,0,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"64-bit Select","type":"resource"},{"count":576,"data":[15936,0,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"64-bit Xor","type":"resource"}],"data":[175970,3778,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"a.cl:629","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[72,0,0,0,0],"debug":[[{"filename":"a.cl","line":636}]],"name":"8-bit Integer Subtract","type":"resource"},{"count":64,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":636}]],"name":"8-bit Select","type":"resource"}],"data":[104,0,0,0,0],"debug":[[{"filename":"a.cl","line":636}]],"name":"a.cl:636","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":647}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":647}]],"name":"a.cl:647","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":652}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":652}]],"name":"a.cl:652","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1632,0,0,0,0],"debug":[[{"filename":"a.cl","line":653}]],"name":"64-bit Select","type":"resource"}],"data":[1632,0,0,0,0],"debug":[[{"filename":"a.cl","line":653}]],"name":"a.cl:653","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":665}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":665}]],"name":"32-bit Or","type":"resource"}],"data":[43,0,0,0,0],"debug":[[{"filename":"a.cl","line":665}]],"name":"a.cl:665","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.666667,0,0,0,0],"debug":[[{"filename":"a.cl","line":669}]],"name":"1-bit And","type":"resource"}],"data":[0.666667,0,0,0,0],"debug":[[{"filename":"a.cl","line":669}]],"name":"a.cl:669","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":671}]],"name":"1-bit And","type":"resource"}],"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":671}]],"name":"a.cl:671","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":674}]],"name":"1-bit And","type":"resource"}],"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":674}]],"name":"a.cl:674","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":675}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":675}]],"name":"a.cl:675","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":696}]],"name":"32-bit Integer Add","type":"resource"}],"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":696}]],"name":"a.cl:696","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":697}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":697}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.5,0,0,0],"debug":[[{"filename":"a.cl","line":697}]],"name":"a.cl:697","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":701}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":701}]],"name":"a.cl:701","replace_name":"true","type":"resource"},{"children":[{"count":28,"data":[63,0,0,0,0],"debug":[[{"filename":"a.cl","line":724}]],"name":"8-bit Integer Subtract","type":"resource"},{"count":56,"data":[28,0,0,0,0],"debug":[[{"filename":"a.cl","line":724}]],"name":"8-bit Select","type":"resource"}],"data":[91,0,0,0,0],"debug":[[{"filename":"a.cl","line":724}]],"name":"a.cl:724","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":730}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[10.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":730}]],"name":"32-bit Select","type":"resource"}],"data":[43.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":730}]],"name":"a.cl:730","replace_name":"true","type":"resource"}],"compute_units":1,"data":[449053.000973,380376.0001,128,1024,579],"debug":[[{"filename":"a.cl","line":495}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":522}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[449053,380376,128,1024,579],"total_percent":[69.8806,53.913,22.2598,4.71802,67.4572],"type":"function"},{"children":[{"data":[189,265,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:746)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:749)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:752)","type":"resource"},{"children":[{"count":3,"data":[51,234,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":5,"data":[43.3333,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[3.33333,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"5-bit Select","type":"resource"}],"data":[100.66663,234,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":749}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":749}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":749}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":749}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":749}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":749}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":749}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":749}]],"name":"a.cl:749","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"a.cl:752","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":746}]],"name":"33-bit Select","type":"resource"},{"count":5,"data":[43.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":746}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[3.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":746}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":746}]],"name":"5-bit Select","type":"resource"}],"data":[101.66663,0,0,0,0],"debug":[[{"filename":"a.cl","line":746}]],"name":"a.cl:746","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":755}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":755}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":755}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":755}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":755}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":755}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[43.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":755}]],"name":"a.cl:755","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[39,0,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"a.cl:757","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[40,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"a.cl:759","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":761}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":761}]],"name":"a.cl:761","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":764}]],"name":"Store","type":"resource"}],"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":764}]],"name":"a.cl:764","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[43.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[3.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"5-bit Select","type":"resource"}],"data":[79.6667,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"a.cl:766","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2699.99996,5528,0,0,53],"debug":[[{"filename":"a.cl","line":746}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2700,5528,0,0,53],"total_percent":[0.726395,0.440075,0.323502,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[485216.000865,476853.000092,508,1027,1358],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[619716,649305,905,1027,1358],"total_percent":[105.546,75.7111,37.9977,33.3579,67.6548],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_AFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_AFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_AFeeder.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":176}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"a.cl", "line":242}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"a.cl", "line":265}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"a.cl", "line":242}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"a.cl", "line":265}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"a.cl", "line":242}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"a.cl", "line":265}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"a.cl", "line":242}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"a.cl", "line":265}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"a.cl", "line":242}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"a.cl", "line":265}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"a.cl", "line":242}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"a.cl", "line":265}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"a.cl", "line":242}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"a.cl", "line":265}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"a.cl", "line":242}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"a.cl", "line":265}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":277}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":25, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":167}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"26"}]}, {"type":"inst", "id":26, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":27, "name":"Local Memory", "children":[{"type":"memsys", "id":28, "name":"_AFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":156}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"65536B requested\\n65536B implemented"}], "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"128 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":53, "name":"kernel_BFeeder", "children":[{"type":"bb", "id":54, "name":"kernel_BFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":55, "name":"kernel_BFeeder.B1", "children":[{"type":"inst", "id":56, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":58, "name":"Store", "debug":[[{"filename":"a.cl", "line":446}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":59, "name":"Load", "debug":[[{"filename":"a.cl", "line":468}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":60, "name":"Store", "debug":[[{"filename":"a.cl", "line":446}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":61, "name":"Load", "debug":[[{"filename":"a.cl", "line":468}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":62, "name":"Store", "debug":[[{"filename":"a.cl", "line":446}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":63, "name":"Load", "debug":[[{"filename":"a.cl", "line":468}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":64, "name":"Store", "debug":[[{"filename":"a.cl", "line":446}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":65, "name":"Load", "debug":[[{"filename":"a.cl", "line":468}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":66, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":480}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"26", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":68, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":371}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"69"}]}, {"type":"inst", "id":69, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":70, "name":"Local Memory", "children":[{"type":"memsys", "id":71, "name":"_BFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":360}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"65536B requested\\n65536B implemented"}], "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":84, "name":"kernel_Out", "children":[{"type":"bb", "id":85, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":86, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":87, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"88"}]}, {"type":"bb", "id":88, "name":"kernel_Out.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":89, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"91"}]}, {"type":"bb", "id":90, "name":"kernel_Out.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"93"}]}, {"type":"bb", "id":91, "name":"kernel_Out.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":92, "name":"kernel_Out.B7", "children":[{"type":"inst", "id":94, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":554}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":95, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":557}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":96, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":701}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"63", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":98, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":522}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"99"}]}, {"type":"inst", "id":99, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"63", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"63", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":93, "name":"kernel_Out.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":100, "name":"kernel_ALoader", "children":[{"type":"bb", "id":101, "name":"kernel_ALoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":102, "name":"kernel_ALoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":103, "name":"kernel_ALoader.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"104"}]}, {"type":"bb", "id":104, "name":"kernel_ALoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":105, "name":"kernel_ALoader.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"107"}]}, {"type":"bb", "id":106, "name":"kernel_ALoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"109"}]}, {"type":"bb", "id":107, "name":"kernel_ALoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":108, "name":"kernel_ALoader.B7", "children":[{"type":"inst", "id":110, "name":"Load", "debug":[[{"filename":"a.cl", "line":125}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":111, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":135}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":112, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":103}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"113"}]}, {"type":"inst", "id":113, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":109, "name":"kernel_ALoader.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":115, "name":"kernel_BLoader", "children":[{"type":"bb", "id":116, "name":"kernel_BLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":117, "name":"kernel_BLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":118, "name":"kernel_BLoader.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"119"}]}, {"type":"bb", "id":119, "name":"kernel_BLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":120, "name":"kernel_BLoader.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"122"}]}, {"type":"bb", "id":121, "name":"kernel_BLoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"124"}]}, {"type":"bb", "id":122, "name":"kernel_BLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":123, "name":"kernel_BLoader.B7", "children":[{"type":"inst", "id":125, "name":"Load", "debug":[[{"filename":"a.cl", "line":329}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":126, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":339}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":127, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":307}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"128"}]}, {"type":"inst", "id":128, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":124, "name":"kernel_BLoader.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":129, "name":"kernel_unloader", "children":[{"type":"bb", "id":130, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":131, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":132, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"134"}]}, {"type":"bb", "id":133, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"136"}]}, {"type":"bb", "id":134, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":135, "name":"kernel_unloader.B5", "children":[{"type":"inst", "id":137, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":761}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":138, "name":"Store", "debug":[[{"filename":"a.cl", "line":764}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":139, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":755}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"140"}]}, {"type":"inst", "id":140, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":136, "name":"kernel_unloader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":141, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":142, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":114, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":24, "name":"_AFeeder_channel", "debug":[[{"filename":"a.cl", "line":148}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":6, "name":"_ALoader_channel", "debug":[[{"filename":"a.cl", "line":148}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":67, "name":"_BFeeder_channel", "debug":[[{"filename":"a.cl", "line":352}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":57, "name":"_BLoader_channel", "debug":[[{"filename":"a.cl", "line":352}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":97, "name":"_Out_channel", "debug":[[{"filename":"a.cl", "line":490}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}], "links":[{"from":6, "to":5}, {"from":23, "to":24}, {"from":28, "to":8}, {"from":28, "to":10}, {"from":28, "to":12}, {"from":28, "to":14}, {"from":28, "to":16}, {"from":28, "to":18}, {"from":28, "to":20}, {"from":28, "to":22}, {"from":7, "to":28}, {"from":9, "to":28}, {"from":11, "to":28}, {"from":13, "to":28}, {"from":15, "to":28}, {"from":17, "to":28}, {"from":19, "to":28}, {"from":21, "to":28}, {"from":26, "to":25}, {"from":3, "to":25}, {"from":5, "to":26}, {"from":7, "to":26}, {"from":8, "to":26}, {"from":9, "to":26}, {"from":10, "to":26}, {"from":11, "to":26}, {"from":12, "to":26}, {"from":13, "to":26}, {"from":14, "to":26}, {"from":15, "to":26}, {"from":16, "to":26}, {"from":17, "to":26}, {"from":18, "to":26}, {"from":19, "to":26}, {"from":20, "to":26}, {"from":21, "to":26}, {"from":22, "to":26}, {"from":23, "to":26}, {"from":25, "to":5}, {"from":5, "to":7}, {"from":5, "to":8}, {"from":5, "to":9}, {"from":5, "to":10}, {"from":5, "to":11}, {"from":5, "to":12}, {"from":5, "to":13}, {"from":5, "to":14}, {"from":5, "to":15}, {"from":5, "to":16}, {"from":5, "to":17}, {"from":5, "to":18}, {"from":5, "to":19}, {"from":5, "to":20}, {"from":5, "to":21}, {"from":5, "to":22}, {"from":7, "to":23}, {"from":8, "to":23}, {"from":9, "to":23}, {"from":10, "to":23}, {"from":11, "to":23}, {"from":12, "to":23}, {"from":13, "to":23}, {"from":14, "to":23}, {"from":15, "to":23}, {"from":16, "to":23}, {"from":17, "to":23}, {"from":18, "to":23}, {"from":19, "to":23}, {"from":20, "to":23}, {"from":21, "to":23}, {"from":22, "to":23}, {"from":57, "to":56}, {"from":66, "to":67}, {"from":71, "to":59}, {"from":71, "to":61}, {"from":71, "to":63}, {"from":71, "to":65}, {"from":58, "to":71}, {"from":60, "to":71}, {"from":62, "to":71}, {"from":64, "to":71}, {"from":69, "to":68}, {"from":54, "to":68}, {"from":56, "to":69}, {"from":58, "to":69}, {"from":59, "to":69}, {"from":60, "to":69}, {"from":61, "to":69}, {"from":62, "to":69}, {"from":63, "to":69}, {"from":64, "to":69}, {"from":65, "to":69}, {"from":66, "to":69}, {"from":68, "to":56}, {"from":56, "to":58}, {"from":56, "to":59}, {"from":56, "to":60}, {"from":56, "to":61}, {"from":56, "to":62}, {"from":56, "to":63}, {"from":56, "to":64}, {"from":56, "to":65}, {"from":58, "to":66}, {"from":59, "to":66}, {"from":60, "to":66}, {"from":61, "to":66}, {"from":62, "to":66}, {"from":63, "to":66}, {"from":64, "to":66}, {"from":65, "to":66}, {"from":67, "to":94}, {"from":24, "to":95}, {"from":96, "to":97}, {"from":88, "to":86}, {"from":88, "to":87}, {"from":85, "to":87}, {"from":91, "to":88}, {"from":91, "to":89}, {"from":87, "to":89}, {"from":93, "to":90}, {"from":89, "to":90}, {"from":93, "to":91}, {"from":99, "to":98}, {"from":90, "to":98}, {"from":96, "to":99}, {"from":94, "to":99}, {"from":95, "to":99}, {"from":99, "to":93}, {"from":98, "to":94}, {"from":98, "to":95}, {"from":94, "to":96}, {"from":95, "to":96}, {"from":111, "to":6}, {"from":104, "to":102}, {"from":104, "to":103}, {"from":101, "to":103}, {"from":107, "to":104}, {"from":107, "to":105}, {"from":103, "to":105}, {"from":109, "to":106}, {"from":105, "to":106}, {"from":109, "to":107}, {"from":113, "to":112}, {"from":106, "to":112}, {"from":110, "to":113}, {"from":111, "to":113}, {"from":113, "to":109}, {"from":112, "to":110}, {"from":110, "to":111}, {"from":114, "to":110}, {"from":126, "to":57}, {"from":119, "to":117}, {"from":119, "to":118}, {"from":116, "to":118}, {"from":122, "to":119}, {"from":122, "to":120}, {"from":118, "to":120}, {"from":124, "to":121}, {"from":120, "to":121}, {"from":124, "to":122}, {"from":128, "to":127}, {"from":121, "to":127}, {"from":125, "to":128}, {"from":126, "to":128}, {"from":128, "to":124}, {"from":127, "to":125}, {"from":125, "to":126}, {"from":114, "to":125}, {"from":97, "to":137}, {"from":134, "to":131}, {"from":134, "to":132}, {"from":130, "to":132}, {"from":136, "to":133}, {"from":132, "to":133}, {"from":136, "to":134}, {"from":140, "to":139}, {"from":133, "to":139}, {"from":137, "to":140}, {"from":138, "to":140}, {"from":140, "to":136}, {"from":139, "to":137}, {"from":137, "to":138}, {"from":138, "to":114}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_AFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":148}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_AFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":167}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"176"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"277"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":180}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_BFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":352}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":371}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"380"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"480"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":384}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":490}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":512}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":515}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":519}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":522}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"554"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"557"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"701"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":524}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":526}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":529}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":532}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":537}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":562}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":565}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":623}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":644}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":682}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":687}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":705}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":708}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":711}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}]}]}]}, {"name":"Kernel: kernel_ALoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":84}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_ALoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":93}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":96}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":100}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":103}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"125"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"135"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":105}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":107}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_BLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":288}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":297}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":300}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":304}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":307}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"329"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"339"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":309}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":311}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":741}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":749}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":752}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":755}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"761"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"764"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":757}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":759}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_AFeeder.B0":{"name":"kernel_AFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_AFeeder.B1":{"name":"kernel_AFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"167"}]}]}}, "kernel_BFeeder.B0":{"name":"kernel_BFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BFeeder.B1":{"name":"kernel_BFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"371"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"512"}]}]}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"515"}]}]}}, "kernel_Out.B5":{"name":"kernel_Out.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"519"}]}]}}, "kernel_Out.B6":{"name":"kernel_Out.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_Out.B7":{"name":"kernel_Out.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":63, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"522"}]}]}}, "kernel_Out.B8":{"name":"kernel_Out.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_ALoader.B0":{"name":"kernel_ALoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader.B1":{"name":"kernel_ALoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader.B2":{"name":"kernel_ALoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"93"}]}]}}, "kernel_ALoader.B3":{"name":"kernel_ALoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_ALoader.B4":{"name":"kernel_ALoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"96"}]}]}}, "kernel_ALoader.B5":{"name":"kernel_ALoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"100"}]}]}}, "kernel_ALoader.B6":{"name":"kernel_ALoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_ALoader.B7":{"name":"kernel_ALoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"103"}]}]}}, "kernel_ALoader.B8":{"name":"kernel_ALoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_BLoader.B0":{"name":"kernel_BLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader.B1":{"name":"kernel_BLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader.B2":{"name":"kernel_BLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"297"}]}]}}, "kernel_BLoader.B3":{"name":"kernel_BLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_BLoader.B4":{"name":"kernel_BLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"300"}]}]}}, "kernel_BLoader.B5":{"name":"kernel_BLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"304"}]}]}}, "kernel_BLoader.B6":{"name":"kernel_BLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_BLoader.B7":{"name":"kernel_BLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"307"}]}]}}, "kernel_BLoader.B8":{"name":"kernel_BLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"749"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"752"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"755"}]}]}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_AFeeder":{"debug":[{"filename":"a.cl", "line":148}], "loop_hierachy":{"kernel_AFeeder__no_loop":["kernel_AFeeder.B0"], "kernel_AFeeder.B1":["kernel_AFeeder.B1"]}}, "kernel_BFeeder":{"debug":[{"filename":"a.cl", "line":352}], "loop_hierachy":{"kernel_BFeeder__no_loop":["kernel_BFeeder.B0"], "kernel_BFeeder.B1":["kernel_BFeeder.B1"]}}, "kernel_Out":{"debug":[{"filename":"a.cl", "line":490}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B1"], "kernel_Out.B2":["kernel_Out.B2", "kernel_Out.B4", "kernel_Out.B3"], "kernel_Out.B4":["kernel_Out.B4", "kernel_Out.B5", "kernel_Out.B6"], "kernel_Out.B5":["kernel_Out.B5", "kernel_Out.B7", "kernel_Out.B8"], "kernel_Out.B7":["kernel_Out.B7"]}}, "kernel_ALoader":{"debug":[{"filename":"a.cl", "line":84}], "loop_hierachy":{"kernel_ALoader__no_loop":["kernel_ALoader.B0", "kernel_ALoader.B1"], "kernel_ALoader.B2":["kernel_ALoader.B2", "kernel_ALoader.B4", "kernel_ALoader.B3"], "kernel_ALoader.B4":["kernel_ALoader.B4", "kernel_ALoader.B5", "kernel_ALoader.B6"], "kernel_ALoader.B5":["kernel_ALoader.B5", "kernel_ALoader.B7", "kernel_ALoader.B8"], "kernel_ALoader.B7":["kernel_ALoader.B7"]}}, "kernel_BLoader":{"debug":[{"filename":"a.cl", "line":288}], "loop_hierachy":{"kernel_BLoader__no_loop":["kernel_BLoader.B0", "kernel_BLoader.B1"], "kernel_BLoader.B2":["kernel_BLoader.B2", "kernel_BLoader.B4", "kernel_BLoader.B3"], "kernel_BLoader.B4":["kernel_BLoader.B4", "kernel_BLoader.B5", "kernel_BLoader.B6"], "kernel_BLoader.B5":["kernel_BLoader.B5", "kernel_BLoader.B7", "kernel_BLoader.B8"], "kernel_BLoader.B7":["kernel_BLoader.B7"]}}, "kernel_unloader":{"debug":[{"filename":"a.cl", "line":741}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B5", "kernel_unloader.B6"], "kernel_unloader.B5":["kernel_unloader.B5"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":148}]]}, {"name":"kernel_ALoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":84}]]}, {"name":"kernel_BFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":352}]]}, {"name":"kernel_BLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":288}]]}, {"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":490}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":741}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder", "data":[11422, 29008, 104, 0, 400], "debug":[[{"filename":"a.cl", "line":148}]]}, {"name":"kernel_ALoader", "data":[4239, 6916, 17, 1.5, 71], "debug":[[{"filename":"a.cl", "line":84}]]}, {"name":"kernel_BFeeder", "data":[5493, 14138, 52, 0, 158], "debug":[[{"filename":"a.cl", "line":352}]]}, {"name":"kernel_BLoader", "data":[4339, 7192, 17, 1.5, 87], "debug":[[{"filename":"a.cl", "line":288}]]}, {"name":"kernel_Out", "data":[449053, 380376, 128, 1024, 579], "debug":[[{"filename":"a.cl", "line":490}]]}, {"name":"kernel_unloader", "data":[2700, 5528, 0, 0, 53], "debug":[[{"filename":"a.cl", "line":741}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[478583, 445569, 318, 1027, 1358]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[6577, 8915, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 22302, 188, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[619716, 649305, 905, 1027, 1358], "data_percent":[72.5323, 37.9977, 33.3579, 67.6548]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -g -profile -fpc -fp-relaxed -no-interleaving=default ./a.cl -o ./a.aocx -board=pac_a10"],"name":"Command"},{"data":["Tue Sep 27 04:14:20 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u166759/t2sp/t2s/tests/performance/trmm/a.cl","line":156}]],"details":["/home/u166759/t2sp/t2s/tests/performance/trmm/a.cl:156:58: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[237.00 ,474.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[227951.3 ,487034 ,318 ,1026 ,1068  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[68.0 ,156 ,0 ,0 ,0]  },  {"name":"kernel_AFeeder","data":[11807.0 ,36436 ,104 ,0 ,400]  },  {"name":"kernel_ALoader","data":[1960.2 ,4368 ,17 ,1 ,14]  },  {"name":"kernel_BFeeder","data":[5904.0 ,19225 ,52 ,0 ,158]  },  {"name":"kernel_BLoader","data":[2000.7 ,4337 ,17 ,1 ,18]  },  {"name":"kernel_Out","data":[204148.7 ,418065 ,128 ,1024 ,440]  },  {"name":"kernel_unloader","data":[2062.7 ,4447 ,0 ,0 ,38]  }]}}';
var fileJSON=[{"path":"/home/u166759/t2sp/t2s/tests/performance/trmm/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u166759/t2sp/t2s/tests/performance/trmm/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012typedef union {\012bool __attribute__ ((aligned(4))) s[4];\012struct {bool s0,  s1,  s2,  s3;};\012} bool4;\012channel double8 _ALoader_channel __attribute__((depth(256))) ;\012typedef struct { double8 s[8]; } _AFeeder_channel_array_t;\012channel _AFeeder_channel_array_t _AFeeder_channel __attribute__((depth(256))) ;\012channel double8 _BLoader_channel __attribute__((depth(256))) ;\012typedef struct { double8 s[4]; } _BFeeder_channel_array_t;\012channel _BFeeder_channel_array_t _BFeeder_channel __attribute__((depth(256))) ;\012channel double4 _Out_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_ALoader\012\012#define LOG(x) printf(\"%s: %s = %d\\n\", __func__, #x, x)\012\012#define __address_space__ASerializer_mem_channel __global\012__kernel void kernel_ALoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__ASerializer_mem_channel const double *restrict _ASerializer_mem_channel)\012{\012 int _0 = _A_extent_1 >> 6;\012 int _1 = _0 + 1;\012 int _addr_temp = 0;\012 for (int _ALoader_s0_i = 0; _ALoader_s0_i < 0 + _1; _ALoader_s0_i++)\012 {\012  int _2 = _B_extent_0 >> 6;\012  for (int _ALoader_s0_j = 0; _ALoader_s0_j < 0 + _2; _ALoader_s0_j++)\012  {\012   int _3 = _A_extent_0 >> 6;\012   int _4 = _3 - _ALoader_s0_i + ((_ALoader_s0_i < _0) ? 0 : 1);\012   for (int _ALoader_s0_k = _ALoader_s0_i; _ALoader_s0_k < _ALoader_s0_i + _4; _ALoader_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _ALoader_s0_kk = 0; _ALoader_s0_kk < 0 + 8; _ALoader_s0_kk++)\012    {\012     for (int _ALoader_s0_ii = 0; _ALoader_s0_ii < 0 + 8; _ALoader_s0_ii++)\012     {\012      for (int _ALoader_s0_iii = 0; _ALoader_s0_iii < 0 + 8; _ALoader_s0_iii++)\012      {\012       bool _5 = _ALoader_s0_j == 0;\012       bool _6 = _ALoader_s0_k == _ALoader_s0_i;\012       bool _7 = _5 && _6;\012       int _14 = _A_extent_1 >> 6;\012       bool _15 = _ALoader_s0_i < _14;\012       bool _16 = _7 || _15;\012       if (_16)\012       {\012        double8 _18;\012        int _19 = _A_extent_1 >> 6;\012        bool _20 = _ALoader_s0_i < _19;\012        if (_20)\012        {\012         int _21 = _ALoader_s0_iii * 8 + _ALoader_s0_ii * 64 + _ALoader_s0_kk * 512;\012         int _22 = _21 + _ALoader_s0_k * 4096;\012         int _23 = _22 + _ALoader_s0_i * 4096 * _3;\012         double8 _33 = vload8(0, (__address_space__ASerializer_mem_channel double*)_ASerializer_mem_channel + _23);\012         _18 = _33;\012        } // if _20\012        else\012        {\012         double _34 = (double) float_from_bits(0 /* 0 */);\012         double8 _35 = _34;\012         _18 = _35;\012        } // if _20 else\012        double8 _36 = _18;\012        write_channel_intel(_ALoader_channel, _36);\012       } // if _16\012      } // for _ALoader_s0_iii\012     } // for _ALoader_s0_ii\012    } // for _ALoader_s0_kk\012   } // for _ALoader_s0_k\012  } // for _ALoader_s0_j\012 } // for _ALoader_s0_i\012} // kernel kernel_ALoader\012#undef __address_space__ASerializer_mem_channel\012// Address spaces for kernel_AFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_AFeeder(\012)\012{\012 _AFeeder_channel_array_t _AFeeder_channel_array;\012 double8 _AFeeder_value_shreg;\012 uint _AFeeder_time_stamp_shreg;\012 double8 _AFeeder_in_v_temp;\012 uint _AFeeder_cycle_temp;\012 double8 __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _AFeeder_DB_0_ibuffer[2][8][8][8];\012 #pragma unroll\012 for (int _AFeeder_s0_jjj_init = 0; _AFeeder_s0_jjj_init < 0 + 4; _AFeeder_s0_jjj_init++)\012 {\012  bool _39 = _AFeeder_s0_jjj_init == 0;\012  if (_39)\012  {\012   uint _40 = (uint)(ADD_UINT64_T_SUFFIX(512));\012   _AFeeder_cycle_temp = _40;\012  } // if _39\012 } // for _AFeeder_s0_jjj_init\012 while(1)\012 {\012  uint _41 = (uint)(ADD_UINT64_T_SUFFIX(512));\012  uint _42 = _AFeeder_cycle_temp;\012  uint _43 = (uint)(ADD_UINT64_T_SUFFIX(1023));\012  uint _44 = _42 & _43;\012  bool _45 = _41 <= _44;\012  if (_45)\012  {\012   double8 __46 = read_channel_intel(_ALoader_channel);\012   _AFeeder_in_v_temp = __46;\012  } // if _45\012  #pragma unroll\012  for (int _AFeeder_s0_buf = 0; _AFeeder_s0_buf < 0 + 8; _AFeeder_s0_buf++)\012  {\012   bool _47 = _AFeeder_s0_buf == 0;\012   if (_47)\012   {\012    double8 _48 = _AFeeder_in_v_temp;\012    _AFeeder_value_shreg = _48;\012    (void)_48;\012    uint _49 = _AFeeder_cycle_temp;\012    _AFeeder_time_stamp_shreg = _49;\012    (void)_49;\012   } // if _47\012   else\012   {\012    double8 _51 = _AFeeder_value_shreg;\012    _AFeeder_value_shreg = _51;\012    (void)_51;\012    uint _53 = _AFeeder_time_stamp_shreg;\012    _AFeeder_time_stamp_shreg = _53;\012    (void)_53;\012   } // if _47 else\012   double8 _55 = _AFeeder_value_shreg;\012   double8 _56 = __fpga_reg(__fpga_reg(_55));\012   _AFeeder_value_shreg = _56;\012   (void)_56;\012   uint _58 = _AFeeder_time_stamp_shreg;\012   uint _59 = __fpga_reg(__fpga_reg(_58));\012   _AFeeder_time_stamp_shreg = _59;\012   (void)_59;\012   uint _60 = (uint)(ADD_UINT64_T_SUFFIX(512));\012   uint _62 = _AFeeder_time_stamp_shreg;\012   uint _63 = (uint)(ADD_UINT64_T_SUFFIX(1023));\012   uint _64 = _62 & _63;\012   bool _65 = _60 <= _64;\012   if (_65)\012   {\012    uint _67 = _AFeeder_time_stamp_shreg;\012    uint _68 = (uint)(ADD_UINT64_T_SUFFIX(1023));\012    uint _69 = _67 & _68;\012    uint _70 = (uint)(ADD_UINT64_T_SUFFIX(512));\012    uint _71 = _69 - _70;\012    uint _72 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _73 = _71 & _72;\012    int _74 = (int)(_73);\012    bool _75 = _AFeeder_s0_buf == _74;\012    if (_75)\012    {\012     double8 _77 = _AFeeder_value_shreg;\012     uint _79 = _AFeeder_time_stamp_shreg;\012     uint _80 = (uint)(ADD_UINT64_T_SUFFIX(10));\012     uint _81 = _79 >> _80;\012     uint _82 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _83 = _81 & _82;\012     bool _84 = (bool)(_83);\012     uint _86 = (uint)(ADD_UINT64_T_SUFFIX(1023));\012     uint _87 = _79 & _86;\012     uint _88 = (uint)(ADD_UINT64_T_SUFFIX(512));\012     uint _89 = _87 - _88;\012     int _90 = (int)(_89);\012     int _91 = _90 >> 6;\012     int _93 = _90 >> 3;\012     int _94 = _93 & 7;\012     _AFeeder_DB_0_ibuffer[_84][_91][_94][_AFeeder_s0_buf] = _77;\012    } // if _75\012   } // if _65\012   uint _95 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _97 = _AFeeder_time_stamp_shreg;\012   uint _98 = (uint)(ADD_UINT64_T_SUFFIX(10));\012   uint _99 = _97 >> _98;\012   bool _100 = _95 < _99;\012   if (_100)\012   {\012    uint _102 = _AFeeder_time_stamp_shreg;\012    uint _103 = (uint)(ADD_UINT64_T_SUFFIX(1023));\012    uint _104 = _102 & _103;\012    int _105 = (int)(_104);\012    uint _106 = (uint)(ADD_UINT64_T_SUFFIX(10));\012    uint _107 = _102 >> _106;\012    uint _108 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _109 = _107 & _108;\012    bool _110 = (bool)(_109);\012    bool _111 = !(_110);\012    int _112 = _105 >> 7;\012    int _113 = _105 >> 4;\012    int _114 = _113 & 7;\012    double8 _115 = _AFeeder_DB_0_ibuffer[_111][_112][_114][_AFeeder_s0_buf];\012    _AFeeder_channel_array.s[_AFeeder_s0_buf] = _115;\012    (void)_AFeeder_s0_buf;\012   } // if _100\012  } // for _AFeeder_s0_buf\012  uint _116 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _118 = _AFeeder_time_stamp_shreg;\012  uint _119 = (uint)(ADD_UINT64_T_SUFFIX(10));\012  uint _120 = _118 >> _119;\012  bool _121 = _116 < _120;\012  if (_121)\012  {\012   write_channel_intel(_AFeeder_channel, _AFeeder_channel_array);\012   (void)_AFeeder_channel_array;\012  } // if _121\012  uint _122 = _AFeeder_cycle_temp;\012  uint _123 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _124 = _122 + _123;\012  _AFeeder_cycle_temp = _124;\012 } // while _AFeeder_s0_outermost_loop_infinite\012} // kernel kernel_AFeeder\012// Address spaces for kernel_BLoader\012#define __address_space__BSerializer_mem_channel __global\012__kernel void kernel_BLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__BSerializer_mem_channel const double *restrict _BSerializer_mem_channel)\012{\012 int _125 = _A_extent_1 >> 6;\012 int _126 = _125 + 1;\012 int _addr_temp = 0;\012 for (int _BLoader_s0_i = 0; _BLoader_s0_i < 0 + _126; _BLoader_s0_i++)\012 {\012  int _127 = _B_extent_0 >> 6;\012  for (int _BLoader_s0_j = 0; _BLoader_s0_j < 0 + _127; _BLoader_s0_j++)\012  {\012   int _128 = _A_extent_0 >> 6;\012   int _129 = _128 - _BLoader_s0_i + ((_BLoader_s0_i < _125) ? 0 : 1);\012   for (int _BLoader_s0_k = _BLoader_s0_i; _BLoader_s0_k < _BLoader_s0_i + _129; _BLoader_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _BLoader_s0_kk = 0; _BLoader_s0_kk < 0 + 8; _BLoader_s0_kk++)\012    {\012     for (int _BLoader_s0_jj = 0; _BLoader_s0_jj < 0 + 16; _BLoader_s0_jj++)\012     {\012      for (int _BLoader_s0_jjj = 0; _BLoader_s0_jjj < 0 + 4; _BLoader_s0_jjj++)\012      {\012       bool _130 = _BLoader_s0_j == 0;\012       bool _131 = _BLoader_s0_k == _BLoader_s0_i;\012       bool _132 = _130 && _131;\012       int _139 = _A_extent_1 >> 6;\012       bool _140 = _BLoader_s0_i < _139;\012       bool _141 = _132 || _140;\012       if (_141)\012       {\012        double8 _142;\012        int _143 = _A_extent_1 >> 6;\012        bool _144 = _BLoader_s0_i < _143;\012        if (_144)\012        {\012         int _145 = _BLoader_s0_jjj * 8 + _BLoader_s0_jj * 32 + _BLoader_s0_kk * 512;\012         int _146 = _145 + _BLoader_s0_k * 4096;\012         int _147 = _146 + _BLoader_s0_j * 4096 * _128;\012         double8 _153 = vload8(0, (__address_space__BSerializer_mem_channel double*)_BSerializer_mem_channel + _147);\012         _142 = _153;\012        } // if _144\012        else\012        {\012         double _154 = (double) float_from_bits(0 /* 0 */);\012         double8 _155 = _154;\012         _142 = _155;\012        } // if _144 else\012        double8 _156 = _142;\012        write_channel_intel(_BLoader_channel, _156);\012       } // if _141\012      } // for _BLoader_s0_jjj\012     } // for _BLoader_s0_jj\012    } // for _BLoader_s0_kk\012   } // for _BLoader_s0_k\012  } // for _BLoader_s0_j\012 } // for _BLoader_s0_i\012} // kernel kernel_BLoader\012#undef __address_space__BSerializer_mem_channel\012// Address spaces for kernel_BFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_BFeeder(\012)\012{\012 _BFeeder_channel_array_t _BFeeder_channel_array;\012 double8 _BFeeder_value_shreg;\012 uint _BFeeder_time_stamp_shreg;\012 double8 _BFeeder_in_v_temp;\012 uint _BFeeder_cycle_temp;\012 double8 __attribute__((memory, numbanks(4), singlepump, numwriteports(1), numreadports(1))) _BFeeder_DB_0_ibuffer[2][8][16][4];\012 #pragma unroll\012 for (int _BFeeder_s0_iii_init = 0; _BFeeder_s0_iii_init < 0 + 8; _BFeeder_s0_iii_init++)\012 {\012  bool _159 = _BFeeder_s0_iii_init == 0;\012  if (_159)\012  {\012   uint _160 = (uint)(ADD_UINT64_T_SUFFIX(512));\012   _BFeeder_cycle_temp = _160;\012  } // if _159\012 } // for _BFeeder_s0_iii_init\012 while(1)\012 {\012  uint _161 = (uint)(ADD_UINT64_T_SUFFIX(512));\012  uint _162 = _BFeeder_cycle_temp;\012  uint _163 = (uint)(ADD_UINT64_T_SUFFIX(1023));\012  uint _164 = _162 & _163;\012  bool _165 = _161 <= _164;\012  if (_165)\012  {\012   double8 __166 = read_channel_intel(_BLoader_channel);\012   _BFeeder_in_v_temp = __166;\012  } // if _165\012  #pragma unroll\012  for (int _BFeeder_s0_buf = 0; _BFeeder_s0_buf < 0 + 4; _BFeeder_s0_buf++)\012  {\012   bool _167 = _BFeeder_s0_buf == 0;\012   if (_167)\012   {\012    double8 _168 = _BFeeder_in_v_temp;\012    _BFeeder_value_shreg = _168;\012    (void)_168;\012    uint _169 = _BFeeder_cycle_temp;\012    _BFeeder_time_stamp_shreg = _169;\012    (void)_169;\012   } // if _167\012   else\012   {\012    double8 _171 = _BFeeder_value_shreg;\012    _BFeeder_value_shreg = _171;\012    (void)_171;\012    uint _173 = _BFeeder_time_stamp_shreg;\012    _BFeeder_time_stamp_shreg = _173;\012    (void)_173;\012   } // if _167 else\012   double8 _175 = _BFeeder_value_shreg;\012   double8 _176 = __fpga_reg(__fpga_reg(_175));\012   _BFeeder_value_shreg = _176;\012   (void)_176;\012   uint _178 = _BFeeder_time_stamp_shreg;\012   uint _179 = __fpga_reg(__fpga_reg(_178));\012   _BFeeder_time_stamp_shreg = _179;\012   (void)_179;\012   uint _180 = (uint)(ADD_UINT64_T_SUFFIX(512));\012   uint _182 = _BFeeder_time_stamp_shreg;\012   uint _183 = (uint)(ADD_UINT64_T_SUFFIX(1023));\012   uint _184 = _182 & _183;\012   bool _185 = _180 <= _184;\012   if (_185)\012   {\012    uint _187 = _BFeeder_time_stamp_shreg;\012    uint _188 = (uint)(ADD_UINT64_T_SUFFIX(1023));\012    uint _189 = _187 & _188;\012    uint _190 = (uint)(ADD_UINT64_T_SUFFIX(512));\012    uint _191 = _189 - _190;\012    uint _192 = (uint)(ADD_UINT64_T_SUFFIX(3));\012    uint _193 = _191 & _192;\012    int _194 = (int)(_193);\012    bool _195 = _BFeeder_s0_buf == _194;\012    if (_195)\012    {\012     double8 _197 = _BFeeder_value_shreg;\012     uint _199 = _BFeeder_time_stamp_shreg;\012     uint _200 = (uint)(ADD_UINT64_T_SUFFIX(10));\012     uint _201 = _199 >> _200;\012     uint _202 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _203 = _201 & _202;\012     bool _204 = (bool)(_203);\012     uint _206 = (uint)(ADD_UINT64_T_SUFFIX(1023));\012     uint _207 = _199 & _206;\012     uint _208 = (uint)(ADD_UINT64_T_SUFFIX(512));\012     uint _209 = _207 - _208;\012     int _210 = (int)(_209);\012     int _211 = _210 >> 6;\012     int _213 = _210 >> 2;\012     int _214 = _213 & 15;\012     _BFeeder_DB_0_ibuffer[_204][_211][_214][_BFeeder_s0_buf] = _197;\012    } // if _195\012   } // if _185\012   uint _215 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _217 = _BFeeder_time_stamp_shreg;\012   uint _218 = (uint)(ADD_UINT64_T_SUFFIX(10));\012   uint _219 = _217 >> _218;\012   bool _220 = _215 < _219;\012   if (_220)\012   {\012    uint _222 = _BFeeder_time_stamp_shreg;\012    uint _223 = (uint)(ADD_UINT64_T_SUFFIX(1023));\012    uint _224 = _222 & _223;\012    int _225 = (int)(_224);\012    uint _226 = (uint)(ADD_UINT64_T_SUFFIX(10));\012    uint _227 = _222 >> _226;\012    uint _228 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _229 = _227 & _228;\012    bool _230 = (bool)(_229);\012    bool _231 = !(_230);\012    int _232 = _225 >> 7;\012    int _233 = _225 & 15;\012    double8 _234 = _BFeeder_DB_0_ibuffer[_231][_232][_233][_BFeeder_s0_buf];\012    _BFeeder_channel_array.s[_BFeeder_s0_buf] = _234;\012    (void)_BFeeder_s0_buf;\012   } // if _220\012  } // for _BFeeder_s0_buf\012  uint _235 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _237 = _BFeeder_time_stamp_shreg;\012  uint _238 = (uint)(ADD_UINT64_T_SUFFIX(10));\012  uint _239 = _237 >> _238;\012  bool _240 = _235 < _239;\012  if (_240)\012  {\012   write_channel_intel(_BFeeder_channel, _BFeeder_channel_array);\012   (void)_BFeeder_channel_array;\012  } // if _240\012  uint _241 = _BFeeder_cycle_temp;\012  uint _242 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _243 = _241 + _242;\012  _BFeeder_cycle_temp = _243;\012 } // while _BFeeder_s0_outermost_loop_infinite\012} // kernel kernel_BFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 _BFeeder_channel_array_t _BFeeder_channel_array;\012 _AFeeder_channel_array_t _AFeeder_channel_array;\012 // produce Z\012 double _Z_shreg[128][4][8];\012 double _Z_pipe_shreg[4][897];\012 // produce Y\012 double8 _Y_shreg[4];\012 double _Z_temp[4][8];\012 // produce X\012 double8 _X_shreg[8];\012 double _Z_shreg_temp;\012 int _Z_pipe_iter_temp;\012 int _Z_pipe_base_temp;\012 _Z_pipe_iter_temp = 1024;\012 _Z_pipe_base_temp = 0;\012 int _244 = _A_extent_1 >> 6;\012 int _245 = _244 + 1;\012 for (int _X_s0_i = 0; _X_s0_i < 0 + _245; _X_s0_i++)\012 {\012  int _246 = _B_extent_0 >> 6;\012  for (int _X_s0_j = 0; _X_s0_j < 0 + _246; _X_s0_j++)\012  {\012   int _247 = _A_extent_0 >> 6;\012   int _248 = _247 - _X_s0_i + ((_X_s0_i < _244) ? 0 : 1);\012   for (int _X_s0_k = _X_s0_i; _X_s0_k < _X_s0_i + _248; _X_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _X_s0_kk = 0; _X_s0_kk < 0 + 8; _X_s0_kk++)\012    {\012     for (int _X_s0_ii = 0; _X_s0_ii < 0 + 8; _X_s0_ii++)\012     {\012      for (int _X_s0_jj = 0; _X_s0_jj < 0 + 16; _X_s0_jj++)\012      {\012       #pragma unroll\012       for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 8; _dummy__1_s0_iii++)\012       {\012        #pragma unroll\012        for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 4; _dummy_s0_jjj++)\012        {\012         double _250 = _Z_shreg[127][_dummy_s0_jjj][_dummy__1_s0_iii];\012         _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _250;\012         #pragma unroll\012         for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 127; _dummy__2_s0_l1++)\012         {\012          int _251 = 127 - _dummy__2_s0_l1;\012          int _252 = 126 - _dummy__2_s0_l1;\012          double _254 = _Z_shreg[_252][_dummy_s0_jjj][_dummy__1_s0_iii];\012          _Z_shreg[_251][_dummy_s0_jjj][_dummy__1_s0_iii] = _254;\012          (void)_254;\012         } // for _dummy__2_s0_l1\012         double _255 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\012         _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _255;\012         (void)_255;\012        } // for _dummy_s0_jjj\012       } // for _dummy__1_s0_iii\012       int _256 = _A_extent_1 >> 6;\012       bool _257 = _X_s0_i < _256;\012       if (_257)\012       {\012        _BFeeder_channel_array_t __258 = read_channel_intel(_BFeeder_channel);\012        _BFeeder_channel_array = __258;\012        (void)__258;\012        _AFeeder_channel_array_t __259 = read_channel_intel(_AFeeder_channel);\012        _AFeeder_channel_array = __259;\012        (void)__259;\012       } // if _257\012       #pragma unroll\012       for (int _X_s0_iii = 0; _X_s0_iii < 0 + 8; _X_s0_iii++)\012       {\012        #pragma unroll\012        for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 4; _X_s0_jjj++)\012        {\012         double8 _260;\012         bool _261 = _X_s0_jjj == 0;\012         if (_261)\012         {\012          double8 __262 = _AFeeder_channel_array.s[_X_s0_iii];\012          _260 = __262;\012         } // if _261\012         else\012         {\012          double8 _264 = _X_shreg[_X_s0_iii];\012          _260 = _264;\012         } // if _261 else\012         double8 _265 = _260;\012         _X_shreg[_X_s0_iii] = _265;\012         (void)_265;\012         double8 _267 = _X_shreg[_X_s0_iii];\012         double8 _268 = __fpga_reg(__fpga_reg(_267));\012         _X_shreg[_X_s0_iii] = _268;\012         (void)_268;\012         double8 _269;\012         bool _270 = _X_s0_iii == 0;\012         if (_270)\012         {\012          double8 __271 = _BFeeder_channel_array.s[_X_s0_jjj];\012          _269 = __271;\012         } // if _270\012         else\012         {\012          double8 _273 = _Y_shreg[_X_s0_jjj];\012          _269 = _273;\012         } // if _270 else\012         double8 _274 = _269;\012         _Y_shreg[_X_s0_jjj] = _274;\012         (void)_274;\012         double8 _276 = _Y_shreg[_X_s0_jjj];\012         double8 _277 = __fpga_reg(__fpga_reg(_276));\012         _Y_shreg[_X_s0_jjj] = _277;\012         (void)_277;\012         double _278;\012         bool _279 = _X_s0_k == _X_s0_i;\012         bool _280 = _X_s0_kk == 0;\012         bool _281 = _279 && _280;\012         if (_281)\012         {\012          double _282 = (double) float_from_bits(0 /* 0 */);\012          _278 = _282;\012         } // if _281\012         else\012         {\012          double _284 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012          double _285 = __fpga_reg(_284);\012          _278 = _285;\012         } // if _281 else\012         double _286 = _278;\012         _Z_shreg_temp = _286;\012         #pragma unroll\012         for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012         {\012          double _287 = _Z_shreg_temp;\012          double _289 = _X_shreg[_X_s0_iii][_X_s0_kkk];\012          double _291 = _Y_shreg[_X_s0_jjj][_X_s0_kkk];\012          double _292 = _289 * _291;\012          double _293 = _287 + _292;\012          _Z_shreg_temp = _293;\012          int _294 = _X_s0_kkk & 3;\012          bool _295 = _294 == 3;\012          if (_295)\012          {\012           double _296 = _Z_shreg_temp;\012           double _297 = __fpga_reg(_296);\012           _Z_shreg_temp = _297;\012          } // if _295\012         } // for _X_s0_kkk\012         double _298 = _Z_shreg_temp;\012         _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _298;\012         (void)_298;\012         #pragma unroll\012         for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012         {\012          bool _299 = _X_s0_kkk == 7;\012          bool _300 = _X_s0_kk == 7;\012          bool _301 = _299 && _300;\012          int _302 = _A_extent_0 >> 6;\012          int _303 = _302 + -1;\012          bool _304 = _X_s0_k == _303;\012          bool _305 = _301 && _304;\012          if (_305)\012          {\012           int _306 = _X_s0_iii * 128;\012           double _308 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012           _Z_pipe_shreg[_X_s0_jjj][_306] = _308;\012           (void)_308;\012          } // if _305\012         } // for _X_s0_kkk\012        } // for _X_s0_jjj\012       } // for _X_s0_iii\012       bool _309 = _X_s0_jj == 0;\012       bool _310 = _X_s0_ii == 0;\012       bool _311 = _309 && _310;\012       int _312 = _A_extent_0 >> 6;\012       int _313 = _312 + -1;\012       bool _314 = _X_s0_k == _313;\012       bool _315 = _311 && _314;\012       bool _316 = _X_s0_kk == 7;\012       bool _317 = _315 && _316;\012       int _318 = _A_extent_1 >> 6;\012       bool _319 = _X_s0_i < _318;\012       bool _320 = _317 && _319;\012       if (_320)\012       {\012        int _321 = _Z_pipe_iter_temp;\012        _Z_pipe_base_temp = _321;\012       } // if _320\012       double4 _Out_channel_temp;\012       #pragma unroll\012       for (int _Z_pipe_b__62 = 0; _Z_pipe_b__62 < 0 + 4; _Z_pipe_b__62++)\012       {\012        double _323 = _Z_pipe_shreg[_Z_pipe_b__62][0];\012        _Out_channel_temp[_Z_pipe_b__62] = _323;\012        #pragma unroll\012        for (int _Z_pipe_b__62_dummy = 0; _Z_pipe_b__62_dummy < 0 + 4; _Z_pipe_b__62_dummy++)\012        {\012         double _324 = _Out_channel_temp[_Z_pipe_b__62_dummy];\012         double _325 = __fpga_reg(__fpga_reg(_324));\012         _Out_channel_temp[_Z_pipe_b__62_dummy] = _325;\012        } // for _Z_pipe_b__62_dummy\012       } // for _Z_pipe_b__62\012       int _326 = _Z_pipe_iter_temp;\012       int _327 = _Z_pipe_base_temp;\012       int _328 = _327 + 1024;\012       bool _329 = _326 < _328;\012       if (_329)\012       {\012        double4 _330 = _Out_channel_temp;\012        write_channel_intel(_Out_channel, _330);\012        (void)_330;\012       } // if _329\012       #pragma unroll\012       for (int _Z_pipe_b__63 = 0; _Z_pipe_b__63 < 0 + 4; _Z_pipe_b__63++)\012       {\012        #pragma unroll\012        for (int _Z_pipe_p__31 = 0; _Z_pipe_p__31 < 0 + 7; _Z_pipe_p__31++)\012        {\012         #pragma unroll\012         for (int _Z_pipe_l__31 = 0; _Z_pipe_l__31 < 0 + 127; _Z_pipe_l__31++)\012         {\012          int _331 = _Z_pipe_p__31 * 128;\012          int _332 = _331 + _Z_pipe_l__31;\012          int _333 = _332 + 1;\012          double _335 = _Z_pipe_shreg[_Z_pipe_b__63][_333];\012          _Z_pipe_shreg[_Z_pipe_b__63][_332] = _335;\012          (void)_335;\012         } // for _Z_pipe_l__31\012         int _336 = _Z_pipe_p__31 * 128;\012         int _337 = _336 + 127;\012         int _338 = _336 + 128;\012         double _340 = _Z_pipe_shreg[_Z_pipe_b__63][_338];\012         double _341 = __fpga_reg(__fpga_reg(_340));\012         _Z_pipe_shreg[_Z_pipe_b__63][_337] = _341;\012         (void)_341;\012        } // for _Z_pipe_p__31\012       } // for _Z_pipe_b__63\012       int _342 = _Z_pipe_iter_temp;\012       int _343 = _342 + 1;\012       _Z_pipe_iter_temp = _343;\012      } // for _X_s0_jj\012     } // for _X_s0_ii\012    } // for _X_s0_kk\012   } // for _X_s0_k\012  } // for _X_s0_j\012 } // for _X_s0_i\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__unloader_mem_channel double *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _344 = _A_extent_1 >> 6;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _344; _unloader_s0_i++)\012 {\012  int _345 = _B_extent_0 >> 6;\012  for (int _unloader_s0_j = 0; _unloader_s0_j < 0 + _345; _unloader_s0_j++)\012  {\012   #pragma loop_coalesce 3\012   for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 8; _unloader_s0_iii++)\012   {\012    for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 8; _unloader_s0_ii++)\012    {\012     for (int _unloader_s0_jj = 0; _unloader_s0_jj < 0 + 16; _unloader_s0_jj++)\012     {\012      double4 __346 = read_channel_intel(_Out_channel);\012      int _347 = _addr_temp;\012      int _348 = _347 * 4;\012      vstore4(__346, 0, (__address_space__unloader_mem_channel double*)_unloader_mem_channel + _348);\012      int _349 = _addr_temp;\012      int _350 = _349 + 1;\012      _addr_temp = _350;\012     } // for _unloader_s0_jj\012    } // for _unloader_s0_ii\012   } // for _unloader_s0_iii\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
