INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/lstm_ar/lstm_ar/lstm_ar.sim/sim_1/synth/func/xsim/Top_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-311] analyzing module MAC_2
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-311] analyzing module bram_memory
INFO: [VRFC 10-311] analyzing module bram_memory__parameterized0
INFO: [VRFC 10-311] analyzing module bram_memory__parameterized1
INFO: [VRFC 10-311] analyzing module bram_memory__parameterized2
INFO: [VRFC 10-311] analyzing module bram_memory__parameterized3
INFO: [VRFC 10-311] analyzing module bram_memory__parameterized3_0
INFO: [VRFC 10-311] analyzing module bram_memory__parameterized4
INFO: [VRFC 10-311] analyzing module hard_sigmoid
INFO: [VRFC 10-311] analyzing module hard_tanh
INFO: [VRFC 10-311] analyzing module hard_tanh_1
INFO: [VRFC 10-311] analyzing module ifog
INFO: [VRFC 10-311] analyzing module lstm_top_tmp
INFO: [VRFC 10-311] analyzing module softMax_v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/lstm_ar/lstm_ar/lstm_ar.srcs/sim_1/imports/rtl/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
