
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.37 (git sha1 a5c7f69ed8f, clang 14.0.6 -fPIC -Os)


-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module full_adder.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.
Replacing full_adder.$procdff$240 ($adff): ARST=\rstn, D=\carry_in, Q=\c_in
Replacing full_adder.$procdff$239 ($adff): ARST=\rstn, D=\c1_next, Q=\c1
Replacing full_adder.$procdff$238 ($adff): ARST=\rstn, D=\s1_next, Q=\s1
Replacing full_adder.$procdff$237 ($adff): ARST=\rstn, D=\c2_next, Q=\c2
Replacing full_adder.$procdff$236 ($adff): ARST=\rstn, D=\s2_next, Q=\s2
Replacing full_adder.$procdff$235 ($adff): ARST=\rstn, D=\c1, Q=\c1_past
Replacing full_adder.$procdff$234 ($adff): ARST=\rstn, D=\carry_out_next, Q=\carry_out
Replacing full_adder.$procdff$233 ($adff): ARST=\rstn, D=\s2, Q=\sum
Replacing full_adder.$procdff$232 ($adff): ARST=\rstn, D=\f_c2, Q=\f_c3
Replacing full_adder.$procdff$231 ($adff): ARST=\rstn, D=$0\f_past_3_valid[0:0], Q=\f_past_3_valid
Replacing full_adder.$procdff$230 ($adff): ARST=\rstn, D=$0\f_past_2_valid[0:0], Q=\f_past_2_valid
Replacing full_adder.$procdff$229 ($adff): ARST=\rstn, D=1'1, Q=\f_past_valid
Replacing full_adder.$procdff$228 ($adff): ARST=\rstn, D=\f_c1, Q=\f_c2
Replacing full_adder.$procdff$227 ($adff): ARST=\rstn, D=\f_s2, Q=\f_s3
Replacing full_adder.$procdff$226 ($adff): ARST=\rstn, D=\f_s1, Q=\f_s2
Replacing full_adder.$procdff$225 ($adff): ARST=\rstn, D=\carry_in, Q=\f_carry_in
Replacing full_adder.$procdff$224 ($adff): ARST=\rstn, D=\b, Q=\f_b
Replacing full_adder.$procdff$223 ($adff): ARST=\rstn, D=\a, Q=\f_a

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \full_adder..

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \full_adder..
Removed 28 unused cells and 28 unused wires.
<suppressed ~29 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module full_adder...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module full_adder.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\full_adder'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \full_adder..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \full_adder..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: ed6914e175, CPU: user 0.04s system 0.01s, MEM: 15.20 MB peak
Yosys 0.37 (git sha1 a5c7f69ed8f, clang 14.0.6 -fPIC -Os)
Time spent: 41% 4x opt_clean (0 sec), 10% 1x opt_expr (0 sec), ...
