{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v@109:119@HdlIdDef", "  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_1_s;\n  wire [NUM_CHANNELS*4-1:0] dac_data_sel_s;\n  wire [NUM_CHANNELS-1:0]  dac_iqcor_enb;\n  wire [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_1;\n  wire [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_2;\n\n  // regmap\n"], "Clone Blocks": [["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v@108:118", "  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_1_s;\n  wire [NUM_CHANNELS*4-1:0] dac_data_sel_s;\n  wire [NUM_CHANNELS-1:0]  dac_iqcor_enb;\n  wire [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_1;\n  wire [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_2;\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v@102:112", "  wire dac_sync;\n  wire dac_sync_in_status;\n  wire dac_dds_format;\n\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_0_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v@110:120", "  wire [NUM_CHANNELS*16-1:0] dac_dds_init_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_1_s;\n  wire [NUM_CHANNELS*4-1:0] dac_data_sel_s;\n  wire [NUM_CHANNELS-1:0]  dac_iqcor_enb;\n  wire [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_1;\n  wire [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_2;\n\n  // regmap\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v@104:114", "  wire dac_dds_format;\n\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_1_s;\n  wire [NUM_CHANNELS*4-1:0] dac_data_sel_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v@105:115", "\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_1_s;\n  wire [NUM_CHANNELS*4-1:0] dac_data_sel_s;\n  wire [NUM_CHANNELS-1:0]  dac_iqcor_enb;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v@103:113", "  wire dac_sync_in_status;\n  wire dac_dds_format;\n\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_1_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v@101:111", "\n  wire dac_sync;\n  wire dac_sync_in_status;\n  wire dac_dds_format;\n\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_1_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v@111:121", "  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_1_s;\n  wire [NUM_CHANNELS*4-1:0] dac_data_sel_s;\n  wire [NUM_CHANNELS-1:0]  dac_iqcor_enb;\n  wire [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_1;\n  wire [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_2;\n\n  // regmap\n\n  ad_ip_jesd204_tpl_dac_regmap #(\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v@107:117", "  wire [NUM_CHANNELS*16-1:0] dac_dds_init_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_1_s;\n  wire [NUM_CHANNELS*4-1:0] dac_data_sel_s;\n  wire [NUM_CHANNELS-1:0]  dac_iqcor_enb;\n  wire [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_1;\n  wire [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_2;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v@106:116", "  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_scale_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_init_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_dds_incr_1_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_0_s;\n  wire [NUM_CHANNELS*16-1:0] dac_pat_data_1_s;\n  wire [NUM_CHANNELS*4-1:0] dac_data_sel_s;\n  wire [NUM_CHANNELS-1:0]  dac_iqcor_enb;\n  wire [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_1;\n"]], "Diff Content": {"Delete": [], "Add": [[114, "  wire [NUM_CHANNELS-1:0] dac_mask_enable_s;\n"]]}}