library verilog;
use verilog.vl_types.all;
entity cpu_tb is
end cpu_tb;
