Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Wed Jun 14 03:53:48 2017
| Host             : vidal running 64-bit major release  (build 9200)
| Command          : report_power -file esclavo_endpoint_uart_power_routed.rpt -pb esclavo_endpoint_uart_power_summary_routed.pb -rpx esclavo_endpoint_uart_power_routed.rpx
| Design           : esclavo_endpoint_uart
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 17.038 (Junction temp exceeded!) |
| Dynamic (W)              | 16.602                           |
| Device Static (W)        | 0.437                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 7.3                              |
| Junction Temperature (C) | 102.7                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.151 |      681 |       --- |             --- |
|   LUT as Logic |     1.005 |      257 |     63400 |            0.41 |
|   Register     |     0.072 |      307 |    126800 |            0.24 |
|   CARRY4       |     0.067 |       30 |     15850 |            0.19 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |    <0.001 |        3 |     63400 |           <0.01 |
|   Others       |     0.000 |       24 |       --- |             --- |
| Signals        |     1.099 |      502 |       --- |             --- |
| DSPs           |    <0.001 |        1 |       240 |            0.42 |
| I/O            |    14.351 |       25 |       210 |           11.90 |
| Static Power   |     0.437 |          |           |                 |
| Total          |    17.038 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.541 |       2.258 |      0.283 |
| Vccaux    |       1.800 |     0.579 |       0.526 |      0.054 |
| Vcco33    |       3.300 |     4.064 |       4.060 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.000 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| esclavo_endpoint_uart  |    16.602 |
|   UART_rx_ins          |     0.061 |
|   UART_tx_ins          |     0.361 |
|     TX_control_inst0   |     0.361 |
|   clk_div_ss_display   |     0.134 |
|   modulo_alu1_seg_inst |     0.005 |
|   u32_to_bcd_inst      |     0.975 |
|   uart_basic_inst      |     0.377 |
|     baud8_tick_blk     |     0.083 |
|     baud_tick_blk      |     0.101 |
|     uart_rx_blk        |     0.146 |
|       rx_sync_inst     |     0.044 |
|     uart_tx_blk        |     0.041 |
+------------------------+-----------+


