#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jan 09 15:05:04 2020
# Process ID: 12416
# Current directory: C:/Users/linh9/Desktop/src/dc11m/test_dodong/test_dodong.runs/synth_1
# Command line: vivado.exe -log ADC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC.tcl
# Log file: C:/Users/linh9/Desktop/src/dc11m/test_dodong/test_dodong.runs/synth_1/ADC.vds
# Journal file: C:/Users/linh9/Desktop/src/dc11m/test_dodong/test_dodong.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ADC.tcl -notrace
Command: synth_design -top ADC -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6316 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 301.645 ; gain = 91.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADC' [C:/Users/linh9/Desktop/src/do_dong/ADC.vhd:66]
	Parameter CLK_DIV bound to: 10 - type: integer 
	Parameter CONTROL1 bound to: 16'b1000010000110000 
	Parameter CONTROL2 bound to: 16'b1000100000110000 
	Parameter RANGE1 bound to: 16'b1011010101000000 
	Parameter RANGE2 bound to: 16'b1101010100100000 
	Parameter SEQUENCE bound to: 16'b1111111111100000 
INFO: [Synth 8-256] done synthesizing module 'ADC' (1#1) [C:/Users/linh9/Desktop/src/do_dong/ADC.vhd:66]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 339.055 ; gain = 128.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 339.055 ; gain = 128.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 339.055 ; gain = 128.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5546] ROM "r_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "r_cs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_sclk_rise" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_data_adc1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_data_adc2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_data_adc1_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 355.277 ; gain = 144.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 1     
	   6 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 1     
	   6 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'dataout_reg[0]' (FDCE) to 'dataout_reg[1]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[15]' (FDCE) to 'dataout_reg[5]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[1]' (FDCE) to 'dataout_reg[2]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[9]' (FDCE) to 'dataout_reg[6]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[13]' (FDCE) to 'dataout_reg[7]'
INFO: [Synth 8-3886] merging instance 'dataout_reg[3]' (FDCE) to 'dataout_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataout_reg[2] )
INFO: [Synth 8-3886] merging instance 'dataout_reg[12]' (FDCE) to 'dataout_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_data_adc2_reg[13] )
INFO: [Synth 8-3886] merging instance 's_data_adc2_2_reg[0]' (FDCE) to 's_data_adc1_2_reg[0]'
INFO: [Synth 8-3886] merging instance 's_data_adc2_2_reg[18]' (FDCE) to 's_data_adc2_2_reg[19]'
INFO: [Synth 8-3886] merging instance 's_data_adc2_2_reg[20]' (FDCE) to 's_data_adc2_2_reg[19]'
INFO: [Synth 8-3886] merging instance 's_data_adc2_2_reg[21]' (FDCE) to 's_data_adc2_2_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_data_adc1_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_data_adc1_2_reg[0] )
INFO: [Synth 8-3886] merging instance 's_data_adc1_2_reg[18]' (FDCE) to 's_data_adc1_2_reg[19]'
INFO: [Synth 8-3886] merging instance 's_data_adc1_2_reg[20]' (FDCE) to 's_data_adc1_2_reg[19]'
INFO: [Synth 8-3886] merging instance 's_data_adc1_2_reg[21]' (FDCE) to 's_data_adc1_2_reg[19]'
WARNING: [Synth 8-3332] Sequential element (dataout_reg[2]) is unused and will be removed from module ADC.
WARNING: [Synth 8-3332] Sequential element (datain_reg[15]) is unused and will be removed from module ADC.
WARNING: [Synth 8-3332] Sequential element (datain_reg[14]) is unused and will be removed from module ADC.
WARNING: [Synth 8-3332] Sequential element (datain_reg[13]) is unused and will be removed from module ADC.
WARNING: [Synth 8-3332] Sequential element (r_data_adc1_1_reg[13]) is unused and will be removed from module ADC.
WARNING: [Synth 8-3332] Sequential element (r_data_adc2_reg[13]) is unused and will be removed from module ADC.
WARNING: [Synth 8-3332] Sequential element (s_data_adc1_2_reg[0]) is unused and will be removed from module ADC.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 497.891 ; gain = 287.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 497.891 ; gain = 287.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 498.441 ; gain = 288.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 498.441 ; gain = 288.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 498.441 ; gain = 288.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 498.441 ; gain = 288.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 498.441 ; gain = 288.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 498.441 ; gain = 288.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 498.441 ; gain = 288.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |    25|
|4     |LUT2   |    34|
|5     |LUT3   |    10|
|6     |LUT4   |    19|
|7     |LUT5   |    11|
|8     |LUT6   |    23|
|9     |FDCE   |   102|
|10    |FDPE   |     5|
|11    |FDRE   |    13|
|12    |IBUF   |     4|
|13    |OBUF   |    76|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   340|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 498.441 ; gain = 288.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 498.441 ; gain = 271.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 498.441 ; gain = 288.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 573.141 ; gain = 352.828
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/src/dc11m/test_dodong/test_dodong.runs/synth_1/ADC.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 573.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 09 15:05:26 2020...
