// Seed: 4240863936
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input logic [7:0] id_3;
  inout tri0 id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_14 = 32'd86,
    parameter id_5  = 32'd0,
    parameter id_6  = 32'd46
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout logic [7:0] id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire _id_6;
  inout wire _id_5;
  output wire id_4;
  output reg id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_13 = 1 - -1;
  assign id_4 = 1;
  supply0 _id_14 = -1;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_12,
      id_9
  );
  assign modCall_1.id_2 = 0;
  wire ["" : ~  id_6  +  id_14] id_15 = -1;
  wor [id_5 : 1] id_16 = id_1 && 1;
  always_ff @(*) id_3 = {id_14 == id_9 - id_12[-1 : id_14], id_9};
endmodule
