#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Apr 14 19:42:47 2024
# Process ID: 11152
# Current directory: C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.runs/impl_1
# Command line: vivado.exe -log fir_filter_VIO_ILA.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fir_filter_VIO_ILA.tcl -notrace
# Log file: C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.runs/impl_1/fir_filter_VIO_ILA.vdi
# Journal file: C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source fir_filter_VIO_ILA.tcl -notrace
Command: link_design -top fir_filter_VIO_ILA -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_instance'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/cordic_1/cordic_1.dcp' for cell 'gen_sin_inst/cordic_inst_0'
INFO: [Netlist 29-17] Analyzing 659 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, your_instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'your_instance_name/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:296]
INFO: [Chipscope 16-324] Core: ila_instance UUID: 1dc21231-72cc-5c29-8c00-08bef500990f 
INFO: [Chipscope 16-324] Core: vio_inst UUID: 10b64158-46a8-5b75-96e0-7529a8f6e526 
Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_inst'
Finished Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_inst'
Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_instance/U0'
Finished Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_instance/U0'
Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_instance/U0'
Finished Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_instance/U0'
Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'your_instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.578 ; gain = 550.645
Finished Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/lab1_ArtyZ7_10.xdc]
Finished Parsing XDC File [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/lab1_ArtyZ7_10.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 44 instances

16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1234.578 ; gain = 927.695
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.738 . Memory (MB): peak = 1234.578 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "068869ff59e51619".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1261.922 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: a09536ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.922 ; gain = 19.477

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 68 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: cb636635

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1261.922 ; gain = 19.477
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 14ff08c28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.922 ; gain = 19.477
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 54 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1112d1ad5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.922 ; gain = 19.477
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 178 cells

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_i_IBUF_BUFG_inst to drive 1502 load(s) on clock net clk_i_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 19ab023e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.922 ; gain = 19.477
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 169b0648c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1261.922 ; gain = 19.477
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 6 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 12ac39a5e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1261.922 ; gain = 19.477
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1261.922 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12ac39a5e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1261.922 ; gain = 19.477

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.565 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 187fe23dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1448.480 ; gain = 0.000
Ending Power Optimization Task | Checksum: 187fe23dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1448.480 ; gain = 186.559
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1448.480 ; gain = 213.902
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.runs/impl_1/fir_filter_VIO_ILA_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir_filter_VIO_ILA_drc_opted.rpt -pb fir_filter_VIO_ILA_drc_opted.pb -rpx fir_filter_VIO_ILA_drc_opted.rpx
Command: report_drc -file fir_filter_VIO_ILA_drc_opted.rpt -pb fir_filter_VIO_ILA_drc_opted.pb -rpx fir_filter_VIO_ILA_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.runs/impl_1/fir_filter_VIO_ILA_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1448.480 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 95debf0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17d32da7b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a0883686

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a0883686

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1448.480 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a0883686

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16c9cf31c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16c9cf31c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cdfca2f8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19d9be024

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c308d217

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 176d4db72

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1448.480 ; gain = 0.000
Phase 3.5 Small Shape Detail Placement | Checksum: 176d4db72

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24453f4d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24453f4d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1448.480 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 24453f4d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14987636e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14987636e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.567. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 23cd90151

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.480 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 23cd90151

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23cd90151

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23cd90151

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2b05b56b5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.480 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b05b56b5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.480 ; gain = 0.000
Ending Placer Task | Checksum: 1b8a32571

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.595 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.runs/impl_1/fir_filter_VIO_ILA_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fir_filter_VIO_ILA_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fir_filter_VIO_ILA_utilization_placed.rpt -pb fir_filter_VIO_ILA_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fir_filter_VIO_ILA_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1448.480 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e35fee3b ConstDB: 0 ShapeSum: d5433736 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17af25ef6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.480 ; gain = 0.000
Post Restoration Checksum: NetGraph: e07e80a9 NumContArr: 9a73de4d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17af25ef6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17af25ef6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17af25ef6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.480 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1381af51e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.696  | TNS=0.000  | WHS=-0.349 | THS=-74.781|

Phase 2 Router Initialization | Checksum: 164fb6c17

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1779a5a2d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.707  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: cdcc96c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.707  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a8f84271

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1448.480 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1a8f84271

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a8f84271

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a8f84271

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1448.480 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1a8f84271

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bb752043

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.707  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fdf85cd7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1448.480 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1fdf85cd7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.29139 %
  Global Horizontal Routing Utilization  = 2.52895 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bfc9c47c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bfc9c47c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19b769971

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1448.480 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.707  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19b769971

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1448.480 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.812 . Memory (MB): peak = 1448.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.runs/impl_1/fir_filter_VIO_ILA_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir_filter_VIO_ILA_drc_routed.rpt -pb fir_filter_VIO_ILA_drc_routed.pb -rpx fir_filter_VIO_ILA_drc_routed.rpx
Command: report_drc -file fir_filter_VIO_ILA_drc_routed.rpt -pb fir_filter_VIO_ILA_drc_routed.pb -rpx fir_filter_VIO_ILA_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.runs/impl_1/fir_filter_VIO_ILA_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fir_filter_VIO_ILA_methodology_drc_routed.rpt -pb fir_filter_VIO_ILA_methodology_drc_routed.pb -rpx fir_filter_VIO_ILA_methodology_drc_routed.rpx
Command: report_methodology -file fir_filter_VIO_ILA_methodology_drc_routed.rpt -pb fir_filter_VIO_ILA_methodology_drc_routed.pb -rpx fir_filter_VIO_ILA_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.runs/impl_1/fir_filter_VIO_ILA_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fir_filter_VIO_ILA_power_routed.rpt -pb fir_filter_VIO_ILA_power_summary_routed.pb -rpx fir_filter_VIO_ILA_power_routed.rpx
Command: report_power -file fir_filter_VIO_ILA_power_routed.rpt -pb fir_filter_VIO_ILA_power_summary_routed.pb -rpx fir_filter_VIO_ILA_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fir_filter_VIO_ILA_route_status.rpt -pb fir_filter_VIO_ILA_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fir_filter_VIO_ILA_timing_summary_routed.rpt -pb fir_filter_VIO_ILA_timing_summary_routed.pb -rpx fir_filter_VIO_ILA_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fir_filter_VIO_ILA_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file fir_filter_VIO_ILA_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 19:44:32 2024...
