{
  "name": "arch::kernel::apic::ApicId::x2apic_logical_cluster_id",
  "safe": true,
  "callees": {
    "core::ops::RangeInclusive::<Idx>::new": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Creates a new inclusive range. Equivalent to writing `start..=end`.\n\n # Examples\n\n ```\n use std::ops::RangeInclusive;\n\n assert_eq!(3..=5, RangeInclusive::new(3, 5));\n ```\n",
      "adt": {}
    },
    "bit_field::BitField::get_bits": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Obtains the range of bits specified by `range`; note that index 0 is the least significant\n bit, while index `length() - 1` is the most significant bit.\n\n ```rust\n use bit_field::BitField;\n\n let value: u32 = 0b110101;\n\n assert_eq!(value.get_bits(0..3), 0b101);\n assert_eq!(value.get_bits(2..6), 0b1101);\n assert_eq!(value.get_bits(..), 0b110101);\n assert_eq!(value.get_bits(3..=3), value.get_bit(3) as u32);\n ```\n\n ## Panics\n\n This method will panic if the start or end indexes of the range are out of bounds of the\n bit field.\n",
      "adt": {}
    }
  },
  "adts": {
    "arch::kernel::apic::ApicId": [
      "Deref",
      "Unknown([Deref, Downcast(VariantIdx(1, ThreadLocalIndex)), Field(0, Ty { id: 9, kind: RigidTy(Uint(U32)) })])",
      "Unknown([Deref, Downcast(VariantIdx(0, ThreadLocalIndex)), Field(0, Ty { id: 1, kind: RigidTy(Uint(U8)) })])",
      "Ref"
    ],
    "core::ops::RangeInclusive": [
      "Plain"
    ]
  },
  "path": 1289,
  "span": "ostd/src/arch/x86/kernel/apic/mod.rs:232:5: 238:6",
  "src": "pub fn x2apic_logical_cluster_id(&self) -> u32 {\n        let apic_id = match *self {\n            ApicId::XApic(id) => id as u32,\n            ApicId::X2Apic(id) => id,\n        };\n        apic_id.get_bits(4..=19)\n    }",
  "mir": "fn arch::kernel::apic::ApicId::x2apic_logical_cluster_id(_1: &arch::kernel::apic::ApicId) -> u32 {\n    let mut _0: u32;\n    let  _2: u32;\n    let mut _3: isize;\n    let  _4: u8;\n    let  _5: u32;\n    let mut _6: &u32;\n    let mut _7: core::ops::RangeInclusive<usize>;\n    debug self => _1;\n    debug apic_id => _2;\n    debug id => _4;\n    debug id => _5;\n    bb0: {\n        StorageLive(_2);\n        _3 = discriminant((*_1));\n        switchInt(move _3) -> [0: bb3, 1: bb2, otherwise: bb1];\n    }\n    bb1: {\n        unreachable;\n    }\n    bb2: {\n        StorageLive(_5);\n        _5 = (((*_1) as variant#1).0: u32);\n        _2 = _5;\n        StorageDead(_5);\n        goto -> bb4;\n    }\n    bb3: {\n        _4 = (((*_1) as variant#0).0: u8);\n        _2 = _4 as u32;\n        goto -> bb4;\n    }\n    bb4: {\n        StorageLive(_6);\n        _6 = &_2;\n        StorageLive(_7);\n        _7 = core::ops::RangeInclusive::<usize>::new(4_usize, 19_usize) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _0 = <u32 as bit_field::BitField>::get_bits::<core::ops::RangeInclusive<usize>>(move _6, move _7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Returns the logical x2apic cluster ID.\n\n Logical cluster ID = x2APIC ID\\[19:4\\]\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}