# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../W3_v2.srcs/sources_1/imports/chapter3_starters/bintobcd.vhd" \
"../../../../W3_v2.srcs/sim_1/new/tb_bintobcd.vhd" \

# Do not sort compile order
nosort
