designs:
    # These succeeded Vivado Implementation (bitstream generated) with and without phys_opt_design (no declared clock)
    # Part chosen was xc7a200tsbg484-1
    - koios/attention_layer
    - koios/bnn
    - koios/bwave_like.fixed.large
    - koios/bwave_like.fixed.small
    - koios/bwave_like.float.small
    - koios/clstm_like.large
    - koios/conv_layer
    - koios/dla_like.medium
    - koios/dla_like.small
    - koios/eltwise_layer
    - koios/lenet
    - koios/clstm_like.small
    - koios/spmv
    - koios/test
    - koios/tpu_like.large.ws
    - koios/tpu_like.large.os
    - koios/tpu_like.small.ws
    - koios/tpu_like.small.os
    - koios/robot_rl
    - koios/softmax
    - koios/lstm
    - koios/reduction_layer

    # - koios/dla_like.large
    # - koios/dnnweaver Needs more slices, 160K+ LUTs
    # - koios/tdarknet_like.small Needs 1600+ BRAMs
    # - koios/gemm_layer 200k LUTS

    # - koios/conv_layer_hls Critical Warnings in synthesis
    # - koios/clstm_like.medium too many I/Os
    # - koios/bwave_like.float.large # too many I/Os, need to condense output
    # - koios/tdarknet_like.large # Vivado synth fails -> comb assignment to registers

flow: Vivado