{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 09:03:49 2013 " "Info: Processing started: Mon Nov 04 09:03:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L2C019 -c L2C019 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L2C019 -c L2C019" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/L2C019/L2C019/L2C019.v " "Warning: Can't analyze file -- file E:/L2C019/L2C019/L2C019.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/L2C019/Verilog1.v " "Warning: Can't analyze file -- file E:/L2C019/Verilog1.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "L2C019.v(245) " "Warning (10261): Verilog HDL Event Control warning at L2C019.v(245): Event Control contains a complex event expression" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 245 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "L2C019.v(268) " "Warning (10261): Verilog HDL Event Control warning at L2C019.v(268): Event Control contains a complex event expression" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 268 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "L2C019.v(291) " "Warning (10261): Verilog HDL Event Control warning at L2C019.v(291): Event Control contains a complex event expression" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 291 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "L2C019.v 1 1 " "Warning: Using design file L2C019.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 L2C019 " "Info: Found entity 1: L2C019" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "L2C019 " "Info: Elaborating entity \"L2C019\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "L2C019.v(154) " "Warning (10762): Verilog HDL Case Statement warning at L2C019.v(154): can't check case statement for completeness because the case expression has too many possible states" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 154 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L2C019.v(154) " "Warning (10270): Verilog HDL Case Statement warning at L2C019.v(154): incomplete case statement has no default case item" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 154 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "L2C019.v(15) " "Warning (10762): Verilog HDL Case Statement warning at L2C019.v(15): can't check case statement for completeness because the case expression has too many possible states" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 15 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L2C019.v(15) " "Warning (10270): Verilog HDL Case Statement warning at L2C019.v(15): incomplete case statement has no default case item" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "hex begTask L2C019.v(13) " "Warning (10776): Verilog HDL warning at L2C019.v(13): variable hex in static task or function begTask may have unintended latch behavior" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 13 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "L2C019.v(206) " "Warning (10762): Verilog HDL Case Statement warning at L2C019.v(206): can't check case statement for completeness because the case expression has too many possible states" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 206 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L2C019.v(206) " "Warning (10270): Verilog HDL Case Statement warning at L2C019.v(206): incomplete case statement has no default case item" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 206 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "L2C019.v(219) " "Warning (10762): Verilog HDL Case Statement warning at L2C019.v(219): can't check case statement for completeness because the case expression has too many possible states" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 219 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L2C019.v(219) " "Warning (10270): Verilog HDL Case Statement warning at L2C019.v(219): incomplete case statement has no default case item" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 219 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr0 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"ledr0\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr1 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"ledr1\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr2 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"ledr2\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr3 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"ledr3\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr4 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"ledr4\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr5 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"ledr5\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr6 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"ledr6\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr7 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"ledr7\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr8 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"ledr8\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr9 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"ledr9\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Value L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"Value\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"answer\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N3 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"N3\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N2 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"N2\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N1 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"N1\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N0 L2C019.v(73) " "Warning (10240): Verilog HDL Always Construct warning at L2C019.v(73): inferring latch(es) for variable \"N0\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "begTask.hex\[6\] 0 L2C019.v(13) " "Warning (10030): Net \"begTask.hex\[6\]\" at L2C019.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "begTask.hex\[5\] 0 L2C019.v(13) " "Warning (10030): Net \"begTask.hex\[5\]\" at L2C019.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "begTask.hex\[4\] 0 L2C019.v(13) " "Warning (10030): Net \"begTask.hex\[4\]\" at L2C019.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "begTask.hex\[3\] 0 L2C019.v(13) " "Warning (10030): Net \"begTask.hex\[3\]\" at L2C019.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "begTask.hex\[2\] 0 L2C019.v(13) " "Warning (10030): Net \"begTask.hex\[2\]\" at L2C019.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "begTask.hex\[1\] 0 L2C019.v(13) " "Warning (10030): Net \"begTask.hex\[1\]\" at L2C019.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "begTask.hex\[0\] 0 L2C019.v(13) " "Warning (10030): Net \"begTask.hex\[0\]\" at L2C019.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr9 L2C019.v(93) " "Info (10041): Inferred latch for \"ledr9\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr8 L2C019.v(93) " "Info (10041): Inferred latch for \"ledr8\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr7 L2C019.v(93) " "Info (10041): Inferred latch for \"ledr7\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr6 L2C019.v(93) " "Info (10041): Inferred latch for \"ledr6\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr5 L2C019.v(93) " "Info (10041): Inferred latch for \"ledr5\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr4 L2C019.v(93) " "Info (10041): Inferred latch for \"ledr4\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr3 L2C019.v(93) " "Info (10041): Inferred latch for \"ledr3\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr2 L2C019.v(93) " "Info (10041): Inferred latch for \"ledr2\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr1 L2C019.v(93) " "Info (10041): Inferred latch for \"ledr1\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr0 L2C019.v(93) " "Info (10041): Inferred latch for \"ledr0\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex0\[0\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex0\[1\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex0\[2\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex0\[3\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex0\[4\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex0\[5\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex0\[6\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex1\[0\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex1\[1\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex1\[2\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex1\[3\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex1\[4\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex1\[5\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex1\[6\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex2\[0\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex2\[1\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex2\[2\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex2\[3\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex2\[4\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex2\[5\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex2\[6\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex3\[0\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex3\[1\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex3\[2\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex3\[3\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex3\[4\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex3\[5\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] L2C019.v(93) " "Info (10041): Inferred latch for \"hex3\[6\]\" at L2C019.v(93)" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "L2C019.v" "Div0" { Text "E:/L2C019/L2C019.v" 181 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "L2C019.v" "Div1" { Text "E:/L2C019/L2C019.v" 182 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "L2C019.v" "Div2" { Text "E:/L2C019/L2C019.v" 183 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "L2C019.v" "Mult0" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "L2C019.v" "Mult1" { Text "E:/L2C019/L2C019.v" 182 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 181 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Info: Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 181 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8so.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_8so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8so " "Info: Found entity 1: lpm_divide_8so" {  } { { "db/lpm_divide_8so.tdf" "" { Text "E:/L2C019/db/lpm_divide_8so.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Info: Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "E:/L2C019/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Info: Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "E:/L2C019/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/L2C019/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/L2C019/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_hq9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_hq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_hq9 " "Info: Found entity 1: lpm_abs_hq9" {  } { { "db/lpm_abs_hq9.tdf" "" { Text "E:/L2C019/db/lpm_abs_hq9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Info: Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "E:/L2C019/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 182 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info: Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 182 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7so.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7so " "Info: Found entity 1: lpm_divide_7so" {  } { { "db/lpm_divide_7so.tdf" "" { Text "E:/L2C019/db/lpm_divide_7so.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Info: Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "E:/L2C019/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Info: Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "E:/L2C019/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Info: Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "E:/L2C019/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 183 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Info: Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Info: Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 183 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5so.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5so " "Info: Found entity 1: lpm_divide_5so" {  } { { "db/lpm_divide_5so.tdf" "" { Text "E:/L2C019/db/lpm_divide_5so.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_ibg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_ibg " "Info: Found entity 1: abs_divider_ibg" {  } { { "db/abs_divider_ibg.tdf" "" { Text "E:/L2C019/db/abs_divider_ibg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Info: Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "E:/L2C019/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_eq9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_eq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_eq9 " "Info: Found entity 1: lpm_abs_eq9" {  } { { "db/lpm_abs_eq9.tdf" "" { Text "E:/L2C019/db/lpm_abs_eq9.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info: Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Info: Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Info: Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Info: Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Info: Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/multcore.tdf" 300 9 0 } } { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/multcore.tdf" 312 10 0 } } { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/multcore.tdf" 409 9 0 } } { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_00h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_00h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_00h " "Info: Found entity 1: add_sub_00h" {  } { { "db/add_sub_00h.tdf" "" { Text "E:/L2C019/db/add_sub_00h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00031 lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00031\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/multcore.tdf" 962 39 0 } } { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00033 lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00033\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/multcore.tdf" 974 44 0 } } { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00035 lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00035\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/multcore.tdf" 1018 54 0 } } { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00037 lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00037\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/multcore.tdf" 1029 59 0 } } { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 138 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 182 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Info: Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Info: Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Info: Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Info: Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 182 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cq01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_cq01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cq01 " "Info: Found entity 1: mult_cq01" {  } { { "db/mult_cq01.tdf" "" { Text "E:/L2C019/db/mult_cq01.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "52 " "Info: Ignored 52 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "52 " "Info: Ignored 52 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledr0 " "Warning: Latch ledr0 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledr1 " "Warning: Latch ledr1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledr2 " "Warning: Latch ledr2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledr3 " "Warning: Latch ledr3 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledr4 " "Warning: Latch ledr4 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledr5 " "Warning: Latch ledr5 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledr6 " "Warning: Latch ledr6 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledr7 " "Warning: Latch ledr7 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledr8 " "Warning: Latch ledr8 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ledr9 " "Warning: Latch ledr9 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[0\]\$latch " "Warning: Latch hex3\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[1\]\$latch " "Warning: Latch hex3\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[2\]\$latch " "Warning: Latch hex3\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[3\]\$latch " "Warning: Latch hex3\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[4\]\$latch " "Warning: Latch hex3\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[5\]\$latch " "Warning: Latch hex3\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[6\]\$latch " "Warning: Latch hex3\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[0\]\$latch " "Warning: Latch hex2\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[1\]\$latch " "Warning: Latch hex2\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[2\]\$latch " "Warning: Latch hex2\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[3\]\$latch " "Warning: Latch hex2\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[4\]\$latch " "Warning: Latch hex2\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[5\]\$latch " "Warning: Latch hex2\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[6\]\$latch " "Warning: Latch hex2\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[0\]\$latch " "Warning: Latch hex1\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[1\]\$latch " "Warning: Latch hex1\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[2\]\$latch " "Warning: Latch hex1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[3\]\$latch " "Warning: Latch hex1\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[4\]\$latch " "Warning: Latch hex1\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[5\]\$latch " "Warning: Latch hex1\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[6\]\$latch " "Warning: Latch hex1\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[0\]\$latch " "Warning: Latch hex0\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[1\]\$latch " "Warning: Latch hex0\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[2\]\$latch " "Warning: Latch hex0\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[3\]\$latch " "Warning: Latch hex0\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[4\]\$latch " "Warning: Latch hex0\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[5\]\$latch " "Warning: Latch hex0\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[6\]\$latch " "Warning: Latch hex0\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 93 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 304 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[1\] GND " "Warning (13410): Pin \"ledg\[1\]\" is stuck at GND" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[2\] GND " "Warning (13410): Pin \"ledg\[2\]\" is stuck at GND" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[3\] GND " "Warning (13410): Pin \"ledg\[3\]\" is stuck at GND" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[4\] GND " "Warning (13410): Pin \"ledg\[4\]\" is stuck at GND" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[5\] GND " "Warning (13410): Pin \"ledg\[5\]\" is stuck at GND" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[6\] GND " "Warning (13410): Pin \"ledg\[6\]\" is stuck at GND" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[7\] GND " "Warning (13410): Pin \"ledg\[7\]\" is stuck at GND" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "Warning (15610): No output dependent on input pin \"key\[0\]\"" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "Warning (15610): No output dependent on input pin \"key\[1\]\"" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning (15610): No output dependent on input pin \"key\[3\]\"" {  } { { "L2C019.v" "" { Text "E:/L2C019/L2C019.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2607 " "Info: Implemented 2607 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2542 " "Info: Implemented 2542 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 09:04:04 2013 " "Info: Processing ended: Mon Nov 04 09:04:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
