Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 5A855CC6B34
	for <qemu-riscv@archiver.kernel.org>; Thu, 15 Oct 2026 03:20:19 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1xHBzC-0006b3-El; Wed, 14 Oct 2026 23:18:30 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <portias@tenstorrent.com>)
 id 1xHBz2-0006Z4-Is
 for qemu-riscv@nongnu.org; Wed, 14 Oct 2026 23:18:21 -0400
Received: from mail-pj1-x102e.google.com ([2607:f8b0:4864:20::102e])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <portias@tenstorrent.com>)
 id 1xHBz0-0006bs-9G
 for qemu-riscv@nongnu.org; Wed, 14 Oct 2026 23:18:20 -0400
Received: by mail-pj1-x102e.google.com with SMTP id
 98e67ed59e1d1-396affa9420so600058a91.3
 for <qemu-riscv@nongnu.org>; Wed, 14 Oct 2026 20:18:17 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=tenstorrent.com; s=google; t=1792034296; x=1792639096; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:content-type:message-id:date
 :subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to
 :content-type; bh=sPBtmxH5jV8PDqQVU7hPP1VXAxscw7SqT5X6IIHfEKU=;
 b=g9BFhKSzRPtQFdtleI4k9ZO09KvbxTKHimVanU53ZCBE9UdTvbpo+0GgGZe+7ny3U6
 5z8fFLg43WK8cq8jCetbKCLy5sZzQX0uzhD91uL6+D9LbWBMmwl8jRVTRjuWkd+3Q8hb
 ljfSQgPRAP4MbR+FTWYV4vzaBuGVWY610h0V5bAz3zGIFMG+mvZxzhlwieVLcw0Gyxng
 Mg5MvbzPr80gbiFJ7jkzTk80Fn6vVRZQXcv7mhvI4DZXO9EjvFTZXewj7Wlg81mnEADr
 q9+jsD1Q+UaltMg/o1RbYziMVMM3LJGjjerbyWkvFNDuALEuSWRzLudA2mz6fuinNmU1
 r4Mg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20260707; t=1792034296; x=1792639096;
 h=content-transfer-encoding:mime-version:content-type:message-id:date
 :subject:cc:to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject
 :date:message-id:reply-to:content-type;
 bh=sPBtmxH5jV8PDqQVU7hPP1VXAxscw7SqT5X6IIHfEKU=;
 b=DBad6QWzGeWOvpcxXr0gUBEp/BJ62D+SVtR4CDwkViKtnIRCUO6EJRP4NlvbiK2Pg6
 ETejo/RnCuA34EN8u6t4vFyxG+0s+ai/MPExHZlsgHcYkc6N7mQ9DXETOwiCMelOJdQK
 UjwnbEZWEsEGQ7pAkubSBPldeq1EHme9wJSszVOeiKRaTWM8P75KgvGpjupQy3u39McD
 LxDh5zlgAV9JCB3HzhDHSJumcwvDrtCfKCQKZ4ucyQr7TELhPrDKAlpKSmPWpqfhucd0
 GRU8LSpMvmtQhjH5pmKWRrEgjWKdo4bYpqLLQe9Bxjxcfm+5BDoSUKZLBsLYVZmlampo
 fC+w==
X-Forwarded-Encrypted: i=1;
 AKwUvByzJcXN27BnYWuHLkSq6xmLj3mNW92MgMeVsXgcN4Btq1mA41ZcdbbE4cM2yCWtSzQuEJyT4uuYL+Cx@nongnu.org
X-Gm-Message-State: AFq9FYIZxVvVk3PZl3/XfXzlsaXuq+v+h8qjen0Zy05GSWr0C5j+gtHs
 oeowp8JuGd7jAGtYcLf88b3S15zvw2c3gAdbSNxSQrC7xhoSw+iywr29wJB/Fuc9x28=
X-Gm-Gg: AYBFou2gqF8woKktT0m+FDGJKMW1W5Ia1OHyjTaMG/6kA54ysnZz/z/Wo9Edfd08JjZ
 8+rEkx9/uzbYk4VuDZjUXAC22WNxBeM+Xl39JRtuC1YeMRc4UXPHKfBlNSB5+R3+ExNu+mKlIpE
 oydLQZHv9gW3mO+uLqf3c8J0uaFTePnCNsbds4RGI0pQ8OWf/aeFvVo7rnZEeIXjGmgf8UsCHN6
 WjYMatUYCPcqpsfCBG7CMICxd4+x4wN+Wrv3pc8EMgut5nLtnoyfmyqMvRAk14Eg7Qn6S4PrtZn
 Q7c/nH20/hjUWnS5fTvGPjnkMpdZXJ34CKSVxRVYA/zKhFhQl5ZxKQCsHYhkOKP0fkqXa4X4KoB
 tr2ws7rv1rqLmJmoSKZrmFnRvrndpS9KlOJuDiOk1yVIgyfaR/RfY5SWHrGWq+BPVsQX9Ryco7F
 v2MZxL6FRGovovDuYCCbFzl3l4GHR6Zzu2za/xbllPEnRk1yfm5e6CkDC8jtpV87+l8af+wlW6W
 RgR5kOXQMkWoyb7VDvVhx7jmkZhEGWDcg6P61P6eNdNn3Q=
X-Received: by 2002:a17:90b:5345:b0:3ac:9e5e:d1a5 with SMTP id
 98e67ed59e1d1-3ac9e5ed355mr808243a91.6.1792034294802; 
 Wed, 14 Oct 2026 20:18:14 -0700 (PDT)
Received: from lima-default.tail89d63.ts.net ([159.196.41.205])
 by smtp.gmail.com with ESMTPSA id
 98e67ed59e1d1-3ac93049ec2sm1321725a91.1.2026.10.14.20.18.08
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Wed, 14 Oct 2026 20:18:14 -0700 (PDT)
From: Portia Stephens <portias@oss.tenstorrent.com>
To: qemu-devel@nongnu.org
Cc: Nicholas Piggin <npiggin@gmail.com>, Palmer Dabbelt <palmer@dabbelt.com>,
 Chao Liu <chao.liu@processmission.com>,
 Alistair Francis <alistair.francis@wdc.com>, qemu-riscv@nongnu.org,
 =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <philmd@oss.qualcomm.com>,
 Paolo Bonzini <pbonzini@redhat.com>, Joel Stanley <joel@jms.id.au>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
 =?UTF-8?q?Alex=20Benn=C3=A9e?= <alex.bennee@linaro.org>,
 Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>,
 Weiwei Li <liwei1518@gmail.com>,
 Anirudh Srinivasan <asrinivasan@oss.tenstorrent.com>,
 Richard Henderson <richard.henderson@linaro.org>,
 Zhao Liu <zhao1.liu@intel.com>,
 Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,
 Portia Stephens <portias@oss.tenstorrent.com>,
 Michael Ellerman <mpe@kernel.org>
Subject: [PATCH 00/12] Add the RCPU to Tenstorrent Atlantis
Date: Thu, 15 Oct 2026 13:17:52 +1000
Message-ID: <20261015031804.2406055-1-portias@oss.tenstorrent.com>
X-Mailer: git-send-email 2.43.0
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::102e;
 envelope-from=portias@tenstorrent.com; helo=mail-pj1-x102e.google.com
X-Spam_score_int: -19
X-Spam_score: -2.0
X-Spam_bar: --
X-Spam_report: (-2.0 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

Atlantis includes a 32-bit RISC-V core (RCPU) used for boot, low-level
control, and ongoing system management [1]. This series is the first step in
adding the RCPU to the tt-atlantis machine. The RCPU shares access to most
peripherals with the Ascalon cores. However, the RCPU has a different memory view.
This requires a different memory map and a private memory container that the
SoC aliases the shared devices into, at the addresses the RCPU expects.

On hardware, the RCPU is responsible for loading images from the boot medium
into DRAM and releasing the Ascalon cores from reset, via the CPL. This
functionality is not implemented in these changes. The images for the Ascalon
cores continue to be loaded directly into DRAM via command line arguments and
the Ascalon cores start executing at reset.

With these changes, running tt-atlantis with rcpu=on will create a separate
CPUCluster with the RCPU, giving gdb two inferiors. If no bootrom is provided,
the RCPU hart will be held powered off. With a bootrom provided,
via tt-atlantis,rcpu=on,bootrom=, the RCPU will execute the image and console
output is on the second command line serial. This series does not provide a
binary to test on the RCPU, it is in active development and not publicly
available. The QEMU tests are updated to test booting of the Ascalon cores with
and without the RCPU modeled. The machine properties related to the cpus, smp
count and cpu-type, apply to the Ascalon cluster. The RCPU is an auxiliary
core and is not configurable.

See docs/system/riscv/tt_atlantis.rst for usage.

[1] https://github.com/tenstorrent/atlantis-soc-docs/blob/main/data_sheet/atl_soc_data_sheet.pdf

Joel Stanley (1):
  machine: Support extra board CPUs outside -smp

Portia Stephens (11):
  hw/riscv/atlantis: Set valid_cpu_types for Atlantis machine
  hw/riscv/atlantis: Update fdt functions to take generic parameters
  hw/riscv/atlantis: Move Ascalon into cluster struct
  hw/riscv/atlantis: Store Ascalon memory in cluster struct
  hw/riscv/atlantis: Create CPU cluster for Atlantis cpus
  target/riscv: Add Tenstorrent Real-time CPU
  hw/riscv/atlantis: Add the RCPU to the Atlantis SoC
  hw/riscv/atlantis: Back RCPU memory region by unimplemented device
  hw/riscv/atlantis: Load the RCPU bootrom
  tests/functional/riscv64: Add rcpu to tt-atlantis tests
  docs/atlantis: Update Atlantis documentation to include the RCPU

 MAINTAINERS                                  |   1 +
 accel/tcg/tcg-all.c                          |   2 +-
 docs/system/gdb.rst                          |   2 +
 docs/system/riscv/tt_atlantis.rst            |  30 +
 hw/riscv/Kconfig                             |   2 +
 hw/riscv/tt_atlantis.c                       | 613 +++++++++++++++----
 include/hw/core/boards.h                     |   4 +
 include/hw/riscv/tt_atlantis.h               |  81 ++-
 target/riscv/cpu-qom.h                       |   1 +
 target/riscv/cpu.c                           |  28 +
 target/riscv/tcg/csr.h                       |   3 +
 target/riscv/tcg/meson.build                 |   1 +
 target/riscv/tcg/tt_csr.c                    |  58 ++
 tests/functional/riscv64/test_tt_atlantis.py |  10 +-
 14 files changed, 709 insertions(+), 127 deletions(-)
 create mode 100644 target/riscv/tcg/tt_csr.c

-- 
2.43.0


