// Seed: 2472010067
module module_0;
  wire id_2;
  tri  id_3 = id_3 + -1;
  assign module_1.id_9 = 0;
  logic [7:0][1 : ""] id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output tri0 id_2,
    input uwire id_3,
    inout logic id_4,
    input wand id_5,
    inout tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output logic id_9,
    input wire id_10,
    input supply0 id_11,
    output tri id_12
);
  final id_9 <= id_4;
  module_0 modCall_1 ();
endmodule
