
newseqen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073f8  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fd8  08007590  08007590  00017590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008568  08008568  000205cc  2**0
                  CONTENTS
  4 .ARM          00000008  08008568  08008568  00018568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008570  08008570  000205cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008570  08008570  00018570  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008574  08008574  00018574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005cc  20000000  08008578  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001394  200005cc  08008b44  000205cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001960  08008b44  00021960  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000205cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e48  00000000  00000000  000205fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000224a  00000000  00000000  00032444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001030  00000000  00000000  00034690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f48  00000000  00000000  000356c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001753e  00000000  00000000  00036608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011d01  00000000  00000000  0004db46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095216  00000000  00000000  0005f847  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c0  00000000  00000000  000f4a5d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046a4  00000000  00000000  000f4b20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000000d8  00000000  00000000  000f91c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200005cc 	.word	0x200005cc
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08007578 	.word	0x08007578

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200005d0 	.word	0x200005d0
 80001d4:	08007578 	.word	0x08007578

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	; 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	; 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__gedf2>:
 80007a4:	f04f 3cff 	mov.w	ip, #4294967295
 80007a8:	e006      	b.n	80007b8 <__cmpdf2+0x4>
 80007aa:	bf00      	nop

080007ac <__ledf2>:
 80007ac:	f04f 0c01 	mov.w	ip, #1
 80007b0:	e002      	b.n	80007b8 <__cmpdf2+0x4>
 80007b2:	bf00      	nop

080007b4 <__cmpdf2>:
 80007b4:	f04f 0c01 	mov.w	ip, #1
 80007b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007c8:	bf18      	it	ne
 80007ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007ce:	d01b      	beq.n	8000808 <__cmpdf2+0x54>
 80007d0:	b001      	add	sp, #4
 80007d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007d6:	bf0c      	ite	eq
 80007d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007dc:	ea91 0f03 	teqne	r1, r3
 80007e0:	bf02      	ittt	eq
 80007e2:	ea90 0f02 	teqeq	r0, r2
 80007e6:	2000      	moveq	r0, #0
 80007e8:	4770      	bxeq	lr
 80007ea:	f110 0f00 	cmn.w	r0, #0
 80007ee:	ea91 0f03 	teq	r1, r3
 80007f2:	bf58      	it	pl
 80007f4:	4299      	cmppl	r1, r3
 80007f6:	bf08      	it	eq
 80007f8:	4290      	cmpeq	r0, r2
 80007fa:	bf2c      	ite	cs
 80007fc:	17d8      	asrcs	r0, r3, #31
 80007fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000802:	f040 0001 	orr.w	r0, r0, #1
 8000806:	4770      	bx	lr
 8000808:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	d102      	bne.n	8000818 <__cmpdf2+0x64>
 8000812:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000816:	d107      	bne.n	8000828 <__cmpdf2+0x74>
 8000818:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800081c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000820:	d1d6      	bne.n	80007d0 <__cmpdf2+0x1c>
 8000822:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000826:	d0d3      	beq.n	80007d0 <__cmpdf2+0x1c>
 8000828:	f85d 0b04 	ldr.w	r0, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop

08000830 <__aeabi_cdrcmple>:
 8000830:	4684      	mov	ip, r0
 8000832:	4610      	mov	r0, r2
 8000834:	4662      	mov	r2, ip
 8000836:	468c      	mov	ip, r1
 8000838:	4619      	mov	r1, r3
 800083a:	4663      	mov	r3, ip
 800083c:	e000      	b.n	8000840 <__aeabi_cdcmpeq>
 800083e:	bf00      	nop

08000840 <__aeabi_cdcmpeq>:
 8000840:	b501      	push	{r0, lr}
 8000842:	f7ff ffb7 	bl	80007b4 <__cmpdf2>
 8000846:	2800      	cmp	r0, #0
 8000848:	bf48      	it	mi
 800084a:	f110 0f00 	cmnmi.w	r0, #0
 800084e:	bd01      	pop	{r0, pc}

08000850 <__aeabi_dcmpeq>:
 8000850:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000854:	f7ff fff4 	bl	8000840 <__aeabi_cdcmpeq>
 8000858:	bf0c      	ite	eq
 800085a:	2001      	moveq	r0, #1
 800085c:	2000      	movne	r0, #0
 800085e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000862:	bf00      	nop

08000864 <__aeabi_dcmplt>:
 8000864:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000868:	f7ff ffea 	bl	8000840 <__aeabi_cdcmpeq>
 800086c:	bf34      	ite	cc
 800086e:	2001      	movcc	r0, #1
 8000870:	2000      	movcs	r0, #0
 8000872:	f85d fb08 	ldr.w	pc, [sp], #8
 8000876:	bf00      	nop

08000878 <__aeabi_dcmple>:
 8000878:	f84d ed08 	str.w	lr, [sp, #-8]!
 800087c:	f7ff ffe0 	bl	8000840 <__aeabi_cdcmpeq>
 8000880:	bf94      	ite	ls
 8000882:	2001      	movls	r0, #1
 8000884:	2000      	movhi	r0, #0
 8000886:	f85d fb08 	ldr.w	pc, [sp], #8
 800088a:	bf00      	nop

0800088c <__aeabi_dcmpge>:
 800088c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000890:	f7ff ffce 	bl	8000830 <__aeabi_cdrcmple>
 8000894:	bf94      	ite	ls
 8000896:	2001      	movls	r0, #1
 8000898:	2000      	movhi	r0, #0
 800089a:	f85d fb08 	ldr.w	pc, [sp], #8
 800089e:	bf00      	nop

080008a0 <__aeabi_dcmpgt>:
 80008a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a4:	f7ff ffc4 	bl	8000830 <__aeabi_cdrcmple>
 80008a8:	bf34      	ite	cc
 80008aa:	2001      	movcc	r0, #1
 80008ac:	2000      	movcs	r0, #0
 80008ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b2:	bf00      	nop

080008b4 <__aeabi_d2f>:
 80008b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008bc:	bf24      	itt	cs
 80008be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008c6:	d90d      	bls.n	80008e4 <__aeabi_d2f+0x30>
 80008c8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80008cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80008d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80008d4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80008d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008dc:	bf08      	it	eq
 80008de:	f020 0001 	biceq.w	r0, r0, #1
 80008e2:	4770      	bx	lr
 80008e4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80008e8:	d121      	bne.n	800092e <__aeabi_d2f+0x7a>
 80008ea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80008ee:	bfbc      	itt	lt
 80008f0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80008f4:	4770      	bxlt	lr
 80008f6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008fe:	f1c2 0218 	rsb	r2, r2, #24
 8000902:	f1c2 0c20 	rsb	ip, r2, #32
 8000906:	fa10 f30c 	lsls.w	r3, r0, ip
 800090a:	fa20 f002 	lsr.w	r0, r0, r2
 800090e:	bf18      	it	ne
 8000910:	f040 0001 	orrne.w	r0, r0, #1
 8000914:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000918:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800091c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000920:	ea40 000c 	orr.w	r0, r0, ip
 8000924:	fa23 f302 	lsr.w	r3, r3, r2
 8000928:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800092c:	e7cc      	b.n	80008c8 <__aeabi_d2f+0x14>
 800092e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000932:	d107      	bne.n	8000944 <__aeabi_d2f+0x90>
 8000934:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000938:	bf1e      	ittt	ne
 800093a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800093e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000942:	4770      	bxne	lr
 8000944:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000948:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800094c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop

08000954 <__aeabi_uldivmod>:
 8000954:	b953      	cbnz	r3, 800096c <__aeabi_uldivmod+0x18>
 8000956:	b94a      	cbnz	r2, 800096c <__aeabi_uldivmod+0x18>
 8000958:	2900      	cmp	r1, #0
 800095a:	bf08      	it	eq
 800095c:	2800      	cmpeq	r0, #0
 800095e:	bf1c      	itt	ne
 8000960:	f04f 31ff 	movne.w	r1, #4294967295
 8000964:	f04f 30ff 	movne.w	r0, #4294967295
 8000968:	f000 b974 	b.w	8000c54 <__aeabi_idiv0>
 800096c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000970:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000974:	f000 f806 	bl	8000984 <__udivmoddi4>
 8000978:	f8dd e004 	ldr.w	lr, [sp, #4]
 800097c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000980:	b004      	add	sp, #16
 8000982:	4770      	bx	lr

08000984 <__udivmoddi4>:
 8000984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000988:	9d08      	ldr	r5, [sp, #32]
 800098a:	4604      	mov	r4, r0
 800098c:	468e      	mov	lr, r1
 800098e:	2b00      	cmp	r3, #0
 8000990:	d14d      	bne.n	8000a2e <__udivmoddi4+0xaa>
 8000992:	428a      	cmp	r2, r1
 8000994:	4694      	mov	ip, r2
 8000996:	d969      	bls.n	8000a6c <__udivmoddi4+0xe8>
 8000998:	fab2 f282 	clz	r2, r2
 800099c:	b152      	cbz	r2, 80009b4 <__udivmoddi4+0x30>
 800099e:	fa01 f302 	lsl.w	r3, r1, r2
 80009a2:	f1c2 0120 	rsb	r1, r2, #32
 80009a6:	fa20 f101 	lsr.w	r1, r0, r1
 80009aa:	fa0c fc02 	lsl.w	ip, ip, r2
 80009ae:	ea41 0e03 	orr.w	lr, r1, r3
 80009b2:	4094      	lsls	r4, r2
 80009b4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009b8:	0c21      	lsrs	r1, r4, #16
 80009ba:	fbbe f6f8 	udiv	r6, lr, r8
 80009be:	fa1f f78c 	uxth.w	r7, ip
 80009c2:	fb08 e316 	mls	r3, r8, r6, lr
 80009c6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80009ca:	fb06 f107 	mul.w	r1, r6, r7
 80009ce:	4299      	cmp	r1, r3
 80009d0:	d90a      	bls.n	80009e8 <__udivmoddi4+0x64>
 80009d2:	eb1c 0303 	adds.w	r3, ip, r3
 80009d6:	f106 30ff 	add.w	r0, r6, #4294967295
 80009da:	f080 811f 	bcs.w	8000c1c <__udivmoddi4+0x298>
 80009de:	4299      	cmp	r1, r3
 80009e0:	f240 811c 	bls.w	8000c1c <__udivmoddi4+0x298>
 80009e4:	3e02      	subs	r6, #2
 80009e6:	4463      	add	r3, ip
 80009e8:	1a5b      	subs	r3, r3, r1
 80009ea:	b2a4      	uxth	r4, r4
 80009ec:	fbb3 f0f8 	udiv	r0, r3, r8
 80009f0:	fb08 3310 	mls	r3, r8, r0, r3
 80009f4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80009f8:	fb00 f707 	mul.w	r7, r0, r7
 80009fc:	42a7      	cmp	r7, r4
 80009fe:	d90a      	bls.n	8000a16 <__udivmoddi4+0x92>
 8000a00:	eb1c 0404 	adds.w	r4, ip, r4
 8000a04:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a08:	f080 810a 	bcs.w	8000c20 <__udivmoddi4+0x29c>
 8000a0c:	42a7      	cmp	r7, r4
 8000a0e:	f240 8107 	bls.w	8000c20 <__udivmoddi4+0x29c>
 8000a12:	4464      	add	r4, ip
 8000a14:	3802      	subs	r0, #2
 8000a16:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a1a:	1be4      	subs	r4, r4, r7
 8000a1c:	2600      	movs	r6, #0
 8000a1e:	b11d      	cbz	r5, 8000a28 <__udivmoddi4+0xa4>
 8000a20:	40d4      	lsrs	r4, r2
 8000a22:	2300      	movs	r3, #0
 8000a24:	e9c5 4300 	strd	r4, r3, [r5]
 8000a28:	4631      	mov	r1, r6
 8000a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a2e:	428b      	cmp	r3, r1
 8000a30:	d909      	bls.n	8000a46 <__udivmoddi4+0xc2>
 8000a32:	2d00      	cmp	r5, #0
 8000a34:	f000 80ef 	beq.w	8000c16 <__udivmoddi4+0x292>
 8000a38:	2600      	movs	r6, #0
 8000a3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000a3e:	4630      	mov	r0, r6
 8000a40:	4631      	mov	r1, r6
 8000a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a46:	fab3 f683 	clz	r6, r3
 8000a4a:	2e00      	cmp	r6, #0
 8000a4c:	d14a      	bne.n	8000ae4 <__udivmoddi4+0x160>
 8000a4e:	428b      	cmp	r3, r1
 8000a50:	d302      	bcc.n	8000a58 <__udivmoddi4+0xd4>
 8000a52:	4282      	cmp	r2, r0
 8000a54:	f200 80f9 	bhi.w	8000c4a <__udivmoddi4+0x2c6>
 8000a58:	1a84      	subs	r4, r0, r2
 8000a5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000a5e:	2001      	movs	r0, #1
 8000a60:	469e      	mov	lr, r3
 8000a62:	2d00      	cmp	r5, #0
 8000a64:	d0e0      	beq.n	8000a28 <__udivmoddi4+0xa4>
 8000a66:	e9c5 4e00 	strd	r4, lr, [r5]
 8000a6a:	e7dd      	b.n	8000a28 <__udivmoddi4+0xa4>
 8000a6c:	b902      	cbnz	r2, 8000a70 <__udivmoddi4+0xec>
 8000a6e:	deff      	udf	#255	; 0xff
 8000a70:	fab2 f282 	clz	r2, r2
 8000a74:	2a00      	cmp	r2, #0
 8000a76:	f040 8092 	bne.w	8000b9e <__udivmoddi4+0x21a>
 8000a7a:	eba1 010c 	sub.w	r1, r1, ip
 8000a7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a82:	fa1f fe8c 	uxth.w	lr, ip
 8000a86:	2601      	movs	r6, #1
 8000a88:	0c20      	lsrs	r0, r4, #16
 8000a8a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000a8e:	fb07 1113 	mls	r1, r7, r3, r1
 8000a92:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a96:	fb0e f003 	mul.w	r0, lr, r3
 8000a9a:	4288      	cmp	r0, r1
 8000a9c:	d908      	bls.n	8000ab0 <__udivmoddi4+0x12c>
 8000a9e:	eb1c 0101 	adds.w	r1, ip, r1
 8000aa2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000aa6:	d202      	bcs.n	8000aae <__udivmoddi4+0x12a>
 8000aa8:	4288      	cmp	r0, r1
 8000aaa:	f200 80cb 	bhi.w	8000c44 <__udivmoddi4+0x2c0>
 8000aae:	4643      	mov	r3, r8
 8000ab0:	1a09      	subs	r1, r1, r0
 8000ab2:	b2a4      	uxth	r4, r4
 8000ab4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ab8:	fb07 1110 	mls	r1, r7, r0, r1
 8000abc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ac0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ac4:	45a6      	cmp	lr, r4
 8000ac6:	d908      	bls.n	8000ada <__udivmoddi4+0x156>
 8000ac8:	eb1c 0404 	adds.w	r4, ip, r4
 8000acc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ad0:	d202      	bcs.n	8000ad8 <__udivmoddi4+0x154>
 8000ad2:	45a6      	cmp	lr, r4
 8000ad4:	f200 80bb 	bhi.w	8000c4e <__udivmoddi4+0x2ca>
 8000ad8:	4608      	mov	r0, r1
 8000ada:	eba4 040e 	sub.w	r4, r4, lr
 8000ade:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ae2:	e79c      	b.n	8000a1e <__udivmoddi4+0x9a>
 8000ae4:	f1c6 0720 	rsb	r7, r6, #32
 8000ae8:	40b3      	lsls	r3, r6
 8000aea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000aee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000af2:	fa20 f407 	lsr.w	r4, r0, r7
 8000af6:	fa01 f306 	lsl.w	r3, r1, r6
 8000afa:	431c      	orrs	r4, r3
 8000afc:	40f9      	lsrs	r1, r7
 8000afe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000b02:	fa00 f306 	lsl.w	r3, r0, r6
 8000b06:	fbb1 f8f9 	udiv	r8, r1, r9
 8000b0a:	0c20      	lsrs	r0, r4, #16
 8000b0c:	fa1f fe8c 	uxth.w	lr, ip
 8000b10:	fb09 1118 	mls	r1, r9, r8, r1
 8000b14:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b18:	fb08 f00e 	mul.w	r0, r8, lr
 8000b1c:	4288      	cmp	r0, r1
 8000b1e:	fa02 f206 	lsl.w	r2, r2, r6
 8000b22:	d90b      	bls.n	8000b3c <__udivmoddi4+0x1b8>
 8000b24:	eb1c 0101 	adds.w	r1, ip, r1
 8000b28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000b2c:	f080 8088 	bcs.w	8000c40 <__udivmoddi4+0x2bc>
 8000b30:	4288      	cmp	r0, r1
 8000b32:	f240 8085 	bls.w	8000c40 <__udivmoddi4+0x2bc>
 8000b36:	f1a8 0802 	sub.w	r8, r8, #2
 8000b3a:	4461      	add	r1, ip
 8000b3c:	1a09      	subs	r1, r1, r0
 8000b3e:	b2a4      	uxth	r4, r4
 8000b40:	fbb1 f0f9 	udiv	r0, r1, r9
 8000b44:	fb09 1110 	mls	r1, r9, r0, r1
 8000b48:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000b4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b50:	458e      	cmp	lr, r1
 8000b52:	d908      	bls.n	8000b66 <__udivmoddi4+0x1e2>
 8000b54:	eb1c 0101 	adds.w	r1, ip, r1
 8000b58:	f100 34ff 	add.w	r4, r0, #4294967295
 8000b5c:	d26c      	bcs.n	8000c38 <__udivmoddi4+0x2b4>
 8000b5e:	458e      	cmp	lr, r1
 8000b60:	d96a      	bls.n	8000c38 <__udivmoddi4+0x2b4>
 8000b62:	3802      	subs	r0, #2
 8000b64:	4461      	add	r1, ip
 8000b66:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b6a:	fba0 9402 	umull	r9, r4, r0, r2
 8000b6e:	eba1 010e 	sub.w	r1, r1, lr
 8000b72:	42a1      	cmp	r1, r4
 8000b74:	46c8      	mov	r8, r9
 8000b76:	46a6      	mov	lr, r4
 8000b78:	d356      	bcc.n	8000c28 <__udivmoddi4+0x2a4>
 8000b7a:	d053      	beq.n	8000c24 <__udivmoddi4+0x2a0>
 8000b7c:	b15d      	cbz	r5, 8000b96 <__udivmoddi4+0x212>
 8000b7e:	ebb3 0208 	subs.w	r2, r3, r8
 8000b82:	eb61 010e 	sbc.w	r1, r1, lr
 8000b86:	fa01 f707 	lsl.w	r7, r1, r7
 8000b8a:	fa22 f306 	lsr.w	r3, r2, r6
 8000b8e:	40f1      	lsrs	r1, r6
 8000b90:	431f      	orrs	r7, r3
 8000b92:	e9c5 7100 	strd	r7, r1, [r5]
 8000b96:	2600      	movs	r6, #0
 8000b98:	4631      	mov	r1, r6
 8000b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9e:	f1c2 0320 	rsb	r3, r2, #32
 8000ba2:	40d8      	lsrs	r0, r3
 8000ba4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ba8:	fa21 f303 	lsr.w	r3, r1, r3
 8000bac:	4091      	lsls	r1, r2
 8000bae:	4301      	orrs	r1, r0
 8000bb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bb4:	fa1f fe8c 	uxth.w	lr, ip
 8000bb8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000bbc:	fb07 3610 	mls	r6, r7, r0, r3
 8000bc0:	0c0b      	lsrs	r3, r1, #16
 8000bc2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000bc6:	fb00 f60e 	mul.w	r6, r0, lr
 8000bca:	429e      	cmp	r6, r3
 8000bcc:	fa04 f402 	lsl.w	r4, r4, r2
 8000bd0:	d908      	bls.n	8000be4 <__udivmoddi4+0x260>
 8000bd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bd6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000bda:	d22f      	bcs.n	8000c3c <__udivmoddi4+0x2b8>
 8000bdc:	429e      	cmp	r6, r3
 8000bde:	d92d      	bls.n	8000c3c <__udivmoddi4+0x2b8>
 8000be0:	3802      	subs	r0, #2
 8000be2:	4463      	add	r3, ip
 8000be4:	1b9b      	subs	r3, r3, r6
 8000be6:	b289      	uxth	r1, r1
 8000be8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000bec:	fb07 3316 	mls	r3, r7, r6, r3
 8000bf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bf4:	fb06 f30e 	mul.w	r3, r6, lr
 8000bf8:	428b      	cmp	r3, r1
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x28a>
 8000bfc:	eb1c 0101 	adds.w	r1, ip, r1
 8000c00:	f106 38ff 	add.w	r8, r6, #4294967295
 8000c04:	d216      	bcs.n	8000c34 <__udivmoddi4+0x2b0>
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d914      	bls.n	8000c34 <__udivmoddi4+0x2b0>
 8000c0a:	3e02      	subs	r6, #2
 8000c0c:	4461      	add	r1, ip
 8000c0e:	1ac9      	subs	r1, r1, r3
 8000c10:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000c14:	e738      	b.n	8000a88 <__udivmoddi4+0x104>
 8000c16:	462e      	mov	r6, r5
 8000c18:	4628      	mov	r0, r5
 8000c1a:	e705      	b.n	8000a28 <__udivmoddi4+0xa4>
 8000c1c:	4606      	mov	r6, r0
 8000c1e:	e6e3      	b.n	80009e8 <__udivmoddi4+0x64>
 8000c20:	4618      	mov	r0, r3
 8000c22:	e6f8      	b.n	8000a16 <__udivmoddi4+0x92>
 8000c24:	454b      	cmp	r3, r9
 8000c26:	d2a9      	bcs.n	8000b7c <__udivmoddi4+0x1f8>
 8000c28:	ebb9 0802 	subs.w	r8, r9, r2
 8000c2c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000c30:	3801      	subs	r0, #1
 8000c32:	e7a3      	b.n	8000b7c <__udivmoddi4+0x1f8>
 8000c34:	4646      	mov	r6, r8
 8000c36:	e7ea      	b.n	8000c0e <__udivmoddi4+0x28a>
 8000c38:	4620      	mov	r0, r4
 8000c3a:	e794      	b.n	8000b66 <__udivmoddi4+0x1e2>
 8000c3c:	4640      	mov	r0, r8
 8000c3e:	e7d1      	b.n	8000be4 <__udivmoddi4+0x260>
 8000c40:	46d0      	mov	r8, sl
 8000c42:	e77b      	b.n	8000b3c <__udivmoddi4+0x1b8>
 8000c44:	3b02      	subs	r3, #2
 8000c46:	4461      	add	r1, ip
 8000c48:	e732      	b.n	8000ab0 <__udivmoddi4+0x12c>
 8000c4a:	4630      	mov	r0, r6
 8000c4c:	e709      	b.n	8000a62 <__udivmoddi4+0xde>
 8000c4e:	4464      	add	r4, ip
 8000c50:	3802      	subs	r0, #2
 8000c52:	e742      	b.n	8000ada <__udivmoddi4+0x156>

08000c54 <__aeabi_idiv0>:
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b0aa      	sub	sp, #168	; 0xa8
 8000c5c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c5e:	f002 fb27 	bl	80032b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c62:	f000 faa9 	bl	80011b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c66:	f000 fd21 	bl	80016ac <MX_GPIO_Init>
  MX_DMA_Init();
 8000c6a:	f000 fcff 	bl	800166c <MX_DMA_Init>
  MX_ADC1_Init();
 8000c6e:	f000 fb0d 	bl	800128c <MX_ADC1_Init>
  MX_SPI2_Init();
 8000c72:	f000 fba7 	bl	80013c4 <MX_SPI2_Init>
  MX_TIM3_Init();
 8000c76:	f000 fc2f 	bl	80014d8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000c7a:	f000 fca3 	bl	80015c4 <MX_TIM4_Init>
  MX_I2C2_Init();
 8000c7e:	f000 fb73 	bl	8001368 <MX_I2C2_Init>
  MX_TIM2_Init();
 8000c82:	f000 fbd5 	bl	8001430 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  const volatile uint8_t *userConfig=(const volatile uint8_t *)0x0800D2F0;
 8000c86:	4b9e      	ldr	r3, [pc, #632]	; (8000f00 <main+0x2a8>)
 8000c88:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94



//LL_SPI_Enable(SPI2);

  HAL_SPI_Init(&hspi2);
 8000c8c:	489d      	ldr	r0, [pc, #628]	; (8000f04 <main+0x2ac>)
 8000c8e:	f005 fa4b 	bl	8006128 <HAL_SPI_Init>
  // lcd_init(); // keep this late or have issues
//HAL_TIM_Base_Start_IT(&htim1);  // This needs to work for irq   ,disbling tim1 made loop a lot faster
//TIM1->CCER=0;
HAL_TIM_Base_Start_IT(&htim3);  // This needs to work for irq
 8000c92:	489d      	ldr	r0, [pc, #628]	; (8000f08 <main+0x2b0>)
 8000c94:	f005 fcdb 	bl	800664e <HAL_TIM_Base_Start_IT>
TIM3->CCER=0;
 8000c98:	4b9c      	ldr	r3, [pc, #624]	; (8000f0c <main+0x2b4>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	621a      	str	r2, [r3, #32]
HAL_TIM_Base_Start(&htim2);
 8000c9e:	489c      	ldr	r0, [pc, #624]	; (8000f10 <main+0x2b8>)
 8000ca0:	f005 fcb1 	bl	8006606 <HAL_TIM_Base_Start>
HAL_TIM_Base_Start(&htim4);
 8000ca4:	489b      	ldr	r0, [pc, #620]	; (8000f14 <main+0x2bc>)
 8000ca6:	f005 fcae 	bl	8006606 <HAL_TIM_Base_Start>
//HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);  // they both work fine together
HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 8000caa:	2108      	movs	r1, #8
 8000cac:	4896      	ldr	r0, [pc, #600]	; (8000f08 <main+0x2b0>)
 8000cae:	f005 fd27 	bl	8006700 <HAL_TIM_PWM_Start>
//HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_4,pData, 63);
TIM2->CNT=32000;
 8000cb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000cb6:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8000cba:	625a      	str	r2, [r3, #36]	; 0x24
HAL_ADC_Start(&hadc1);
 8000cbc:	4896      	ldr	r0, [pc, #600]	; (8000f18 <main+0x2c0>)
 8000cbe:	f002 fbd1 	bl	8003464 <HAL_ADC_Start>
HAL_ADC_Start_DMA(&hadc1, adc_source, 3); //dma start ,needs this and adc start
 8000cc2:	2203      	movs	r2, #3
 8000cc4:	4995      	ldr	r1, [pc, #596]	; (8000f1c <main+0x2c4>)
 8000cc6:	4894      	ldr	r0, [pc, #592]	; (8000f18 <main+0x2c0>)
 8000cc8:	f002 fc72 	bl	80035b0 <HAL_ADC_Start_DMA>


HAL_I2C_MspInit(&hi2c2);
 8000ccc:	4894      	ldr	r0, [pc, #592]	; (8000f20 <main+0x2c8>)
 8000cce:	f002 f8f1 	bl	8002eb4 <HAL_I2C_MspInit>
} // reads stored values for potvalues
*/

uint8_t potSource2[65];
uint8_t potSource3[65];
HAL_I2C_Mem_Read(&hi2c2, 160, (1<<6), 2,&potSource, 64,1000);		// all good
 8000cd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cd6:	9302      	str	r3, [sp, #8]
 8000cd8:	2340      	movs	r3, #64	; 0x40
 8000cda:	9301      	str	r3, [sp, #4]
 8000cdc:	4b91      	ldr	r3, [pc, #580]	; (8000f24 <main+0x2cc>)
 8000cde:	9300      	str	r3, [sp, #0]
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	2240      	movs	r2, #64	; 0x40
 8000ce4:	21a0      	movs	r1, #160	; 0xa0
 8000ce6:	488e      	ldr	r0, [pc, #568]	; (8000f20 <main+0x2c8>)
 8000ce8:	f004 f862 	bl	8004db0 <HAL_I2C_Mem_Read>
HAL_I2C_Mem_Read(&hi2c2, 160, (2<<6), 2,&potSource2,64,1000);
 8000cec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cf0:	9302      	str	r3, [sp, #8]
 8000cf2:	2340      	movs	r3, #64	; 0x40
 8000cf4:	9301      	str	r3, [sp, #4]
 8000cf6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000cfa:	9300      	str	r3, [sp, #0]
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	2280      	movs	r2, #128	; 0x80
 8000d00:	21a0      	movs	r1, #160	; 0xa0
 8000d02:	4887      	ldr	r0, [pc, #540]	; (8000f20 <main+0x2c8>)
 8000d04:	f004 f854 	bl	8004db0 <HAL_I2C_Mem_Read>
HAL_I2C_Mem_Read(&hi2c2, 160, (3<<6), 2,&potSource3,64,1000);
 8000d08:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d0c:	9302      	str	r3, [sp, #8]
 8000d0e:	2340      	movs	r3, #64	; 0x40
 8000d10:	9301      	str	r3, [sp, #4]
 8000d12:	1d3b      	adds	r3, r7, #4
 8000d14:	9300      	str	r3, [sp, #0]
 8000d16:	2302      	movs	r3, #2
 8000d18:	22c0      	movs	r2, #192	; 0xc0
 8000d1a:	21a0      	movs	r1, #160	; 0xa0
 8000d1c:	4880      	ldr	r0, [pc, #512]	; (8000f20 <main+0x2c8>)
 8000d1e:	f004 f847 	bl	8004db0 <HAL_I2C_Mem_Read>

for(i=0;i<1024;i++){
 8000d22:	4b81      	ldr	r3, [pc, #516]	; (8000f28 <main+0x2d0>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	801a      	strh	r2, [r3, #0]
 8000d28:	e024      	b.n	8000d74 <main+0x11c>
//	gfx_ram[i]=gfx_char[((i>>5)&7)+((i>>8)<<3)]; // test input fill  8*128 v+h just normal characters
	gfx_ram[i&63] [i>>6]  =gfx_char[8+(i&7)+(((i>>3)*8)&63)];
 8000d2a:	4b7f      	ldr	r3, [pc, #508]	; (8000f28 <main+0x2d0>)
 8000d2c:	881b      	ldrh	r3, [r3, #0]
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	f103 0208 	add.w	r2, r3, #8
 8000d36:	4b7c      	ldr	r3, [pc, #496]	; (8000f28 <main+0x2d0>)
 8000d38:	881b      	ldrh	r3, [r3, #0]
 8000d3a:	08db      	lsrs	r3, r3, #3
 8000d3c:	b29b      	uxth	r3, r3
 8000d3e:	00db      	lsls	r3, r3, #3
 8000d40:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000d44:	441a      	add	r2, r3
 8000d46:	4b78      	ldr	r3, [pc, #480]	; (8000f28 <main+0x2d0>)
 8000d48:	881b      	ldrh	r3, [r3, #0]
 8000d4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d4e:	4976      	ldr	r1, [pc, #472]	; (8000f28 <main+0x2d0>)
 8000d50:	8809      	ldrh	r1, [r1, #0]
 8000d52:	0989      	lsrs	r1, r1, #6
 8000d54:	b289      	uxth	r1, r1
 8000d56:	4608      	mov	r0, r1
 8000d58:	4974      	ldr	r1, [pc, #464]	; (8000f2c <main+0x2d4>)
 8000d5a:	5c89      	ldrb	r1, [r1, r2]
 8000d5c:	4a74      	ldr	r2, [pc, #464]	; (8000f30 <main+0x2d8>)
 8000d5e:	011b      	lsls	r3, r3, #4
 8000d60:	4413      	add	r3, r2
 8000d62:	4403      	add	r3, r0
 8000d64:	460a      	mov	r2, r1
 8000d66:	701a      	strb	r2, [r3, #0]
for(i=0;i<1024;i++){
 8000d68:	4b6f      	ldr	r3, [pc, #444]	; (8000f28 <main+0x2d0>)
 8000d6a:	881b      	ldrh	r3, [r3, #0]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	b29a      	uxth	r2, r3
 8000d70:	4b6d      	ldr	r3, [pc, #436]	; (8000f28 <main+0x2d0>)
 8000d72:	801a      	strh	r2, [r3, #0]
 8000d74:	4b6c      	ldr	r3, [pc, #432]	; (8000f28 <main+0x2d0>)
 8000d76:	881b      	ldrh	r3, [r3, #0]
 8000d78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d7c:	d3d5      	bcc.n	8000d2a <main+0xd2>
//gfx_ram[i&63] [i>>6]  =250;
}

for(i=0;i<64;i++){
 8000d7e:	4b6a      	ldr	r3, [pc, #424]	; (8000f28 <main+0x2d0>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	801a      	strh	r2, [r3, #0]
 8000d84:	e011      	b.n	8000daa <main+0x152>
	potSource[i+64]=potSource2[i];  //load up from eeprom
 8000d86:	4b68      	ldr	r3, [pc, #416]	; (8000f28 <main+0x2d0>)
 8000d88:	881b      	ldrh	r3, [r3, #0]
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	4b66      	ldr	r3, [pc, #408]	; (8000f28 <main+0x2d0>)
 8000d8e:	881b      	ldrh	r3, [r3, #0]
 8000d90:	3340      	adds	r3, #64	; 0x40
 8000d92:	3298      	adds	r2, #152	; 0x98
 8000d94:	443a      	add	r2, r7
 8000d96:	f812 1c50 	ldrb.w	r1, [r2, #-80]
 8000d9a:	4a62      	ldr	r2, [pc, #392]	; (8000f24 <main+0x2cc>)
 8000d9c:	54d1      	strb	r1, [r2, r3]
for(i=0;i<64;i++){
 8000d9e:	4b62      	ldr	r3, [pc, #392]	; (8000f28 <main+0x2d0>)
 8000da0:	881b      	ldrh	r3, [r3, #0]
 8000da2:	3301      	adds	r3, #1
 8000da4:	b29a      	uxth	r2, r3
 8000da6:	4b60      	ldr	r3, [pc, #384]	; (8000f28 <main+0x2d0>)
 8000da8:	801a      	strh	r2, [r3, #0]
 8000daa:	4b5f      	ldr	r3, [pc, #380]	; (8000f28 <main+0x2d0>)
 8000dac:	881b      	ldrh	r3, [r3, #0]
 8000dae:	2b3f      	cmp	r3, #63	; 0x3f
 8000db0:	d9e9      	bls.n	8000d86 <main+0x12e>
}

for(i=0;i<64;i++){
 8000db2:	4b5d      	ldr	r3, [pc, #372]	; (8000f28 <main+0x2d0>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	801a      	strh	r2, [r3, #0]
 8000db8:	e011      	b.n	8000dde <main+0x186>
	potSource[i+128]=potSource3[i];
 8000dba:	4b5b      	ldr	r3, [pc, #364]	; (8000f28 <main+0x2d0>)
 8000dbc:	881b      	ldrh	r3, [r3, #0]
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	4b59      	ldr	r3, [pc, #356]	; (8000f28 <main+0x2d0>)
 8000dc2:	881b      	ldrh	r3, [r3, #0]
 8000dc4:	3380      	adds	r3, #128	; 0x80
 8000dc6:	3298      	adds	r2, #152	; 0x98
 8000dc8:	443a      	add	r2, r7
 8000dca:	f812 1c94 	ldrb.w	r1, [r2, #-148]
 8000dce:	4a55      	ldr	r2, [pc, #340]	; (8000f24 <main+0x2cc>)
 8000dd0:	54d1      	strb	r1, [r2, r3]
for(i=0;i<64;i++){
 8000dd2:	4b55      	ldr	r3, [pc, #340]	; (8000f28 <main+0x2d0>)
 8000dd4:	881b      	ldrh	r3, [r3, #0]
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	b29a      	uxth	r2, r3
 8000dda:	4b53      	ldr	r3, [pc, #332]	; (8000f28 <main+0x2d0>)
 8000ddc:	801a      	strh	r2, [r3, #0]
 8000dde:	4b52      	ldr	r3, [pc, #328]	; (8000f28 <main+0x2d0>)
 8000de0:	881b      	ldrh	r3, [r3, #0]
 8000de2:	2b3f      	cmp	r3, #63	; 0x3f
 8000de4:	d9e9      	bls.n	8000dba <main+0x162>
}

for(i=0;i<180;i++){
 8000de6:	4b50      	ldr	r3, [pc, #320]	; (8000f28 <main+0x2d0>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	801a      	strh	r2, [r3, #0]
 8000dec:	e010      	b.n	8000e10 <main+0x1b8>
	potValues[i]=potSource[i]>>4;
 8000dee:	4b4e      	ldr	r3, [pc, #312]	; (8000f28 <main+0x2d0>)
 8000df0:	881b      	ldrh	r3, [r3, #0]
 8000df2:	461a      	mov	r2, r3
 8000df4:	4b4b      	ldr	r3, [pc, #300]	; (8000f24 <main+0x2cc>)
 8000df6:	5c9b      	ldrb	r3, [r3, r2]
 8000df8:	4a4b      	ldr	r2, [pc, #300]	; (8000f28 <main+0x2d0>)
 8000dfa:	8812      	ldrh	r2, [r2, #0]
 8000dfc:	091b      	lsrs	r3, r3, #4
 8000dfe:	b2d9      	uxtb	r1, r3
 8000e00:	4b4c      	ldr	r3, [pc, #304]	; (8000f34 <main+0x2dc>)
 8000e02:	5499      	strb	r1, [r3, r2]
for(i=0;i<180;i++){
 8000e04:	4b48      	ldr	r3, [pc, #288]	; (8000f28 <main+0x2d0>)
 8000e06:	881b      	ldrh	r3, [r3, #0]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	4b46      	ldr	r3, [pc, #280]	; (8000f28 <main+0x2d0>)
 8000e0e:	801a      	strh	r2, [r3, #0]
 8000e10:	4b45      	ldr	r3, [pc, #276]	; (8000f28 <main+0x2d0>)
 8000e12:	881b      	ldrh	r3, [r3, #0]
 8000e14:	2bb3      	cmp	r3, #179	; 0xb3
 8000e16:	d9ea      	bls.n	8000dee <main+0x196>
}

float tempo_hold;  // calculate tempo look up
for (i=0;i<161;i++) {
 8000e18:	4b43      	ldr	r3, [pc, #268]	; (8000f28 <main+0x2d0>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	801a      	strh	r2, [r3, #0]
 8000e1e:	e040      	b.n	8000ea2 <main+0x24a>

tempo_hold=(i+180)*0.0166666666;
 8000e20:	4b41      	ldr	r3, [pc, #260]	; (8000f28 <main+0x2d0>)
 8000e22:	881b      	ldrh	r3, [r3, #0]
 8000e24:	33b4      	adds	r3, #180	; 0xb4
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff fc52 	bl	80006d0 <__aeabi_i2d>
 8000e2c:	a330      	add	r3, pc, #192	; (adr r3, 8000ef0 <main+0x298>)
 8000e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e32:	f7ff f9d1 	bl	80001d8 <__aeabi_dmul>
 8000e36:	4602      	mov	r2, r0
 8000e38:	460b      	mov	r3, r1
 8000e3a:	4610      	mov	r0, r2
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	f7ff fd39 	bl	80008b4 <__aeabi_d2f>
 8000e42:	4603      	mov	r3, r0
 8000e44:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

tempo_hold=	1/tempo_hold;
 8000e48:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000e4c:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 8000e50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e54:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
tempo_hold=	tempo_hold*2187.6;	
 8000e58:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8000e5c:	f7ff fc4a 	bl	80006f4 <__aeabi_f2d>
 8000e60:	a325      	add	r3, pc, #148	; (adr r3, 8000ef8 <main+0x2a0>)
 8000e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e66:	f7ff f9b7 	bl	80001d8 <__aeabi_dmul>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	4610      	mov	r0, r2
 8000e70:	4619      	mov	r1, r3
 8000e72:	f7ff fd1f 	bl	80008b4 <__aeabi_d2f>
 8000e76:	4603      	mov	r3, r0
 8000e78:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

tempo_lut[i]=tempo_hold;
 8000e7c:	4b2a      	ldr	r3, [pc, #168]	; (8000f28 <main+0x2d0>)
 8000e7e:	881b      	ldrh	r3, [r3, #0]
 8000e80:	461a      	mov	r2, r3
 8000e82:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8000e86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e8a:	ee17 3a90 	vmov	r3, s15
 8000e8e:	b299      	uxth	r1, r3
 8000e90:	4b29      	ldr	r3, [pc, #164]	; (8000f38 <main+0x2e0>)
 8000e92:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
for (i=0;i<161;i++) {
 8000e96:	4b24      	ldr	r3, [pc, #144]	; (8000f28 <main+0x2d0>)
 8000e98:	881b      	ldrh	r3, [r3, #0]
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	b29a      	uxth	r2, r3
 8000e9e:	4b22      	ldr	r3, [pc, #136]	; (8000f28 <main+0x2d0>)
 8000ea0:	801a      	strh	r2, [r3, #0]
 8000ea2:	4b21      	ldr	r3, [pc, #132]	; (8000f28 <main+0x2d0>)
 8000ea4:	881b      	ldrh	r3, [r3, #0]
 8000ea6:	2ba0      	cmp	r3, #160	; 0xa0
 8000ea8:	d9ba      	bls.n	8000e20 <main+0x1c8>
}
isrMask=571; // def tempo 571=180bpm , 20 ms /isrcount
 8000eaa:	4b24      	ldr	r3, [pc, #144]	; (8000f3c <main+0x2e4>)
 8000eac:	f240 223b 	movw	r2, #571	; 0x23b
 8000eb0:	801a      	strh	r2, [r3, #0]

noteTiming=24;
 8000eb2:	4b23      	ldr	r3, [pc, #140]	; (8000f40 <main+0x2e8>)
 8000eb4:	2218      	movs	r2, #24
 8000eb6:	701a      	strb	r2, [r3, #0]
for (i=0;i<320;i++)	{	// write C into whole section,useful ornot
 8000eb8:	4b1b      	ldr	r3, [pc, #108]	; (8000f28 <main+0x2d0>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	801a      	strh	r2, [r3, #0]
 8000ebe:	e00b      	b.n	8000ed8 <main+0x280>
	spell[i]=67;
 8000ec0:	4b19      	ldr	r3, [pc, #100]	; (8000f28 <main+0x2d0>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	4b1f      	ldr	r3, [pc, #124]	; (8000f44 <main+0x2ec>)
 8000ec8:	2143      	movs	r1, #67	; 0x43
 8000eca:	5499      	strb	r1, [r3, r2]
for (i=0;i<320;i++)	{	// write C into whole section,useful ornot
 8000ecc:	4b16      	ldr	r3, [pc, #88]	; (8000f28 <main+0x2d0>)
 8000ece:	881b      	ldrh	r3, [r3, #0]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	b29a      	uxth	r2, r3
 8000ed4:	4b14      	ldr	r3, [pc, #80]	; (8000f28 <main+0x2d0>)
 8000ed6:	801a      	strh	r2, [r3, #0]
 8000ed8:	4b13      	ldr	r3, [pc, #76]	; (8000f28 <main+0x2d0>)
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000ee0:	d3ee      	bcc.n	8000ec0 <main+0x268>

}

for (n=0;n<128;n++)	{ //fills up gfx ram or not
 8000ee2:	4b19      	ldr	r3, [pc, #100]	; (8000f48 <main+0x2f0>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	801a      	strh	r2, [r3, #0]
 8000ee8:	e03d      	b.n	8000f66 <main+0x30e>
 8000eea:	bf00      	nop
 8000eec:	f3af 8000 	nop.w
 8000ef0:	0febdd13 	.word	0x0febdd13
 8000ef4:	3f911111 	.word	0x3f911111
 8000ef8:	33333333 	.word	0x33333333
 8000efc:	40a11733 	.word	0x40a11733
 8000f00:	0800d2f0 	.word	0x0800d2f0
 8000f04:	200006e4 	.word	0x200006e4
 8000f08:	2000077c 	.word	0x2000077c
 8000f0c:	40000400 	.word	0x40000400
 8000f10:	2000073c 	.word	0x2000073c
 8000f14:	200007bc 	.word	0x200007bc
 8000f18:	200005e8 	.word	0x200005e8
 8000f1c:	200012a4 	.word	0x200012a4
 8000f20:	20000690 	.word	0x20000690
 8000f24:	200008fc 	.word	0x200008fc
 8000f28:	20000a58 	.word	0x20000a58
 8000f2c:	200001b0 	.word	0x200001b0
 8000f30:	20001508 	.word	0x20001508
 8000f34:	200007fc 	.word	0x200007fc
 8000f38:	200013c4 	.word	0x200013c4
 8000f3c:	20000a04 	.word	0x20000a04
 8000f40:	200009fc 	.word	0x200009fc
 8000f44:	20000000 	.word	0x20000000
 8000f48:	20000a36 	.word	0x20000a36

	//menuSelect=n*2;menuSelectX=i;displayBuffer();
init_b=n;
 8000f4c:	4b83      	ldr	r3, [pc, #524]	; (800115c <main+0x504>)
 8000f4e:	881b      	ldrh	r3, [r3, #0]
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	4b83      	ldr	r3, [pc, #524]	; (8001160 <main+0x508>)
 8000f54:	701a      	strb	r2, [r3, #0]

displayBuffer();
 8000f56:	f000 ff4f 	bl	8001df8 <displayBuffer>
for (n=0;n<128;n++)	{ //fills up gfx ram or not
 8000f5a:	4b80      	ldr	r3, [pc, #512]	; (800115c <main+0x504>)
 8000f5c:	881b      	ldrh	r3, [r3, #0]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	b29a      	uxth	r2, r3
 8000f62:	4b7e      	ldr	r3, [pc, #504]	; (800115c <main+0x504>)
 8000f64:	801a      	strh	r2, [r3, #0]
 8000f66:	4b7d      	ldr	r3, [pc, #500]	; (800115c <main+0x504>)
 8000f68:	881b      	ldrh	r3, [r3, #0]
 8000f6a:	2b7f      	cmp	r3, #127	; 0x7f
 8000f6c:	d9ee      	bls.n	8000f4c <main+0x2f4>
}

menuSelect=0;
 8000f6e:	4b7d      	ldr	r3, [pc, #500]	; (8001164 <main+0x50c>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	701a      	strb	r2, [r3, #0]
// fill up sample
firstbarLoop=0;
 8000f74:	4b7c      	ldr	r3, [pc, #496]	; (8001168 <main+0x510>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  loop_counter++ ;
 8000f7a:	4b7c      	ldr	r3, [pc, #496]	; (800116c <main+0x514>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	4b7a      	ldr	r3, [pc, #488]	; (800116c <main+0x514>)
 8000f84:	701a      	strb	r2, [r3, #0]
	  loop_counter2++;//
 8000f86:	4b7a      	ldr	r3, [pc, #488]	; (8001170 <main+0x518>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	4a78      	ldr	r2, [pc, #480]	; (8001170 <main+0x518>)
 8000f8e:	6013      	str	r3, [r2, #0]
	  // if (menu_page<320) lcd_feedback();  //curious no issues with lcd without this  , maybe spell writing
	 {analoginputloopb();}   // about 1 sec
 8000f90:	f000 fc50 	bl	8001834 <analoginputloopb>
	  if (loop_counter2==9096) {    //   4096=1min=32bytes so 4mins per 128 bank or 15 writes/hour
 8000f94:	4b76      	ldr	r3, [pc, #472]	; (8001170 <main+0x518>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f242 3288 	movw	r2, #9096	; 0x2388
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d137      	bne.n	8001010 <main+0x3b8>

	  	mem_buf=potSource[mem_count];
 8000fa0:	4b74      	ldr	r3, [pc, #464]	; (8001174 <main+0x51c>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	4b74      	ldr	r3, [pc, #464]	; (8001178 <main+0x520>)
 8000fa8:	5c9a      	ldrb	r2, [r3, r2]
 8000faa:	4b74      	ldr	r3, [pc, #464]	; (800117c <main+0x524>)
 8000fac:	701a      	strb	r2, [r3, #0]
	  	// read values from stored
	  	HAL_I2C_Mem_Write(&hi2c2, 160, ((1+(mem_count>>6))<<6)+(mem_count&63), 2, &mem_buf, 1, 1000);
 8000fae:	4b71      	ldr	r3, [pc, #452]	; (8001174 <main+0x51c>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	099b      	lsrs	r3, r3, #6
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	b29b      	uxth	r3, r3
 8000fb8:	3301      	adds	r3, #1
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	019b      	lsls	r3, r3, #6
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	4b6c      	ldr	r3, [pc, #432]	; (8001174 <main+0x51c>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	4413      	add	r3, r2
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fd4:	9302      	str	r3, [sp, #8]
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	9301      	str	r3, [sp, #4]
 8000fda:	4b68      	ldr	r3, [pc, #416]	; (800117c <main+0x524>)
 8000fdc:	9300      	str	r3, [sp, #0]
 8000fde:	2302      	movs	r3, #2
 8000fe0:	21a0      	movs	r1, #160	; 0xa0
 8000fe2:	4867      	ldr	r0, [pc, #412]	; (8001180 <main+0x528>)
 8000fe4:	f003 fdea 	bl	8004bbc <HAL_I2C_Mem_Write>
	  	HAL_Delay(5);
 8000fe8:	2005      	movs	r0, #5
 8000fea:	f002 f9d3 	bl	8003394 <HAL_Delay>
	  	if (mem_count==255) mem_count=0; else mem_count++;  // write to first
 8000fee:	4b61      	ldr	r3, [pc, #388]	; (8001174 <main+0x51c>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2bff      	cmp	r3, #255	; 0xff
 8000ff4:	d103      	bne.n	8000ffe <main+0x3a6>
 8000ff6:	4b5f      	ldr	r3, [pc, #380]	; (8001174 <main+0x51c>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	701a      	strb	r2, [r3, #0]
 8000ffc:	e005      	b.n	800100a <main+0x3b2>
 8000ffe:	4b5d      	ldr	r3, [pc, #372]	; (8001174 <main+0x51c>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	3301      	adds	r3, #1
 8001004:	b2da      	uxtb	r2, r3
 8001006:	4b5b      	ldr	r3, [pc, #364]	; (8001174 <main+0x51c>)
 8001008:	701a      	strb	r2, [r3, #0]
	  	loop_counter2=0; //reset
 800100a:	4b59      	ldr	r3, [pc, #356]	; (8001170 <main+0x518>)
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]

	  }

	  if (!(loop_counter2 & 2047))	 { uint8_t enc2_tempc=enc2_dir;  //hold enc till finished , this to clean up characters for now ,works ok
 8001010:	4b57      	ldr	r3, [pc, #348]	; (8001170 <main+0x518>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001018:	2b00      	cmp	r3, #0
 800101a:	d120      	bne.n	800105e <main+0x406>
 800101c:	4b59      	ldr	r3, [pc, #356]	; (8001184 <main+0x52c>)
 800101e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001022:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93

		  for (i=0;i<128;i++) {
 8001026:	4b58      	ldr	r3, [pc, #352]	; (8001188 <main+0x530>)
 8001028:	2200      	movs	r2, #0
 800102a:	801a      	strh	r2, [r3, #0]
 800102c:	e00c      	b.n	8001048 <main+0x3f0>
		enc2_dir=i;
 800102e:	4b56      	ldr	r3, [pc, #344]	; (8001188 <main+0x530>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	b21a      	sxth	r2, r3
 8001034:	4b53      	ldr	r3, [pc, #332]	; (8001184 <main+0x52c>)
 8001036:	801a      	strh	r2, [r3, #0]
		displayBuffer();
 8001038:	f000 fede 	bl	8001df8 <displayBuffer>
		  for (i=0;i<128;i++) {
 800103c:	4b52      	ldr	r3, [pc, #328]	; (8001188 <main+0x530>)
 800103e:	881b      	ldrh	r3, [r3, #0]
 8001040:	3301      	adds	r3, #1
 8001042:	b29a      	uxth	r2, r3
 8001044:	4b50      	ldr	r3, [pc, #320]	; (8001188 <main+0x530>)
 8001046:	801a      	strh	r2, [r3, #0]
 8001048:	4b4f      	ldr	r3, [pc, #316]	; (8001188 <main+0x530>)
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	2b7f      	cmp	r3, #127	; 0x7f
 800104e:	d9ee      	bls.n	800102e <main+0x3d6>
		  }
enc2_dir=enc2_tempc;
 8001050:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8001054:	b21a      	sxth	r2, r3
 8001056:	4b4b      	ldr	r3, [pc, #300]	; (8001184 <main+0x52c>)
 8001058:	801a      	strh	r2, [r3, #0]
displayBuffer();
 800105a:	f000 fecd 	bl	8001df8 <displayBuffer>
	  }
	// if (!(loop_counter2 & 1023)) {enc2_dir=i; displayBuffer(); //needs to be before display update or scroll breaks
//	  if ((gfx_skip==18) && (!(gfx_counter[0]&7))) displayBuffer(); // doesn't need to be fast

	  if (gfx_skip==18) displayBuffer(); // doesn't need to be fast
 800105e:	4b4b      	ldr	r3, [pc, #300]	; (800118c <main+0x534>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	2b12      	cmp	r3, #18
 8001064:	d101      	bne.n	800106a <main+0x412>
 8001066:	f000 fec7 	bl	8001df8 <displayBuffer>


	  //  analoginputloopb(); // no delay, maybe some
	//  for (i=0;i<7;i++) {display_init();}
	  if (init<6)
 800106a:	4b49      	ldr	r3, [pc, #292]	; (8001190 <main+0x538>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b05      	cmp	r3, #5
 8001070:	d810      	bhi.n	8001094 <main+0x43c>
{
	  for (i=0;i<6;i++) {display_init();}  //1-2ms ?  change length if flickering ,maybe initial data
 8001072:	4b45      	ldr	r3, [pc, #276]	; (8001188 <main+0x530>)
 8001074:	2200      	movs	r2, #0
 8001076:	801a      	strh	r2, [r3, #0]
 8001078:	e007      	b.n	800108a <main+0x432>
 800107a:	f000 fcdb 	bl	8001a34 <display_init>
 800107e:	4b42      	ldr	r3, [pc, #264]	; (8001188 <main+0x530>)
 8001080:	881b      	ldrh	r3, [r3, #0]
 8001082:	3301      	adds	r3, #1
 8001084:	b29a      	uxth	r2, r3
 8001086:	4b40      	ldr	r3, [pc, #256]	; (8001188 <main+0x530>)
 8001088:	801a      	strh	r2, [r3, #0]
 800108a:	4b3f      	ldr	r3, [pc, #252]	; (8001188 <main+0x530>)
 800108c:	881b      	ldrh	r3, [r3, #0]
 800108e:	2b05      	cmp	r3, #5
 8001090:	d9f3      	bls.n	800107a <main+0x422>
 8001092:	e001      	b.n	8001098 <main+0x440>
} else {display_update(); }
 8001094:	f000 fdd6 	bl	8001c44 <display_update>

	  ///////////////////////////////////////////////////////////////////////////////

	  if (loop_counter & 255)	{ // grab adc readings + 3ms , 32 step
 8001098:	4b34      	ldr	r3, [pc, #208]	; (800116c <main+0x514>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d022      	beq.n	80010e6 <main+0x48e>
	  	for (i=0;i<3;i++) {
 80010a0:	4b39      	ldr	r3, [pc, #228]	; (8001188 <main+0x530>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	801a      	strh	r2, [r3, #0]
 80010a6:	e017      	b.n	80010d8 <main+0x480>

	  	adc_values[2-i]= (adc_source[i]>>7) &31;
 80010a8:	4b37      	ldr	r3, [pc, #220]	; (8001188 <main+0x530>)
 80010aa:	881b      	ldrh	r3, [r3, #0]
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b39      	ldr	r3, [pc, #228]	; (8001194 <main+0x53c>)
 80010b0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80010b4:	09db      	lsrs	r3, r3, #7
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4b33      	ldr	r3, [pc, #204]	; (8001188 <main+0x530>)
 80010bc:	881b      	ldrh	r3, [r3, #0]
 80010be:	f1c3 0302 	rsb	r3, r3, #2
 80010c2:	f002 021f 	and.w	r2, r2, #31
 80010c6:	b2d1      	uxtb	r1, r2
 80010c8:	4a33      	ldr	r2, [pc, #204]	; (8001198 <main+0x540>)
 80010ca:	54d1      	strb	r1, [r2, r3]
	  	for (i=0;i<3;i++) {
 80010cc:	4b2e      	ldr	r3, [pc, #184]	; (8001188 <main+0x530>)
 80010ce:	881b      	ldrh	r3, [r3, #0]
 80010d0:	3301      	adds	r3, #1
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	4b2c      	ldr	r3, [pc, #176]	; (8001188 <main+0x530>)
 80010d6:	801a      	strh	r2, [r3, #0]
 80010d8:	4b2b      	ldr	r3, [pc, #172]	; (8001188 <main+0x530>)
 80010da:	881b      	ldrh	r3, [r3, #0]
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d9e3      	bls.n	80010a8 <main+0x450>
	  }
	  	loop_counter=0;
 80010e0:	4b22      	ldr	r3, [pc, #136]	; (800116c <main+0x514>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
	  }

	  if ((seq_pos==7) && (lcd_send==0)) {lcd_send=1;} // runs just once
 80010e6:	4b2d      	ldr	r3, [pc, #180]	; (800119c <main+0x544>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b07      	cmp	r3, #7
 80010ec:	d106      	bne.n	80010fc <main+0x4a4>
 80010ee:	4b2c      	ldr	r3, [pc, #176]	; (80011a0 <main+0x548>)
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d102      	bne.n	80010fc <main+0x4a4>
 80010f6:	4b2a      	ldr	r3, [pc, #168]	; (80011a0 <main+0x548>)
 80010f8:	2201      	movs	r2, #1
 80010fa:	801a      	strh	r2, [r3, #0]
	   if (promValue<64) promValue=promValue+1 ; else promValue=0;  // fetch eeprom   nogo
	  	  if ((promValues[promValue] ) !=(potValues[promValue]))  EEPROM.write(promValue,(potValues[promValue]));   //  not too happy can totally kill speed  will have to put elsewhere
	  	  promValues[promValue] =potValues[promValue];
	  	   */

	  	     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin,(seq_pos & 1)); // easy skip ?
 80010fc:	4b27      	ldr	r3, [pc, #156]	; (800119c <main+0x544>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	b2db      	uxtb	r3, r3
 8001106:	461a      	mov	r2, r3
 8001108:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800110c:	4825      	ldr	r0, [pc, #148]	; (80011a4 <main+0x54c>)
 800110e:	f003 fbf7 	bl	8004900 <HAL_GPIO_WritePin>
	  	    // very inconsistent

	  if (sample_point>511) sample_pointD=0; // loop when zero cross , good but limited, works ok
 8001112:	4b25      	ldr	r3, [pc, #148]	; (80011a8 <main+0x550>)
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	b29b      	uxth	r3, r3
 8001118:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800111c:	d302      	bcc.n	8001124 <main+0x4cc>
 800111e:	4b23      	ldr	r3, [pc, #140]	; (80011ac <main+0x554>)
 8001120:	2200      	movs	r2, #0
 8001122:	801a      	strh	r2, [r3, #0]
	  if (sample_point<511)  sample_pointD=512;
 8001124:	4b20      	ldr	r3, [pc, #128]	; (80011a8 <main+0x550>)
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	b29b      	uxth	r3, r3
 800112a:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 800112e:	d803      	bhi.n	8001138 <main+0x4e0>
 8001130:	4b1e      	ldr	r3, [pc, #120]	; (80011ac <main+0x554>)
 8001132:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001136:	801a      	strh	r2, [r3, #0]


	  if (sample_pointB!=sample_pointD) bank_write=1; // set start of buffer ,grab , works ok
 8001138:	4b1d      	ldr	r3, [pc, #116]	; (80011b0 <main+0x558>)
 800113a:	881a      	ldrh	r2, [r3, #0]
 800113c:	4b1b      	ldr	r3, [pc, #108]	; (80011ac <main+0x554>)
 800113e:	881b      	ldrh	r3, [r3, #0]
 8001140:	429a      	cmp	r2, r3
 8001142:	d002      	beq.n	800114a <main+0x4f2>
 8001144:	4b1b      	ldr	r3, [pc, #108]	; (80011b4 <main+0x55c>)
 8001146:	2201      	movs	r2, #1
 8001148:	801a      	strh	r2, [r3, #0]
	  if (bank_write){
 800114a:	4b1a      	ldr	r3, [pc, #104]	; (80011b4 <main+0x55c>)
 800114c:	881b      	ldrh	r3, [r3, #0]
 800114e:	2b00      	cmp	r3, #0
 8001150:	f43f af13 	beq.w	8000f7a <main+0x322>

	  	sampling();
 8001154:	f000 ff28 	bl	8001fa8 <sampling>
	  loop_counter++ ;
 8001158:	e70f      	b.n	8000f7a <main+0x322>
 800115a:	bf00      	nop
 800115c:	20000a36 	.word	0x20000a36
 8001160:	20001322 	.word	0x20001322
 8001164:	200009fd 	.word	0x200009fd
 8001168:	20000a02 	.word	0x20000a02
 800116c:	20000a54 	.word	0x20000a54
 8001170:	20001328 	.word	0x20001328
 8001174:	20001327 	.word	0x20001327
 8001178:	200008fc 	.word	0x200008fc
 800117c:	2000132c 	.word	0x2000132c
 8001180:	20000690 	.word	0x20000690
 8001184:	20001312 	.word	0x20001312
 8001188:	20000a58 	.word	0x20000a58
 800118c:	200005b0 	.word	0x200005b0
 8001190:	20001321 	.word	0x20001321
 8001194:	200012a4 	.word	0x200012a4
 8001198:	200001a8 	.word	0x200001a8
 800119c:	20000a30 	.word	0x20000a30
 80011a0:	20001318 	.word	0x20001318
 80011a4:	40020800 	.word	0x40020800
 80011a8:	2000125e 	.word	0x2000125e
 80011ac:	20001262 	.word	0x20001262
 80011b0:	20000a56 	.word	0x20000a56
 80011b4:	200001ae 	.word	0x200001ae

080011b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b094      	sub	sp, #80	; 0x50
 80011bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011be:	f107 0320 	add.w	r3, r7, #32
 80011c2:	2230      	movs	r2, #48	; 0x30
 80011c4:	2100      	movs	r1, #0
 80011c6:	4618      	mov	r0, r3
 80011c8:	f006 f9ce 	bl	8007568 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011dc:	2300      	movs	r3, #0
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	4b28      	ldr	r3, [pc, #160]	; (8001284 <SystemClock_Config+0xcc>)
 80011e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e4:	4a27      	ldr	r2, [pc, #156]	; (8001284 <SystemClock_Config+0xcc>)
 80011e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ea:	6413      	str	r3, [r2, #64]	; 0x40
 80011ec:	4b25      	ldr	r3, [pc, #148]	; (8001284 <SystemClock_Config+0xcc>)
 80011ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f4:	60bb      	str	r3, [r7, #8]
 80011f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f8:	2300      	movs	r3, #0
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	4b22      	ldr	r3, [pc, #136]	; (8001288 <SystemClock_Config+0xd0>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a21      	ldr	r2, [pc, #132]	; (8001288 <SystemClock_Config+0xd0>)
 8001202:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	4b1f      	ldr	r3, [pc, #124]	; (8001288 <SystemClock_Config+0xd0>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001210:	607b      	str	r3, [r7, #4]
 8001212:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001214:	2302      	movs	r3, #2
 8001216:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001218:	2301      	movs	r3, #1
 800121a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800121c:	2310      	movs	r3, #16
 800121e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001220:	2302      	movs	r3, #2
 8001222:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001224:	2300      	movs	r3, #0
 8001226:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001228:	2308      	movs	r3, #8
 800122a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 800122c:	2364      	movs	r3, #100	; 0x64
 800122e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001230:	2302      	movs	r3, #2
 8001232:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001234:	2304      	movs	r3, #4
 8001236:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001238:	f107 0320 	add.w	r3, r7, #32
 800123c:	4618      	mov	r0, r3
 800123e:	f004 fb39 	bl	80058b4 <HAL_RCC_OscConfig>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001248:	f001 fd8e 	bl	8002d68 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124c:	230f      	movs	r3, #15
 800124e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001250:	2302      	movs	r3, #2
 8001252:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001258:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800125c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800125e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001262:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001264:	f107 030c 	add.w	r3, r7, #12
 8001268:	2103      	movs	r1, #3
 800126a:	4618      	mov	r0, r3
 800126c:	f004 fd90 	bl	8005d90 <HAL_RCC_ClockConfig>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001276:	f001 fd77 	bl	8002d68 <Error_Handler>
  }
}
 800127a:	bf00      	nop
 800127c:	3750      	adds	r7, #80	; 0x50
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40023800 	.word	0x40023800
 8001288:	40007000 	.word	0x40007000

0800128c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001292:	463b      	mov	r3, r7
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800129e:	4b2f      	ldr	r3, [pc, #188]	; (800135c <MX_ADC1_Init+0xd0>)
 80012a0:	4a2f      	ldr	r2, [pc, #188]	; (8001360 <MX_ADC1_Init+0xd4>)
 80012a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012a4:	4b2d      	ldr	r3, [pc, #180]	; (800135c <MX_ADC1_Init+0xd0>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012aa:	4b2c      	ldr	r3, [pc, #176]	; (800135c <MX_ADC1_Init+0xd0>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80012b0:	4b2a      	ldr	r3, [pc, #168]	; (800135c <MX_ADC1_Init+0xd0>)
 80012b2:	2201      	movs	r2, #1
 80012b4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012b6:	4b29      	ldr	r3, [pc, #164]	; (800135c <MX_ADC1_Init+0xd0>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012bc:	4b27      	ldr	r3, [pc, #156]	; (800135c <MX_ADC1_Init+0xd0>)
 80012be:	2200      	movs	r2, #0
 80012c0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012c4:	4b25      	ldr	r3, [pc, #148]	; (800135c <MX_ADC1_Init+0xd0>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012ca:	4b24      	ldr	r3, [pc, #144]	; (800135c <MX_ADC1_Init+0xd0>)
 80012cc:	4a25      	ldr	r2, [pc, #148]	; (8001364 <MX_ADC1_Init+0xd8>)
 80012ce:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012d0:	4b22      	ldr	r3, [pc, #136]	; (800135c <MX_ADC1_Init+0xd0>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80012d6:	4b21      	ldr	r3, [pc, #132]	; (800135c <MX_ADC1_Init+0xd0>)
 80012d8:	2203      	movs	r2, #3
 80012da:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012dc:	4b1f      	ldr	r3, [pc, #124]	; (800135c <MX_ADC1_Init+0xd0>)
 80012de:	2201      	movs	r2, #1
 80012e0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80012e4:	4b1d      	ldr	r3, [pc, #116]	; (800135c <MX_ADC1_Init+0xd0>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012ea:	481c      	ldr	r0, [pc, #112]	; (800135c <MX_ADC1_Init+0xd0>)
 80012ec:	f002 f876 	bl	80033dc <HAL_ADC_Init>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80012f6:	f001 fd37 	bl	8002d68 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80012fa:	2303      	movs	r3, #3
 80012fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012fe:	2301      	movs	r3, #1
 8001300:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001302:	2307      	movs	r3, #7
 8001304:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001306:	463b      	mov	r3, r7
 8001308:	4619      	mov	r1, r3
 800130a:	4814      	ldr	r0, [pc, #80]	; (800135c <MX_ADC1_Init+0xd0>)
 800130c:	f002 fa42 	bl	8003794 <HAL_ADC_ConfigChannel>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001316:	f001 fd27 	bl	8002d68 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800131a:	2304      	movs	r3, #4
 800131c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800131e:	2302      	movs	r3, #2
 8001320:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001322:	463b      	mov	r3, r7
 8001324:	4619      	mov	r1, r3
 8001326:	480d      	ldr	r0, [pc, #52]	; (800135c <MX_ADC1_Init+0xd0>)
 8001328:	f002 fa34 	bl	8003794 <HAL_ADC_ConfigChannel>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001332:	f001 fd19 	bl	8002d68 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001336:	2305      	movs	r3, #5
 8001338:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800133a:	2303      	movs	r3, #3
 800133c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800133e:	463b      	mov	r3, r7
 8001340:	4619      	mov	r1, r3
 8001342:	4806      	ldr	r0, [pc, #24]	; (800135c <MX_ADC1_Init+0xd0>)
 8001344:	f002 fa26 	bl	8003794 <HAL_ADC_ConfigChannel>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800134e:	f001 fd0b 	bl	8002d68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001352:	bf00      	nop
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	200005e8 	.word	0x200005e8
 8001360:	40012000 	.word	0x40012000
 8001364:	0f000001 	.word	0x0f000001

08001368 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800136c:	4b12      	ldr	r3, [pc, #72]	; (80013b8 <MX_I2C2_Init+0x50>)
 800136e:	4a13      	ldr	r2, [pc, #76]	; (80013bc <MX_I2C2_Init+0x54>)
 8001370:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001372:	4b11      	ldr	r3, [pc, #68]	; (80013b8 <MX_I2C2_Init+0x50>)
 8001374:	4a12      	ldr	r2, [pc, #72]	; (80013c0 <MX_I2C2_Init+0x58>)
 8001376:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001378:	4b0f      	ldr	r3, [pc, #60]	; (80013b8 <MX_I2C2_Init+0x50>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800137e:	4b0e      	ldr	r3, [pc, #56]	; (80013b8 <MX_I2C2_Init+0x50>)
 8001380:	2200      	movs	r2, #0
 8001382:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001384:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <MX_I2C2_Init+0x50>)
 8001386:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800138a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800138c:	4b0a      	ldr	r3, [pc, #40]	; (80013b8 <MX_I2C2_Init+0x50>)
 800138e:	2200      	movs	r2, #0
 8001390:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001392:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <MX_I2C2_Init+0x50>)
 8001394:	2200      	movs	r2, #0
 8001396:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001398:	4b07      	ldr	r3, [pc, #28]	; (80013b8 <MX_I2C2_Init+0x50>)
 800139a:	2200      	movs	r2, #0
 800139c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800139e:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <MX_I2C2_Init+0x50>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013a4:	4804      	ldr	r0, [pc, #16]	; (80013b8 <MX_I2C2_Init+0x50>)
 80013a6:	f003 fac5 	bl	8004934 <HAL_I2C_Init>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80013b0:	f001 fcda 	bl	8002d68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000690 	.word	0x20000690
 80013bc:	40005800 	.word	0x40005800
 80013c0:	00061a80 	.word	0x00061a80

080013c4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80013c8:	4b17      	ldr	r3, [pc, #92]	; (8001428 <MX_SPI2_Init+0x64>)
 80013ca:	4a18      	ldr	r2, [pc, #96]	; (800142c <MX_SPI2_Init+0x68>)
 80013cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80013ce:	4b16      	ldr	r3, [pc, #88]	; (8001428 <MX_SPI2_Init+0x64>)
 80013d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80013d6:	4b14      	ldr	r3, [pc, #80]	; (8001428 <MX_SPI2_Init+0x64>)
 80013d8:	2200      	movs	r2, #0
 80013da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80013dc:	4b12      	ldr	r3, [pc, #72]	; (8001428 <MX_SPI2_Init+0x64>)
 80013de:	2200      	movs	r2, #0
 80013e0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013e2:	4b11      	ldr	r3, [pc, #68]	; (8001428 <MX_SPI2_Init+0x64>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <MX_SPI2_Init+0x64>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80013ee:	4b0e      	ldr	r3, [pc, #56]	; (8001428 <MX_SPI2_Init+0x64>)
 80013f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013f4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80013f6:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <MX_SPI2_Init+0x64>)
 80013f8:	2230      	movs	r2, #48	; 0x30
 80013fa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013fc:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <MX_SPI2_Init+0x64>)
 80013fe:	2200      	movs	r2, #0
 8001400:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <MX_SPI2_Init+0x64>)
 8001404:	2200      	movs	r2, #0
 8001406:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001408:	4b07      	ldr	r3, [pc, #28]	; (8001428 <MX_SPI2_Init+0x64>)
 800140a:	2200      	movs	r2, #0
 800140c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <MX_SPI2_Init+0x64>)
 8001410:	220a      	movs	r2, #10
 8001412:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001414:	4804      	ldr	r0, [pc, #16]	; (8001428 <MX_SPI2_Init+0x64>)
 8001416:	f004 fe87 	bl	8006128 <HAL_SPI_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001420:	f001 fca2 	bl	8002d68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}
 8001428:	200006e4 	.word	0x200006e4
 800142c:	40003800 	.word	0x40003800

08001430 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b08c      	sub	sp, #48	; 0x30
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001436:	f107 030c 	add.w	r3, r7, #12
 800143a:	2224      	movs	r2, #36	; 0x24
 800143c:	2100      	movs	r1, #0
 800143e:	4618      	mov	r0, r3
 8001440:	f006 f892 	bl	8007568 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001444:	1d3b      	adds	r3, r7, #4
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800144c:	4b21      	ldr	r3, [pc, #132]	; (80014d4 <MX_TIM2_Init+0xa4>)
 800144e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001452:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001454:	4b1f      	ldr	r3, [pc, #124]	; (80014d4 <MX_TIM2_Init+0xa4>)
 8001456:	2200      	movs	r2, #0
 8001458:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800145a:	4b1e      	ldr	r3, [pc, #120]	; (80014d4 <MX_TIM2_Init+0xa4>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001460:	4b1c      	ldr	r3, [pc, #112]	; (80014d4 <MX_TIM2_Init+0xa4>)
 8001462:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001466:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001468:	4b1a      	ldr	r3, [pc, #104]	; (80014d4 <MX_TIM2_Init+0xa4>)
 800146a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800146e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001470:	4b18      	ldr	r3, [pc, #96]	; (80014d4 <MX_TIM2_Init+0xa4>)
 8001472:	2200      	movs	r2, #0
 8001474:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001476:	2301      	movs	r3, #1
 8001478:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800147a:	2302      	movs	r3, #2
 800147c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800147e:	2301      	movs	r3, #1
 8001480:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001482:	2300      	movs	r3, #0
 8001484:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 1;
 8001486:	2301      	movs	r3, #1
 8001488:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800148a:	2302      	movs	r3, #2
 800148c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800148e:	2301      	movs	r3, #1
 8001490:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001492:	2300      	movs	r3, #0
 8001494:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 1;
 8001496:	2301      	movs	r3, #1
 8001498:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800149a:	f107 030c 	add.w	r3, r7, #12
 800149e:	4619      	mov	r1, r3
 80014a0:	480c      	ldr	r0, [pc, #48]	; (80014d4 <MX_TIM2_Init+0xa4>)
 80014a2:	f005 f95f 	bl	8006764 <HAL_TIM_Encoder_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80014ac:	f001 fc5c 	bl	8002d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b0:	2300      	movs	r3, #0
 80014b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b4:	2300      	movs	r3, #0
 80014b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014b8:	1d3b      	adds	r3, r7, #4
 80014ba:	4619      	mov	r1, r3
 80014bc:	4805      	ldr	r0, [pc, #20]	; (80014d4 <MX_TIM2_Init+0xa4>)
 80014be:	f005 ff69 	bl	8007394 <HAL_TIMEx_MasterConfigSynchronization>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80014c8:	f001 fc4e 	bl	8002d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014cc:	bf00      	nop
 80014ce:	3730      	adds	r7, #48	; 0x30
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	2000073c 	.word	0x2000073c

080014d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08e      	sub	sp, #56	; 0x38
 80014dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	605a      	str	r2, [r3, #4]
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014ec:	f107 0320 	add.w	r3, r7, #32
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	611a      	str	r2, [r3, #16]
 8001504:	615a      	str	r2, [r3, #20]
 8001506:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001508:	4b2c      	ldr	r3, [pc, #176]	; (80015bc <MX_TIM3_Init+0xe4>)
 800150a:	4a2d      	ldr	r2, [pc, #180]	; (80015c0 <MX_TIM3_Init+0xe8>)
 800150c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800150e:	4b2b      	ldr	r3, [pc, #172]	; (80015bc <MX_TIM3_Init+0xe4>)
 8001510:	2200      	movs	r2, #0
 8001512:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001514:	4b29      	ldr	r3, [pc, #164]	; (80015bc <MX_TIM3_Init+0xe4>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2857;
 800151a:	4b28      	ldr	r3, [pc, #160]	; (80015bc <MX_TIM3_Init+0xe4>)
 800151c:	f640 3229 	movw	r2, #2857	; 0xb29
 8001520:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001522:	4b26      	ldr	r3, [pc, #152]	; (80015bc <MX_TIM3_Init+0xe4>)
 8001524:	2200      	movs	r2, #0
 8001526:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001528:	4b24      	ldr	r3, [pc, #144]	; (80015bc <MX_TIM3_Init+0xe4>)
 800152a:	2280      	movs	r2, #128	; 0x80
 800152c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800152e:	4823      	ldr	r0, [pc, #140]	; (80015bc <MX_TIM3_Init+0xe4>)
 8001530:	f005 f83e 	bl	80065b0 <HAL_TIM_Base_Init>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800153a:	f001 fc15 	bl	8002d68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800153e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001542:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001544:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001548:	4619      	mov	r1, r3
 800154a:	481c      	ldr	r0, [pc, #112]	; (80015bc <MX_TIM3_Init+0xe4>)
 800154c:	f005 fb6a 	bl	8006c24 <HAL_TIM_ConfigClockSource>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001556:	f001 fc07 	bl	8002d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800155a:	4818      	ldr	r0, [pc, #96]	; (80015bc <MX_TIM3_Init+0xe4>)
 800155c:	f005 f89b 	bl	8006696 <HAL_TIM_PWM_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001566:	f001 fbff 	bl	8002d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800156a:	2300      	movs	r3, #0
 800156c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800156e:	2300      	movs	r3, #0
 8001570:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001572:	f107 0320 	add.w	r3, r7, #32
 8001576:	4619      	mov	r1, r3
 8001578:	4810      	ldr	r0, [pc, #64]	; (80015bc <MX_TIM3_Init+0xe4>)
 800157a:	f005 ff0b 	bl	8007394 <HAL_TIMEx_MasterConfigSynchronization>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001584:	f001 fbf0 	bl	8002d68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001588:	2370      	movs	r3, #112	; 0x70
 800158a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001590:	2300      	movs	r3, #0
 8001592:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001594:	2300      	movs	r3, #0
 8001596:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001598:	1d3b      	adds	r3, r7, #4
 800159a:	2208      	movs	r2, #8
 800159c:	4619      	mov	r1, r3
 800159e:	4807      	ldr	r0, [pc, #28]	; (80015bc <MX_TIM3_Init+0xe4>)
 80015a0:	f005 fa7a 	bl	8006a98 <HAL_TIM_PWM_ConfigChannel>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80015aa:	f001 fbdd 	bl	8002d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80015ae:	4803      	ldr	r0, [pc, #12]	; (80015bc <MX_TIM3_Init+0xe4>)
 80015b0:	f001 fdc6 	bl	8003140 <HAL_TIM_MspPostInit>

}
 80015b4:	bf00      	nop
 80015b6:	3738      	adds	r7, #56	; 0x38
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	2000077c 	.word	0x2000077c
 80015c0:	40000400 	.word	0x40000400

080015c4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08c      	sub	sp, #48	; 0x30
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015ca:	f107 030c 	add.w	r3, r7, #12
 80015ce:	2224      	movs	r2, #36	; 0x24
 80015d0:	2100      	movs	r1, #0
 80015d2:	4618      	mov	r0, r3
 80015d4:	f005 ffc8 	bl	8007568 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d8:	1d3b      	adds	r3, r7, #4
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015e0:	4b20      	ldr	r3, [pc, #128]	; (8001664 <MX_TIM4_Init+0xa0>)
 80015e2:	4a21      	ldr	r2, [pc, #132]	; (8001668 <MX_TIM4_Init+0xa4>)
 80015e4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80015e6:	4b1f      	ldr	r3, [pc, #124]	; (8001664 <MX_TIM4_Init+0xa0>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ec:	4b1d      	ldr	r3, [pc, #116]	; (8001664 <MX_TIM4_Init+0xa0>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80015f2:	4b1c      	ldr	r3, [pc, #112]	; (8001664 <MX_TIM4_Init+0xa0>)
 80015f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015f8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015fa:	4b1a      	ldr	r3, [pc, #104]	; (8001664 <MX_TIM4_Init+0xa0>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001600:	4b18      	ldr	r3, [pc, #96]	; (8001664 <MX_TIM4_Init+0xa0>)
 8001602:	2200      	movs	r2, #0
 8001604:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001606:	2301      	movs	r3, #1
 8001608:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800160a:	2302      	movs	r3, #2
 800160c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800160e:	2301      	movs	r3, #1
 8001610:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001612:	2300      	movs	r3, #0
 8001614:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 8001616:	2303      	movs	r3, #3
 8001618:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800161a:	2302      	movs	r3, #2
 800161c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800161e:	2301      	movs	r3, #1
 8001620:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001622:	2300      	movs	r3, #0
 8001624:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 3;
 8001626:	2303      	movs	r3, #3
 8001628:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800162a:	f107 030c 	add.w	r3, r7, #12
 800162e:	4619      	mov	r1, r3
 8001630:	480c      	ldr	r0, [pc, #48]	; (8001664 <MX_TIM4_Init+0xa0>)
 8001632:	f005 f897 	bl	8006764 <HAL_TIM_Encoder_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800163c:	f001 fb94 	bl	8002d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001640:	2300      	movs	r3, #0
 8001642:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001644:	2300      	movs	r3, #0
 8001646:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001648:	1d3b      	adds	r3, r7, #4
 800164a:	4619      	mov	r1, r3
 800164c:	4805      	ldr	r0, [pc, #20]	; (8001664 <MX_TIM4_Init+0xa0>)
 800164e:	f005 fea1 	bl	8007394 <HAL_TIMEx_MasterConfigSynchronization>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001658:	f001 fb86 	bl	8002d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800165c:	bf00      	nop
 800165e:	3730      	adds	r7, #48	; 0x30
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	200007bc 	.word	0x200007bc
 8001668:	40000800 	.word	0x40000800

0800166c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	607b      	str	r3, [r7, #4]
 8001676:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <MX_DMA_Init+0x3c>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	4a0b      	ldr	r2, [pc, #44]	; (80016a8 <MX_DMA_Init+0x3c>)
 800167c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001680:	6313      	str	r3, [r2, #48]	; 0x30
 8001682:	4b09      	ldr	r3, [pc, #36]	; (80016a8 <MX_DMA_Init+0x3c>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800168a:	607b      	str	r3, [r7, #4]
 800168c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800168e:	2200      	movs	r2, #0
 8001690:	2100      	movs	r1, #0
 8001692:	2038      	movs	r0, #56	; 0x38
 8001694:	f002 fc09 	bl	8003eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001698:	2038      	movs	r0, #56	; 0x38
 800169a:	f002 fc22 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

}
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40023800 	.word	0x40023800

080016ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b088      	sub	sp, #32
 80016b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b2:	f107 030c 	add.w	r3, r7, #12
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	609a      	str	r2, [r3, #8]
 80016be:	60da      	str	r2, [r3, #12]
 80016c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	4b20      	ldr	r3, [pc, #128]	; (8001748 <MX_GPIO_Init+0x9c>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a1f      	ldr	r2, [pc, #124]	; (8001748 <MX_GPIO_Init+0x9c>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b1d      	ldr	r3, [pc, #116]	; (8001748 <MX_GPIO_Init+0x9c>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	60bb      	str	r3, [r7, #8]
 80016dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
 80016e2:	4b19      	ldr	r3, [pc, #100]	; (8001748 <MX_GPIO_Init+0x9c>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	4a18      	ldr	r2, [pc, #96]	; (8001748 <MX_GPIO_Init+0x9c>)
 80016e8:	f043 0302 	orr.w	r3, r3, #2
 80016ec:	6313      	str	r3, [r2, #48]	; 0x30
 80016ee:	4b16      	ldr	r3, [pc, #88]	; (8001748 <MX_GPIO_Init+0x9c>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	603b      	str	r3, [r7, #0]
 80016fe:	4b12      	ldr	r3, [pc, #72]	; (8001748 <MX_GPIO_Init+0x9c>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	4a11      	ldr	r2, [pc, #68]	; (8001748 <MX_GPIO_Init+0x9c>)
 8001704:	f043 0304 	orr.w	r3, r3, #4
 8001708:	6313      	str	r3, [r2, #48]	; 0x30
 800170a:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <MX_GPIO_Init+0x9c>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	f003 0304 	and.w	r3, r3, #4
 8001712:	603b      	str	r3, [r7, #0]
 8001714:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001716:	2200      	movs	r2, #0
 8001718:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800171c:	480b      	ldr	r0, [pc, #44]	; (800174c <MX_GPIO_Init+0xa0>)
 800171e:	f003 f8ef 	bl	8004900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001722:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001726:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001728:	2301      	movs	r3, #1
 800172a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001730:	2300      	movs	r3, #0
 8001732:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	4619      	mov	r1, r3
 800173a:	4804      	ldr	r0, [pc, #16]	; (800174c <MX_GPIO_Init+0xa0>)
 800173c:	f002 ff5c 	bl	80045f8 <HAL_GPIO_Init>

}
 8001740:	bf00      	nop
 8001742:	3720      	adds	r7, #32
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	40023800 	.word	0x40023800
 800174c:	40020800 	.word	0x40020800

08001750 <SPI_command>:

/* USER CODE BEGIN 4 */
/* USER CODE BEGIN 4 */
void SPI_command(void){
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
// pins are all good , SPI is always the problem!!!
if ((spi_enable==0)&& (spi_send==1)){				//if data sent and next byte is ready ,creates the actual bytes sent
 8001756:	4b18      	ldr	r3, [pc, #96]	; (80017b8 <SPI_command+0x68>)
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d128      	bne.n	80017b0 <SPI_command+0x60>
 800175e:	4b17      	ldr	r3, [pc, #92]	; (80017bc <SPI_command+0x6c>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d124      	bne.n	80017b0 <SPI_command+0x60>

uint8_t spi_store[5];

	//clk_pin=(i&1)^1;
		//bsrr_long=0;
		if (spi_hold>>8) spi_byte=248; else {spi_byte=250;}  //start with msb ,dont forget flip around at end, 250 =data ,248= command if below 8bit
 8001766:	4b16      	ldr	r3, [pc, #88]	; (80017c0 <SPI_command+0x70>)
 8001768:	881b      	ldrh	r3, [r3, #0]
 800176a:	0a1b      	lsrs	r3, r3, #8
 800176c:	b29b      	uxth	r3, r3
 800176e:	2b00      	cmp	r3, #0
 8001770:	d003      	beq.n	800177a <SPI_command+0x2a>
 8001772:	4b14      	ldr	r3, [pc, #80]	; (80017c4 <SPI_command+0x74>)
 8001774:	22f8      	movs	r2, #248	; 0xf8
 8001776:	701a      	strb	r2, [r3, #0]
 8001778:	e002      	b.n	8001780 <SPI_command+0x30>
 800177a:	4b12      	ldr	r3, [pc, #72]	; (80017c4 <SPI_command+0x74>)
 800177c:	22fa      	movs	r2, #250	; 0xfa
 800177e:	701a      	strb	r2, [r3, #0]
/*		bsrr_long=spi_byte<<16; // top byte for command 24-16, then 2 bytes of data 16-0
		spi_hold=(spi_hold&255);
		bsrr_long=bsrr_long+((spi_hold>>4)<<12); // 4 bits to top
		bsrr_long=bsrr_long+((spi_hold&15)<<4);	// 4 bits to top
*/
	spi_store[0]=spi_byte&255;
 8001780:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <SPI_command+0x74>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	703b      	strb	r3, [r7, #0]
	spi_store[1]=((spi_hold>>4)<<4)&255;
 8001786:	4b0e      	ldr	r3, [pc, #56]	; (80017c0 <SPI_command+0x70>)
 8001788:	881b      	ldrh	r3, [r3, #0]
 800178a:	091b      	lsrs	r3, r3, #4
 800178c:	b29b      	uxth	r3, r3
 800178e:	011b      	lsls	r3, r3, #4
 8001790:	b2db      	uxtb	r3, r3
 8001792:	707b      	strb	r3, [r7, #1]
	spi_store[2]=((spi_hold&15)<<4)&255;
 8001794:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <SPI_command+0x70>)
 8001796:	881b      	ldrh	r3, [r3, #0]
 8001798:	011b      	lsls	r3, r3, #4
 800179a:	b2db      	uxtb	r3, r3
 800179c:	70bb      	strb	r3, [r7, #2]

// send this to spi for now
		HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_store, 3, 100);  // working good
 800179e:	4639      	mov	r1, r7
 80017a0:	2364      	movs	r3, #100	; 0x64
 80017a2:	2203      	movs	r2, #3
 80017a4:	4808      	ldr	r0, [pc, #32]	; (80017c8 <SPI_command+0x78>)
 80017a6:	f004 fd23 	bl	80061f0 <HAL_SPI_Transmit>


//HAL_Delay(10);
	spi_enable=1; }
 80017aa:	4b03      	ldr	r3, [pc, #12]	; (80017b8 <SPI_command+0x68>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	801a      	strh	r2, [r3, #0]
}
 80017b0:	bf00      	nop
 80017b2:	3708      	adds	r7, #8
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	2000131a 	.word	0x2000131a
 80017bc:	20001320 	.word	0x20001320
 80017c0:	2000131e 	.word	0x2000131e
 80017c4:	2000131c 	.word	0x2000131c
 80017c8:	200006e4 	.word	0x200006e4

080017cc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)    // unreliable

{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]

	sample_point=sample_point & 1023;// this is 1
 80017d4:	4b13      	ldr	r3, [pc, #76]	; (8001824 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	b29b      	uxth	r3, r3
 80017da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017de:	b29a      	uxth	r2, r3
 80017e0:	4b10      	ldr	r3, [pc, #64]	; (8001824 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80017e2:	801a      	strh	r2, [r3, #0]
	play_hold=play_sample[sample_point]; // this is 2
 80017e4:	4b0f      	ldr	r3, [pc, #60]	; (8001824 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80017e6:	881b      	ldrh	r3, [r3, #0]
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	461a      	mov	r2, r3
 80017ec:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80017ee:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80017f2:	4b0e      	ldr	r3, [pc, #56]	; (800182c <HAL_TIM_PeriodElapsedCallback+0x60>)
 80017f4:	801a      	strh	r2, [r3, #0]

		if(TIM3==htim->Instance)			// nothing here is consistent
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a0d      	ldr	r2, [pc, #52]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d10b      	bne.n	8001818 <HAL_TIM_PeriodElapsedCallback+0x4c>
{


TIM3->CCR3=play_hold ;  // keep readin sample storage
 8001800:	4b0a      	ldr	r3, [pc, #40]	; (800182c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001802:	881b      	ldrh	r3, [r3, #0]
 8001804:	b29a      	uxth	r2, r3
 8001806:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001808:	63da      	str	r2, [r3, #60]	; 0x3c


//if (bs_count==255
	//	)  { bs_count=0; menu_store=(menuSelect>>2); } else bs_count++; // menu select, higher count just spills over  159 chamge to 128 2*64
//}
sample_point++; //this needs to be here or too fast and wrong sample rate
 800180a:	4b06      	ldr	r3, [pc, #24]	; (8001824 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	b29b      	uxth	r3, r3
 8001810:	3301      	adds	r3, #1
 8001812:	b29a      	uxth	r2, r3
 8001814:	4b03      	ldr	r3, [pc, #12]	; (8001824 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001816:	801a      	strh	r2, [r3, #0]

}

}
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	2000125e 	.word	0x2000125e
 8001828:	20000a5c 	.word	0x20000a5c
 800182c:	20001260 	.word	0x20001260
 8001830:	40000400 	.word	0x40000400

08001834 <analoginputloopb>:
		HAL_ADC_Stop(&hadc1);
for (i=0;i<3;i++){ adc_values[i]= (adc_values[i]>>8) &15; } // reduce value to 4 bit

}

void analoginputloopb(void){  //works fine still
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0


	//menuSelect = (7 - (adc_values[0] >>2))<<1;		//x *16  main menu select
	//menuSelect = (15 - (adc_values[0] >>1));		//x *7  main menu select
	//menuSelectX=(31 - adc_values[1])>>1;  // Y select inside page
	menuSelect = cursor_menu[2]>>4;		//x *7  main menu select
 800183a:	4b6e      	ldr	r3, [pc, #440]	; (80019f4 <analoginputloopb+0x1c0>)
 800183c:	789b      	ldrb	r3, [r3, #2]
 800183e:	091b      	lsrs	r3, r3, #4
 8001840:	b2da      	uxtb	r2, r3
 8001842:	4b6d      	ldr	r3, [pc, #436]	; (80019f8 <analoginputloopb+0x1c4>)
 8001844:	701a      	strb	r2, [r3, #0]
		menuSelectX=cursor_menu[2]&15;  // Y select inside page
 8001846:	4b6b      	ldr	r3, [pc, #428]	; (80019f4 <analoginputloopb+0x1c0>)
 8001848:	789b      	ldrb	r3, [r3, #2]
 800184a:	f003 030f 	and.w	r3, r3, #15
 800184e:	b2da      	uxtb	r2, r3
 8001850:	4b6a      	ldr	r3, [pc, #424]	; (80019fc <analoginputloopb+0x1c8>)
 8001852:	701a      	strb	r2, [r3, #0]
	//	counterVarB = menuSelectX + menuSelect; // select mem page 10*8  and location pointer  77
//		if (adc_values[1]>15)	menu_holder=disp_lut [(menuSelect)	+1] [31-adc_values[1]]; // change back to 0-15
//	else menu_holder=disp_lut [(menuSelect)	] [15-adc_values[1]];  // grab disp lut value for pointer if valid then write for now

		//menu_holder=disp_lut [(menuSelect)	] [(15-adc_values[1])];   // value from disp lut
		menu_holder=disp_lut [menuSelect] [menuSelectX];   // value from disp lut
 8001854:	4b68      	ldr	r3, [pc, #416]	; (80019f8 <analoginputloopb+0x1c4>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	4b68      	ldr	r3, [pc, #416]	; (80019fc <analoginputloopb+0x1c8>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	4619      	mov	r1, r3
 8001860:	4a67      	ldr	r2, [pc, #412]	; (8001a00 <analoginputloopb+0x1cc>)
 8001862:	0103      	lsls	r3, r0, #4
 8001864:	440b      	add	r3, r1
 8001866:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800186a:	80fb      	strh	r3, [r7, #6]
		cursor_menu[1]=0;
 800186c:	4b61      	ldr	r3, [pc, #388]	; (80019f4 <analoginputloopb+0x1c0>)
 800186e:	2200      	movs	r2, #0
 8001870:	705a      	strb	r2, [r3, #1]
		//cursor_menu[2]=cursor_lookup[enc2_dir];
		// cursor_menu[2]=cursor_lookup[enc2_dir]; //needed for correct line sequence ,obsolete
		cursor_menu[2]=enc2_dir;
 8001872:	4b64      	ldr	r3, [pc, #400]	; (8001a04 <analoginputloopb+0x1d0>)
 8001874:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001878:	b2da      	uxtb	r2, r3
 800187a:	4b5e      	ldr	r3, [pc, #376]	; (80019f4 <analoginputloopb+0x1c0>)
 800187c:	709a      	strb	r2, [r3, #2]
		
		//cursor_menu[2]=(16-adc_values[1]);



		if (menu_holder>127)	counterVarB=menu_holder-128; //  points to actual potvalues location from dsip_lut when value is higher than 127 , works ok problem with menu display
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	2b7f      	cmp	r3, #127	; 0x7f
 8001882:	d904      	bls.n	800188e <analoginputloopb+0x5a>
 8001884:	88fb      	ldrh	r3, [r7, #6]
 8001886:	3b80      	subs	r3, #128	; 0x80
 8001888:	b29a      	uxth	r2, r3
 800188a:	4b5f      	ldr	r3, [pc, #380]	; (8001a08 <analoginputloopb+0x1d4>)
 800188c:	801a      	strh	r2, [r3, #0]
				enc_dir=potSource[counterVarB];
 800188e:	4b5e      	ldr	r3, [pc, #376]	; (8001a08 <analoginputloopb+0x1d4>)
 8001890:	881b      	ldrh	r3, [r3, #0]
 8001892:	461a      	mov	r2, r3
 8001894:	4b5d      	ldr	r3, [pc, #372]	; (8001a0c <analoginputloopb+0x1d8>)
 8001896:	5c9b      	ldrb	r3, [r3, r2]
 8001898:	b21a      	sxth	r2, r3
 800189a:	4b5d      	ldr	r3, [pc, #372]	; (8001a10 <analoginputloopb+0x1dc>)
 800189c:	801a      	strh	r2, [r3, #0]

	enc_temp=(TIM2->CNT);  // read counter tim2 ,change divider not a good solution ?
 800189e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a4:	b29a      	uxth	r2, r3
 80018a6:	4b5b      	ldr	r3, [pc, #364]	; (8001a14 <analoginputloopb+0x1e0>)
 80018a8:	801a      	strh	r2, [r3, #0]
	enc2_temp=(TIM4->CNT);  // read counter tim4
 80018aa:	4b5b      	ldr	r3, [pc, #364]	; (8001a18 <analoginputloopb+0x1e4>)
 80018ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	4b5a      	ldr	r3, [pc, #360]	; (8001a1c <analoginputloopb+0x1e8>)
 80018b2:	801a      	strh	r2, [r3, #0]
	if  (enc_temp>enc_tempB)	 enc_dir=enc_dir-(disp_multi[enc2_dir>>4]);   // start settle timer , will do 2 times per turn always, wire opposite
 80018b4:	4b57      	ldr	r3, [pc, #348]	; (8001a14 <analoginputloopb+0x1e0>)
 80018b6:	881a      	ldrh	r2, [r3, #0]
 80018b8:	4b59      	ldr	r3, [pc, #356]	; (8001a20 <analoginputloopb+0x1ec>)
 80018ba:	881b      	ldrh	r3, [r3, #0]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d911      	bls.n	80018e4 <analoginputloopb+0xb0>
 80018c0:	4b53      	ldr	r3, [pc, #332]	; (8001a10 <analoginputloopb+0x1dc>)
 80018c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	4b4e      	ldr	r3, [pc, #312]	; (8001a04 <analoginputloopb+0x1d0>)
 80018ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018ce:	111b      	asrs	r3, r3, #4
 80018d0:	b21b      	sxth	r3, r3
 80018d2:	4619      	mov	r1, r3
 80018d4:	4b53      	ldr	r3, [pc, #332]	; (8001a24 <analoginputloopb+0x1f0>)
 80018d6:	5c5b      	ldrb	r3, [r3, r1]
 80018d8:	b29b      	uxth	r3, r3
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	b29b      	uxth	r3, r3
 80018de:	b21a      	sxth	r2, r3
 80018e0:	4b4b      	ldr	r3, [pc, #300]	; (8001a10 <analoginputloopb+0x1dc>)
 80018e2:	801a      	strh	r2, [r3, #0]
	if  (enc_temp<enc_tempB)	 enc_dir=enc_dir+(disp_multi[enc2_dir>>4]);   // start settle timer , will do 2 times per turn always, wire opposite
 80018e4:	4b4b      	ldr	r3, [pc, #300]	; (8001a14 <analoginputloopb+0x1e0>)
 80018e6:	881a      	ldrh	r2, [r3, #0]
 80018e8:	4b4d      	ldr	r3, [pc, #308]	; (8001a20 <analoginputloopb+0x1ec>)
 80018ea:	881b      	ldrh	r3, [r3, #0]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d211      	bcs.n	8001914 <analoginputloopb+0xe0>
 80018f0:	4b44      	ldr	r3, [pc, #272]	; (8001a04 <analoginputloopb+0x1d0>)
 80018f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018f6:	111b      	asrs	r3, r3, #4
 80018f8:	b21b      	sxth	r3, r3
 80018fa:	461a      	mov	r2, r3
 80018fc:	4b49      	ldr	r3, [pc, #292]	; (8001a24 <analoginputloopb+0x1f0>)
 80018fe:	5c9b      	ldrb	r3, [r3, r2]
 8001900:	b29a      	uxth	r2, r3
 8001902:	4b43      	ldr	r3, [pc, #268]	; (8001a10 <analoginputloopb+0x1dc>)
 8001904:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001908:	b29b      	uxth	r3, r3
 800190a:	4413      	add	r3, r2
 800190c:	b29b      	uxth	r3, r3
 800190e:	b21a      	sxth	r2, r3
 8001910:	4b3f      	ldr	r3, [pc, #252]	; (8001a10 <analoginputloopb+0x1dc>)
 8001912:	801a      	strh	r2, [r3, #0]
	//if (enc_temp<enc_tempB)	 enc_dir++;




	if (enc_dir>160) enc_dir=160;
 8001914:	4b3e      	ldr	r3, [pc, #248]	; (8001a10 <analoginputloopb+0x1dc>)
 8001916:	f9b3 3000 	ldrsh.w	r3, [r3]
 800191a:	2ba0      	cmp	r3, #160	; 0xa0
 800191c:	dd02      	ble.n	8001924 <analoginputloopb+0xf0>
 800191e:	4b3c      	ldr	r3, [pc, #240]	; (8001a10 <analoginputloopb+0x1dc>)
 8001920:	22a0      	movs	r2, #160	; 0xa0
 8001922:	801a      	strh	r2, [r3, #0]
			if (enc_dir<0) enc_dir=0;
 8001924:	4b3a      	ldr	r3, [pc, #232]	; (8001a10 <analoginputloopb+0x1dc>)
 8001926:	f9b3 3000 	ldrsh.w	r3, [r3]
 800192a:	2b00      	cmp	r3, #0
 800192c:	da02      	bge.n	8001934 <analoginputloopb+0x100>
 800192e:	4b38      	ldr	r3, [pc, #224]	; (8001a10 <analoginputloopb+0x1dc>)
 8001930:	2200      	movs	r2, #0
 8001932:	801a      	strh	r2, [r3, #0]
			//if (enc2_temp<16) enc_dir=(enc_dir<<2) & 127; // faster for notes on first row

			potSource[counterVarB]=enc_dir;
 8001934:	4b36      	ldr	r3, [pc, #216]	; (8001a10 <analoginputloopb+0x1dc>)
 8001936:	f9b3 1000 	ldrsh.w	r1, [r3]
 800193a:	4b33      	ldr	r3, [pc, #204]	; (8001a08 <analoginputloopb+0x1d4>)
 800193c:	881b      	ldrh	r3, [r3, #0]
 800193e:	461a      	mov	r2, r3
 8001940:	b2c9      	uxtb	r1, r1
 8001942:	4b32      	ldr	r3, [pc, #200]	; (8001a0c <analoginputloopb+0x1d8>)
 8001944:	5499      	strb	r1, [r3, r2]
					enc_dir=0;
 8001946:	4b32      	ldr	r3, [pc, #200]	; (8001a10 <analoginputloopb+0x1dc>)
 8001948:	2200      	movs	r2, #0
 800194a:	801a      	strh	r2, [r3, #0]
			enc_tempB=enc_temp;
 800194c:	4b31      	ldr	r3, [pc, #196]	; (8001a14 <analoginputloopb+0x1e0>)
 800194e:	881a      	ldrh	r2, [r3, #0]
 8001950:	4b33      	ldr	r3, [pc, #204]	; (8001a20 <analoginputloopb+0x1ec>)
 8001952:	801a      	strh	r2, [r3, #0]




			if  (enc2_temp>enc2_tempB)	 enc2_dir++;   // start settle timer , will do 2 times per turn always
 8001954:	4b31      	ldr	r3, [pc, #196]	; (8001a1c <analoginputloopb+0x1e8>)
 8001956:	881a      	ldrh	r2, [r3, #0]
 8001958:	4b33      	ldr	r3, [pc, #204]	; (8001a28 <analoginputloopb+0x1f4>)
 800195a:	881b      	ldrh	r3, [r3, #0]
 800195c:	429a      	cmp	r2, r3
 800195e:	d908      	bls.n	8001972 <analoginputloopb+0x13e>
 8001960:	4b28      	ldr	r3, [pc, #160]	; (8001a04 <analoginputloopb+0x1d0>)
 8001962:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001966:	b29b      	uxth	r3, r3
 8001968:	3301      	adds	r3, #1
 800196a:	b29b      	uxth	r3, r3
 800196c:	b21a      	sxth	r2, r3
 800196e:	4b25      	ldr	r3, [pc, #148]	; (8001a04 <analoginputloopb+0x1d0>)
 8001970:	801a      	strh	r2, [r3, #0]
			if (enc2_temp<enc2_tempB)	 enc2_dir--;
 8001972:	4b2a      	ldr	r3, [pc, #168]	; (8001a1c <analoginputloopb+0x1e8>)
 8001974:	881a      	ldrh	r2, [r3, #0]
 8001976:	4b2c      	ldr	r3, [pc, #176]	; (8001a28 <analoginputloopb+0x1f4>)
 8001978:	881b      	ldrh	r3, [r3, #0]
 800197a:	429a      	cmp	r2, r3
 800197c:	d208      	bcs.n	8001990 <analoginputloopb+0x15c>
 800197e:	4b21      	ldr	r3, [pc, #132]	; (8001a04 <analoginputloopb+0x1d0>)
 8001980:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001984:	b29b      	uxth	r3, r3
 8001986:	3b01      	subs	r3, #1
 8001988:	b29b      	uxth	r3, r3
 800198a:	b21a      	sxth	r2, r3
 800198c:	4b1d      	ldr	r3, [pc, #116]	; (8001a04 <analoginputloopb+0x1d0>)
 800198e:	801a      	strh	r2, [r3, #0]


			if (enc2_dir>126) enc2_dir=126;
 8001990:	4b1c      	ldr	r3, [pc, #112]	; (8001a04 <analoginputloopb+0x1d0>)
 8001992:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001996:	2b7e      	cmp	r3, #126	; 0x7e
 8001998:	dd02      	ble.n	80019a0 <analoginputloopb+0x16c>
 800199a:	4b1a      	ldr	r3, [pc, #104]	; (8001a04 <analoginputloopb+0x1d0>)
 800199c:	227e      	movs	r2, #126	; 0x7e
 800199e:	801a      	strh	r2, [r3, #0]
					if (enc2_dir>63) menu_page[1]=1; else menu_page[1]=0;
 80019a0:	4b18      	ldr	r3, [pc, #96]	; (8001a04 <analoginputloopb+0x1d0>)
 80019a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019a6:	2b3f      	cmp	r3, #63	; 0x3f
 80019a8:	dd03      	ble.n	80019b2 <analoginputloopb+0x17e>
 80019aa:	4b20      	ldr	r3, [pc, #128]	; (8001a2c <analoginputloopb+0x1f8>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	705a      	strb	r2, [r3, #1]
 80019b0:	e002      	b.n	80019b8 <analoginputloopb+0x184>
 80019b2:	4b1e      	ldr	r3, [pc, #120]	; (8001a2c <analoginputloopb+0x1f8>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	705a      	strb	r2, [r3, #1]
					if (enc2_dir<0) enc2_dir=0;
 80019b8:	4b12      	ldr	r3, [pc, #72]	; (8001a04 <analoginputloopb+0x1d0>)
 80019ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	da02      	bge.n	80019c8 <analoginputloopb+0x194>
 80019c2:	4b10      	ldr	r3, [pc, #64]	; (8001a04 <analoginputloopb+0x1d0>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	801a      	strh	r2, [r3, #0]
					//enc2_dir=enc2_lut[enc2_dir]; // jump to stored position
							//enc2_dir=0;
					enc2_tempB=enc2_temp;
 80019c8:	4b14      	ldr	r3, [pc, #80]	; (8001a1c <analoginputloopb+0x1e8>)
 80019ca:	881a      	ldrh	r2, [r3, #0]
 80019cc:	4b16      	ldr	r3, [pc, #88]	; (8001a28 <analoginputloopb+0x1f4>)
 80019ce:	801a      	strh	r2, [r3, #0]


potValues[counterVarB]=(potSource[counterVarB]>>4) & 15 ;  // reduce values for now ,use original for others , slow count
 80019d0:	4b0d      	ldr	r3, [pc, #52]	; (8001a08 <analoginputloopb+0x1d4>)
 80019d2:	881b      	ldrh	r3, [r3, #0]
 80019d4:	461a      	mov	r2, r3
 80019d6:	4b0d      	ldr	r3, [pc, #52]	; (8001a0c <analoginputloopb+0x1d8>)
 80019d8:	5c9b      	ldrb	r3, [r3, r2]
 80019da:	4a0b      	ldr	r2, [pc, #44]	; (8001a08 <analoginputloopb+0x1d4>)
 80019dc:	8812      	ldrh	r2, [r2, #0]
 80019de:	091b      	lsrs	r3, r3, #4
 80019e0:	b2d9      	uxtb	r1, r3
 80019e2:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <analoginputloopb+0x1fc>)
 80019e4:	5499      	strb	r1, [r3, r2]

//potValues[counterVarB]=potSource[counterVarB] & 15 ;  // reduce values for now ,use original for others



}
 80019e6:	bf00      	nop
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	20001324 	.word	0x20001324
 80019f8:	200009fd 	.word	0x200009fd
 80019fc:	200009fe 	.word	0x200009fe
 8001a00:	08007650 	.word	0x08007650
 8001a04:	20001312 	.word	0x20001312
 8001a08:	20000a00 	.word	0x20000a00
 8001a0c:	200008fc 	.word	0x200008fc
 8001a10:	20001314 	.word	0x20001314
 8001a14:	2000130a 	.word	0x2000130a
 8001a18:	40000800 	.word	0x40000800
 8001a1c:	2000130e 	.word	0x2000130e
 8001a20:	2000130c 	.word	0x2000130c
 8001a24:	200005b4 	.word	0x200005b4
 8001a28:	20001310 	.word	0x20001310
 8001a2c:	20001330 	.word	0x20001330
 8001a30:	200007fc 	.word	0x200007fc

08001a34 <display_init>:
void display_init(void){
 8001a34:	b5b0      	push	{r4, r5, r7, lr}
 8001a36:	b08a      	sub	sp, #40	; 0x28
 8001a38:	af00      	add	r7, sp, #0
	//uint8_t sp2_command=0xf8+(0<<1);


		 // uint16_t disp[]={  304,304,304,270,257,268,384,258,51,51,52,53,54,55,56,57,58,0};  // normal characters
		 uint16_t disp[]={  304,268,257,262,308,310,310,51,51,52,53,54,55,56,57,58,0};  // this should work for gd
 8001a3a:	4b78      	ldr	r3, [pc, #480]	; (8001c1c <display_init+0x1e8>)
 8001a3c:	1d3c      	adds	r4, r7, #4
 8001a3e:	461d      	mov	r5, r3
 8001a40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a48:	682b      	ldr	r3, [r5, #0]
 8001a4a:	8023      	strh	r3, [r4, #0]
		  if (spi_send==0){         // sets data byte
 8001a4c:	4b74      	ldr	r3, [pc, #464]	; (8001c20 <display_init+0x1ec>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	f040 80de 	bne.w	8001c12 <display_init+0x1de>

if ((enc2_dir>63) && (menu_page[2]==0))  {init=4;menu_page[2]=1;}  //restart page draw for second page , might need home pos init
 8001a56:	4b73      	ldr	r3, [pc, #460]	; (8001c24 <display_init+0x1f0>)
 8001a58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a5c:	2b3f      	cmp	r3, #63	; 0x3f
 8001a5e:	dd09      	ble.n	8001a74 <display_init+0x40>
 8001a60:	4b71      	ldr	r3, [pc, #452]	; (8001c28 <display_init+0x1f4>)
 8001a62:	789b      	ldrb	r3, [r3, #2]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d105      	bne.n	8001a74 <display_init+0x40>
 8001a68:	4b70      	ldr	r3, [pc, #448]	; (8001c2c <display_init+0x1f8>)
 8001a6a:	2204      	movs	r2, #4
 8001a6c:	701a      	strb	r2, [r3, #0]
 8001a6e:	4b6e      	ldr	r3, [pc, #440]	; (8001c28 <display_init+0x1f4>)
 8001a70:	2201      	movs	r2, #1
 8001a72:	709a      	strb	r2, [r3, #2]
if  ((init==76) && (menu_page[2]==1)) menu_page[2]=2; //after drawing second page and finish
 8001a74:	4b6d      	ldr	r3, [pc, #436]	; (8001c2c <display_init+0x1f8>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	2b4c      	cmp	r3, #76	; 0x4c
 8001a7a:	d106      	bne.n	8001a8a <display_init+0x56>
 8001a7c:	4b6a      	ldr	r3, [pc, #424]	; (8001c28 <display_init+0x1f4>)
 8001a7e:	789b      	ldrb	r3, [r3, #2]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d102      	bne.n	8001a8a <display_init+0x56>
 8001a84:	4b68      	ldr	r3, [pc, #416]	; (8001c28 <display_init+0x1f4>)
 8001a86:	2202      	movs	r2, #2
 8001a88:	709a      	strb	r2, [r3, #2]
if ((enc2_dir<63) && (menu_page[2]==2))  {init=4;menu_page[2]=0;}
 8001a8a:	4b66      	ldr	r3, [pc, #408]	; (8001c24 <display_init+0x1f0>)
 8001a8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a90:	2b3e      	cmp	r3, #62	; 0x3e
 8001a92:	dc09      	bgt.n	8001aa8 <display_init+0x74>
 8001a94:	4b64      	ldr	r3, [pc, #400]	; (8001c28 <display_init+0x1f4>)
 8001a96:	789b      	ldrb	r3, [r3, #2]
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d105      	bne.n	8001aa8 <display_init+0x74>
 8001a9c:	4b63      	ldr	r3, [pc, #396]	; (8001c2c <display_init+0x1f8>)
 8001a9e:	2204      	movs	r2, #4
 8001aa0:	701a      	strb	r2, [r3, #0]
 8001aa2:	4b61      	ldr	r3, [pc, #388]	; (8001c28 <display_init+0x1f4>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	709a      	strb	r2, [r3, #2]

switch(init){     //Remember every line advances +char on display
 8001aa8:	4b60      	ldr	r3, [pc, #384]	; (8001c2c <display_init+0x1f8>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	3b4d      	subs	r3, #77	; 0x4d
 8001aae:	2b07      	cmp	r3, #7
 8001ab0:	d879      	bhi.n	8001ba6 <display_init+0x172>
 8001ab2:	a201      	add	r2, pc, #4	; (adr r2, 8001ab8 <display_init+0x84>)
 8001ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ab8:	08001ad9 	.word	0x08001ad9
 8001abc:	08001b09 	.word	0x08001b09
 8001ac0:	08001b11 	.word	0x08001b11
 8001ac4:	08001b2d 	.word	0x08001b2d
 8001ac8:	08001b41 	.word	0x08001b41
 8001acc:	08001b4f 	.word	0x08001b4f
 8001ad0:	08001b65 	.word	0x08001b65
 8001ad4:	08001b79 	.word	0x08001b79

case 77: spi_hold=384+(init_b>>1);init=init+((init_b&1)*2);break; // no delay ,jump to either blink sets
 8001ad8:	4b55      	ldr	r3, [pc, #340]	; (8001c30 <display_init+0x1fc>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	085b      	lsrs	r3, r3, #1
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001ae6:	b29a      	uxth	r2, r3
 8001ae8:	4b52      	ldr	r3, [pc, #328]	; (8001c34 <display_init+0x200>)
 8001aea:	801a      	strh	r2, [r3, #0]
 8001aec:	4b50      	ldr	r3, [pc, #320]	; (8001c30 <display_init+0x1fc>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	f003 0301 	and.w	r3, r3, #1
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	b2da      	uxtb	r2, r3
 8001afa:	4b4c      	ldr	r3, [pc, #304]	; (8001c2c <display_init+0x1f8>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	4413      	add	r3, r2
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	4b4a      	ldr	r3, [pc, #296]	; (8001c2c <display_init+0x1f8>)
 8001b04:	701a      	strb	r2, [r3, #0]
 8001b06:	e05f      	b.n	8001bc8 <display_init+0x194>

case 78: spi_hold=10;break; //write one set then jump
 8001b08:	4b4a      	ldr	r3, [pc, #296]	; (8001c34 <display_init+0x200>)
 8001b0a:	220a      	movs	r2, #10
 8001b0c:	801a      	strh	r2, [r3, #0]
 8001b0e:	e05b      	b.n	8001bc8 <display_init+0x194>
case 79: spi_hold=spell[(init_b&62)+1];init=81;break;
 8001b10:	4b47      	ldr	r3, [pc, #284]	; (8001c30 <display_init+0x1fc>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8001b18:	3301      	adds	r3, #1
 8001b1a:	4a47      	ldr	r2, [pc, #284]	; (8001c38 <display_init+0x204>)
 8001b1c:	5cd3      	ldrb	r3, [r2, r3]
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	4b44      	ldr	r3, [pc, #272]	; (8001c34 <display_init+0x200>)
 8001b22:	801a      	strh	r2, [r3, #0]
 8001b24:	4b41      	ldr	r3, [pc, #260]	; (8001c2c <display_init+0x1f8>)
 8001b26:	2251      	movs	r2, #81	; 0x51
 8001b28:	701a      	strb	r2, [r3, #0]
 8001b2a:	e04d      	b.n	8001bc8 <display_init+0x194>
case 80: spi_hold=spell[init_b&62];break; // or write other set then jump
 8001b2c:	4b40      	ldr	r3, [pc, #256]	; (8001c30 <display_init+0x1fc>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8001b34:	4a40      	ldr	r2, [pc, #256]	; (8001c38 <display_init+0x204>)
 8001b36:	5cd3      	ldrb	r3, [r2, r3]
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	4b3e      	ldr	r3, [pc, #248]	; (8001c34 <display_init+0x200>)
 8001b3c:	801a      	strh	r2, [r3, #0]
 8001b3e:	e043      	b.n	8001bc8 <display_init+0x194>
case 81: spi_hold=10;init=81;break;
 8001b40:	4b3c      	ldr	r3, [pc, #240]	; (8001c34 <display_init+0x200>)
 8001b42:	220a      	movs	r2, #10
 8001b44:	801a      	strh	r2, [r3, #0]
 8001b46:	4b39      	ldr	r3, [pc, #228]	; (8001c2c <display_init+0x1f8>)
 8001b48:	2251      	movs	r2, #81	; 0x51
 8001b4a:	701a      	strb	r2, [r3, #0]
 8001b4c:	e03c      	b.n	8001bc8 <display_init+0x194>


case 82: spi_hold=384+(init_b>>1);break;  // finish writes
 8001b4e:	4b38      	ldr	r3, [pc, #224]	; (8001c30 <display_init+0x1fc>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	085b      	lsrs	r3, r3, #1
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	4b35      	ldr	r3, [pc, #212]	; (8001c34 <display_init+0x200>)
 8001b60:	801a      	strh	r2, [r3, #0]
 8001b62:	e031      	b.n	8001bc8 <display_init+0x194>
case 83: spi_hold=spell[init_b&62];break;
 8001b64:	4b32      	ldr	r3, [pc, #200]	; (8001c30 <display_init+0x1fc>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8001b6c:	4a32      	ldr	r2, [pc, #200]	; (8001c38 <display_init+0x204>)
 8001b6e:	5cd3      	ldrb	r3, [r2, r3]
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	4b30      	ldr	r3, [pc, #192]	; (8001c34 <display_init+0x200>)
 8001b74:	801a      	strh	r2, [r3, #0]
 8001b76:	e027      	b.n	8001bc8 <display_init+0x194>
case 84 : spi_hold=spell[(init_b&62)+1];init_b=cursor_menu[2]&63;displayBuffer ();init=76; break; //update cursor and displaybuffer
 8001b78:	4b2d      	ldr	r3, [pc, #180]	; (8001c30 <display_init+0x1fc>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8001b80:	3301      	adds	r3, #1
 8001b82:	4a2d      	ldr	r2, [pc, #180]	; (8001c38 <display_init+0x204>)
 8001b84:	5cd3      	ldrb	r3, [r2, r3]
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	4b2a      	ldr	r3, [pc, #168]	; (8001c34 <display_init+0x200>)
 8001b8a:	801a      	strh	r2, [r3, #0]
 8001b8c:	4b2b      	ldr	r3, [pc, #172]	; (8001c3c <display_init+0x208>)
 8001b8e:	789b      	ldrb	r3, [r3, #2]
 8001b90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b94:	b2da      	uxtb	r2, r3
 8001b96:	4b26      	ldr	r3, [pc, #152]	; (8001c30 <display_init+0x1fc>)
 8001b98:	701a      	strb	r2, [r3, #0]
 8001b9a:	f000 f92d 	bl	8001df8 <displayBuffer>
 8001b9e:	4b23      	ldr	r3, [pc, #140]	; (8001c2c <display_init+0x1f8>)
 8001ba0:	224c      	movs	r2, #76	; 0x4c
 8001ba2:	701a      	strb	r2, [r3, #0]
 8001ba4:	e010      	b.n	8001bc8 <display_init+0x194>
default : init_b=init-6;displayBuffer ();spi_hold=spell[init_b];break; //initial menu write either page ,skip after
 8001ba6:	4b21      	ldr	r3, [pc, #132]	; (8001c2c <display_init+0x1f8>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	3b06      	subs	r3, #6
 8001bac:	b2da      	uxtb	r2, r3
 8001bae:	4b20      	ldr	r3, [pc, #128]	; (8001c30 <display_init+0x1fc>)
 8001bb0:	701a      	strb	r2, [r3, #0]
 8001bb2:	f000 f921 	bl	8001df8 <displayBuffer>
 8001bb6:	4b1e      	ldr	r3, [pc, #120]	; (8001c30 <display_init+0x1fc>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	461a      	mov	r2, r3
 8001bbc:	4b1e      	ldr	r3, [pc, #120]	; (8001c38 <display_init+0x204>)
 8001bbe:	5c9b      	ldrb	r3, [r3, r2]
 8001bc0:	b29a      	uxth	r2, r3
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	; (8001c34 <display_init+0x200>)
 8001bc4:	801a      	strh	r2, [r3, #0]
 8001bc6:	bf00      	nop
}


if (init<6)	{HAL_Delay(30);spi_hold=disp[init] ;  init_b=cursor_menu[2]; } //delay needs to go
 8001bc8:	4b18      	ldr	r3, [pc, #96]	; (8001c2c <display_init+0x1f8>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b05      	cmp	r3, #5
 8001bce:	d80f      	bhi.n	8001bf0 <display_init+0x1bc>
 8001bd0:	201e      	movs	r0, #30
 8001bd2:	f001 fbdf 	bl	8003394 <HAL_Delay>
 8001bd6:	4b15      	ldr	r3, [pc, #84]	; (8001c2c <display_init+0x1f8>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	3328      	adds	r3, #40	; 0x28
 8001bde:	443b      	add	r3, r7
 8001be0:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8001be4:	4b13      	ldr	r3, [pc, #76]	; (8001c34 <display_init+0x200>)
 8001be6:	801a      	strh	r2, [r3, #0]
 8001be8:	4b14      	ldr	r3, [pc, #80]	; (8001c3c <display_init+0x208>)
 8001bea:	789a      	ldrb	r2, [r3, #2]
 8001bec:	4b10      	ldr	r3, [pc, #64]	; (8001c30 <display_init+0x1fc>)
 8001bee:	701a      	strb	r2, [r3, #0]

init++;
 8001bf0:	4b0e      	ldr	r3, [pc, #56]	; (8001c2c <display_init+0x1f8>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <display_init+0x1f8>)
 8001bfa:	701a      	strb	r2, [r3, #0]
spi_send=1;SPI_command();spi_send=0;spi_enable=0;
 8001bfc:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <display_init+0x1ec>)
 8001bfe:	2201      	movs	r2, #1
 8001c00:	701a      	strb	r2, [r3, #0]
 8001c02:	f7ff fda5 	bl	8001750 <SPI_command>
 8001c06:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <display_init+0x1ec>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	701a      	strb	r2, [r3, #0]
 8001c0c:	4b0c      	ldr	r3, [pc, #48]	; (8001c40 <display_init+0x20c>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	801a      	strh	r2, [r3, #0]

		 }

*/

}
 8001c12:	bf00      	nop
 8001c14:	3728      	adds	r7, #40	; 0x28
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bdb0      	pop	{r4, r5, r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	08007590 	.word	0x08007590
 8001c20:	20001320 	.word	0x20001320
 8001c24:	20001312 	.word	0x20001312
 8001c28:	20001330 	.word	0x20001330
 8001c2c:	20001321 	.word	0x20001321
 8001c30:	20001322 	.word	0x20001322
 8001c34:	2000131e 	.word	0x2000131e
 8001c38:	20000000 	.word	0x20000000
 8001c3c:	20001324 	.word	0x20001324
 8001c40:	2000131a 	.word	0x2000131a

08001c44 <display_update>:



}

void display_update(void){				//spi display updater code , all gfx , works pretty ok n doesn't need to be running always 18x 128 ,constant scaning
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0

	uint8_t spi_store[5];

switch (gfx_skip) { // 1-17  one row
 8001c4a:	4b65      	ldr	r3, [pc, #404]	; (8001de0 <display_update+0x19c>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	2b11      	cmp	r3, #17
 8001c52:	d870      	bhi.n	8001d36 <display_update+0xf2>
 8001c54:	a201      	add	r2, pc, #4	; (adr r2, 8001c5c <display_update+0x18>)
 8001c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c5a:	bf00      	nop
 8001c5c:	08001ca5 	.word	0x08001ca5
 8001c60:	08001ce5 	.word	0x08001ce5
 8001c64:	08001d03 	.word	0x08001d03
 8001c68:	08001d37 	.word	0x08001d37
 8001c6c:	08001d37 	.word	0x08001d37
 8001c70:	08001d37 	.word	0x08001d37
 8001c74:	08001d37 	.word	0x08001d37
 8001c78:	08001d37 	.word	0x08001d37
 8001c7c:	08001d37 	.word	0x08001d37
 8001c80:	08001d37 	.word	0x08001d37
 8001c84:	08001d37 	.word	0x08001d37
 8001c88:	08001d37 	.word	0x08001d37
 8001c8c:	08001d37 	.word	0x08001d37
 8001c90:	08001d37 	.word	0x08001d37
 8001c94:	08001d37 	.word	0x08001d37
 8001c98:	08001d37 	.word	0x08001d37
 8001c9c:	08001d37 	.word	0x08001d37
 8001ca0:	08001d17 	.word	0x08001d17


case 1 : {spi_hold=((gfx_counter[0])&31)+384;gfx_counter[4]=(gfx_counter[0]>>5);  gfx_counter[0]=(gfx_counter[0]+1)&63 ;gfx_skip++;break ;}  // count up positions
 8001ca4:	4b4f      	ldr	r3, [pc, #316]	; (8001de4 <display_update+0x1a0>)
 8001ca6:	881b      	ldrh	r3, [r3, #0]
 8001ca8:	f003 031f 	and.w	r3, r3, #31
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	4b4c      	ldr	r3, [pc, #304]	; (8001de8 <display_update+0x1a4>)
 8001cb6:	801a      	strh	r2, [r3, #0]
 8001cb8:	4b4a      	ldr	r3, [pc, #296]	; (8001de4 <display_update+0x1a0>)
 8001cba:	881b      	ldrh	r3, [r3, #0]
 8001cbc:	095b      	lsrs	r3, r3, #5
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	4b48      	ldr	r3, [pc, #288]	; (8001de4 <display_update+0x1a0>)
 8001cc2:	811a      	strh	r2, [r3, #8]
 8001cc4:	4b47      	ldr	r3, [pc, #284]	; (8001de4 <display_update+0x1a0>)
 8001cc6:	881b      	ldrh	r3, [r3, #0]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cd0:	b29a      	uxth	r2, r3
 8001cd2:	4b44      	ldr	r3, [pc, #272]	; (8001de4 <display_update+0x1a0>)
 8001cd4:	801a      	strh	r2, [r3, #0]
 8001cd6:	4b42      	ldr	r3, [pc, #264]	; (8001de0 <display_update+0x19c>)
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	b2da      	uxtb	r2, r3
 8001cde:	4b40      	ldr	r3, [pc, #256]	; (8001de0 <display_update+0x19c>)
 8001ce0:	701a      	strb	r2, [r3, #0]
 8001ce2:	e038      	b.n	8001d56 <display_update+0x112>
case 2  : {	spi_hold=384+(gfx_counter[4]*8);gfx_skip++;break ;  }
 8001ce4:	4b3f      	ldr	r3, [pc, #252]	; (8001de4 <display_update+0x1a0>)
 8001ce6:	891b      	ldrh	r3, [r3, #8]
 8001ce8:	3330      	adds	r3, #48	; 0x30
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	00db      	lsls	r3, r3, #3
 8001cee:	b29a      	uxth	r2, r3
 8001cf0:	4b3d      	ldr	r3, [pc, #244]	; (8001de8 <display_update+0x1a4>)
 8001cf2:	801a      	strh	r2, [r3, #0]
 8001cf4:	4b3a      	ldr	r3, [pc, #232]	; (8001de0 <display_update+0x19c>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	4b38      	ldr	r3, [pc, #224]	; (8001de0 <display_update+0x19c>)
 8001cfe:	701a      	strb	r2, [r3, #0]
 8001d00:	e029      	b.n	8001d56 <display_update+0x112>
case 3   : gfx_counter[3]=0; gfx_skip++;break;
 8001d02:	4b38      	ldr	r3, [pc, #224]	; (8001de4 <display_update+0x1a0>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	80da      	strh	r2, [r3, #6]
 8001d08:	4b35      	ldr	r3, [pc, #212]	; (8001de0 <display_update+0x19c>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	4b33      	ldr	r3, [pc, #204]	; (8001de0 <display_update+0x19c>)
 8001d12:	701a      	strb	r2, [r3, #0]
 8001d14:	e01f      	b.n	8001d56 <display_update+0x112>
case 18 : gfx_counter[2]=(gfx_counter[2]+1) &63; gfx_counter[3]=0;gfx_skip=1;break;
 8001d16:	4b33      	ldr	r3, [pc, #204]	; (8001de4 <display_update+0x1a0>)
 8001d18:	889b      	ldrh	r3, [r3, #4]
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d22:	b29a      	uxth	r2, r3
 8001d24:	4b2f      	ldr	r3, [pc, #188]	; (8001de4 <display_update+0x1a0>)
 8001d26:	809a      	strh	r2, [r3, #4]
 8001d28:	4b2e      	ldr	r3, [pc, #184]	; (8001de4 <display_update+0x1a0>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	80da      	strh	r2, [r3, #6]
 8001d2e:	4b2c      	ldr	r3, [pc, #176]	; (8001de0 <display_update+0x19c>)
 8001d30:	2201      	movs	r2, #1
 8001d32:	701a      	strb	r2, [r3, #0]
 8001d34:	e00f      	b.n	8001d56 <display_update+0x112>
default :  gfx_counter[3]=(gfx_counter[3]+1)&15;gfx_skip++;break;
 8001d36:	4b2b      	ldr	r3, [pc, #172]	; (8001de4 <display_update+0x1a0>)
 8001d38:	88db      	ldrh	r3, [r3, #6]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	f003 030f 	and.w	r3, r3, #15
 8001d42:	b29a      	uxth	r2, r3
 8001d44:	4b27      	ldr	r3, [pc, #156]	; (8001de4 <display_update+0x1a0>)
 8001d46:	80da      	strh	r2, [r3, #6]
 8001d48:	4b25      	ldr	r3, [pc, #148]	; (8001de0 <display_update+0x19c>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	4b23      	ldr	r3, [pc, #140]	; (8001de0 <display_update+0x19c>)
 8001d52:	701a      	strb	r2, [r3, #0]
 8001d54:	bf00      	nop

}


if ((gfx_skip==2) || (gfx_skip==3) || (gfx_skip==1)) spi_hold=spi_hold; else spi_hold=gfx_ram[gfx_counter[2]] [gfx_counter[3]] ; // write command or data
 8001d56:	4b22      	ldr	r3, [pc, #136]	; (8001de0 <display_update+0x19c>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d007      	beq.n	8001d6e <display_update+0x12a>
 8001d5e:	4b20      	ldr	r3, [pc, #128]	; (8001de0 <display_update+0x19c>)
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	2b03      	cmp	r3, #3
 8001d64:	d003      	beq.n	8001d6e <display_update+0x12a>
 8001d66:	4b1e      	ldr	r3, [pc, #120]	; (8001de0 <display_update+0x19c>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d104      	bne.n	8001d78 <display_update+0x134>
 8001d6e:	4b1e      	ldr	r3, [pc, #120]	; (8001de8 <display_update+0x1a4>)
 8001d70:	881a      	ldrh	r2, [r3, #0]
 8001d72:	4b1d      	ldr	r3, [pc, #116]	; (8001de8 <display_update+0x1a4>)
 8001d74:	801a      	strh	r2, [r3, #0]
 8001d76:	e00d      	b.n	8001d94 <display_update+0x150>
 8001d78:	4b1a      	ldr	r3, [pc, #104]	; (8001de4 <display_update+0x1a0>)
 8001d7a:	889b      	ldrh	r3, [r3, #4]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	4b19      	ldr	r3, [pc, #100]	; (8001de4 <display_update+0x1a0>)
 8001d80:	88db      	ldrh	r3, [r3, #6]
 8001d82:	4619      	mov	r1, r3
 8001d84:	4a19      	ldr	r2, [pc, #100]	; (8001dec <display_update+0x1a8>)
 8001d86:	0103      	lsls	r3, r0, #4
 8001d88:	4413      	add	r3, r2
 8001d8a:	440b      	add	r3, r1
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	4b15      	ldr	r3, [pc, #84]	; (8001de8 <display_update+0x1a4>)
 8001d92:	801a      	strh	r2, [r3, #0]



		if (spi_hold>>8) spi_byte=248; else {spi_byte=250;}  //start with msb ,dont forget flip around at end, 250 =data ,248= command if below 8bit
 8001d94:	4b14      	ldr	r3, [pc, #80]	; (8001de8 <display_update+0x1a4>)
 8001d96:	881b      	ldrh	r3, [r3, #0]
 8001d98:	0a1b      	lsrs	r3, r3, #8
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <display_update+0x164>
 8001da0:	4b13      	ldr	r3, [pc, #76]	; (8001df0 <display_update+0x1ac>)
 8001da2:	22f8      	movs	r2, #248	; 0xf8
 8001da4:	701a      	strb	r2, [r3, #0]
 8001da6:	e002      	b.n	8001dae <display_update+0x16a>
 8001da8:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <display_update+0x1ac>)
 8001daa:	22fa      	movs	r2, #250	; 0xfa
 8001dac:	701a      	strb	r2, [r3, #0]

		spi_store[0]=spi_byte&255;
 8001dae:	4b10      	ldr	r3, [pc, #64]	; (8001df0 <display_update+0x1ac>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	703b      	strb	r3, [r7, #0]
		spi_store[1]=((spi_hold>>4)<<4)&255;
 8001db4:	4b0c      	ldr	r3, [pc, #48]	; (8001de8 <display_update+0x1a4>)
 8001db6:	881b      	ldrh	r3, [r3, #0]
 8001db8:	091b      	lsrs	r3, r3, #4
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	011b      	lsls	r3, r3, #4
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	707b      	strb	r3, [r7, #1]
		spi_store[2]=((spi_hold&15)<<4)&255;
 8001dc2:	4b09      	ldr	r3, [pc, #36]	; (8001de8 <display_update+0x1a4>)
 8001dc4:	881b      	ldrh	r3, [r3, #0]
 8001dc6:	011b      	lsls	r3, r3, #4
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	70bb      	strb	r3, [r7, #2]

	// send this to spi for now
			HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_store, 3, 100);  // working good ,blocking
 8001dcc:	4639      	mov	r1, r7
 8001dce:	2364      	movs	r3, #100	; 0x64
 8001dd0:	2203      	movs	r2, #3
 8001dd2:	4808      	ldr	r0, [pc, #32]	; (8001df4 <display_update+0x1b0>)
 8001dd4:	f004 fa0c 	bl	80061f0 <HAL_SPI_Transmit>





}
 8001dd8:	bf00      	nop
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	200005b0 	.word	0x200005b0
 8001de4:	2000194c 	.word	0x2000194c
 8001de8:	2000131e 	.word	0x2000131e
 8001dec:	20001508 	.word	0x20001508
 8001df0:	2000131c 	.word	0x2000131c
 8001df4:	200006e4 	.word	0x200006e4

08001df8 <displayBuffer>:

	// if(store_c>239) {lcd_feedback(); }

}
*/
void displayBuffer (void){        //  only cursor , maybe cycle a set of position inc blink before moving cursor
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0

//uint8_t count_lut[44]={48,49,50,51,52,53,54,55,56,57,97,98,99,100,101,102,103,104,105,106,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89};
//uint16_t lcd_menuB;  // select upper or lower


	switch(disp_stepper){
 8001dfe:	4b5f      	ldr	r3, [pc, #380]	; (8001f7c <displayBuffer+0x184>)
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	3b01      	subs	r3, #1
 8001e04:	2b04      	cmp	r3, #4
 8001e06:	d820      	bhi.n	8001e4a <displayBuffer+0x52>
 8001e08:	a201      	add	r2, pc, #4	; (adr r2, 8001e10 <displayBuffer+0x18>)
 8001e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e0e:	bf00      	nop
 8001e10:	08001e25 	.word	0x08001e25
 8001e14:	08001e4b 	.word	0x08001e4b
 8001e18:	08001e33 	.word	0x08001e33
 8001e1c:	08001e3b 	.word	0x08001e3b
 8001e20:	08001e43 	.word	0x08001e43
	//case 1:init_b=enc2_lut[enc2_dir] ;break;
	case 1:init_b=enc2_dir;break;
 8001e24:	4b56      	ldr	r3, [pc, #344]	; (8001f80 <displayBuffer+0x188>)
 8001e26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e2a:	b2da      	uxtb	r2, r3
 8001e2c:	4b55      	ldr	r3, [pc, #340]	; (8001f84 <displayBuffer+0x18c>)
 8001e2e:	701a      	strb	r2, [r3, #0]
 8001e30:	e00c      	b.n	8001e4c <displayBuffer+0x54>
	case 3:init_b=115 ;break;
 8001e32:	4b54      	ldr	r3, [pc, #336]	; (8001f84 <displayBuffer+0x18c>)
 8001e34:	2273      	movs	r2, #115	; 0x73
 8001e36:	701a      	strb	r2, [r3, #0]
 8001e38:	e008      	b.n	8001e4c <displayBuffer+0x54>
	case 4:init_b=116 ;break;
 8001e3a:	4b52      	ldr	r3, [pc, #328]	; (8001f84 <displayBuffer+0x18c>)
 8001e3c:	2274      	movs	r2, #116	; 0x74
 8001e3e:	701a      	strb	r2, [r3, #0]
 8001e40:	e004      	b.n	8001e4c <displayBuffer+0x54>
	case 5:init_b=117 ;break;
 8001e42:	4b50      	ldr	r3, [pc, #320]	; (8001f84 <displayBuffer+0x18c>)
 8001e44:	2275      	movs	r2, #117	; 0x75
 8001e46:	701a      	strb	r2, [r3, #0]
 8001e48:	e000      	b.n	8001e4c <displayBuffer+0x54>


	default :break;
 8001e4a:	bf00      	nop
	}
	uint8_t d_count;
uint8_t init_x=((init_b>>4)<<3);
 8001e4c:	4b4d      	ldr	r3, [pc, #308]	; (8001f84 <displayBuffer+0x18c>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	091b      	lsrs	r3, r3, #4
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	71bb      	strb	r3, [r7, #6]
uint8_t init_y=init_b&15;
 8001e58:	4b4a      	ldr	r3, [pc, #296]	; (8001f84 <displayBuffer+0x18c>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	f003 030f 	and.w	r3, r3, #15
 8001e60:	717b      	strb	r3, [r7, #5]
uint16_t store_x;



store_c= disp_lut [init_b>>4]  [init_y] ;  //gets potvalues pointer from menus ,works
 8001e62:	4b48      	ldr	r3, [pc, #288]	; (8001f84 <displayBuffer+0x18c>)
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	091b      	lsrs	r3, r3, #4
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	797b      	ldrb	r3, [r7, #5]
 8001e6e:	4946      	ldr	r1, [pc, #280]	; (8001f88 <displayBuffer+0x190>)
 8001e70:	0112      	lsls	r2, r2, #4
 8001e72:	4413      	add	r3, r2
 8001e74:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001e78:	4b44      	ldr	r3, [pc, #272]	; (8001f8c <displayBuffer+0x194>)
 8001e7a:	801a      	strh	r2, [r3, #0]
if (disp_stepper==1) lcd_out3=potSource[store_c-128];
 8001e7c:	4b3f      	ldr	r3, [pc, #252]	; (8001f7c <displayBuffer+0x184>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d107      	bne.n	8001e94 <displayBuffer+0x9c>
 8001e84:	4b41      	ldr	r3, [pc, #260]	; (8001f8c <displayBuffer+0x194>)
 8001e86:	881b      	ldrh	r3, [r3, #0]
 8001e88:	3b80      	subs	r3, #128	; 0x80
 8001e8a:	4a41      	ldr	r2, [pc, #260]	; (8001f90 <displayBuffer+0x198>)
 8001e8c:	5cd3      	ldrb	r3, [r2, r3]
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	4b40      	ldr	r3, [pc, #256]	; (8001f94 <displayBuffer+0x19c>)
 8001e92:	801a      	strh	r2, [r3, #0]
//if (init_b==enc2_dir) lcd_out3=potSource[store_c-128];   // feedback line output change to whatever
//if (init_b==enc2_dir) lcd_out3=potValues[store_c-128];   // feedback line output change to whatever

//if (store_c<64) store_c=64; // just in case , causes issues with char

	 if (store_c==64) store_c=47;
 8001e94:	4b3d      	ldr	r3, [pc, #244]	; (8001f8c <displayBuffer+0x194>)
 8001e96:	881b      	ldrh	r3, [r3, #0]
 8001e98:	2b40      	cmp	r3, #64	; 0x40
 8001e9a:	d102      	bne.n	8001ea2 <displayBuffer+0xaa>
 8001e9c:	4b3b      	ldr	r3, [pc, #236]	; (8001f8c <displayBuffer+0x194>)
 8001e9e:	222f      	movs	r2, #47	; 0x2f
 8001ea0:	801a      	strh	r2, [r3, #0]
	if ((store_c>127)&& (store_c<255))  {store_c= potValues[store_c&127]+48;}		// sets data or stored
 8001ea2:	4b3a      	ldr	r3, [pc, #232]	; (8001f8c <displayBuffer+0x194>)
 8001ea4:	881b      	ldrh	r3, [r3, #0]
 8001ea6:	2b7f      	cmp	r3, #127	; 0x7f
 8001ea8:	d90e      	bls.n	8001ec8 <displayBuffer+0xd0>
 8001eaa:	4b38      	ldr	r3, [pc, #224]	; (8001f8c <displayBuffer+0x194>)
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	2bfe      	cmp	r3, #254	; 0xfe
 8001eb0:	d80a      	bhi.n	8001ec8 <displayBuffer+0xd0>
 8001eb2:	4b36      	ldr	r3, [pc, #216]	; (8001f8c <displayBuffer+0x194>)
 8001eb4:	881b      	ldrh	r3, [r3, #0]
 8001eb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001eba:	4a37      	ldr	r2, [pc, #220]	; (8001f98 <displayBuffer+0x1a0>)
 8001ebc:	5cd3      	ldrb	r3, [r2, r3]
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	3330      	adds	r3, #48	; 0x30
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	4b31      	ldr	r3, [pc, #196]	; (8001f8c <displayBuffer+0x194>)
 8001ec6:	801a      	strh	r2, [r3, #0]
	if (store_c>254){store_c= potValues[store_c-128]+48;}
 8001ec8:	4b30      	ldr	r3, [pc, #192]	; (8001f8c <displayBuffer+0x194>)
 8001eca:	881b      	ldrh	r3, [r3, #0]
 8001ecc:	2bfe      	cmp	r3, #254	; 0xfe
 8001ece:	d909      	bls.n	8001ee4 <displayBuffer+0xec>
 8001ed0:	4b2e      	ldr	r3, [pc, #184]	; (8001f8c <displayBuffer+0x194>)
 8001ed2:	881b      	ldrh	r3, [r3, #0]
 8001ed4:	3b80      	subs	r3, #128	; 0x80
 8001ed6:	4a30      	ldr	r2, [pc, #192]	; (8001f98 <displayBuffer+0x1a0>)
 8001ed8:	5cd3      	ldrb	r3, [r2, r3]
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	3330      	adds	r3, #48	; 0x30
 8001ede:	b29a      	uxth	r2, r3
 8001ee0:	4b2a      	ldr	r3, [pc, #168]	; (8001f8c <displayBuffer+0x194>)
 8001ee2:	801a      	strh	r2, [r3, #0]

store_c=store_c-47; store_c = store_c &127;	spell[init_b] = store_c ;  // spell no longer ?
 8001ee4:	4b29      	ldr	r3, [pc, #164]	; (8001f8c <displayBuffer+0x194>)
 8001ee6:	881b      	ldrh	r3, [r3, #0]
 8001ee8:	3b2f      	subs	r3, #47	; 0x2f
 8001eea:	b29a      	uxth	r2, r3
 8001eec:	4b27      	ldr	r3, [pc, #156]	; (8001f8c <displayBuffer+0x194>)
 8001eee:	801a      	strh	r2, [r3, #0]
 8001ef0:	4b26      	ldr	r3, [pc, #152]	; (8001f8c <displayBuffer+0x194>)
 8001ef2:	881b      	ldrh	r3, [r3, #0]
 8001ef4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	4b24      	ldr	r3, [pc, #144]	; (8001f8c <displayBuffer+0x194>)
 8001efc:	801a      	strh	r2, [r3, #0]
 8001efe:	4b23      	ldr	r3, [pc, #140]	; (8001f8c <displayBuffer+0x194>)
 8001f00:	8819      	ldrh	r1, [r3, #0]
 8001f02:	4b20      	ldr	r3, [pc, #128]	; (8001f84 <displayBuffer+0x18c>)
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	461a      	mov	r2, r3
 8001f08:	b2c9      	uxtb	r1, r1
 8001f0a:	4b24      	ldr	r3, [pc, #144]	; (8001f9c <displayBuffer+0x1a4>)
 8001f0c:	5499      	strb	r1, [r3, r2]
//if ((seq_pos&1) && (store_c) && (init_b==enc2_dir)) store_c=0; // blinker ok for now ,slow might need other separate code for this
//if (seq_pos&1)  {if (store_c) {  store_c=0;} else store_c=48;}
if (disp_stepper==1) {  store_c=1;}
 8001f0e:	4b1b      	ldr	r3, [pc, #108]	; (8001f7c <displayBuffer+0x184>)
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d102      	bne.n	8001f1c <displayBuffer+0x124>
 8001f16:	4b1d      	ldr	r3, [pc, #116]	; (8001f8c <displayBuffer+0x194>)
 8001f18:	2201      	movs	r2, #1
 8001f1a:	801a      	strh	r2, [r3, #0]
//lcd_out3=potSource[store_c-128]; // just feedback
store_x=(store_c*8);
 8001f1c:	4b1b      	ldr	r3, [pc, #108]	; (8001f8c <displayBuffer+0x194>)
 8001f1e:	881b      	ldrh	r3, [r3, #0]
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	807b      	strh	r3, [r7, #2]

for (d_count=0;d_count<8;d_count++){
 8001f24:	2300      	movs	r3, #0
 8001f26:	71fb      	strb	r3, [r7, #7]
 8001f28:	e011      	b.n	8001f4e <displayBuffer+0x156>
					gfx_ram[d_count+init_x] [init_y] = gfx_char[d_count+store_x]; //write character to ram ,should be elsewhere
 8001f2a:	79fa      	ldrb	r2, [r7, #7]
 8001f2c:	887b      	ldrh	r3, [r7, #2]
 8001f2e:	18d1      	adds	r1, r2, r3
 8001f30:	79fa      	ldrb	r2, [r7, #7]
 8001f32:	79bb      	ldrb	r3, [r7, #6]
 8001f34:	441a      	add	r2, r3
 8001f36:	797b      	ldrb	r3, [r7, #5]
 8001f38:	4819      	ldr	r0, [pc, #100]	; (8001fa0 <displayBuffer+0x1a8>)
 8001f3a:	5c40      	ldrb	r0, [r0, r1]
 8001f3c:	4919      	ldr	r1, [pc, #100]	; (8001fa4 <displayBuffer+0x1ac>)
 8001f3e:	0112      	lsls	r2, r2, #4
 8001f40:	440a      	add	r2, r1
 8001f42:	4413      	add	r3, r2
 8001f44:	4602      	mov	r2, r0
 8001f46:	701a      	strb	r2, [r3, #0]
for (d_count=0;d_count<8;d_count++){
 8001f48:	79fb      	ldrb	r3, [r7, #7]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	71fb      	strb	r3, [r7, #7]
 8001f4e:	79fb      	ldrb	r3, [r7, #7]
 8001f50:	2b07      	cmp	r3, #7
 8001f52:	d9ea      	bls.n	8001f2a <displayBuffer+0x132>
}

if (disp_stepper==5) disp_stepper=1; else disp_stepper++;
 8001f54:	4b09      	ldr	r3, [pc, #36]	; (8001f7c <displayBuffer+0x184>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	2b05      	cmp	r3, #5
 8001f5a:	d103      	bne.n	8001f64 <displayBuffer+0x16c>
 8001f5c:	4b07      	ldr	r3, [pc, #28]	; (8001f7c <displayBuffer+0x184>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	701a      	strb	r2, [r3, #0]

//	if (init_b==119) init_b=0; else init_b++;   // character position  dont need

	// if(store_c>239) {lcd_feedback(); }

}
 8001f62:	e005      	b.n	8001f70 <displayBuffer+0x178>
if (disp_stepper==5) disp_stepper=1; else disp_stepper++;
 8001f64:	4b05      	ldr	r3, [pc, #20]	; (8001f7c <displayBuffer+0x184>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	b2da      	uxtb	r2, r3
 8001f6c:	4b03      	ldr	r3, [pc, #12]	; (8001f7c <displayBuffer+0x184>)
 8001f6e:	701a      	strb	r2, [r3, #0]
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr
 8001f7c:	200005bd 	.word	0x200005bd
 8001f80:	20001312 	.word	0x20001312
 8001f84:	20001322 	.word	0x20001322
 8001f88:	08007650 	.word	0x08007650
 8001f8c:	20000a34 	.word	0x20000a34
 8001f90:	200008fc 	.word	0x200008fc
 8001f94:	20001958 	.word	0x20001958
 8001f98:	200007fc 	.word	0x200007fc
 8001f9c:	20000000 	.word	0x20000000
 8001fa0:	200001b0 	.word	0x200001b0
 8001fa4:	20001508 	.word	0x20001508

08001fa8 <sampling>:
spell[148+n]=spell[108+n];
}
}


void sampling(void){						// 18 ms of data
 8001fa8:	b5b0      	push	{r4, r5, r7, lr}
 8001faa:	b092      	sub	sp, #72	; 0x48
 8001fac:	af00      	add	r7, sp, #0
uint8_t mask_i;
uint8_t mask_k;
uint8_t adsr_mult[5];
//adc_read();
//uint16_t isr_tempo=isrMask; // get tempo value
sample_pointB=sample_pointD;
 8001fae:	4bb2      	ldr	r3, [pc, #712]	; (8002278 <sampling+0x2d0>)
 8001fb0:	881a      	ldrh	r2, [r3, #0]
 8001fb2:	4bb2      	ldr	r3, [pc, #712]	; (800227c <sampling+0x2d4>)
 8001fb4:	801a      	strh	r2, [r3, #0]
unsigned short tempo_start=0;  // enabled when i=isrMask;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
static unsigned short tempo_end=0;   // last count before note start
uint16_t i_total;
uint16_t tempo_mod=tempo_lut[potSource[109]];  // set tempo,speed from lut 40-200bpm
 8001fbc:	4bb0      	ldr	r3, [pc, #704]	; (8002280 <sampling+0x2d8>)
 8001fbe:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	4baf      	ldr	r3, [pc, #700]	; (8002284 <sampling+0x2dc>)
 8001fc6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001fca:	86fb      	strh	r3, [r7, #54]	; 0x36

uint8_t l;			// 35.002khz(0.02857ms) sample, 1 sample is temp count (16x=0.00045712) , *16=1 note ,at 300 (437bpm),(1/(0.00002857*tempo count*16)=1beat in s
float freq_temp;	// (1/(bpm/60)) /0.00045712=tempo count ie 1093.8 for 120bpm
float freq2_temp;
float freq_adder;
float tempo_sync=16384/((tempo_mod*16)/512) ; // 8000 at slowest 15.625 updates to lfo at 1 note 16384/15.625=1048.576+ per update  at setting 80 
 8001fcc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	da00      	bge.n	8001fd4 <sampling+0x2c>
 8001fd2:	331f      	adds	r3, #31
 8001fd4:	115b      	asrs	r3, r3, #5
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001fdc:	fb93 f3f2 	sdiv	r3, r3, r2
 8001fe0:	ee07 3a90 	vmov	s15, r3
 8001fe4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fe8:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
tempo_sync=tempo_sync/80;
 8001fec:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001ff0:	eddf 6aa5 	vldr	s13, [pc, #660]	; 8002288 <sampling+0x2e0>
 8001ff4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ff8:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30


for (l=0;l<10;l++){
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8002002:	e09d      	b.n	8002140 <sampling+0x198>
	
	
	freq_temp=potSource[130+l];
 8002004:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002008:	3382      	adds	r3, #130	; 0x82
 800200a:	4a9d      	ldr	r2, [pc, #628]	; (8002280 <sampling+0x2d8>)
 800200c:	5cd3      	ldrb	r3, [r2, r3]
 800200e:	ee07 3a90 	vmov	s15, r3
 8002012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002016:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	freq2_temp=freq_temp*tempo_sync; //correction to one note per cycle 
 800201a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800201e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002026:	edc7 7a08 	vstr	s15, [r7, #32]
	//freq2_temp=freq_temp;
	freq_temp=lfo_accu[l]+ freq2_temp;// get lfo value plus rate , will try to get related to tempo for easier sync , at potS 80?/8192/8notes/ 1 bar 
 800202a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800202e:	4a97      	ldr	r2, [pc, #604]	; (800228c <sampling+0x2e4>)
 8002030:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002034:	ee07 3a90 	vmov	s15, r3
 8002038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800203c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002040:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002044:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	// temp0*16isr*8notes=(1/tempo)*128		@80 rate is 1 bar/8note?  @ tempo*128 count ie@300 temp : 38400tempo countis at freq_temp=8192 freq_temp+1=4.6

if ((tempo_count<50) && ((next_isr&15)==15)) freq_temp=0;   // trying retrigger
 8002048:	4b91      	ldr	r3, [pc, #580]	; (8002290 <sampling+0x2e8>)
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	2b31      	cmp	r3, #49	; 0x31
 800204e:	d808      	bhi.n	8002062 <sampling+0xba>
 8002050:	4b90      	ldr	r3, [pc, #576]	; (8002294 <sampling+0x2ec>)
 8002052:	881b      	ldrh	r3, [r3, #0]
 8002054:	f003 030f 	and.w	r3, r3, #15
 8002058:	2b0f      	cmp	r3, #15
 800205a:	d102      	bne.n	8002062 <sampling+0xba>
 800205c:	f04f 0300 	mov.w	r3, #0
 8002060:	63fb      	str	r3, [r7, #60]	; 0x3c
if (freq_temp>16384) lfo_accu[l]=freq_temp-16384; else lfo_accu[l]=freq_temp; // write back value
 8002062:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002066:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8002298 <sampling+0x2f0>
 800206a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800206e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002072:	dd10      	ble.n	8002096 <sampling+0xee>
 8002074:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002078:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8002298 <sampling+0x2f0>
 800207c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002080:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002084:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002088:	ee17 2a90 	vmov	r2, s15
 800208c:	b291      	uxth	r1, r2
 800208e:	4a7f      	ldr	r2, [pc, #508]	; (800228c <sampling+0x2e4>)
 8002090:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002094:	e00b      	b.n	80020ae <sampling+0x106>
 8002096:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800209a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800209e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020a2:	ee17 2a90 	vmov	r2, s15
 80020a6:	b291      	uxth	r1, r2
 80020a8:	4a78      	ldr	r2, [pc, #480]	; (800228c <sampling+0x2e4>)
 80020aa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
freq_temp=lfo_accu[l]; // 0-255 limit + above zero
 80020ae:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80020b2:	4a76      	ldr	r2, [pc, #472]	; (800228c <sampling+0x2e4>)
 80020b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020b8:	ee07 3a90 	vmov	s15, r3
 80020bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020c0:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
freq_temp=freq_temp*0.000383495;  // 0-255 , chang this for depth
 80020c4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80020c6:	f7fe fb15 	bl	80006f4 <__aeabi_f2d>
 80020ca:	a367      	add	r3, pc, #412	; (adr r3, 8002268 <sampling+0x2c0>)
 80020cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d0:	f7fe f882 	bl	80001d8 <__aeabi_dmul>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	4610      	mov	r0, r2
 80020da:	4619      	mov	r1, r3
 80020dc:	f7fe fbea 	bl	80008b4 <__aeabi_d2f>
 80020e0:	4603      	mov	r3, r0
 80020e2:	63fb      	str	r3, [r7, #60]	; 0x3c
freq2_temp =arm_sin_f32(freq_temp); // seems to be working
 80020e4:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 80020e8:	f005 f9d6 	bl	8007498 <arm_sin_f32>
 80020ec:	ed87 0a08 	vstr	s0, [r7, #32]
freq_temp=freq2_temp*potSource[140+l]*51;
 80020f0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80020f4:	338c      	adds	r3, #140	; 0x8c
 80020f6:	4a62      	ldr	r2, [pc, #392]	; (8002280 <sampling+0x2d8>)
 80020f8:	5cd3      	ldrb	r3, [r2, r3]
 80020fa:	ee07 3a90 	vmov	s15, r3
 80020fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002102:	edd7 7a08 	vldr	s15, [r7, #32]
 8002106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800210a:	ed9f 7a64 	vldr	s14, [pc, #400]	; 800229c <sampling+0x2f4>
 800210e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002112:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
lfo_out[l]=freq_temp+8195; // all ok
 8002116:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800211a:	ed9f 7a61 	vldr	s14, [pc, #388]	; 80022a0 <sampling+0x2f8>
 800211e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002122:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002126:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800212a:	ee17 2a90 	vmov	r2, s15
 800212e:	b211      	sxth	r1, r2
 8002130:	4a5c      	ldr	r2, [pc, #368]	; (80022a4 <sampling+0x2fc>)
 8002132:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
for (l=0;l<10;l++){
 8002136:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800213a:	3301      	adds	r3, #1
 800213c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8002140:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002144:	2b09      	cmp	r3, #9
 8002146:	f67f af5d 	bls.w	8002004 <sampling+0x5c>

} // lfo gen : 0=f1 , 1=tempo,2=pitch


	freq_point[0]=lfo_out[0]*0.00006435; //sine seem to overload at fully open but only with filter engaged 
 800214a:	4b56      	ldr	r3, [pc, #344]	; (80022a4 <sampling+0x2fc>)
 800214c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002150:	4618      	mov	r0, r3
 8002152:	f7fe fabd 	bl	80006d0 <__aeabi_i2d>
 8002156:	a346      	add	r3, pc, #280	; (adr r3, 8002270 <sampling+0x2c8>)
 8002158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800215c:	f7fe f83c 	bl	80001d8 <__aeabi_dmul>
 8002160:	4602      	mov	r2, r0
 8002162:	460b      	mov	r3, r1
 8002164:	4610      	mov	r0, r2
 8002166:	4619      	mov	r1, r3
 8002168:	f7fe fba4 	bl	80008b4 <__aeabi_d2f>
 800216c:	4603      	mov	r3, r0
 800216e:	4a4e      	ldr	r2, [pc, #312]	; (80022a8 <sampling+0x300>)
 8002170:	6013      	str	r3, [r2, #0]
freq_point[2]=lfo_out[3]*0.00006435;;
 8002172:	4b4c      	ldr	r3, [pc, #304]	; (80022a4 <sampling+0x2fc>)
 8002174:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe faa9 	bl	80006d0 <__aeabi_i2d>
 800217e:	a33c      	add	r3, pc, #240	; (adr r3, 8002270 <sampling+0x2c8>)
 8002180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002184:	f7fe f828 	bl	80001d8 <__aeabi_dmul>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	4610      	mov	r0, r2
 800218e:	4619      	mov	r1, r3
 8002190:	f7fe fb90 	bl	80008b4 <__aeabi_d2f>
 8002194:	4603      	mov	r3, r0
 8002196:	4a44      	ldr	r2, [pc, #272]	; (80022a8 <sampling+0x300>)
 8002198:	6093      	str	r3, [r2, #8]



//lcd_out3=potSource[130]; // 3 digit read out , works ok
//lcd_out3=lcd_out3+180;
potSource[150]=(lcd_out3/100)*16;
 800219a:	4b44      	ldr	r3, [pc, #272]	; (80022ac <sampling+0x304>)
 800219c:	881b      	ldrh	r3, [r3, #0]
 800219e:	4a44      	ldr	r2, [pc, #272]	; (80022b0 <sampling+0x308>)
 80021a0:	fba2 2303 	umull	r2, r3, r2, r3
 80021a4:	095b      	lsrs	r3, r3, #5
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	011b      	lsls	r3, r3, #4
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	4b34      	ldr	r3, [pc, #208]	; (8002280 <sampling+0x2d8>)
 80021b0:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
potSource[151]=((lcd_out3 %100)/10)*16;		 // 0-160 to 0-10
 80021b4:	4b3d      	ldr	r3, [pc, #244]	; (80022ac <sampling+0x304>)
 80021b6:	881b      	ldrh	r3, [r3, #0]
 80021b8:	4a3d      	ldr	r2, [pc, #244]	; (80022b0 <sampling+0x308>)
 80021ba:	fba2 1203 	umull	r1, r2, r2, r3
 80021be:	0952      	lsrs	r2, r2, #5
 80021c0:	2164      	movs	r1, #100	; 0x64
 80021c2:	fb01 f202 	mul.w	r2, r1, r2
 80021c6:	1a9b      	subs	r3, r3, r2
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	4a3a      	ldr	r2, [pc, #232]	; (80022b4 <sampling+0x30c>)
 80021cc:	fba2 2303 	umull	r2, r3, r2, r3
 80021d0:	08db      	lsrs	r3, r3, #3
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	011b      	lsls	r3, r3, #4
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	4b29      	ldr	r3, [pc, #164]	; (8002280 <sampling+0x2d8>)
 80021dc:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
potSource[152]=(lcd_out3%10)*16;
 80021e0:	4b32      	ldr	r3, [pc, #200]	; (80022ac <sampling+0x304>)
 80021e2:	881a      	ldrh	r2, [r3, #0]
 80021e4:	4b33      	ldr	r3, [pc, #204]	; (80022b4 <sampling+0x30c>)
 80021e6:	fba3 1302 	umull	r1, r3, r3, r2
 80021ea:	08d9      	lsrs	r1, r3, #3
 80021ec:	460b      	mov	r3, r1
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	011b      	lsls	r3, r3, #4
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4b20      	ldr	r3, [pc, #128]	; (8002280 <sampling+0x2d8>)
 8002200:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98


unsigned short  sine_zero;  // zero cross
note_holdA=0;
 8002204:	4b2c      	ldr	r3, [pc, #176]	; (80022b8 <sampling+0x310>)
 8002206:	2200      	movs	r2, #0
 8002208:	701a      	strb	r2, [r3, #0]
int32_t filter_Accu;

//tempo_mod=tempo_mod-63+(lfo_out[1]>>7);
//if (tempo_mod<450) tempo_mod=((tempo_mod-200)>>1) +200; // more res lower
uint8_t note_plain;
int8_t ring_mod=0;
 800220a:	2300      	movs	r3, #0
 800220c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
//sample_Accu2=0;
//printf ("crap");
// some good phasin and delays here
uint8_t cross_fade[2];
uint8_t fader[17]={0,1,5,11,19,28,39,51,64,76,88,99,108,116,122,126,127}; // sine curve for cross fade
 8002210:	4b2a      	ldr	r3, [pc, #168]	; (80022bc <sampling+0x314>)
 8002212:	463c      	mov	r4, r7
 8002214:	461d      	mov	r5, r3
 8002216:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002218:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800221a:	682b      	ldr	r3, [r5, #0]
 800221c:	7023      	strb	r3, [r4, #0]
if(adc_values[2]&16)	{cross_fade[1]=127-fader[adc_values[2]&15]; cross_fade[2]=127;}  else {cross_fade[2]=fader[adc_values[2]&15]; cross_fade[1]=127;} //calculate crossfader
 800221e:	4b28      	ldr	r3, [pc, #160]	; (80022c0 <sampling+0x318>)
 8002220:	789b      	ldrb	r3, [r3, #2]
 8002222:	f003 0310 	and.w	r3, r3, #16
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00e      	beq.n	8002248 <sampling+0x2a0>
 800222a:	4b25      	ldr	r3, [pc, #148]	; (80022c0 <sampling+0x318>)
 800222c:	789b      	ldrb	r3, [r3, #2]
 800222e:	f003 030f 	and.w	r3, r3, #15
 8002232:	3348      	adds	r3, #72	; 0x48
 8002234:	443b      	add	r3, r7
 8002236:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800223a:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800223e:	b2db      	uxtb	r3, r3
 8002240:	757b      	strb	r3, [r7, #21]
 8002242:	237f      	movs	r3, #127	; 0x7f
 8002244:	75bb      	strb	r3, [r7, #22]
 8002246:	e00a      	b.n	800225e <sampling+0x2b6>
 8002248:	4b1d      	ldr	r3, [pc, #116]	; (80022c0 <sampling+0x318>)
 800224a:	789b      	ldrb	r3, [r3, #2]
 800224c:	f003 030f 	and.w	r3, r3, #15
 8002250:	3348      	adds	r3, #72	; 0x48
 8002252:	443b      	add	r3, r7
 8002254:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002258:	75bb      	strb	r3, [r7, #22]
 800225a:	237f      	movs	r3, #127	; 0x7f
 800225c:	757b      	strb	r3, [r7, #21]
// doing lfo calc here as it is slow only for now


///////////////////////////////////////////////////////////////

for (i=0;i<512;i++) {    // this should write 512 bytes , or about 15ms buffer ,works fine
 800225e:	4b19      	ldr	r3, [pc, #100]	; (80022c4 <sampling+0x31c>)
 8002260:	2200      	movs	r2, #0
 8002262:	801a      	strh	r2, [r3, #0]
 8002264:	e3fc      	b.n	8002a60 <sampling+0xab8>
 8002266:	bf00      	nop
 8002268:	7bb1a72c 	.word	0x7bb1a72c
 800226c:	3f3921fa 	.word	0x3f3921fa
 8002270:	94fd52a7 	.word	0x94fd52a7
 8002274:	3f10de74 	.word	0x3f10de74
 8002278:	20001262 	.word	0x20001262
 800227c:	20000a56 	.word	0x20000a56
 8002280:	200008fc 	.word	0x200008fc
 8002284:	200013c4 	.word	0x200013c4
 8002288:	42a00000 	.word	0x42a00000
 800228c:	2000139c 	.word	0x2000139c
 8002290:	20001316 	.word	0x20001316
 8002294:	200012c2 	.word	0x200012c2
 8002298:	46800000 	.word	0x46800000
 800229c:	424c0000 	.word	0x424c0000
 80022a0:	46000c00 	.word	0x46000c00
 80022a4:	200013b0 	.word	0x200013b0
 80022a8:	2000138c 	.word	0x2000138c
 80022ac:	20001958 	.word	0x20001958
 80022b0:	51eb851f 	.word	0x51eb851f
 80022b4:	cccccccd 	.word	0xcccccccd
 80022b8:	200012cf 	.word	0x200012cf
 80022bc:	080075b4 	.word	0x080075b4
 80022c0:	200001a8 	.word	0x200001a8
 80022c4:	20000a58 	.word	0x20000a58

	i_total=i+sample_pointB;
 80022c8:	4b91      	ldr	r3, [pc, #580]	; (8002510 <sampling+0x568>)
 80022ca:	881a      	ldrh	r2, [r3, #0]
 80022cc:	4b91      	ldr	r3, [pc, #580]	; (8002514 <sampling+0x56c>)
 80022ce:	881b      	ldrh	r3, [r3, #0]
 80022d0:	4413      	add	r3, r2
 80022d2:	85bb      	strh	r3, [r7, #44]	; 0x2c

	note_plain=potValues[seq_pos & 7 ];
 80022d4:	4b90      	ldr	r3, [pc, #576]	; (8002518 <sampling+0x570>)
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	f003 0307 	and.w	r3, r3, #7
 80022dc:	4a8f      	ldr	r2, [pc, #572]	; (800251c <sampling+0x574>)
 80022de:	5cd3      	ldrb	r3, [r2, r3]
 80022e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
potValues[i&255]=potSource[i&255]>>4; //just to update values 
 80022e4:	4b8a      	ldr	r3, [pc, #552]	; (8002510 <sampling+0x568>)
 80022e6:	881b      	ldrh	r3, [r3, #0]
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	4a8d      	ldr	r2, [pc, #564]	; (8002520 <sampling+0x578>)
 80022ec:	5cd2      	ldrb	r2, [r2, r3]
 80022ee:	4b88      	ldr	r3, [pc, #544]	; (8002510 <sampling+0x568>)
 80022f0:	881b      	ldrh	r3, [r3, #0]
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	0912      	lsrs	r2, r2, #4
 80022f6:	b2d1      	uxtb	r1, r2
 80022f8:	4a88      	ldr	r2, [pc, #544]	; (800251c <sampling+0x574>)
 80022fa:	54d1      	strb	r1, [r2, r3]
	if (tempo_count>=tempo_mod) { next_isr=(next_isr+1) & 4095;tempo_count=0;adsr();  }  else {tempo_count++; }  //trigger next note , actual next step for isrCount(future)  8ms,trying to fix slow down here  8000 too  much, adsr clears note info
 80022fc:	4b89      	ldr	r3, [pc, #548]	; (8002524 <sampling+0x57c>)
 80022fe:	881b      	ldrh	r3, [r3, #0]
 8002300:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002302:	429a      	cmp	r2, r3
 8002304:	d80e      	bhi.n	8002324 <sampling+0x37c>
 8002306:	4b88      	ldr	r3, [pc, #544]	; (8002528 <sampling+0x580>)
 8002308:	881b      	ldrh	r3, [r3, #0]
 800230a:	3301      	adds	r3, #1
 800230c:	b29b      	uxth	r3, r3
 800230e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002312:	b29a      	uxth	r2, r3
 8002314:	4b84      	ldr	r3, [pc, #528]	; (8002528 <sampling+0x580>)
 8002316:	801a      	strh	r2, [r3, #0]
 8002318:	4b82      	ldr	r3, [pc, #520]	; (8002524 <sampling+0x57c>)
 800231a:	2200      	movs	r2, #0
 800231c:	801a      	strh	r2, [r3, #0]
 800231e:	f000 fbb7 	bl	8002a90 <adsr>
 8002322:	e005      	b.n	8002330 <sampling+0x388>
 8002324:	4b7f      	ldr	r3, [pc, #508]	; (8002524 <sampling+0x57c>)
 8002326:	881b      	ldrh	r3, [r3, #0]
 8002328:	3301      	adds	r3, #1
 800232a:	b29a      	uxth	r2, r3
 800232c:	4b7d      	ldr	r3, [pc, #500]	; (8002524 <sampling+0x57c>)
 800232e:	801a      	strh	r2, [r3, #0]
// tempo_count is about 1000-400 
	tempo_start=0;
 8002330:	2300      	movs	r3, #0
 8002332:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	if ((next_isr>>4) != seq_pos) { 					// next note step 140ms
 8002336:	4b7c      	ldr	r3, [pc, #496]	; (8002528 <sampling+0x580>)
 8002338:	881b      	ldrh	r3, [r3, #0]
 800233a:	091b      	lsrs	r3, r3, #4
 800233c:	b29a      	uxth	r2, r3
 800233e:	4b76      	ldr	r3, [pc, #472]	; (8002518 <sampling+0x570>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	b29b      	uxth	r3, r3
 8002344:	429a      	cmp	r2, r3
 8002346:	d009      	beq.n	800235c <sampling+0x3b4>
		seq_pos=next_isr>>4; // seq pos =256 max , isr = 1/16 of a note
 8002348:	4b77      	ldr	r3, [pc, #476]	; (8002528 <sampling+0x580>)
 800234a:	881b      	ldrh	r3, [r3, #0]
 800234c:	091b      	lsrs	r3, r3, #4
 800234e:	b29b      	uxth	r3, r3
 8002350:	b2da      	uxtb	r2, r3
 8002352:	4b71      	ldr	r3, [pc, #452]	; (8002518 <sampling+0x570>)
 8002354:	701a      	strb	r2, [r3, #0]
		tempo_start=1;
 8002356:	2301      	movs	r3, #1
 8002358:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

}


	if(tempo_start  )    // this helps alot to slow down,only on note change 16xisr maybe clear everythign before hand  and sample and hold and zero means no change
 800235c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002360:	2b00      	cmp	r3, #0
 8002362:	f000 8124 	beq.w	80025ae <sampling+0x606>
	{
	//printf("\n");//	ITM_SendChar( 65 );   //  Send ASCII code 65 = ’A’
	//printf("%d" ,note_channel[10]);


		potValues[32]=adc_values[0]>>1; //assigned pots to start of loopers 0-16,works
 8002366:	4b71      	ldr	r3, [pc, #452]	; (800252c <sampling+0x584>)
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	085b      	lsrs	r3, r3, #1
 800236c:	b2da      	uxtb	r2, r3
 800236e:	4b6b      	ldr	r3, [pc, #428]	; (800251c <sampling+0x574>)
 8002370:	f883 2020 	strb.w	r2, [r3, #32]
		potValues[33]=adc_values[1]>>1;
 8002374:	4b6d      	ldr	r3, [pc, #436]	; (800252c <sampling+0x584>)
 8002376:	785b      	ldrb	r3, [r3, #1]
 8002378:	085b      	lsrs	r3, r3, #1
 800237a:	b2da      	uxtb	r2, r3
 800237c:	4b67      	ldr	r3, [pc, #412]	; (800251c <sampling+0x574>)
 800237e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21


		seq_loop[2]=((potValues[32]+(seq_pos&7))&15); // calc  8 note loop positions sets looping point in sequence
 8002382:	4b66      	ldr	r3, [pc, #408]	; (800251c <sampling+0x574>)
 8002384:	f893 2020 	ldrb.w	r2, [r3, #32]
 8002388:	4b63      	ldr	r3, [pc, #396]	; (8002518 <sampling+0x570>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	f003 0307 	and.w	r3, r3, #7
 8002390:	b2db      	uxtb	r3, r3
 8002392:	4413      	add	r3, r2
 8002394:	b2db      	uxtb	r3, r3
 8002396:	f003 030f 	and.w	r3, r3, #15
 800239a:	b2da      	uxtb	r2, r3
 800239c:	4b64      	ldr	r3, [pc, #400]	; (8002530 <sampling+0x588>)
 800239e:	709a      	strb	r2, [r3, #2]
		
		//seq_loop[3]=(potValues[33]+(( seq_pos&31 ) >>2)) & 15;  // quater speed
			seq_loop[3]=((potValues[33]+(seq_pos&15))&15); //sets looping point in sequence this is full 16 note
 80023a0:	4b5e      	ldr	r3, [pc, #376]	; (800251c <sampling+0x574>)
 80023a2:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80023a6:	4b5c      	ldr	r3, [pc, #368]	; (8002518 <sampling+0x570>)
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	4413      	add	r3, r2
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	f003 030f 	and.w	r3, r3, #15
 80023b2:	b2da      	uxtb	r2, r3
 80023b4:	4b5e      	ldr	r3, [pc, #376]	; (8002530 <sampling+0x588>)
 80023b6:	70da      	strb	r2, [r3, #3]
		
			seq_loop[4]=((potValues[32]+(seq_pos&7))&15);
 80023b8:	4b58      	ldr	r3, [pc, #352]	; (800251c <sampling+0x574>)
 80023ba:	f893 2020 	ldrb.w	r2, [r3, #32]
 80023be:	4b56      	ldr	r3, [pc, #344]	; (8002518 <sampling+0x570>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	4413      	add	r3, r2
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	f003 030f 	and.w	r3, r3, #15
 80023d0:	b2da      	uxtb	r2, r3
 80023d2:	4b57      	ldr	r3, [pc, #348]	; (8002530 <sampling+0x588>)
 80023d4:	711a      	strb	r2, [r3, #4]
			
		//seq_loop[4]=((potValues[32]+((seq_pos&15)>>1))&15); // half speed

		note_channel[2]=potValues[80+seq_loop[2]]+potValues[72];  //loop 8 notes from pos and x times
 80023d6:	4b56      	ldr	r3, [pc, #344]	; (8002530 <sampling+0x588>)
 80023d8:	789b      	ldrb	r3, [r3, #2]
 80023da:	3350      	adds	r3, #80	; 0x50
 80023dc:	4a4f      	ldr	r2, [pc, #316]	; (800251c <sampling+0x574>)
 80023de:	5cd3      	ldrb	r3, [r2, r3]
 80023e0:	b29a      	uxth	r2, r3
 80023e2:	4b4e      	ldr	r3, [pc, #312]	; (800251c <sampling+0x574>)
 80023e4:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	4413      	add	r3, r2
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	4b51      	ldr	r3, [pc, #324]	; (8002534 <sampling+0x58c>)
 80023f0:	809a      	strh	r2, [r3, #4]
		note_channel[3]=potValues[seq_loop[3]];  //loop 8 notes from pos and x times ,might disable normal adsr completely
 80023f2:	4b4f      	ldr	r3, [pc, #316]	; (8002530 <sampling+0x588>)
 80023f4:	78db      	ldrb	r3, [r3, #3]
 80023f6:	461a      	mov	r2, r3
 80023f8:	4b48      	ldr	r3, [pc, #288]	; (800251c <sampling+0x574>)
 80023fa:	5c9b      	ldrb	r3, [r3, r2]
 80023fc:	b29a      	uxth	r2, r3
 80023fe:	4b4d      	ldr	r3, [pc, #308]	; (8002534 <sampling+0x58c>)
 8002400:	80da      	strh	r2, [r3, #6]
	if (note_channel[3]) note_channel[3]=note_channel[3]+potValues[73]; // stay at zero for off
 8002402:	4b4c      	ldr	r3, [pc, #304]	; (8002534 <sampling+0x58c>)
 8002404:	88db      	ldrh	r3, [r3, #6]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d009      	beq.n	800241e <sampling+0x476>
 800240a:	4b4a      	ldr	r3, [pc, #296]	; (8002534 <sampling+0x58c>)
 800240c:	88da      	ldrh	r2, [r3, #6]
 800240e:	4b43      	ldr	r3, [pc, #268]	; (800251c <sampling+0x574>)
 8002410:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8002414:	b29b      	uxth	r3, r3
 8002416:	4413      	add	r3, r2
 8002418:	b29a      	uxth	r2, r3
 800241a:	4b46      	ldr	r3, [pc, #280]	; (8002534 <sampling+0x58c>)
 800241c:	80da      	strh	r2, [r3, #6]
	//note_channel[3]=(note_channel[3]-4)+(lfo_out[2]>>11);
	
	if (((seq_pos&7)==0) && (adsr_toggle[6]==2))		{adsr_retrigger[6]=1; } else adsr_retrigger[6]=0; // nothing
 800241e:	4b3e      	ldr	r3, [pc, #248]	; (8002518 <sampling+0x570>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	f003 0307 	and.w	r3, r3, #7
 8002426:	2b00      	cmp	r3, #0
 8002428:	d107      	bne.n	800243a <sampling+0x492>
 800242a:	4b43      	ldr	r3, [pc, #268]	; (8002538 <sampling+0x590>)
 800242c:	799b      	ldrb	r3, [r3, #6]
 800242e:	2b02      	cmp	r3, #2
 8002430:	d103      	bne.n	800243a <sampling+0x492>
 8002432:	4b42      	ldr	r3, [pc, #264]	; (800253c <sampling+0x594>)
 8002434:	2201      	movs	r2, #1
 8002436:	819a      	strh	r2, [r3, #12]
 8002438:	e002      	b.n	8002440 <sampling+0x498>
 800243a:	4b40      	ldr	r3, [pc, #256]	; (800253c <sampling+0x594>)
 800243c:	2200      	movs	r2, #0
 800243e:	819a      	strh	r2, [r3, #12]


	note_channel[5]=potValues[80+(seq_pos&15)];  // sample
 8002440:	4b35      	ldr	r3, [pc, #212]	; (8002518 <sampling+0x570>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	f003 030f 	and.w	r3, r3, #15
 8002448:	3350      	adds	r3, #80	; 0x50
 800244a:	4a34      	ldr	r2, [pc, #208]	; (800251c <sampling+0x574>)
 800244c:	5cd3      	ldrb	r3, [r2, r3]
 800244e:	b29a      	uxth	r2, r3
 8002450:	4b38      	ldr	r3, [pc, #224]	; (8002534 <sampling+0x58c>)
 8002452:	815a      	strh	r2, [r3, #10]


	if ((note_channel[5]) && (adsr_toggle[5]==2)) {note_holdB=note_channel[5]; one_shot=0;}  // grab note when on ,one shot also
 8002454:	4b37      	ldr	r3, [pc, #220]	; (8002534 <sampling+0x58c>)
 8002456:	895b      	ldrh	r3, [r3, #10]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d00b      	beq.n	8002474 <sampling+0x4cc>
 800245c:	4b36      	ldr	r3, [pc, #216]	; (8002538 <sampling+0x590>)
 800245e:	795b      	ldrb	r3, [r3, #5]
 8002460:	2b02      	cmp	r3, #2
 8002462:	d107      	bne.n	8002474 <sampling+0x4cc>
 8002464:	4b33      	ldr	r3, [pc, #204]	; (8002534 <sampling+0x58c>)
 8002466:	895b      	ldrh	r3, [r3, #10]
 8002468:	b2da      	uxtb	r2, r3
 800246a:	4b35      	ldr	r3, [pc, #212]	; (8002540 <sampling+0x598>)
 800246c:	701a      	strb	r2, [r3, #0]
 800246e:	4b35      	ldr	r3, [pc, #212]	; (8002544 <sampling+0x59c>)
 8002470:	2200      	movs	r2, #0
 8002472:	701a      	strb	r2, [r3, #0]

	
	note_holdB=potValues[80+seq_loop[2]]+(potValues[74]);  // 
 8002474:	4b2e      	ldr	r3, [pc, #184]	; (8002530 <sampling+0x588>)
 8002476:	789b      	ldrb	r3, [r3, #2]
 8002478:	3350      	adds	r3, #80	; 0x50
 800247a:	4a28      	ldr	r2, [pc, #160]	; (800251c <sampling+0x574>)
 800247c:	5cd2      	ldrb	r2, [r2, r3]
 800247e:	4b27      	ldr	r3, [pc, #156]	; (800251c <sampling+0x574>)
 8002480:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8002484:	4413      	add	r3, r2
 8002486:	b2da      	uxtb	r2, r3
 8002488:	4b2d      	ldr	r3, [pc, #180]	; (8002540 <sampling+0x598>)
 800248a:	701a      	strb	r2, [r3, #0]
	
	note_holdB=(note_holdB-4)+(lfo_out[2]>>11);
 800248c:	4b2e      	ldr	r3, [pc, #184]	; (8002548 <sampling+0x5a0>)
 800248e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002492:	12db      	asrs	r3, r3, #11
 8002494:	b21b      	sxth	r3, r3
 8002496:	b2da      	uxtb	r2, r3
 8002498:	4b29      	ldr	r3, [pc, #164]	; (8002540 <sampling+0x598>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	4413      	add	r3, r2
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	3b04      	subs	r3, #4
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	4b26      	ldr	r3, [pc, #152]	; (8002540 <sampling+0x598>)
 80024a6:	701a      	strb	r2, [r3, #0]
	note_holdB=MajorNote[note_holdB];
 80024a8:	4b25      	ldr	r3, [pc, #148]	; (8002540 <sampling+0x598>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	461a      	mov	r2, r3
 80024ae:	4b27      	ldr	r3, [pc, #156]	; (800254c <sampling+0x5a4>)
 80024b0:	5c9a      	ldrb	r2, [r3, r2]
 80024b2:	4b23      	ldr	r3, [pc, #140]	; (8002540 <sampling+0x598>)
 80024b4:	701a      	strb	r2, [r3, #0]

	sine_adder=sine_lut[note_holdB];	//sets freq ,1.0594  * 16536 =17518  ,
 80024b6:	4b22      	ldr	r3, [pc, #136]	; (8002540 <sampling+0x598>)
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	461a      	mov	r2, r3
 80024bc:	4b24      	ldr	r3, [pc, #144]	; (8002550 <sampling+0x5a8>)
 80024be:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80024c2:	4b24      	ldr	r3, [pc, #144]	; (8002554 <sampling+0x5ac>)
 80024c4:	801a      	strh	r2, [r3, #0]
	sine_adder= (sine_adder*1200)>>10;  // modify different sample size , just need single cycle length and thats it
 80024c6:	4b23      	ldr	r3, [pc, #140]	; (8002554 <sampling+0x5ac>)
 80024c8:	881b      	ldrh	r3, [r3, #0]
 80024ca:	461a      	mov	r2, r3
 80024cc:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 80024d0:	fb02 f303 	mul.w	r3, r2, r3
 80024d4:	129b      	asrs	r3, r3, #10
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	4b1e      	ldr	r3, [pc, #120]	; (8002554 <sampling+0x5ac>)
 80024da:	801a      	strh	r2, [r3, #0]
		mask_result =0;
 80024dc:	4b1e      	ldr	r3, [pc, #120]	; (8002558 <sampling+0x5b0>)
 80024de:	2200      	movs	r2, #0
 80024e0:	801a      	strh	r2, [r3, #0]


		sample_Accu[0]=0; // reset to 0 mani sample hold
 80024e2:	4b1e      	ldr	r3, [pc, #120]	; (800255c <sampling+0x5b4>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
		sample_Accu[1]=0; // reset to 0 mani sample hold
 80024e8:	4b1c      	ldr	r3, [pc, #112]	; (800255c <sampling+0x5b4>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	605a      	str	r2, [r3, #4]
		sample_Accu[2]=0; // reset to 0 mani sample hold
 80024ee:	4b1b      	ldr	r3, [pc, #108]	; (800255c <sampling+0x5b4>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	609a      	str	r2, [r3, #8]
		sample_Accu[3]=0; // reset to 0 mani sample hold
 80024f4:	4b19      	ldr	r3, [pc, #100]	; (800255c <sampling+0x5b4>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	60da      	str	r2, [r3, #12]
		sample_Accu[4]=0; // reset to 0 mani sample hold
 80024fa:	4b18      	ldr	r3, [pc, #96]	; (800255c <sampling+0x5b4>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	611a      	str	r2, [r3, #16]
		sample_Accu[5]=0; // reset to 0 mani sample hold
 8002500:	4b16      	ldr	r3, [pc, #88]	; (800255c <sampling+0x5b4>)
 8002502:	2200      	movs	r2, #0
 8002504:	615a      	str	r2, [r3, #20]
	for (mask_i=0;mask_i<5;mask_i++)	{							// calc detune , slow ,also creates notes
 8002506:	2300      	movs	r3, #0
 8002508:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800250c:	e04b      	b.n	80025a6 <sampling+0x5fe>
 800250e:	bf00      	nop
 8002510:	20000a58 	.word	0x20000a58
 8002514:	20000a56 	.word	0x20000a56
 8002518:	20000a30 	.word	0x20000a30
 800251c:	200007fc 	.word	0x200007fc
 8002520:	200008fc 	.word	0x200008fc
 8002524:	20001316 	.word	0x20001316
 8002528:	200012c2 	.word	0x200012c2
 800252c:	200001a8 	.word	0x200001a8
 8002530:	20001334 	.word	0x20001334
 8002534:	20001264 	.word	0x20001264
 8002538:	200012c4 	.word	0x200012c4
 800253c:	200012ac 	.word	0x200012ac
 8002540:	200012d0 	.word	0x200012d0
 8002544:	20001308 	.word	0x20001308
 8002548:	200013b0 	.word	0x200013b0
 800254c:	080075d0 	.word	0x080075d0
 8002550:	20000144 	.word	0x20000144
 8002554:	20000a32 	.word	0x20000a32
 8002558:	200012a2 	.word	0x200012a2
 800255c:	20000a38 	.word	0x20000a38

		if (note_channel[mask_i]) {tune_Accu=sample_Noteadd[MajorNote[note_channel[mask_i]]];   note_tuned[mask_i]=(tune_Accu);}
 8002560:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002564:	4a6d      	ldr	r2, [pc, #436]	; (800271c <sampling+0x774>)
 8002566:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d016      	beq.n	800259c <sampling+0x5f4>
 800256e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002572:	4a6a      	ldr	r2, [pc, #424]	; (800271c <sampling+0x774>)
 8002574:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002578:	461a      	mov	r2, r3
 800257a:	4b69      	ldr	r3, [pc, #420]	; (8002720 <sampling+0x778>)
 800257c:	5c9b      	ldrb	r3, [r3, r2]
 800257e:	461a      	mov	r2, r3
 8002580:	4b68      	ldr	r3, [pc, #416]	; (8002724 <sampling+0x77c>)
 8002582:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002586:	461a      	mov	r2, r3
 8002588:	4b67      	ldr	r3, [pc, #412]	; (8002728 <sampling+0x780>)
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	4b66      	ldr	r3, [pc, #408]	; (8002728 <sampling+0x780>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002594:	b291      	uxth	r1, r2
 8002596:	4a65      	ldr	r2, [pc, #404]	; (800272c <sampling+0x784>)
 8002598:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (mask_i=0;mask_i<5;mask_i++)	{							// calc detune , slow ,also creates notes
 800259c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80025a0:	3301      	adds	r3, #1
 80025a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80025a6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80025aa:	2b04      	cmp	r3, #4
 80025ac:	d9d8      	bls.n	8002560 <sampling+0x5b8>

  // calc freq 1/isr or 1/16 per note ,need for pitch bend and so on , change depending on decay

	// every step   1,110,928   >>20  ,per note
// New oscillators , sync, trigger input , waveshape ,zero cross
		sample_accus[0] = sample_accus[0] + note_tuned[0]; //careful with signed bit shift,better compare
 80025ae:	4b60      	ldr	r3, [pc, #384]	; (8002730 <sampling+0x788>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a5e      	ldr	r2, [pc, #376]	; (800272c <sampling+0x784>)
 80025b4:	8812      	ldrh	r2, [r2, #0]
 80025b6:	4413      	add	r3, r2
 80025b8:	4a5d      	ldr	r2, [pc, #372]	; (8002730 <sampling+0x788>)
 80025ba:	6013      	str	r3, [r2, #0]

		if (sample_accus[0]>524287) sample_accus[0] =-sample_accus[0] ; // faster >  than &  ,strange
 80025bc:	4b5c      	ldr	r3, [pc, #368]	; (8002730 <sampling+0x788>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80025c4:	db04      	blt.n	80025d0 <sampling+0x628>
 80025c6:	4b5a      	ldr	r3, [pc, #360]	; (8002730 <sampling+0x788>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	425b      	negs	r3, r3
 80025cc:	4a58      	ldr	r2, [pc, #352]	; (8002730 <sampling+0x788>)
 80025ce:	6013      	str	r3, [r2, #0]



		sample_accus[1] = sample_accus[1] + note_tuned[1];  // normal adder full volume
 80025d0:	4b57      	ldr	r3, [pc, #348]	; (8002730 <sampling+0x788>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	4a55      	ldr	r2, [pc, #340]	; (800272c <sampling+0x784>)
 80025d6:	8852      	ldrh	r2, [r2, #2]
 80025d8:	4413      	add	r3, r2
 80025da:	4a55      	ldr	r2, [pc, #340]	; (8002730 <sampling+0x788>)
 80025dc:	6053      	str	r3, [r2, #4]
			//	if (!(note_channel[0]))   sample_accus[1] =0;  // turn off with vel now , maybe use mask
				if (sample_accus[1]>524287) sample_accus[1] =-sample_accus[1] ; // faster >  than &  ,strange
 80025de:	4b54      	ldr	r3, [pc, #336]	; (8002730 <sampling+0x788>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80025e6:	db04      	blt.n	80025f2 <sampling+0x64a>
 80025e8:	4b51      	ldr	r3, [pc, #324]	; (8002730 <sampling+0x788>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	425b      	negs	r3, r3
 80025ee:	4a50      	ldr	r2, [pc, #320]	; (8002730 <sampling+0x788>)
 80025f0:	6053      	str	r3, [r2, #4]

				sample_accus[2] = sample_accus[2] + note_tuned[2];
 80025f2:	4b4f      	ldr	r3, [pc, #316]	; (8002730 <sampling+0x788>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	4a4d      	ldr	r2, [pc, #308]	; (800272c <sampling+0x784>)
 80025f8:	8892      	ldrh	r2, [r2, #4]
 80025fa:	4413      	add	r3, r2
 80025fc:	4a4c      	ldr	r2, [pc, #304]	; (8002730 <sampling+0x788>)
 80025fe:	6093      	str	r3, [r2, #8]
				//		if (!(note_channel[0]))   sample_accus[2] =0;  // turn off with vel now , maybe use mask
						if (sample_accus[2]>524287) sample_accus[2] =-sample_accus[2] ; // faster >  than &  ,strange
 8002600:	4b4b      	ldr	r3, [pc, #300]	; (8002730 <sampling+0x788>)
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002608:	db04      	blt.n	8002614 <sampling+0x66c>
 800260a:	4b49      	ldr	r3, [pc, #292]	; (8002730 <sampling+0x788>)
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	425b      	negs	r3, r3
 8002610:	4a47      	ldr	r2, [pc, #284]	; (8002730 <sampling+0x788>)
 8002612:	6093      	str	r3, [r2, #8]

						sample_accus[3] = sample_accus[3] + note_tuned[3]; // bouncing somewhere
 8002614:	4b46      	ldr	r3, [pc, #280]	; (8002730 <sampling+0x788>)
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	4a44      	ldr	r2, [pc, #272]	; (800272c <sampling+0x784>)
 800261a:	88d2      	ldrh	r2, [r2, #6]
 800261c:	4413      	add	r3, r2
 800261e:	4a44      	ldr	r2, [pc, #272]	; (8002730 <sampling+0x788>)
 8002620:	60d3      	str	r3, [r2, #12]
						//sample_accus[3] = sample_accus[3] +4000;
						//	if (!(note_channel[0]))   sample_accus[3] =0;  // turn off with vel now , maybe use mask
								if (sample_accus[3]>524287) sample_accus[3] =-sample_accus[3] ; // faster >  than &  ,strange
 8002622:	4b43      	ldr	r3, [pc, #268]	; (8002730 <sampling+0x788>)
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800262a:	db04      	blt.n	8002636 <sampling+0x68e>
 800262c:	4b40      	ldr	r3, [pc, #256]	; (8002730 <sampling+0x788>)
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	425b      	negs	r3, r3
 8002632:	4a3f      	ldr	r2, [pc, #252]	; (8002730 <sampling+0x788>)
 8002634:	60d3      	str	r3, [r2, #12]

								sample_accus[4] = sample_accus[4] + note_tuned[4];
 8002636:	4b3e      	ldr	r3, [pc, #248]	; (8002730 <sampling+0x788>)
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	4a3c      	ldr	r2, [pc, #240]	; (800272c <sampling+0x784>)
 800263c:	8912      	ldrh	r2, [r2, #8]
 800263e:	4413      	add	r3, r2
 8002640:	4a3b      	ldr	r2, [pc, #236]	; (8002730 <sampling+0x788>)
 8002642:	6113      	str	r3, [r2, #16]
									//	if (!(note_channel[4]))   sample_accus[4] =0;  // turn off with vel now , maybe use mask
										if (sample_accus[4]>524287) sample_accus[4] =-sample_accus[4] ; // faster >  than &  ,strange
 8002644:	4b3a      	ldr	r3, [pc, #232]	; (8002730 <sampling+0x788>)
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800264c:	db04      	blt.n	8002658 <sampling+0x6b0>
 800264e:	4b38      	ldr	r3, [pc, #224]	; (8002730 <sampling+0x788>)
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	425b      	negs	r3, r3
 8002654:	4a36      	ldr	r2, [pc, #216]	; (8002730 <sampling+0x788>)
 8002656:	6113      	str	r3, [r2, #16]

										sample_Accu[2] = 0;sample_Accu[0] =0;sample_Accu[3] =0; //all zeroed
 8002658:	4b36      	ldr	r3, [pc, #216]	; (8002734 <sampling+0x78c>)
 800265a:	2200      	movs	r2, #0
 800265c:	609a      	str	r2, [r3, #8]
 800265e:	4b35      	ldr	r3, [pc, #212]	; (8002734 <sampling+0x78c>)
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	4b33      	ldr	r3, [pc, #204]	; (8002734 <sampling+0x78c>)
 8002666:	2200      	movs	r2, #0
 8002668:	60da      	str	r2, [r3, #12]
										//if (sample_accus[2]<0) sample_Accu[2]=+sample_accus[2]; else sample_Accu[2]=sample_accus[2]; // convert to triangle ?
										sample_Accu[0]=sample_accus[2]>>7; // needs cut a bit
 800266a:	4b31      	ldr	r3, [pc, #196]	; (8002730 <sampling+0x788>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	11db      	asrs	r3, r3, #7
 8002670:	4a30      	ldr	r2, [pc, #192]	; (8002734 <sampling+0x78c>)
 8002672:	6013      	str	r3, [r2, #0]
							
								sample_Accu[0] = ((sine_out+sample_Accu[0])*cross_fade[1]);
 8002674:	4b2f      	ldr	r3, [pc, #188]	; (8002734 <sampling+0x78c>)
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	4b2f      	ldr	r3, [pc, #188]	; (8002738 <sampling+0x790>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4413      	add	r3, r2
 800267e:	7d7a      	ldrb	r2, [r7, #21]
 8002680:	fb02 f303 	mul.w	r3, r2, r3
 8002684:	4a2b      	ldr	r2, [pc, #172]	; (8002734 <sampling+0x78c>)
 8002686:	6013      	str	r3, [r2, #0]
								
										//if (sample_accus[3]<0) sample_Accu[3]=+sample_accus[3]; else sample_Accu[3]=sample_accus[3]; // convert to triangle
										sample_Accu[3]=sample_accus[3];
 8002688:	4b29      	ldr	r3, [pc, #164]	; (8002730 <sampling+0x788>)
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	4a29      	ldr	r2, [pc, #164]	; (8002734 <sampling+0x78c>)
 800268e:	60d3      	str	r3, [r2, #12]
										sample_Accu[2] = (sample_Accu[3]*cross_fade[2]);			//27b, 2 out f2  might do a crossfade here using pot 3
 8002690:	4b28      	ldr	r3, [pc, #160]	; (8002734 <sampling+0x78c>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	7dba      	ldrb	r2, [r7, #22]
 8002696:	fb02 f303 	mul.w	r3, r2, r3
 800269a:	4a26      	ldr	r2, [pc, #152]	; (8002734 <sampling+0x78c>)
 800269c:	6093      	str	r3, [r2, #8]
										//	sample_Accu[5] = sample_Accu[4]+ (sample_accus[4]*4);			// drum and envelope

		//	sample_Accu=sample_Accu-(1<<21);


	if (sine_counterB==0) 	sine_temp2=sine_adder;
 800269e:	4b27      	ldr	r3, [pc, #156]	; (800273c <sampling+0x794>)
 80026a0:	881b      	ldrh	r3, [r3, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d103      	bne.n	80026ae <sampling+0x706>
 80026a6:	4b26      	ldr	r3, [pc, #152]	; (8002740 <sampling+0x798>)
 80026a8:	881a      	ldrh	r2, [r3, #0]
 80026aa:	4b26      	ldr	r3, [pc, #152]	; (8002744 <sampling+0x79c>)
 80026ac:	801a      	strh	r2, [r3, #0]

		sine_counterB=sine_counterB+sine_temp2 ;  // sine up counter per cycle , however sine adder nees to wait
 80026ae:	4b23      	ldr	r3, [pc, #140]	; (800273c <sampling+0x794>)
 80026b0:	881a      	ldrh	r2, [r3, #0]
 80026b2:	4b24      	ldr	r3, [pc, #144]	; (8002744 <sampling+0x79c>)
 80026b4:	881b      	ldrh	r3, [r3, #0]
 80026b6:	4413      	add	r3, r2
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	4b20      	ldr	r3, [pc, #128]	; (800273c <sampling+0x794>)
 80026bc:	801a      	strh	r2, [r3, #0]
		if (sine_counterB>>7) sine_zero=0; else sine_zero=1;
 80026be:	4b1f      	ldr	r3, [pc, #124]	; (800273c <sampling+0x794>)
 80026c0:	881b      	ldrh	r3, [r3, #0]
 80026c2:	09db      	lsrs	r3, r3, #7
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d002      	beq.n	80026d0 <sampling+0x728>
 80026ca:	2300      	movs	r3, #0
 80026cc:	853b      	strh	r3, [r7, #40]	; 0x28
 80026ce:	e001      	b.n	80026d4 <sampling+0x72c>
 80026d0:	2301      	movs	r3, #1
 80026d2:	853b      	strh	r3, [r7, #40]	; 0x28

if (sine_counterB>(sine_length<<5)) sine_counterB=0; //fixed for now
 80026d4:	4b19      	ldr	r3, [pc, #100]	; (800273c <sampling+0x794>)
 80026d6:	881b      	ldrh	r3, [r3, #0]
 80026d8:	461a      	mov	r2, r3
 80026da:	4b1b      	ldr	r3, [pc, #108]	; (8002748 <sampling+0x7a0>)
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	015b      	lsls	r3, r3, #5
 80026e0:	429a      	cmp	r2, r3
 80026e2:	dd02      	ble.n	80026ea <sampling+0x742>
 80026e4:	4b15      	ldr	r3, [pc, #84]	; (800273c <sampling+0x794>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	801a      	strh	r2, [r3, #0]
	sine_count(); // calc sine
 80026ea:	f000 fad1 	bl	8002c90 <sine_count>

// filter 1


int32_t feedback_out=filter_out[3];
 80026ee:	4b17      	ldr	r3, [pc, #92]	; (800274c <sampling+0x7a4>)
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	627b      	str	r3, [r7, #36]	; 0x24
//if (feedback_out>0xFFFF) feedback_out=0xFFFF; else if (feedback_out<-65535) feedback_out=-65535;  // limiter to 16 bits

sample_Accu[1]=sample_Accu[0];
 80026f4:	4b0f      	ldr	r3, [pc, #60]	; (8002734 <sampling+0x78c>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a0e      	ldr	r2, [pc, #56]	; (8002734 <sampling+0x78c>)
 80026fa:	6053      	str	r3, [r2, #4]


		if (freq_point[0]>1) freq_point[0]=1; else if (freq_point[0]<0) freq_point[0]=0;// just in case
 80026fc:	4b14      	ldr	r3, [pc, #80]	; (8002750 <sampling+0x7a8>)
 80026fe:	edd3 7a00 	vldr	s15, [r3]
 8002702:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002706:	eef4 7ac7 	vcmpe.f32	s15, s14
 800270a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800270e:	dd21      	ble.n	8002754 <sampling+0x7ac>
 8002710:	4b0f      	ldr	r3, [pc, #60]	; (8002750 <sampling+0x7a8>)
 8002712:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	e028      	b.n	800276c <sampling+0x7c4>
 800271a:	bf00      	nop
 800271c:	20001264 	.word	0x20001264
 8002720:	080075d0 	.word	0x080075d0
 8002724:	080075ec 	.word	0x080075ec
 8002728:	20000a2c 	.word	0x20000a2c
 800272c:	20000a14 	.word	0x20000a14
 8002730:	200012f0 	.word	0x200012f0
 8002734:	20000a38 	.word	0x20000a38
 8002738:	20000a0c 	.word	0x20000a0c
 800273c:	20000a08 	.word	0x20000a08
 8002740:	20000a32 	.word	0x20000a32
 8002744:	20000a10 	.word	0x20000a10
 8002748:	20000142 	.word	0x20000142
 800274c:	200012d4 	.word	0x200012d4
 8002750:	2000138c 	.word	0x2000138c
 8002754:	4bb0      	ldr	r3, [pc, #704]	; (8002a18 <sampling+0xa70>)
 8002756:	edd3 7a00 	vldr	s15, [r3]
 800275a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800275e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002762:	d503      	bpl.n	800276c <sampling+0x7c4>
 8002764:	4bac      	ldr	r3, [pc, #688]	; (8002a18 <sampling+0xa70>)
 8002766:	f04f 0200 	mov.w	r2, #0
 800276a:	601a      	str	r2, [r3, #0]
		//freq_point[0]=0.50;
		freq_point[1]=1-freq_point[0];
 800276c:	4baa      	ldr	r3, [pc, #680]	; (8002a18 <sampling+0xa70>)
 800276e:	edd3 7a00 	vldr	s15, [r3]
 8002772:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002776:	ee77 7a67 	vsub.f32	s15, s14, s15
 800277a:	4ba7      	ldr	r3, [pc, #668]	; (8002a18 <sampling+0xa70>)
 800277c:	edc3 7a01 	vstr	s15, [r3, #4]
		//filter_accus[1]=sample_Accu[1];
		filter_accus[1]=sample_Accu[1]+((filter_hold[0])*0.5);
 8002780:	4ba6      	ldr	r3, [pc, #664]	; (8002a1c <sampling+0xa74>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	4618      	mov	r0, r3
 8002786:	f7fd ffa3 	bl	80006d0 <__aeabi_i2d>
 800278a:	4604      	mov	r4, r0
 800278c:	460d      	mov	r5, r1
 800278e:	4ba4      	ldr	r3, [pc, #656]	; (8002a20 <sampling+0xa78>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f7fd ffae 	bl	80006f4 <__aeabi_f2d>
 8002798:	f04f 0200 	mov.w	r2, #0
 800279c:	4ba1      	ldr	r3, [pc, #644]	; (8002a24 <sampling+0xa7c>)
 800279e:	f7fd fd1b 	bl	80001d8 <__aeabi_dmul>
 80027a2:	4602      	mov	r2, r0
 80027a4:	460b      	mov	r3, r1
 80027a6:	4620      	mov	r0, r4
 80027a8:	4629      	mov	r1, r5
 80027aa:	f7fd fe45 	bl	8000438 <__adddf3>
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	4610      	mov	r0, r2
 80027b4:	4619      	mov	r1, r3
 80027b6:	f7fe f87d 	bl	80008b4 <__aeabi_d2f>
 80027ba:	4603      	mov	r3, r0
 80027bc:	4a9a      	ldr	r2, [pc, #616]	; (8002a28 <sampling+0xa80>)
 80027be:	6053      	str	r3, [r2, #4]

		filter_accus[2]=(filter_accus[1]*freq_point[0])+(filter_accus[2]*freq_point[1]);
 80027c0:	4b99      	ldr	r3, [pc, #612]	; (8002a28 <sampling+0xa80>)
 80027c2:	ed93 7a01 	vldr	s14, [r3, #4]
 80027c6:	4b94      	ldr	r3, [pc, #592]	; (8002a18 <sampling+0xa70>)
 80027c8:	edd3 7a00 	vldr	s15, [r3]
 80027cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027d0:	4b95      	ldr	r3, [pc, #596]	; (8002a28 <sampling+0xa80>)
 80027d2:	edd3 6a02 	vldr	s13, [r3, #8]
 80027d6:	4b90      	ldr	r3, [pc, #576]	; (8002a18 <sampling+0xa70>)
 80027d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80027dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e4:	4b90      	ldr	r3, [pc, #576]	; (8002a28 <sampling+0xa80>)
 80027e6:	edc3 7a02 	vstr	s15, [r3, #8]
		filter_accus[3]=(filter_accus[2]*freq_point[0])+(filter_accus[3]*freq_point[1]);
 80027ea:	4b8f      	ldr	r3, [pc, #572]	; (8002a28 <sampling+0xa80>)
 80027ec:	ed93 7a02 	vldr	s14, [r3, #8]
 80027f0:	4b89      	ldr	r3, [pc, #548]	; (8002a18 <sampling+0xa70>)
 80027f2:	edd3 7a00 	vldr	s15, [r3]
 80027f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027fa:	4b8b      	ldr	r3, [pc, #556]	; (8002a28 <sampling+0xa80>)
 80027fc:	edd3 6a03 	vldr	s13, [r3, #12]
 8002800:	4b85      	ldr	r3, [pc, #532]	; (8002a18 <sampling+0xa70>)
 8002802:	edd3 7a01 	vldr	s15, [r3, #4]
 8002806:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800280a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800280e:	4b86      	ldr	r3, [pc, #536]	; (8002a28 <sampling+0xa80>)
 8002810:	edc3 7a03 	vstr	s15, [r3, #12]
		filter_accus[4]=(filter_accus[3]*freq_point[0])+(filter_accus[4]*freq_point[1]);
 8002814:	4b84      	ldr	r3, [pc, #528]	; (8002a28 <sampling+0xa80>)
 8002816:	ed93 7a03 	vldr	s14, [r3, #12]
 800281a:	4b7f      	ldr	r3, [pc, #508]	; (8002a18 <sampling+0xa70>)
 800281c:	edd3 7a00 	vldr	s15, [r3]
 8002820:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002824:	4b80      	ldr	r3, [pc, #512]	; (8002a28 <sampling+0xa80>)
 8002826:	edd3 6a04 	vldr	s13, [r3, #16]
 800282a:	4b7b      	ldr	r3, [pc, #492]	; (8002a18 <sampling+0xa70>)
 800282c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002830:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002834:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002838:	4b7b      	ldr	r3, [pc, #492]	; (8002a28 <sampling+0xa80>)
 800283a:	edc3 7a04 	vstr	s15, [r3, #16]
		filter_accus[5]=(filter_accus[4]*freq_point[0])+(filter_accus[5]*freq_point[1]);
 800283e:	4b7a      	ldr	r3, [pc, #488]	; (8002a28 <sampling+0xa80>)
 8002840:	ed93 7a04 	vldr	s14, [r3, #16]
 8002844:	4b74      	ldr	r3, [pc, #464]	; (8002a18 <sampling+0xa70>)
 8002846:	edd3 7a00 	vldr	s15, [r3]
 800284a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800284e:	4b76      	ldr	r3, [pc, #472]	; (8002a28 <sampling+0xa80>)
 8002850:	edd3 6a05 	vldr	s13, [r3, #20]
 8002854:	4b70      	ldr	r3, [pc, #448]	; (8002a18 <sampling+0xa70>)
 8002856:	edd3 7a01 	vldr	s15, [r3, #4]
 800285a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800285e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002862:	4b71      	ldr	r3, [pc, #452]	; (8002a28 <sampling+0xa80>)
 8002864:	edc3 7a05 	vstr	s15, [r3, #20]
		filter_hold[0]=(filter_accus[5]+filter_accus[11])*0.5; //half sample , nice
 8002868:	4b6f      	ldr	r3, [pc, #444]	; (8002a28 <sampling+0xa80>)
 800286a:	ed93 7a05 	vldr	s14, [r3, #20]
 800286e:	4b6e      	ldr	r3, [pc, #440]	; (8002a28 <sampling+0xa80>)
 8002870:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002874:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002878:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800287c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002880:	4b67      	ldr	r3, [pc, #412]	; (8002a20 <sampling+0xa78>)
 8002882:	edc3 7a00 	vstr	s15, [r3]
		sample_Accu[0] =filter_accus[5]; // out
 8002886:	4b68      	ldr	r3, [pc, #416]	; (8002a28 <sampling+0xa80>)
 8002888:	edd3 7a05 	vldr	s15, [r3, #20]
 800288c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002890:	ee17 2a90 	vmov	r2, s15
 8002894:	4b61      	ldr	r3, [pc, #388]	; (8002a1c <sampling+0xa74>)
 8002896:	601a      	str	r2, [r3, #0]
		filter_accus[11]=filter_accus[5]; //write back new value
 8002898:	4b63      	ldr	r3, [pc, #396]	; (8002a28 <sampling+0xa80>)
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	4a62      	ldr	r2, [pc, #392]	; (8002a28 <sampling+0xa80>)
 800289e:	62d3      	str	r3, [r2, #44]	; 0x2c
		//sample_Accu[0] =sample_Accu[1];

		//filter 2
		sample_Accu[3]=(sample_Accu[2]>>5); // this one is louder than sine
 80028a0:	4b5e      	ldr	r3, [pc, #376]	; (8002a1c <sampling+0xa74>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	115b      	asrs	r3, r3, #5
 80028a6:	4a5d      	ldr	r2, [pc, #372]	; (8002a1c <sampling+0xa74>)
 80028a8:	60d3      	str	r3, [r2, #12]


				if (freq_point[2]>1) freq_point[2]=1;
 80028aa:	4b5b      	ldr	r3, [pc, #364]	; (8002a18 <sampling+0xa70>)
 80028ac:	edd3 7a02 	vldr	s15, [r3, #8]
 80028b0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028bc:	dd03      	ble.n	80028c6 <sampling+0x91e>
 80028be:	4b56      	ldr	r3, [pc, #344]	; (8002a18 <sampling+0xa70>)
 80028c0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80028c4:	609a      	str	r2, [r3, #8]

				freq_point[3]=1-freq_point[2];
 80028c6:	4b54      	ldr	r3, [pc, #336]	; (8002a18 <sampling+0xa70>)
 80028c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80028cc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028d4:	4b50      	ldr	r3, [pc, #320]	; (8002a18 <sampling+0xa70>)
 80028d6:	edc3 7a03 	vstr	s15, [r3, #12]
				filter_accus[6]=sample_Accu[3];
 80028da:	4b50      	ldr	r3, [pc, #320]	; (8002a1c <sampling+0xa74>)
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	ee07 3a90 	vmov	s15, r3
 80028e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028e6:	4b50      	ldr	r3, [pc, #320]	; (8002a28 <sampling+0xa80>)
 80028e8:	edc3 7a06 	vstr	s15, [r3, #24]
					filter_accus[6]= filter_accus[6]*adsr_level[3]; // add adsr envelope
 80028ec:	4b4e      	ldr	r3, [pc, #312]	; (8002a28 <sampling+0xa80>)
 80028ee:	ed93 7a06 	vldr	s14, [r3, #24]
 80028f2:	4b4e      	ldr	r3, [pc, #312]	; (8002a2c <sampling+0xa84>)
 80028f4:	edd3 7a03 	vldr	s15, [r3, #12]
 80028f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028fc:	4b4a      	ldr	r3, [pc, #296]	; (8002a28 <sampling+0xa80>)
 80028fe:	edc3 7a06 	vstr	s15, [r3, #24]
				
				filter_accus[7]=(filter_accus[6]*freq_point[2])+(filter_accus[7]*freq_point[3]);
 8002902:	4b49      	ldr	r3, [pc, #292]	; (8002a28 <sampling+0xa80>)
 8002904:	ed93 7a06 	vldr	s14, [r3, #24]
 8002908:	4b43      	ldr	r3, [pc, #268]	; (8002a18 <sampling+0xa70>)
 800290a:	edd3 7a02 	vldr	s15, [r3, #8]
 800290e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002912:	4b45      	ldr	r3, [pc, #276]	; (8002a28 <sampling+0xa80>)
 8002914:	edd3 6a07 	vldr	s13, [r3, #28]
 8002918:	4b3f      	ldr	r3, [pc, #252]	; (8002a18 <sampling+0xa70>)
 800291a:	edd3 7a03 	vldr	s15, [r3, #12]
 800291e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002922:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002926:	4b40      	ldr	r3, [pc, #256]	; (8002a28 <sampling+0xa80>)
 8002928:	edc3 7a07 	vstr	s15, [r3, #28]
				filter_accus[8]=(filter_accus[7]*freq_point[2])+(filter_accus[8]*freq_point[3]);
 800292c:	4b3e      	ldr	r3, [pc, #248]	; (8002a28 <sampling+0xa80>)
 800292e:	ed93 7a07 	vldr	s14, [r3, #28]
 8002932:	4b39      	ldr	r3, [pc, #228]	; (8002a18 <sampling+0xa70>)
 8002934:	edd3 7a02 	vldr	s15, [r3, #8]
 8002938:	ee27 7a27 	vmul.f32	s14, s14, s15
 800293c:	4b3a      	ldr	r3, [pc, #232]	; (8002a28 <sampling+0xa80>)
 800293e:	edd3 6a08 	vldr	s13, [r3, #32]
 8002942:	4b35      	ldr	r3, [pc, #212]	; (8002a18 <sampling+0xa70>)
 8002944:	edd3 7a03 	vldr	s15, [r3, #12]
 8002948:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800294c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002950:	4b35      	ldr	r3, [pc, #212]	; (8002a28 <sampling+0xa80>)
 8002952:	edc3 7a08 	vstr	s15, [r3, #32]
				filter_accus[9]=(filter_accus[8]*freq_point[2])+(filter_accus[9]*freq_point[3]);
 8002956:	4b34      	ldr	r3, [pc, #208]	; (8002a28 <sampling+0xa80>)
 8002958:	ed93 7a08 	vldr	s14, [r3, #32]
 800295c:	4b2e      	ldr	r3, [pc, #184]	; (8002a18 <sampling+0xa70>)
 800295e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002962:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002966:	4b30      	ldr	r3, [pc, #192]	; (8002a28 <sampling+0xa80>)
 8002968:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800296c:	4b2a      	ldr	r3, [pc, #168]	; (8002a18 <sampling+0xa70>)
 800296e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002972:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800297a:	4b2b      	ldr	r3, [pc, #172]	; (8002a28 <sampling+0xa80>)
 800297c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
				filter_accus[10]=(filter_accus[9]*freq_point[2])+(filter_accus[10]*freq_point[3]);
 8002980:	4b29      	ldr	r3, [pc, #164]	; (8002a28 <sampling+0xa80>)
 8002982:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002986:	4b24      	ldr	r3, [pc, #144]	; (8002a18 <sampling+0xa70>)
 8002988:	edd3 7a02 	vldr	s15, [r3, #8]
 800298c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002990:	4b25      	ldr	r3, [pc, #148]	; (8002a28 <sampling+0xa80>)
 8002992:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8002996:	4b20      	ldr	r3, [pc, #128]	; (8002a18 <sampling+0xa70>)
 8002998:	edd3 7a03 	vldr	s15, [r3, #12]
 800299c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029a4:	4b20      	ldr	r3, [pc, #128]	; (8002a28 <sampling+0xa80>)
 80029a6:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
				filter_hold[1]=(filter_accus[10]+filter_accus[12])*0.5; //half sample
 80029aa:	4b1f      	ldr	r3, [pc, #124]	; (8002a28 <sampling+0xa80>)
 80029ac:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80029b0:	4b1d      	ldr	r3, [pc, #116]	; (8002a28 <sampling+0xa80>)
 80029b2:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80029b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ba:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80029be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029c2:	4b17      	ldr	r3, [pc, #92]	; (8002a20 <sampling+0xa78>)
 80029c4:	edc3 7a01 	vstr	s15, [r3, #4]
				sample_Accu[2] =filter_accus[10]; //out
 80029c8:	4b17      	ldr	r3, [pc, #92]	; (8002a28 <sampling+0xa80>)
 80029ca:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80029ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029d2:	ee17 2a90 	vmov	r2, s15
 80029d6:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <sampling+0xa74>)
 80029d8:	609a      	str	r2, [r3, #8]
				filter_accus[12]=filter_accus[10]; //write back new value
 80029da:	4b13      	ldr	r3, [pc, #76]	; (8002a28 <sampling+0xa80>)
 80029dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029de:	4a12      	ldr	r2, [pc, #72]	; (8002a28 <sampling+0xa80>)
 80029e0:	6313      	str	r3, [r2, #48]	; 0x30
				

filter_Accu=0;
 80029e2:	2300      	movs	r3, #0
 80029e4:	63bb      	str	r3, [r7, #56]	; 0x38
filter_Accu=(sample_Accu[0]+sample_Accu[2])>>8; //filter + drum out
 80029e6:	4b0d      	ldr	r3, [pc, #52]	; (8002a1c <sampling+0xa74>)
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	4b0c      	ldr	r3, [pc, #48]	; (8002a1c <sampling+0xa74>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	4413      	add	r3, r2
 80029f0:	121b      	asrs	r3, r3, #8
 80029f2:	63bb      	str	r3, [r7, #56]	; 0x38


 if (one_shot!=199)   one_shot++;  //play one attack then stop
 80029f4:	4b0e      	ldr	r3, [pc, #56]	; (8002a30 <sampling+0xa88>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	2bc7      	cmp	r3, #199	; 0xc7
 80029fa:	d005      	beq.n	8002a08 <sampling+0xa60>
 80029fc:	4b0c      	ldr	r3, [pc, #48]	; (8002a30 <sampling+0xa88>)
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	3301      	adds	r3, #1
 8002a02:	b2da      	uxtb	r2, r3
 8002a04:	4b0a      	ldr	r3, [pc, #40]	; (8002a30 <sampling+0xa88>)
 8002a06:	701a      	strb	r2, [r3, #0]

 if (filter_Accu>0xFFFF) filter_Accu=0xFFFF; else if (filter_Accu<-65535) filter_Accu=-65535;  // limiter to 16 bits
 8002a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a0e:	db11      	blt.n	8002a34 <sampling+0xa8c>
 8002a10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a14:	63bb      	str	r3, [r7, #56]	; 0x38
 8002a16:	e013      	b.n	8002a40 <sampling+0xa98>
 8002a18:	2000138c 	.word	0x2000138c
 8002a1c:	20000a38 	.word	0x20000a38
 8002a20:	20001378 	.word	0x20001378
 8002a24:	3fe00000 	.word	0x3fe00000
 8002a28:	2000133c 	.word	0x2000133c
 8002a2c:	20001920 	.word	0x20001920
 8002a30:	20001308 	.word	0x20001308
 8002a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a36:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a3a:	dc01      	bgt.n	8002a40 <sampling+0xa98>
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	; (8002a7c <sampling+0xad4>)
 8002a3e:	63bb      	str	r3, [r7, #56]	; 0x38


 play_sample[i_total]=(filter_Accu>>6)+1023;   // final output disable for now
 8002a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a42:	119b      	asrs	r3, r3, #6
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002a48:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 8002a4c:	b291      	uxth	r1, r2
 8002a4e:	4a0c      	ldr	r2, [pc, #48]	; (8002a80 <sampling+0xad8>)
 8002a50:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
for (i=0;i<512;i++) {    // this should write 512 bytes , or about 15ms buffer ,works fine
 8002a54:	4b0b      	ldr	r3, [pc, #44]	; (8002a84 <sampling+0xadc>)
 8002a56:	881b      	ldrh	r3, [r3, #0]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	4b09      	ldr	r3, [pc, #36]	; (8002a84 <sampling+0xadc>)
 8002a5e:	801a      	strh	r2, [r3, #0]
 8002a60:	4b08      	ldr	r3, [pc, #32]	; (8002a84 <sampling+0xadc>)
 8002a62:	881b      	ldrh	r3, [r3, #0]
 8002a64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a68:	f4ff ac2e 	bcc.w	80022c8 <sampling+0x320>
	//play_sample[i_total]=(sample_Accu[4])+1023;

}
 //make sure it's finished
bank_write=0;
 8002a6c:	4b06      	ldr	r3, [pc, #24]	; (8002a88 <sampling+0xae0>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	801a      	strh	r2, [r3, #0]
}
 8002a72:	bf00      	nop
 8002a74:	3748      	adds	r7, #72	; 0x48
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bdb0      	pop	{r4, r5, r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	ffff0001 	.word	0xffff0001
 8002a80:	20000a5c 	.word	0x20000a5c
 8002a84:	20000a58 	.word	0x20000a58
 8002a88:	200001ae 	.word	0x200001ae
 8002a8c:	00000000 	.word	0x00000000

08002a90 <adsr>:
}

potSource[28]=lfo_output[0]>>6;

}
void adsr(void){
 8002a90:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002a94:	b086      	sub	sp, #24
 8002a96:	af00      	add	r7, sp, #0
	float note_attack;  //attack length 50/50 , just a default shape that is maybe interpolated , store values for both and position, time in isr 
	float note_sustain; //sustaing lenght and height 80/20 / 0-160 0-1-sustain-0  160 is 160 steps(10 notes) 80+80  0+(1/(attack/2))*(attack/2) 1-(1/(attack/2))*(attack/2)+sustain level 1/160*sustain at (1/sustain)*time
	//uint16_t adsr_countup[11];  //holds isr count on notes , 
	//float adsr_level[11]; //float for vol envelope  ,ps 20 21
	uint8_t ad;//counter    0-160-160-160 maybe change 1/10 dunno 
	float as_attack=potSource[20]*0.1; // for now
 8002a98:	4b79      	ldr	r3, [pc, #484]	; (8002c80 <adsr+0x1f0>)
 8002a9a:	7d1b      	ldrb	r3, [r3, #20]
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7fd fe17 	bl	80006d0 <__aeabi_i2d>
 8002aa2:	a371      	add	r3, pc, #452	; (adr r3, 8002c68 <adsr+0x1d8>)
 8002aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa8:	f7fd fb96 	bl	80001d8 <__aeabi_dmul>
 8002aac:	4602      	mov	r2, r0
 8002aae:	460b      	mov	r3, r1
 8002ab0:	4610      	mov	r0, r2
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	f7fd fefe 	bl	80008b4 <__aeabi_d2f>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	60fb      	str	r3, [r7, #12]
	float as_sustain=potSource[21];
 8002abc:	4b70      	ldr	r3, [pc, #448]	; (8002c80 <adsr+0x1f0>)
 8002abe:	7d5b      	ldrb	r3, [r3, #21]
 8002ac0:	ee07 3a90 	vmov	s15, r3
 8002ac4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ac8:	edc7 7a02 	vstr	s15, [r7, #8]
	uint16_t as_temp; 
	
	
	
for (ad=0;ad<10;ad++){							// envelope generator ,needs to be faster 
 8002acc:	2300      	movs	r3, #0
 8002ace:	74fb      	strb	r3, [r7, #19]
 8002ad0:	e0bd      	b.n	8002c4e <adsr+0x1be>
	as_temp =adsr_countup[ad]; //grab counter
 8002ad2:	7cfb      	ldrb	r3, [r7, #19]
 8002ad4:	4a6b      	ldr	r2, [pc, #428]	; (8002c84 <adsr+0x1f4>)
 8002ad6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ada:	823b      	strh	r3, [r7, #16]
	
	if (note_channel[ad]) {as_temp=1;note_channel[ad]=0; } // reset on note & 1 isr length ,retrigger also clear not for later
 8002adc:	7cfb      	ldrb	r3, [r7, #19]
 8002ade:	4a6a      	ldr	r2, [pc, #424]	; (8002c88 <adsr+0x1f8>)
 8002ae0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d006      	beq.n	8002af6 <adsr+0x66>
 8002ae8:	2301      	movs	r3, #1
 8002aea:	823b      	strh	r3, [r7, #16]
 8002aec:	7cfb      	ldrb	r3, [r7, #19]
 8002aee:	4a66      	ldr	r2, [pc, #408]	; (8002c88 <adsr+0x1f8>)
 8002af0:	2100      	movs	r1, #0
 8002af2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	if (as_temp) {
 8002af6:	8a3b      	ldrh	r3, [r7, #16]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 80a5 	beq.w	8002c48 <adsr+0x1b8>
	if (as_temp<(as_attack))    note_attack=(1/as_attack)*as_temp; //count up attack ok 
 8002afe:	8a3b      	ldrh	r3, [r7, #16]
 8002b00:	ee07 3a90 	vmov	s15, r3
 8002b04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b08:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b14:	dd0e      	ble.n	8002b34 <adsr+0xa4>
 8002b16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002b1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b22:	8a3b      	ldrh	r3, [r7, #16]
 8002b24:	ee07 3a90 	vmov	s15, r3
 8002b28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b30:	edc7 7a05 	vstr	s15, [r7, #20]
	if (as_temp>=(as_attack))    note_attack=1-((1/as_attack)*(as_temp-as_attack)); //count down attack
 8002b34:	8a3b      	ldrh	r3, [r7, #16]
 8002b36:	ee07 3a90 	vmov	s15, r3
 8002b3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b3e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b4a:	d816      	bhi.n	8002b7a <adsr+0xea>
 8002b4c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002b50:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b58:	8a3b      	ldrh	r3, [r7, #16]
 8002b5a:	ee07 3a90 	vmov	s15, r3
 8002b5e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002b62:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b66:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b6e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b76:	edc7 7a05 	vstr	s15, [r7, #20]
	if(note_attack<0) note_attack=0; // stop at 0
 8002b7a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b86:	d502      	bpl.n	8002b8e <adsr+0xfe>
 8002b88:	f04f 0300 	mov.w	r3, #0
 8002b8c:	617b      	str	r3, [r7, #20]
	note_sustain=as_sustain*0.00625;
 8002b8e:	68b8      	ldr	r0, [r7, #8]
 8002b90:	f7fd fdb0 	bl	80006f4 <__aeabi_f2d>
 8002b94:	a336      	add	r3, pc, #216	; (adr r3, 8002c70 <adsr+0x1e0>)
 8002b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b9a:	f7fd fb1d 	bl	80001d8 <__aeabi_dmul>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	4610      	mov	r0, r2
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	f7fd fe85 	bl	80008b4 <__aeabi_d2f>
 8002baa:	4603      	mov	r3, r0
 8002bac:	607b      	str	r3, [r7, #4]
	if ((as_temp>=(as_attack)) && (note_sustain>note_attack)) note_attack=note_sustain; // change over to sustain level
 8002bae:	8a3b      	ldrh	r3, [r7, #16]
 8002bb0:	ee07 3a90 	vmov	s15, r3
 8002bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bb8:	ed97 7a03 	vldr	s14, [r7, #12]
 8002bbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc4:	d80a      	bhi.n	8002bdc <adsr+0x14c>
 8002bc6:	ed97 7a01 	vldr	s14, [r7, #4]
 8002bca:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd6:	dd01      	ble.n	8002bdc <adsr+0x14c>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	617b      	str	r3, [r7, #20]
	
	if (as_temp>=(as_attack+(as_sustain*0.2))) {note_attack= 0;  as_temp=0; }else as_temp++; // no roll off for now just straight to 0 , shortened , also stops 
 8002bdc:	8a3b      	ldrh	r3, [r7, #16]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7fd fd76 	bl	80006d0 <__aeabi_i2d>
 8002be4:	4604      	mov	r4, r0
 8002be6:	460d      	mov	r5, r1
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f7fd fd83 	bl	80006f4 <__aeabi_f2d>
 8002bee:	4680      	mov	r8, r0
 8002bf0:	4689      	mov	r9, r1
 8002bf2:	68b8      	ldr	r0, [r7, #8]
 8002bf4:	f7fd fd7e 	bl	80006f4 <__aeabi_f2d>
 8002bf8:	a31f      	add	r3, pc, #124	; (adr r3, 8002c78 <adsr+0x1e8>)
 8002bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfe:	f7fd faeb 	bl	80001d8 <__aeabi_dmul>
 8002c02:	4602      	mov	r2, r0
 8002c04:	460b      	mov	r3, r1
 8002c06:	4640      	mov	r0, r8
 8002c08:	4649      	mov	r1, r9
 8002c0a:	f7fd fc15 	bl	8000438 <__adddf3>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	460b      	mov	r3, r1
 8002c12:	4620      	mov	r0, r4
 8002c14:	4629      	mov	r1, r5
 8002c16:	f7fd fe39 	bl	800088c <__aeabi_dcmpge>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d005      	beq.n	8002c2c <adsr+0x19c>
 8002c20:	f04f 0300 	mov.w	r3, #0
 8002c24:	617b      	str	r3, [r7, #20]
 8002c26:	2300      	movs	r3, #0
 8002c28:	823b      	strh	r3, [r7, #16]
 8002c2a:	e002      	b.n	8002c32 <adsr+0x1a2>
 8002c2c:	8a3b      	ldrh	r3, [r7, #16]
 8002c2e:	3301      	adds	r3, #1
 8002c30:	823b      	strh	r3, [r7, #16]
	
	adsr_level[ad]=note_attack;
 8002c32:	7cfb      	ldrb	r3, [r7, #19]
 8002c34:	4a15      	ldr	r2, [pc, #84]	; (8002c8c <adsr+0x1fc>)
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	4413      	add	r3, r2
 8002c3a:	697a      	ldr	r2, [r7, #20]
 8002c3c:	601a      	str	r2, [r3, #0]
	
	adsr_countup[ad]=as_temp; //write back new value
 8002c3e:	7cfb      	ldrb	r3, [r7, #19]
 8002c40:	4910      	ldr	r1, [pc, #64]	; (8002c84 <adsr+0x1f4>)
 8002c42:	8a3a      	ldrh	r2, [r7, #16]
 8002c44:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
for (ad=0;ad<10;ad++){							// envelope generator ,needs to be faster 
 8002c48:	7cfb      	ldrb	r3, [r7, #19]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	74fb      	strb	r3, [r7, #19]
 8002c4e:	7cfb      	ldrb	r3, [r7, #19]
 8002c50:	2b09      	cmp	r3, #9
 8002c52:	f67f af3e 	bls.w	8002ad2 <adsr+0x42>
	} 

}	
}
 8002c56:	bf00      	nop
 8002c58:	bf00      	nop
 8002c5a:	3718      	adds	r7, #24
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002c62:	bf00      	nop
 8002c64:	f3af 8000 	nop.w
 8002c68:	9999999a 	.word	0x9999999a
 8002c6c:	3fb99999 	.word	0x3fb99999
 8002c70:	9999999a 	.word	0x9999999a
 8002c74:	3f799999 	.word	0x3f799999
 8002c78:	9999999a 	.word	0x9999999a
 8002c7c:	3fc99999 	.word	0x3fc99999
 8002c80:	200008fc 	.word	0x200008fc
 8002c84:	20001908 	.word	0x20001908
 8002c88:	20001264 	.word	0x20001264
 8002c8c:	20001920 	.word	0x20001920

08002c90 <sine_count>:
mask_result=mask_tempB &1;


}

void sine_count(void) {         // sine_out is the output 9  bit  , works
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
int32_t sine_tempA;
int32_t sine_tempB;
int8_t sine_frac;


sine_counter=(sine_counterB>>5);  // up countr controlled by counter
 8002c96:	4b2f      	ldr	r3, [pc, #188]	; (8002d54 <sine_count+0xc4>)
 8002c98:	881b      	ldrh	r3, [r3, #0]
 8002c9a:	095b      	lsrs	r3, r3, #5
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	4b2e      	ldr	r3, [pc, #184]	; (8002d58 <sine_count+0xc8>)
 8002ca0:	801a      	strh	r2, [r3, #0]
sine_frac=sine_counterB & 31;  // grab last 5 bits, actual position for linear interpol,fractional
 8002ca2:	4b2c      	ldr	r3, [pc, #176]	; (8002d54 <sine_count+0xc4>)
 8002ca4:	881b      	ldrh	r3, [r3, #0]
 8002ca6:	b25b      	sxtb	r3, r3
 8002ca8:	f003 031f 	and.w	r3, r3, #31
 8002cac:	73fb      	strb	r3, [r7, #15]

	if (sine_counter>sine_length) sine_counter = sine_length;		// seems to be faster than using a for loop to calculate both values
 8002cae:	4b2a      	ldr	r3, [pc, #168]	; (8002d58 <sine_count+0xc8>)
 8002cb0:	881a      	ldrh	r2, [r3, #0]
 8002cb2:	4b2a      	ldr	r3, [pc, #168]	; (8002d5c <sine_count+0xcc>)
 8002cb4:	881b      	ldrh	r3, [r3, #0]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d903      	bls.n	8002cc2 <sine_count+0x32>
 8002cba:	4b28      	ldr	r3, [pc, #160]	; (8002d5c <sine_count+0xcc>)
 8002cbc:	881a      	ldrh	r2, [r3, #0]
 8002cbe:	4b26      	ldr	r3, [pc, #152]	; (8002d58 <sine_count+0xc8>)
 8002cc0:	801a      	strh	r2, [r3, #0]

	sine_out = sine_block[sine_counter];  // 0- 40000
 8002cc2:	4b25      	ldr	r3, [pc, #148]	; (8002d58 <sine_count+0xc8>)
 8002cc4:	881b      	ldrh	r3, [r3, #0]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	4b25      	ldr	r3, [pc, #148]	; (8002d60 <sine_count+0xd0>)
 8002cca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002cce:	461a      	mov	r2, r3
 8002cd0:	4b24      	ldr	r3, [pc, #144]	; (8002d64 <sine_count+0xd4>)
 8002cd2:	601a      	str	r2, [r3, #0]
	sine_tempA=sine_out; // grab first value , needs to be always plus
 8002cd4:	4b23      	ldr	r3, [pc, #140]	; (8002d64 <sine_count+0xd4>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	60bb      	str	r3, [r7, #8]
	sine_tempA=sine_tempA-20000; //convert to signed
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	f5a3 439c 	sub.w	r3, r3, #19968	; 0x4e00
 8002ce0:	3b20      	subs	r3, #32
 8002ce2:	60bb      	str	r3, [r7, #8]

	sine_counter++;
 8002ce4:	4b1c      	ldr	r3, [pc, #112]	; (8002d58 <sine_count+0xc8>)
 8002ce6:	881b      	ldrh	r3, [r3, #0]
 8002ce8:	3301      	adds	r3, #1
 8002cea:	b29a      	uxth	r2, r3
 8002cec:	4b1a      	ldr	r3, [pc, #104]	; (8002d58 <sine_count+0xc8>)
 8002cee:	801a      	strh	r2, [r3, #0]
	if (sine_counter>=sine_length)  sine_counter=0; // set to sample length
 8002cf0:	4b19      	ldr	r3, [pc, #100]	; (8002d58 <sine_count+0xc8>)
 8002cf2:	881a      	ldrh	r2, [r3, #0]
 8002cf4:	4b19      	ldr	r3, [pc, #100]	; (8002d5c <sine_count+0xcc>)
 8002cf6:	881b      	ldrh	r3, [r3, #0]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d302      	bcc.n	8002d02 <sine_count+0x72>
 8002cfc:	4b16      	ldr	r3, [pc, #88]	; (8002d58 <sine_count+0xc8>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	801a      	strh	r2, [r3, #0]

			sine_out = sine_block[sine_counter];  // grab second value
 8002d02:	4b15      	ldr	r3, [pc, #84]	; (8002d58 <sine_count+0xc8>)
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	461a      	mov	r2, r3
 8002d08:	4b15      	ldr	r3, [pc, #84]	; (8002d60 <sine_count+0xd0>)
 8002d0a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	4b14      	ldr	r3, [pc, #80]	; (8002d64 <sine_count+0xd4>)
 8002d12:	601a      	str	r2, [r3, #0]
		
		sine_tempB=sine_out; // grab first value
 8002d14:	4b13      	ldr	r3, [pc, #76]	; (8002d64 <sine_count+0xd4>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	607b      	str	r3, [r7, #4]
			sine_tempB=sine_tempB-20000;  // convert to signed and +256 to -256
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f5a3 439c 	sub.w	r3, r3, #19968	; 0x4e00
 8002d20:	3b20      	subs	r3, #32
 8002d22:	607b      	str	r3, [r7, #4]

			sine_tempB=	sine_tempB-sine_tempA;   // calculate fraction then add
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	607b      	str	r3, [r7, #4]
			sine_tempB=sine_tempB>>5; // div 32 or 32 upsample
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	115b      	asrs	r3, r3, #5
 8002d30:	607b      	str	r3, [r7, #4]

			sine_tempB=sine_tempB*sine_frac; // mult by steps , can overshoot !!
 8002d32:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	fb02 f303 	mul.w	r3, r2, r3
 8002d3c:	607b      	str	r3, [r7, #4]

			sine_out=(sine_tempA+sine_tempB);   // add back to start value
 8002d3e:	68ba      	ldr	r2, [r7, #8]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4413      	add	r3, r2
 8002d44:	4a07      	ldr	r2, [pc, #28]	; (8002d64 <sine_count+0xd4>)
 8002d46:	6013      	str	r3, [r2, #0]


			//sine_out=sine_tempA;


}
 8002d48:	bf00      	nop
 8002d4a:	3714      	adds	r7, #20
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr
 8002d54:	20000a08 	.word	0x20000a08
 8002d58:	20000a06 	.word	0x20000a06
 8002d5c:	20000142 	.word	0x20000142
 8002d60:	08007890 	.word	0x08007890
 8002d64:	20000a0c 	.word	0x20000a0c

08002d68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d6c:	b672      	cpsid	i
}
 8002d6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d70:	e7fe      	b.n	8002d70 <Error_Handler+0x8>
	...

08002d74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	607b      	str	r3, [r7, #4]
 8002d7e:	4b10      	ldr	r3, [pc, #64]	; (8002dc0 <HAL_MspInit+0x4c>)
 8002d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d82:	4a0f      	ldr	r2, [pc, #60]	; (8002dc0 <HAL_MspInit+0x4c>)
 8002d84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d88:	6453      	str	r3, [r2, #68]	; 0x44
 8002d8a:	4b0d      	ldr	r3, [pc, #52]	; (8002dc0 <HAL_MspInit+0x4c>)
 8002d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d92:	607b      	str	r3, [r7, #4]
 8002d94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d96:	2300      	movs	r3, #0
 8002d98:	603b      	str	r3, [r7, #0]
 8002d9a:	4b09      	ldr	r3, [pc, #36]	; (8002dc0 <HAL_MspInit+0x4c>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	4a08      	ldr	r2, [pc, #32]	; (8002dc0 <HAL_MspInit+0x4c>)
 8002da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002da4:	6413      	str	r3, [r2, #64]	; 0x40
 8002da6:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <HAL_MspInit+0x4c>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dae:	603b      	str	r3, [r7, #0]
 8002db0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002db2:	bf00      	nop
 8002db4:	370c      	adds	r7, #12
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	40023800 	.word	0x40023800

08002dc4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b08a      	sub	sp, #40	; 0x28
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dcc:	f107 0314 	add.w	r3, r7, #20
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	605a      	str	r2, [r3, #4]
 8002dd6:	609a      	str	r2, [r3, #8]
 8002dd8:	60da      	str	r2, [r3, #12]
 8002dda:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a2f      	ldr	r2, [pc, #188]	; (8002ea0 <HAL_ADC_MspInit+0xdc>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d157      	bne.n	8002e96 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	4b2e      	ldr	r3, [pc, #184]	; (8002ea4 <HAL_ADC_MspInit+0xe0>)
 8002dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dee:	4a2d      	ldr	r2, [pc, #180]	; (8002ea4 <HAL_ADC_MspInit+0xe0>)
 8002df0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002df4:	6453      	str	r3, [r2, #68]	; 0x44
 8002df6:	4b2b      	ldr	r3, [pc, #172]	; (8002ea4 <HAL_ADC_MspInit+0xe0>)
 8002df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dfe:	613b      	str	r3, [r7, #16]
 8002e00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	60fb      	str	r3, [r7, #12]
 8002e06:	4b27      	ldr	r3, [pc, #156]	; (8002ea4 <HAL_ADC_MspInit+0xe0>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0a:	4a26      	ldr	r2, [pc, #152]	; (8002ea4 <HAL_ADC_MspInit+0xe0>)
 8002e0c:	f043 0301 	orr.w	r3, r3, #1
 8002e10:	6313      	str	r3, [r2, #48]	; 0x30
 8002e12:	4b24      	ldr	r3, [pc, #144]	; (8002ea4 <HAL_ADC_MspInit+0xe0>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PA5     ------> ADC1_IN5
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_4;
 8002e1e:	2338      	movs	r3, #56	; 0x38
 8002e20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e22:	2303      	movs	r3, #3
 8002e24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e26:	2300      	movs	r3, #0
 8002e28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e2a:	f107 0314 	add.w	r3, r7, #20
 8002e2e:	4619      	mov	r1, r3
 8002e30:	481d      	ldr	r0, [pc, #116]	; (8002ea8 <HAL_ADC_MspInit+0xe4>)
 8002e32:	f001 fbe1 	bl	80045f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002e36:	4b1d      	ldr	r3, [pc, #116]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e38:	4a1d      	ldr	r2, [pc, #116]	; (8002eb0 <HAL_ADC_MspInit+0xec>)
 8002e3a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002e3c:	4b1b      	ldr	r3, [pc, #108]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e42:	4b1a      	ldr	r3, [pc, #104]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e48:	4b18      	ldr	r3, [pc, #96]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002e4e:	4b17      	ldr	r3, [pc, #92]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e54:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e56:	4b15      	ldr	r3, [pc, #84]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e5c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e5e:	4b13      	ldr	r3, [pc, #76]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e64:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002e66:	4b11      	ldr	r3, [pc, #68]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e6c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002e6e:	4b0f      	ldr	r3, [pc, #60]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e74:	4b0d      	ldr	r3, [pc, #52]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e7a:	480c      	ldr	r0, [pc, #48]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e7c:	f001 f84c 	bl	8003f18 <HAL_DMA_Init>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002e86:	f7ff ff6f 	bl	8002d68 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a07      	ldr	r2, [pc, #28]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e8e:	639a      	str	r2, [r3, #56]	; 0x38
 8002e90:	4a06      	ldr	r2, [pc, #24]	; (8002eac <HAL_ADC_MspInit+0xe8>)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002e96:	bf00      	nop
 8002e98:	3728      	adds	r7, #40	; 0x28
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40012000 	.word	0x40012000
 8002ea4:	40023800 	.word	0x40023800
 8002ea8:	40020000 	.word	0x40020000
 8002eac:	20000630 	.word	0x20000630
 8002eb0:	40026410 	.word	0x40026410

08002eb4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b08a      	sub	sp, #40	; 0x28
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ebc:	f107 0314 	add.w	r3, r7, #20
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	601a      	str	r2, [r3, #0]
 8002ec4:	605a      	str	r2, [r3, #4]
 8002ec6:	609a      	str	r2, [r3, #8]
 8002ec8:	60da      	str	r2, [r3, #12]
 8002eca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a22      	ldr	r2, [pc, #136]	; (8002f5c <HAL_I2C_MspInit+0xa8>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d13d      	bne.n	8002f52 <HAL_I2C_MspInit+0x9e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	613b      	str	r3, [r7, #16]
 8002eda:	4b21      	ldr	r3, [pc, #132]	; (8002f60 <HAL_I2C_MspInit+0xac>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ede:	4a20      	ldr	r2, [pc, #128]	; (8002f60 <HAL_I2C_MspInit+0xac>)
 8002ee0:	f043 0302 	orr.w	r3, r3, #2
 8002ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ee6:	4b1e      	ldr	r3, [pc, #120]	; (8002f60 <HAL_I2C_MspInit+0xac>)
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	613b      	str	r3, [r7, #16]
 8002ef0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB9     ------> I2C2_SDA
    PB10     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ef2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ef6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ef8:	2312      	movs	r3, #18
 8002efa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efc:	2300      	movs	r3, #0
 8002efe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f00:	2303      	movs	r3, #3
 8002f02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002f04:	2309      	movs	r3, #9
 8002f06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f08:	f107 0314 	add.w	r3, r7, #20
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4815      	ldr	r0, [pc, #84]	; (8002f64 <HAL_I2C_MspInit+0xb0>)
 8002f10:	f001 fb72 	bl	80045f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f1a:	2312      	movs	r3, #18
 8002f1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f22:	2303      	movs	r3, #3
 8002f24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002f26:	2304      	movs	r3, #4
 8002f28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f2a:	f107 0314 	add.w	r3, r7, #20
 8002f2e:	4619      	mov	r1, r3
 8002f30:	480c      	ldr	r0, [pc, #48]	; (8002f64 <HAL_I2C_MspInit+0xb0>)
 8002f32:	f001 fb61 	bl	80045f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002f36:	2300      	movs	r3, #0
 8002f38:	60fb      	str	r3, [r7, #12]
 8002f3a:	4b09      	ldr	r3, [pc, #36]	; (8002f60 <HAL_I2C_MspInit+0xac>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	4a08      	ldr	r2, [pc, #32]	; (8002f60 <HAL_I2C_MspInit+0xac>)
 8002f40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f44:	6413      	str	r3, [r2, #64]	; 0x40
 8002f46:	4b06      	ldr	r3, [pc, #24]	; (8002f60 <HAL_I2C_MspInit+0xac>)
 8002f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f4e:	60fb      	str	r3, [r7, #12]
 8002f50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002f52:	bf00      	nop
 8002f54:	3728      	adds	r7, #40	; 0x28
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	40005800 	.word	0x40005800
 8002f60:	40023800 	.word	0x40023800
 8002f64:	40020400 	.word	0x40020400

08002f68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08a      	sub	sp, #40	; 0x28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f70:	f107 0314 	add.w	r3, r7, #20
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	605a      	str	r2, [r3, #4]
 8002f7a:	609a      	str	r2, [r3, #8]
 8002f7c:	60da      	str	r2, [r3, #12]
 8002f7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a19      	ldr	r2, [pc, #100]	; (8002fec <HAL_SPI_MspInit+0x84>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d12c      	bne.n	8002fe4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	4b18      	ldr	r3, [pc, #96]	; (8002ff0 <HAL_SPI_MspInit+0x88>)
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	4a17      	ldr	r2, [pc, #92]	; (8002ff0 <HAL_SPI_MspInit+0x88>)
 8002f94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f98:	6413      	str	r3, [r2, #64]	; 0x40
 8002f9a:	4b15      	ldr	r3, [pc, #84]	; (8002ff0 <HAL_SPI_MspInit+0x88>)
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fa2:	613b      	str	r3, [r7, #16]
 8002fa4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	60fb      	str	r3, [r7, #12]
 8002faa:	4b11      	ldr	r3, [pc, #68]	; (8002ff0 <HAL_SPI_MspInit+0x88>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fae:	4a10      	ldr	r2, [pc, #64]	; (8002ff0 <HAL_SPI_MspInit+0x88>)
 8002fb0:	f043 0302 	orr.w	r3, r3, #2
 8002fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fb6:	4b0e      	ldr	r3, [pc, #56]	; (8002ff0 <HAL_SPI_MspInit+0x88>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB15     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13;
 8002fc2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002fc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc8:	2302      	movs	r3, #2
 8002fca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002fcc:	2302      	movs	r3, #2
 8002fce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002fd4:	2305      	movs	r3, #5
 8002fd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fd8:	f107 0314 	add.w	r3, r7, #20
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4805      	ldr	r0, [pc, #20]	; (8002ff4 <HAL_SPI_MspInit+0x8c>)
 8002fe0:	f001 fb0a 	bl	80045f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002fe4:	bf00      	nop
 8002fe6:	3728      	adds	r7, #40	; 0x28
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40003800 	.word	0x40003800
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	40020400 	.word	0x40020400

08002ff8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b08c      	sub	sp, #48	; 0x30
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003000:	f107 031c 	add.w	r3, r7, #28
 8003004:	2200      	movs	r2, #0
 8003006:	601a      	str	r2, [r3, #0]
 8003008:	605a      	str	r2, [r3, #4]
 800300a:	609a      	str	r2, [r3, #8]
 800300c:	60da      	str	r2, [r3, #12]
 800300e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003018:	d12d      	bne.n	8003076 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800301a:	2300      	movs	r3, #0
 800301c:	61bb      	str	r3, [r7, #24]
 800301e:	4b30      	ldr	r3, [pc, #192]	; (80030e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003022:	4a2f      	ldr	r2, [pc, #188]	; (80030e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003024:	f043 0301 	orr.w	r3, r3, #1
 8003028:	6413      	str	r3, [r2, #64]	; 0x40
 800302a:	4b2d      	ldr	r3, [pc, #180]	; (80030e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 800302c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	61bb      	str	r3, [r7, #24]
 8003034:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003036:	2300      	movs	r3, #0
 8003038:	617b      	str	r3, [r7, #20]
 800303a:	4b29      	ldr	r3, [pc, #164]	; (80030e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 800303c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303e:	4a28      	ldr	r2, [pc, #160]	; (80030e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003040:	f043 0301 	orr.w	r3, r3, #1
 8003044:	6313      	str	r3, [r2, #48]	; 0x30
 8003046:	4b26      	ldr	r3, [pc, #152]	; (80030e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	617b      	str	r3, [r7, #20]
 8003050:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_1;
 8003052:	f248 0302 	movw	r3, #32770	; 0x8002
 8003056:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003058:	2302      	movs	r3, #2
 800305a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800305c:	2301      	movs	r3, #1
 800305e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003060:	2300      	movs	r3, #0
 8003062:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003064:	2301      	movs	r3, #1
 8003066:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003068:	f107 031c 	add.w	r3, r7, #28
 800306c:	4619      	mov	r1, r3
 800306e:	481d      	ldr	r0, [pc, #116]	; (80030e4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003070:	f001 fac2 	bl	80045f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003074:	e030      	b.n	80030d8 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM4)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a1b      	ldr	r2, [pc, #108]	; (80030e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d12b      	bne.n	80030d8 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003080:	2300      	movs	r3, #0
 8003082:	613b      	str	r3, [r7, #16]
 8003084:	4b16      	ldr	r3, [pc, #88]	; (80030e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003088:	4a15      	ldr	r2, [pc, #84]	; (80030e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 800308a:	f043 0304 	orr.w	r3, r3, #4
 800308e:	6413      	str	r3, [r2, #64]	; 0x40
 8003090:	4b13      	ldr	r3, [pc, #76]	; (80030e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003094:	f003 0304 	and.w	r3, r3, #4
 8003098:	613b      	str	r3, [r7, #16]
 800309a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800309c:	2300      	movs	r3, #0
 800309e:	60fb      	str	r3, [r7, #12]
 80030a0:	4b0f      	ldr	r3, [pc, #60]	; (80030e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 80030a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a4:	4a0e      	ldr	r2, [pc, #56]	; (80030e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 80030a6:	f043 0302 	orr.w	r3, r3, #2
 80030aa:	6313      	str	r3, [r2, #48]	; 0x30
 80030ac:	4b0c      	ldr	r3, [pc, #48]	; (80030e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 80030ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b0:	f003 0302 	and.w	r3, r3, #2
 80030b4:	60fb      	str	r3, [r7, #12]
 80030b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80030b8:	23c0      	movs	r3, #192	; 0xc0
 80030ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030bc:	2302      	movs	r3, #2
 80030be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030c0:	2301      	movs	r3, #1
 80030c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c4:	2300      	movs	r3, #0
 80030c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80030c8:	2302      	movs	r3, #2
 80030ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030cc:	f107 031c 	add.w	r3, r7, #28
 80030d0:	4619      	mov	r1, r3
 80030d2:	4806      	ldr	r0, [pc, #24]	; (80030ec <HAL_TIM_Encoder_MspInit+0xf4>)
 80030d4:	f001 fa90 	bl	80045f8 <HAL_GPIO_Init>
}
 80030d8:	bf00      	nop
 80030da:	3730      	adds	r7, #48	; 0x30
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40023800 	.word	0x40023800
 80030e4:	40020000 	.word	0x40020000
 80030e8:	40000800 	.word	0x40000800
 80030ec:	40020400 	.word	0x40020400

080030f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a0e      	ldr	r2, [pc, #56]	; (8003138 <HAL_TIM_Base_MspInit+0x48>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d115      	bne.n	800312e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003102:	2300      	movs	r3, #0
 8003104:	60fb      	str	r3, [r7, #12]
 8003106:	4b0d      	ldr	r3, [pc, #52]	; (800313c <HAL_TIM_Base_MspInit+0x4c>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	4a0c      	ldr	r2, [pc, #48]	; (800313c <HAL_TIM_Base_MspInit+0x4c>)
 800310c:	f043 0302 	orr.w	r3, r3, #2
 8003110:	6413      	str	r3, [r2, #64]	; 0x40
 8003112:	4b0a      	ldr	r3, [pc, #40]	; (800313c <HAL_TIM_Base_MspInit+0x4c>)
 8003114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	60fb      	str	r3, [r7, #12]
 800311c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800311e:	2200      	movs	r2, #0
 8003120:	2100      	movs	r1, #0
 8003122:	201d      	movs	r0, #29
 8003124:	f000 fec1 	bl	8003eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003128:	201d      	movs	r0, #29
 800312a:	f000 feda 	bl	8003ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800312e:	bf00      	nop
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	40000400 	.word	0x40000400
 800313c:	40023800 	.word	0x40023800

08003140 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b088      	sub	sp, #32
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003148:	f107 030c 	add.w	r3, r7, #12
 800314c:	2200      	movs	r2, #0
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	605a      	str	r2, [r3, #4]
 8003152:	609a      	str	r2, [r3, #8]
 8003154:	60da      	str	r2, [r3, #12]
 8003156:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a12      	ldr	r2, [pc, #72]	; (80031a8 <HAL_TIM_MspPostInit+0x68>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d11d      	bne.n	800319e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	60bb      	str	r3, [r7, #8]
 8003166:	4b11      	ldr	r3, [pc, #68]	; (80031ac <HAL_TIM_MspPostInit+0x6c>)
 8003168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316a:	4a10      	ldr	r2, [pc, #64]	; (80031ac <HAL_TIM_MspPostInit+0x6c>)
 800316c:	f043 0302 	orr.w	r3, r3, #2
 8003170:	6313      	str	r3, [r2, #48]	; 0x30
 8003172:	4b0e      	ldr	r3, [pc, #56]	; (80031ac <HAL_TIM_MspPostInit+0x6c>)
 8003174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	60bb      	str	r3, [r7, #8]
 800317c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800317e:	2301      	movs	r3, #1
 8003180:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003182:	2302      	movs	r3, #2
 8003184:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003186:	2300      	movs	r3, #0
 8003188:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800318a:	2300      	movs	r3, #0
 800318c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800318e:	2302      	movs	r3, #2
 8003190:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003192:	f107 030c 	add.w	r3, r7, #12
 8003196:	4619      	mov	r1, r3
 8003198:	4805      	ldr	r0, [pc, #20]	; (80031b0 <HAL_TIM_MspPostInit+0x70>)
 800319a:	f001 fa2d 	bl	80045f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800319e:	bf00      	nop
 80031a0:	3720      	adds	r7, #32
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	40000400 	.word	0x40000400
 80031ac:	40023800 	.word	0x40023800
 80031b0:	40020400 	.word	0x40020400

080031b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80031b8:	e7fe      	b.n	80031b8 <NMI_Handler+0x4>

080031ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031ba:	b480      	push	{r7}
 80031bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031be:	e7fe      	b.n	80031be <HardFault_Handler+0x4>

080031c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031c4:	e7fe      	b.n	80031c4 <MemManage_Handler+0x4>

080031c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031c6:	b480      	push	{r7}
 80031c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031ca:	e7fe      	b.n	80031ca <BusFault_Handler+0x4>

080031cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031d0:	e7fe      	b.n	80031d0 <UsageFault_Handler+0x4>

080031d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031d2:	b480      	push	{r7}
 80031d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031d6:	bf00      	nop
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031e4:	bf00      	nop
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031ee:	b480      	push	{r7}
 80031f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031f2:	bf00      	nop
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003200:	f000 f8a8 	bl	8003354 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003204:	bf00      	nop
 8003206:	bd80      	pop	{r7, pc}

08003208 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800320c:	4802      	ldr	r0, [pc, #8]	; (8003218 <TIM3_IRQHandler+0x10>)
 800320e:	f003 fb3b 	bl	8006888 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003212:	bf00      	nop
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	2000077c 	.word	0x2000077c

0800321c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003220:	4802      	ldr	r0, [pc, #8]	; (800322c <DMA2_Stream0_IRQHandler+0x10>)
 8003222:	f000 ff7f 	bl	8004124 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003226:	bf00      	nop
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	20000630 	.word	0x20000630

08003230 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003234:	4b08      	ldr	r3, [pc, #32]	; (8003258 <SystemInit+0x28>)
 8003236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800323a:	4a07      	ldr	r2, [pc, #28]	; (8003258 <SystemInit+0x28>)
 800323c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003240:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003244:	4b04      	ldr	r3, [pc, #16]	; (8003258 <SystemInit+0x28>)
 8003246:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800324a:	609a      	str	r2, [r3, #8]
#endif
}
 800324c:	bf00      	nop
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	e000ed00 	.word	0xe000ed00

0800325c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800325c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003294 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003260:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003262:	e003      	b.n	800326c <LoopCopyDataInit>

08003264 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003264:	4b0c      	ldr	r3, [pc, #48]	; (8003298 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003266:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003268:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800326a:	3104      	adds	r1, #4

0800326c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800326c:	480b      	ldr	r0, [pc, #44]	; (800329c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800326e:	4b0c      	ldr	r3, [pc, #48]	; (80032a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003270:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003272:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003274:	d3f6      	bcc.n	8003264 <CopyDataInit>
  ldr  r2, =_sbss
 8003276:	4a0b      	ldr	r2, [pc, #44]	; (80032a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003278:	e002      	b.n	8003280 <LoopFillZerobss>

0800327a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800327a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800327c:	f842 3b04 	str.w	r3, [r2], #4

08003280 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003280:	4b09      	ldr	r3, [pc, #36]	; (80032a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003282:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003284:	d3f9      	bcc.n	800327a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003286:	f7ff ffd3 	bl	8003230 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800328a:	f004 f949 	bl	8007520 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800328e:	f7fd fce3 	bl	8000c58 <main>
  bx  lr    
 8003292:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003294:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003298:	08008578 	.word	0x08008578
  ldr  r0, =_sdata
 800329c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80032a0:	200005cc 	.word	0x200005cc
  ldr  r2, =_sbss
 80032a4:	200005cc 	.word	0x200005cc
  ldr  r3, = _ebss
 80032a8:	20001960 	.word	0x20001960

080032ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032ac:	e7fe      	b.n	80032ac <ADC_IRQHandler>
	...

080032b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032b4:	4b0e      	ldr	r3, [pc, #56]	; (80032f0 <HAL_Init+0x40>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a0d      	ldr	r2, [pc, #52]	; (80032f0 <HAL_Init+0x40>)
 80032ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032c0:	4b0b      	ldr	r3, [pc, #44]	; (80032f0 <HAL_Init+0x40>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a0a      	ldr	r2, [pc, #40]	; (80032f0 <HAL_Init+0x40>)
 80032c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032cc:	4b08      	ldr	r3, [pc, #32]	; (80032f0 <HAL_Init+0x40>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a07      	ldr	r2, [pc, #28]	; (80032f0 <HAL_Init+0x40>)
 80032d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032d8:	2003      	movs	r0, #3
 80032da:	f000 fddb 	bl	8003e94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032de:	2000      	movs	r0, #0
 80032e0:	f000 f808 	bl	80032f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032e4:	f7ff fd46 	bl	8002d74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40023c00 	.word	0x40023c00

080032f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032fc:	4b12      	ldr	r3, [pc, #72]	; (8003348 <HAL_InitTick+0x54>)
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	4b12      	ldr	r3, [pc, #72]	; (800334c <HAL_InitTick+0x58>)
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	4619      	mov	r1, r3
 8003306:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800330a:	fbb3 f3f1 	udiv	r3, r3, r1
 800330e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003312:	4618      	mov	r0, r3
 8003314:	f000 fdf3 	bl	8003efe <HAL_SYSTICK_Config>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e00e      	b.n	8003340 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2b0f      	cmp	r3, #15
 8003326:	d80a      	bhi.n	800333e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003328:	2200      	movs	r2, #0
 800332a:	6879      	ldr	r1, [r7, #4]
 800332c:	f04f 30ff 	mov.w	r0, #4294967295
 8003330:	f000 fdbb 	bl	8003eaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003334:	4a06      	ldr	r2, [pc, #24]	; (8003350 <HAL_InitTick+0x5c>)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800333a:	2300      	movs	r3, #0
 800333c:	e000      	b.n	8003340 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
}
 8003340:	4618      	mov	r0, r3
 8003342:	3708      	adds	r7, #8
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	200005c0 	.word	0x200005c0
 800334c:	200005c8 	.word	0x200005c8
 8003350:	200005c4 	.word	0x200005c4

08003354 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003358:	4b06      	ldr	r3, [pc, #24]	; (8003374 <HAL_IncTick+0x20>)
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	461a      	mov	r2, r3
 800335e:	4b06      	ldr	r3, [pc, #24]	; (8003378 <HAL_IncTick+0x24>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4413      	add	r3, r2
 8003364:	4a04      	ldr	r2, [pc, #16]	; (8003378 <HAL_IncTick+0x24>)
 8003366:	6013      	str	r3, [r2, #0]
}
 8003368:	bf00      	nop
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	200005c8 	.word	0x200005c8
 8003378:	2000195c 	.word	0x2000195c

0800337c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  return uwTick;
 8003380:	4b03      	ldr	r3, [pc, #12]	; (8003390 <HAL_GetTick+0x14>)
 8003382:	681b      	ldr	r3, [r3, #0]
}
 8003384:	4618      	mov	r0, r3
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	2000195c 	.word	0x2000195c

08003394 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800339c:	f7ff ffee 	bl	800337c <HAL_GetTick>
 80033a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ac:	d005      	beq.n	80033ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033ae:	4b0a      	ldr	r3, [pc, #40]	; (80033d8 <HAL_Delay+0x44>)
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	461a      	mov	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	4413      	add	r3, r2
 80033b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033ba:	bf00      	nop
 80033bc:	f7ff ffde 	bl	800337c <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	68fa      	ldr	r2, [r7, #12]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d8f7      	bhi.n	80033bc <HAL_Delay+0x28>
  {
  }
}
 80033cc:	bf00      	nop
 80033ce:	bf00      	nop
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	200005c8 	.word	0x200005c8

080033dc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e033      	b.n	800345a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d109      	bne.n	800340e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f7ff fce2 	bl	8002dc4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003412:	f003 0310 	and.w	r3, r3, #16
 8003416:	2b00      	cmp	r3, #0
 8003418:	d118      	bne.n	800344c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003422:	f023 0302 	bic.w	r3, r3, #2
 8003426:	f043 0202 	orr.w	r2, r3, #2
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 fae2 	bl	80039f8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343e:	f023 0303 	bic.w	r3, r3, #3
 8003442:	f043 0201 	orr.w	r2, r3, #1
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	641a      	str	r2, [r3, #64]	; 0x40
 800344a:	e001      	b.n	8003450 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003458:	7bfb      	ldrb	r3, [r7, #15]
}
 800345a:	4618      	mov	r0, r3
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
	...

08003464 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003464:	b480      	push	{r7}
 8003466:	b085      	sub	sp, #20
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800346c:	2300      	movs	r3, #0
 800346e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003476:	2b01      	cmp	r3, #1
 8003478:	d101      	bne.n	800347e <HAL_ADC_Start+0x1a>
 800347a:	2302      	movs	r3, #2
 800347c:	e08a      	b.n	8003594 <HAL_ADC_Start+0x130>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2201      	movs	r2, #1
 8003482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f003 0301 	and.w	r3, r3, #1
 8003490:	2b01      	cmp	r3, #1
 8003492:	d018      	beq.n	80034c6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	689a      	ldr	r2, [r3, #8]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 0201 	orr.w	r2, r2, #1
 80034a2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80034a4:	4b3e      	ldr	r3, [pc, #248]	; (80035a0 <HAL_ADC_Start+0x13c>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a3e      	ldr	r2, [pc, #248]	; (80035a4 <HAL_ADC_Start+0x140>)
 80034aa:	fba2 2303 	umull	r2, r3, r2, r3
 80034ae:	0c9a      	lsrs	r2, r3, #18
 80034b0:	4613      	mov	r3, r2
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	4413      	add	r3, r2
 80034b6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80034b8:	e002      	b.n	80034c0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	3b01      	subs	r3, #1
 80034be:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1f9      	bne.n	80034ba <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f003 0301 	and.w	r3, r3, #1
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d15e      	bne.n	8003592 <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80034dc:	f023 0301 	bic.w	r3, r3, #1
 80034e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d007      	beq.n	8003506 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034fe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800350e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003512:	d106      	bne.n	8003522 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003518:	f023 0206 	bic.w	r2, r3, #6
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	645a      	str	r2, [r3, #68]	; 0x44
 8003520:	e002      	b.n	8003528 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003530:	4b1d      	ldr	r3, [pc, #116]	; (80035a8 <HAL_ADC_Start+0x144>)
 8003532:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800353c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f003 031f 	and.w	r3, r3, #31
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10f      	bne.n	800356a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d11c      	bne.n	8003592 <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689a      	ldr	r2, [r3, #8]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003566:	609a      	str	r2, [r3, #8]
 8003568:	e013      	b.n	8003592 <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a0f      	ldr	r2, [pc, #60]	; (80035ac <HAL_ADC_Start+0x148>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d10e      	bne.n	8003592 <HAL_ADC_Start+0x12e>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d107      	bne.n	8003592 <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003590:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3714      	adds	r7, #20
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr
 80035a0:	200005c0 	.word	0x200005c0
 80035a4:	431bde83 	.word	0x431bde83
 80035a8:	40012300 	.word	0x40012300
 80035ac:	40012000 	.word	0x40012000

080035b0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80035bc:	2300      	movs	r3, #0
 80035be:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d101      	bne.n	80035ce <HAL_ADC_Start_DMA+0x1e>
 80035ca:	2302      	movs	r3, #2
 80035cc:	e0b1      	b.n	8003732 <HAL_ADC_Start_DMA+0x182>
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2201      	movs	r2, #1
 80035d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 0301 	and.w	r3, r3, #1
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d018      	beq.n	8003616 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689a      	ldr	r2, [r3, #8]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f042 0201 	orr.w	r2, r2, #1
 80035f2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80035f4:	4b51      	ldr	r3, [pc, #324]	; (800373c <HAL_ADC_Start_DMA+0x18c>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a51      	ldr	r2, [pc, #324]	; (8003740 <HAL_ADC_Start_DMA+0x190>)
 80035fa:	fba2 2303 	umull	r2, r3, r2, r3
 80035fe:	0c9a      	lsrs	r2, r3, #18
 8003600:	4613      	mov	r3, r2
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	4413      	add	r3, r2
 8003606:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003608:	e002      	b.n	8003610 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	3b01      	subs	r3, #1
 800360e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f9      	bne.n	800360a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	2b01      	cmp	r3, #1
 8003622:	f040 8085 	bne.w	8003730 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800362e:	f023 0301 	bic.w	r3, r3, #1
 8003632:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003644:	2b00      	cmp	r3, #0
 8003646:	d007      	beq.n	8003658 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003650:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003660:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003664:	d106      	bne.n	8003674 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366a:	f023 0206 	bic.w	r2, r3, #6
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	645a      	str	r2, [r3, #68]	; 0x44
 8003672:	e002      	b.n	800367a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003682:	4b30      	ldr	r3, [pc, #192]	; (8003744 <HAL_ADC_Start_DMA+0x194>)
 8003684:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800368a:	4a2f      	ldr	r2, [pc, #188]	; (8003748 <HAL_ADC_Start_DMA+0x198>)
 800368c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003692:	4a2e      	ldr	r2, [pc, #184]	; (800374c <HAL_ADC_Start_DMA+0x19c>)
 8003694:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800369a:	4a2d      	ldr	r2, [pc, #180]	; (8003750 <HAL_ADC_Start_DMA+0x1a0>)
 800369c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80036a6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	685a      	ldr	r2, [r3, #4]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80036b6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689a      	ldr	r2, [r3, #8]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036c6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	334c      	adds	r3, #76	; 0x4c
 80036d2:	4619      	mov	r1, r3
 80036d4:	68ba      	ldr	r2, [r7, #8]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f000 fccc 	bl	8004074 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f003 031f 	and.w	r3, r3, #31
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d10f      	bne.n	8003708 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d11c      	bne.n	8003730 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	689a      	ldr	r2, [r3, #8]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003704:	609a      	str	r2, [r3, #8]
 8003706:	e013      	b.n	8003730 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a11      	ldr	r2, [pc, #68]	; (8003754 <HAL_ADC_Start_DMA+0x1a4>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d10e      	bne.n	8003730 <HAL_ADC_Start_DMA+0x180>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d107      	bne.n	8003730 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689a      	ldr	r2, [r3, #8]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800372e:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3718      	adds	r7, #24
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	200005c0 	.word	0x200005c0
 8003740:	431bde83 	.word	0x431bde83
 8003744:	40012300 	.word	0x40012300
 8003748:	08003bf1 	.word	0x08003bf1
 800374c:	08003cab 	.word	0x08003cab
 8003750:	08003cc7 	.word	0x08003cc7
 8003754:	40012000 	.word	0x40012000

08003758 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800379e:	2300      	movs	r3, #0
 80037a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d101      	bne.n	80037b0 <HAL_ADC_ConfigChannel+0x1c>
 80037ac:	2302      	movs	r3, #2
 80037ae:	e113      	b.n	80039d8 <HAL_ADC_ConfigChannel+0x244>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2b09      	cmp	r3, #9
 80037be:	d925      	bls.n	800380c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68d9      	ldr	r1, [r3, #12]
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	461a      	mov	r2, r3
 80037ce:	4613      	mov	r3, r2
 80037d0:	005b      	lsls	r3, r3, #1
 80037d2:	4413      	add	r3, r2
 80037d4:	3b1e      	subs	r3, #30
 80037d6:	2207      	movs	r2, #7
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	43da      	mvns	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	400a      	ands	r2, r1
 80037e4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68d9      	ldr	r1, [r3, #12]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	689a      	ldr	r2, [r3, #8]
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	4618      	mov	r0, r3
 80037f8:	4603      	mov	r3, r0
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	4403      	add	r3, r0
 80037fe:	3b1e      	subs	r3, #30
 8003800:	409a      	lsls	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	60da      	str	r2, [r3, #12]
 800380a:	e022      	b.n	8003852 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	6919      	ldr	r1, [r3, #16]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	b29b      	uxth	r3, r3
 8003818:	461a      	mov	r2, r3
 800381a:	4613      	mov	r3, r2
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	4413      	add	r3, r2
 8003820:	2207      	movs	r2, #7
 8003822:	fa02 f303 	lsl.w	r3, r2, r3
 8003826:	43da      	mvns	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	400a      	ands	r2, r1
 800382e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6919      	ldr	r1, [r3, #16]
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	689a      	ldr	r2, [r3, #8]
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	b29b      	uxth	r3, r3
 8003840:	4618      	mov	r0, r3
 8003842:	4603      	mov	r3, r0
 8003844:	005b      	lsls	r3, r3, #1
 8003846:	4403      	add	r3, r0
 8003848:	409a      	lsls	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	2b06      	cmp	r3, #6
 8003858:	d824      	bhi.n	80038a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685a      	ldr	r2, [r3, #4]
 8003864:	4613      	mov	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4413      	add	r3, r2
 800386a:	3b05      	subs	r3, #5
 800386c:	221f      	movs	r2, #31
 800386e:	fa02 f303 	lsl.w	r3, r2, r3
 8003872:	43da      	mvns	r2, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	400a      	ands	r2, r1
 800387a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	b29b      	uxth	r3, r3
 8003888:	4618      	mov	r0, r3
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685a      	ldr	r2, [r3, #4]
 800388e:	4613      	mov	r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	4413      	add	r3, r2
 8003894:	3b05      	subs	r3, #5
 8003896:	fa00 f203 	lsl.w	r2, r0, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	430a      	orrs	r2, r1
 80038a0:	635a      	str	r2, [r3, #52]	; 0x34
 80038a2:	e04c      	b.n	800393e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	2b0c      	cmp	r3, #12
 80038aa:	d824      	bhi.n	80038f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	4613      	mov	r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	4413      	add	r3, r2
 80038bc:	3b23      	subs	r3, #35	; 0x23
 80038be:	221f      	movs	r2, #31
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	43da      	mvns	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	400a      	ands	r2, r1
 80038cc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	b29b      	uxth	r3, r3
 80038da:	4618      	mov	r0, r3
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	4613      	mov	r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4413      	add	r3, r2
 80038e6:	3b23      	subs	r3, #35	; 0x23
 80038e8:	fa00 f203 	lsl.w	r2, r0, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	430a      	orrs	r2, r1
 80038f2:	631a      	str	r2, [r3, #48]	; 0x30
 80038f4:	e023      	b.n	800393e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685a      	ldr	r2, [r3, #4]
 8003900:	4613      	mov	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	3b41      	subs	r3, #65	; 0x41
 8003908:	221f      	movs	r2, #31
 800390a:	fa02 f303 	lsl.w	r3, r2, r3
 800390e:	43da      	mvns	r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	400a      	ands	r2, r1
 8003916:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	b29b      	uxth	r3, r3
 8003924:	4618      	mov	r0, r3
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	685a      	ldr	r2, [r3, #4]
 800392a:	4613      	mov	r3, r2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	4413      	add	r3, r2
 8003930:	3b41      	subs	r3, #65	; 0x41
 8003932:	fa00 f203 	lsl.w	r2, r0, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	430a      	orrs	r2, r1
 800393c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800393e:	4b29      	ldr	r3, [pc, #164]	; (80039e4 <HAL_ADC_ConfigChannel+0x250>)
 8003940:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a28      	ldr	r2, [pc, #160]	; (80039e8 <HAL_ADC_ConfigChannel+0x254>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d10f      	bne.n	800396c <HAL_ADC_ConfigChannel+0x1d8>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b12      	cmp	r3, #18
 8003952:	d10b      	bne.n	800396c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a1d      	ldr	r2, [pc, #116]	; (80039e8 <HAL_ADC_ConfigChannel+0x254>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d12b      	bne.n	80039ce <HAL_ADC_ConfigChannel+0x23a>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a1c      	ldr	r2, [pc, #112]	; (80039ec <HAL_ADC_ConfigChannel+0x258>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d003      	beq.n	8003988 <HAL_ADC_ConfigChannel+0x1f4>
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2b11      	cmp	r3, #17
 8003986:	d122      	bne.n	80039ce <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a11      	ldr	r2, [pc, #68]	; (80039ec <HAL_ADC_ConfigChannel+0x258>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d111      	bne.n	80039ce <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80039aa:	4b11      	ldr	r3, [pc, #68]	; (80039f0 <HAL_ADC_ConfigChannel+0x25c>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a11      	ldr	r2, [pc, #68]	; (80039f4 <HAL_ADC_ConfigChannel+0x260>)
 80039b0:	fba2 2303 	umull	r2, r3, r2, r3
 80039b4:	0c9a      	lsrs	r2, r3, #18
 80039b6:	4613      	mov	r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	4413      	add	r3, r2
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039c0:	e002      	b.n	80039c8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	3b01      	subs	r3, #1
 80039c6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1f9      	bne.n	80039c2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr
 80039e4:	40012300 	.word	0x40012300
 80039e8:	40012000 	.word	0x40012000
 80039ec:	10000012 	.word	0x10000012
 80039f0:	200005c0 	.word	0x200005c0
 80039f4:	431bde83 	.word	0x431bde83

080039f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a00:	4b79      	ldr	r3, [pc, #484]	; (8003be8 <ADC_Init+0x1f0>)
 8003a02:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	685a      	ldr	r2, [r3, #4]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	431a      	orrs	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	685a      	ldr	r2, [r3, #4]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	6859      	ldr	r1, [r3, #4]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	021a      	lsls	r2, r3, #8
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003a50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	6859      	ldr	r1, [r3, #4]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689a      	ldr	r2, [r3, #8]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	689a      	ldr	r2, [r3, #8]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	6899      	ldr	r1, [r3, #8]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	68da      	ldr	r2, [r3, #12]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a8a:	4a58      	ldr	r2, [pc, #352]	; (8003bec <ADC_Init+0x1f4>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d022      	beq.n	8003ad6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689a      	ldr	r2, [r3, #8]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	6899      	ldr	r1, [r3, #8]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689a      	ldr	r2, [r3, #8]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ac0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	6899      	ldr	r1, [r3, #8]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	609a      	str	r2, [r3, #8]
 8003ad4:	e00f      	b.n	8003af6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	689a      	ldr	r2, [r3, #8]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ae4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	689a      	ldr	r2, [r3, #8]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003af4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f022 0202 	bic.w	r2, r2, #2
 8003b04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	6899      	ldr	r1, [r3, #8]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	7e1b      	ldrb	r3, [r3, #24]
 8003b10:	005a      	lsls	r2, r3, #1
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d01b      	beq.n	8003b5c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b32:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	685a      	ldr	r2, [r3, #4]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003b42:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	6859      	ldr	r1, [r3, #4]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	035a      	lsls	r2, r3, #13
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	605a      	str	r2, [r3, #4]
 8003b5a:	e007      	b.n	8003b6c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b6a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003b7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	3b01      	subs	r3, #1
 8003b88:	051a      	lsls	r2, r3, #20
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689a      	ldr	r2, [r3, #8]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003ba0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	6899      	ldr	r1, [r3, #8]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003bae:	025a      	lsls	r2, r3, #9
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689a      	ldr	r2, [r3, #8]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	6899      	ldr	r1, [r3, #8]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	029a      	lsls	r2, r3, #10
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	609a      	str	r2, [r3, #8]
}
 8003bdc:	bf00      	nop
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr
 8003be8:	40012300 	.word	0x40012300
 8003bec:	0f000001 	.word	0x0f000001

08003bf0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bfc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c02:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d13c      	bne.n	8003c84 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d12b      	bne.n	8003c7c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d127      	bne.n	8003c7c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c32:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d006      	beq.n	8003c48 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d119      	bne.n	8003c7c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	685a      	ldr	r2, [r3, #4]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f022 0220 	bic.w	r2, r2, #32
 8003c56:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d105      	bne.n	8003c7c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c74:	f043 0201 	orr.w	r2, r3, #1
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f7ff fd6b 	bl	8003758 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c82:	e00e      	b.n	8003ca2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c88:	f003 0310 	and.w	r3, r3, #16
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d003      	beq.n	8003c98 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	f7ff fd75 	bl	8003780 <HAL_ADC_ErrorCallback>
}
 8003c96:	e004      	b.n	8003ca2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	4798      	blx	r3
}
 8003ca2:	bf00      	nop
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b084      	sub	sp, #16
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f7ff fd57 	bl	800376c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cbe:	bf00      	nop
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}

08003cc6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003cc6:	b580      	push	{r7, lr}
 8003cc8:	b084      	sub	sp, #16
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2240      	movs	r2, #64	; 0x40
 8003cd8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cde:	f043 0204 	orr.w	r2, r3, #4
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f7ff fd4a 	bl	8003780 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cec:	bf00      	nop
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f003 0307 	and.w	r3, r3, #7
 8003d02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d04:	4b0c      	ldr	r3, [pc, #48]	; (8003d38 <__NVIC_SetPriorityGrouping+0x44>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d10:	4013      	ands	r3, r2
 8003d12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d26:	4a04      	ldr	r2, [pc, #16]	; (8003d38 <__NVIC_SetPriorityGrouping+0x44>)
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	60d3      	str	r3, [r2, #12]
}
 8003d2c:	bf00      	nop
 8003d2e:	3714      	adds	r7, #20
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	e000ed00 	.word	0xe000ed00

08003d3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d40:	4b04      	ldr	r3, [pc, #16]	; (8003d54 <__NVIC_GetPriorityGrouping+0x18>)
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	0a1b      	lsrs	r3, r3, #8
 8003d46:	f003 0307 	and.w	r3, r3, #7
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr
 8003d54:	e000ed00 	.word	0xe000ed00

08003d58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	4603      	mov	r3, r0
 8003d60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	db0b      	blt.n	8003d82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d6a:	79fb      	ldrb	r3, [r7, #7]
 8003d6c:	f003 021f 	and.w	r2, r3, #31
 8003d70:	4907      	ldr	r1, [pc, #28]	; (8003d90 <__NVIC_EnableIRQ+0x38>)
 8003d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d76:	095b      	lsrs	r3, r3, #5
 8003d78:	2001      	movs	r0, #1
 8003d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d82:	bf00      	nop
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	e000e100 	.word	0xe000e100

08003d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	6039      	str	r1, [r7, #0]
 8003d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	db0a      	blt.n	8003dbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	b2da      	uxtb	r2, r3
 8003dac:	490c      	ldr	r1, [pc, #48]	; (8003de0 <__NVIC_SetPriority+0x4c>)
 8003dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db2:	0112      	lsls	r2, r2, #4
 8003db4:	b2d2      	uxtb	r2, r2
 8003db6:	440b      	add	r3, r1
 8003db8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003dbc:	e00a      	b.n	8003dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	b2da      	uxtb	r2, r3
 8003dc2:	4908      	ldr	r1, [pc, #32]	; (8003de4 <__NVIC_SetPriority+0x50>)
 8003dc4:	79fb      	ldrb	r3, [r7, #7]
 8003dc6:	f003 030f 	and.w	r3, r3, #15
 8003dca:	3b04      	subs	r3, #4
 8003dcc:	0112      	lsls	r2, r2, #4
 8003dce:	b2d2      	uxtb	r2, r2
 8003dd0:	440b      	add	r3, r1
 8003dd2:	761a      	strb	r2, [r3, #24]
}
 8003dd4:	bf00      	nop
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr
 8003de0:	e000e100 	.word	0xe000e100
 8003de4:	e000ed00 	.word	0xe000ed00

08003de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b089      	sub	sp, #36	; 0x24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f003 0307 	and.w	r3, r3, #7
 8003dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	f1c3 0307 	rsb	r3, r3, #7
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	bf28      	it	cs
 8003e06:	2304      	movcs	r3, #4
 8003e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	3304      	adds	r3, #4
 8003e0e:	2b06      	cmp	r3, #6
 8003e10:	d902      	bls.n	8003e18 <NVIC_EncodePriority+0x30>
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	3b03      	subs	r3, #3
 8003e16:	e000      	b.n	8003e1a <NVIC_EncodePriority+0x32>
 8003e18:	2300      	movs	r3, #0
 8003e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	fa02 f303 	lsl.w	r3, r2, r3
 8003e26:	43da      	mvns	r2, r3
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	401a      	ands	r2, r3
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e30:	f04f 31ff 	mov.w	r1, #4294967295
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	fa01 f303 	lsl.w	r3, r1, r3
 8003e3a:	43d9      	mvns	r1, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e40:	4313      	orrs	r3, r2
         );
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3724      	adds	r7, #36	; 0x24
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
	...

08003e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e60:	d301      	bcc.n	8003e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e62:	2301      	movs	r3, #1
 8003e64:	e00f      	b.n	8003e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e66:	4a0a      	ldr	r2, [pc, #40]	; (8003e90 <SysTick_Config+0x40>)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e6e:	210f      	movs	r1, #15
 8003e70:	f04f 30ff 	mov.w	r0, #4294967295
 8003e74:	f7ff ff8e 	bl	8003d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e78:	4b05      	ldr	r3, [pc, #20]	; (8003e90 <SysTick_Config+0x40>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e7e:	4b04      	ldr	r3, [pc, #16]	; (8003e90 <SysTick_Config+0x40>)
 8003e80:	2207      	movs	r2, #7
 8003e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	e000e010 	.word	0xe000e010

08003e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff ff29 	bl	8003cf4 <__NVIC_SetPriorityGrouping>
}
 8003ea2:	bf00      	nop
 8003ea4:	3708      	adds	r7, #8
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b086      	sub	sp, #24
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	60b9      	str	r1, [r7, #8]
 8003eb4:	607a      	str	r2, [r7, #4]
 8003eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ebc:	f7ff ff3e 	bl	8003d3c <__NVIC_GetPriorityGrouping>
 8003ec0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	68b9      	ldr	r1, [r7, #8]
 8003ec6:	6978      	ldr	r0, [r7, #20]
 8003ec8:	f7ff ff8e 	bl	8003de8 <NVIC_EncodePriority>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7ff ff5d 	bl	8003d94 <__NVIC_SetPriority>
}
 8003eda:	bf00      	nop
 8003edc:	3718      	adds	r7, #24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b082      	sub	sp, #8
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	4603      	mov	r3, r0
 8003eea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7ff ff31 	bl	8003d58 <__NVIC_EnableIRQ>
}
 8003ef6:	bf00      	nop
 8003ef8:	3708      	adds	r7, #8
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b082      	sub	sp, #8
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff ffa2 	bl	8003e50 <SysTick_Config>
 8003f0c:	4603      	mov	r3, r0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
	...

08003f18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b086      	sub	sp, #24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f20:	2300      	movs	r3, #0
 8003f22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f24:	f7ff fa2a 	bl	800337c <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d101      	bne.n	8003f34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e099      	b.n	8004068 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2202      	movs	r2, #2
 8003f40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 0201 	bic.w	r2, r2, #1
 8003f52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f54:	e00f      	b.n	8003f76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f56:	f7ff fa11 	bl	800337c <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	2b05      	cmp	r3, #5
 8003f62:	d908      	bls.n	8003f76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2220      	movs	r2, #32
 8003f68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2203      	movs	r2, #3
 8003f6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e078      	b.n	8004068 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0301 	and.w	r3, r3, #1
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1e8      	bne.n	8003f56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	4b38      	ldr	r3, [pc, #224]	; (8004070 <HAL_DMA_Init+0x158>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fc2:	697a      	ldr	r2, [r7, #20]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fcc:	2b04      	cmp	r3, #4
 8003fce:	d107      	bne.n	8003fe0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	f023 0307 	bic.w	r3, r3, #7
 8003ff6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffc:	697a      	ldr	r2, [r7, #20]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004006:	2b04      	cmp	r3, #4
 8004008:	d117      	bne.n	800403a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	4313      	orrs	r3, r2
 8004012:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004018:	2b00      	cmp	r3, #0
 800401a:	d00e      	beq.n	800403a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f000 fa6f 	bl	8004500 <DMA_CheckFifoParam>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d008      	beq.n	800403a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2240      	movs	r2, #64	; 0x40
 800402c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004036:	2301      	movs	r3, #1
 8004038:	e016      	b.n	8004068 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	697a      	ldr	r2, [r7, #20]
 8004040:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 fa26 	bl	8004494 <DMA_CalcBaseAndBitshift>
 8004048:	4603      	mov	r3, r0
 800404a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004050:	223f      	movs	r2, #63	; 0x3f
 8004052:	409a      	lsls	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	3718      	adds	r7, #24
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	f010803f 	.word	0xf010803f

08004074 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
 8004080:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004082:	2300      	movs	r3, #0
 8004084:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800408a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004092:	2b01      	cmp	r3, #1
 8004094:	d101      	bne.n	800409a <HAL_DMA_Start_IT+0x26>
 8004096:	2302      	movs	r3, #2
 8004098:	e040      	b.n	800411c <HAL_DMA_Start_IT+0xa8>
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2201      	movs	r2, #1
 800409e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d12f      	bne.n	800410e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2202      	movs	r2, #2
 80040b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	68b9      	ldr	r1, [r7, #8]
 80040c2:	68f8      	ldr	r0, [r7, #12]
 80040c4:	f000 f9b8 	bl	8004438 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040cc:	223f      	movs	r2, #63	; 0x3f
 80040ce:	409a      	lsls	r2, r3
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f042 0216 	orr.w	r2, r2, #22
 80040e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d007      	beq.n	80040fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f042 0208 	orr.w	r2, r2, #8
 80040fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0201 	orr.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	e005      	b.n	800411a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004116:	2302      	movs	r3, #2
 8004118:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800411a:	7dfb      	ldrb	r3, [r7, #23]
}
 800411c:	4618      	mov	r0, r3
 800411e:	3718      	adds	r7, #24
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800412c:	2300      	movs	r3, #0
 800412e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004130:	4b8e      	ldr	r3, [pc, #568]	; (800436c <HAL_DMA_IRQHandler+0x248>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a8e      	ldr	r2, [pc, #568]	; (8004370 <HAL_DMA_IRQHandler+0x24c>)
 8004136:	fba2 2303 	umull	r2, r3, r2, r3
 800413a:	0a9b      	lsrs	r3, r3, #10
 800413c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004142:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800414e:	2208      	movs	r2, #8
 8004150:	409a      	lsls	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	4013      	ands	r3, r2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d01a      	beq.n	8004190 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0304 	and.w	r3, r3, #4
 8004164:	2b00      	cmp	r3, #0
 8004166:	d013      	beq.n	8004190 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 0204 	bic.w	r2, r2, #4
 8004176:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800417c:	2208      	movs	r2, #8
 800417e:	409a      	lsls	r2, r3
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004188:	f043 0201 	orr.w	r2, r3, #1
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004194:	2201      	movs	r2, #1
 8004196:	409a      	lsls	r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	4013      	ands	r3, r2
 800419c:	2b00      	cmp	r3, #0
 800419e:	d012      	beq.n	80041c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	695b      	ldr	r3, [r3, #20]
 80041a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00b      	beq.n	80041c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b2:	2201      	movs	r2, #1
 80041b4:	409a      	lsls	r2, r3
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041be:	f043 0202 	orr.w	r2, r3, #2
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ca:	2204      	movs	r2, #4
 80041cc:	409a      	lsls	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	4013      	ands	r3, r2
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d012      	beq.n	80041fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00b      	beq.n	80041fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e8:	2204      	movs	r2, #4
 80041ea:	409a      	lsls	r2, r3
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f4:	f043 0204 	orr.w	r2, r3, #4
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004200:	2210      	movs	r2, #16
 8004202:	409a      	lsls	r2, r3
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	4013      	ands	r3, r2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d043      	beq.n	8004294 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0308 	and.w	r3, r3, #8
 8004216:	2b00      	cmp	r3, #0
 8004218:	d03c      	beq.n	8004294 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800421e:	2210      	movs	r2, #16
 8004220:	409a      	lsls	r2, r3
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d018      	beq.n	8004266 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800423e:	2b00      	cmp	r3, #0
 8004240:	d108      	bne.n	8004254 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004246:	2b00      	cmp	r3, #0
 8004248:	d024      	beq.n	8004294 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	4798      	blx	r3
 8004252:	e01f      	b.n	8004294 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004258:	2b00      	cmp	r3, #0
 800425a:	d01b      	beq.n	8004294 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	4798      	blx	r3
 8004264:	e016      	b.n	8004294 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004270:	2b00      	cmp	r3, #0
 8004272:	d107      	bne.n	8004284 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 0208 	bic.w	r2, r2, #8
 8004282:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004298:	2220      	movs	r2, #32
 800429a:	409a      	lsls	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	4013      	ands	r3, r2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	f000 808f 	beq.w	80043c4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0310 	and.w	r3, r3, #16
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f000 8087 	beq.w	80043c4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ba:	2220      	movs	r2, #32
 80042bc:	409a      	lsls	r2, r3
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	2b05      	cmp	r3, #5
 80042cc:	d136      	bne.n	800433c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f022 0216 	bic.w	r2, r2, #22
 80042dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	695a      	ldr	r2, [r3, #20]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d103      	bne.n	80042fe <HAL_DMA_IRQHandler+0x1da>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d007      	beq.n	800430e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0208 	bic.w	r2, r2, #8
 800430c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004312:	223f      	movs	r2, #63	; 0x3f
 8004314:	409a      	lsls	r2, r3
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2201      	movs	r2, #1
 8004326:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800432e:	2b00      	cmp	r3, #0
 8004330:	d07e      	beq.n	8004430 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	4798      	blx	r3
        }
        return;
 800433a:	e079      	b.n	8004430 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d01d      	beq.n	8004386 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d10d      	bne.n	8004374 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800435c:	2b00      	cmp	r3, #0
 800435e:	d031      	beq.n	80043c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	4798      	blx	r3
 8004368:	e02c      	b.n	80043c4 <HAL_DMA_IRQHandler+0x2a0>
 800436a:	bf00      	nop
 800436c:	200005c0 	.word	0x200005c0
 8004370:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004378:	2b00      	cmp	r3, #0
 800437a:	d023      	beq.n	80043c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	4798      	blx	r3
 8004384:	e01e      	b.n	80043c4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004390:	2b00      	cmp	r3, #0
 8004392:	d10f      	bne.n	80043b4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f022 0210 	bic.w	r2, r2, #16
 80043a2:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d003      	beq.n	80043c4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d032      	beq.n	8004432 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d022      	beq.n	800441e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2205      	movs	r2, #5
 80043dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f022 0201 	bic.w	r2, r2, #1
 80043ee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	3301      	adds	r3, #1
 80043f4:	60bb      	str	r3, [r7, #8]
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d307      	bcc.n	800440c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1f2      	bne.n	80043f0 <HAL_DMA_IRQHandler+0x2cc>
 800440a:	e000      	b.n	800440e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800440c:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004422:	2b00      	cmp	r3, #0
 8004424:	d005      	beq.n	8004432 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	4798      	blx	r3
 800442e:	e000      	b.n	8004432 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004430:	bf00      	nop
    }
  }
}
 8004432:	3718      	adds	r7, #24
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004438:	b480      	push	{r7}
 800443a:	b085      	sub	sp, #20
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
 8004444:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004454:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	683a      	ldr	r2, [r7, #0]
 800445c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	2b40      	cmp	r3, #64	; 0x40
 8004464:	d108      	bne.n	8004478 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	68ba      	ldr	r2, [r7, #8]
 8004474:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004476:	e007      	b.n	8004488 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	60da      	str	r2, [r3, #12]
}
 8004488:	bf00      	nop
 800448a:	3714      	adds	r7, #20
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr

08004494 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	3b10      	subs	r3, #16
 80044a4:	4a14      	ldr	r2, [pc, #80]	; (80044f8 <DMA_CalcBaseAndBitshift+0x64>)
 80044a6:	fba2 2303 	umull	r2, r3, r2, r3
 80044aa:	091b      	lsrs	r3, r3, #4
 80044ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80044ae:	4a13      	ldr	r2, [pc, #76]	; (80044fc <DMA_CalcBaseAndBitshift+0x68>)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	4413      	add	r3, r2
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	461a      	mov	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2b03      	cmp	r3, #3
 80044c0:	d909      	bls.n	80044d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044ca:	f023 0303 	bic.w	r3, r3, #3
 80044ce:	1d1a      	adds	r2, r3, #4
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	659a      	str	r2, [r3, #88]	; 0x58
 80044d4:	e007      	b.n	80044e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044de:	f023 0303 	bic.w	r3, r3, #3
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3714      	adds	r7, #20
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	aaaaaaab 	.word	0xaaaaaaab
 80044fc:	08007d5c 	.word	0x08007d5c

08004500 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004500:	b480      	push	{r7}
 8004502:	b085      	sub	sp, #20
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004508:	2300      	movs	r3, #0
 800450a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004510:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d11f      	bne.n	800455a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	2b03      	cmp	r3, #3
 800451e:	d856      	bhi.n	80045ce <DMA_CheckFifoParam+0xce>
 8004520:	a201      	add	r2, pc, #4	; (adr r2, 8004528 <DMA_CheckFifoParam+0x28>)
 8004522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004526:	bf00      	nop
 8004528:	08004539 	.word	0x08004539
 800452c:	0800454b 	.word	0x0800454b
 8004530:	08004539 	.word	0x08004539
 8004534:	080045cf 	.word	0x080045cf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800453c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d046      	beq.n	80045d2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004548:	e043      	b.n	80045d2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800454e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004552:	d140      	bne.n	80045d6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004558:	e03d      	b.n	80045d6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004562:	d121      	bne.n	80045a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	2b03      	cmp	r3, #3
 8004568:	d837      	bhi.n	80045da <DMA_CheckFifoParam+0xda>
 800456a:	a201      	add	r2, pc, #4	; (adr r2, 8004570 <DMA_CheckFifoParam+0x70>)
 800456c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004570:	08004581 	.word	0x08004581
 8004574:	08004587 	.word	0x08004587
 8004578:	08004581 	.word	0x08004581
 800457c:	08004599 	.word	0x08004599
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	73fb      	strb	r3, [r7, #15]
      break;
 8004584:	e030      	b.n	80045e8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800458a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d025      	beq.n	80045de <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004596:	e022      	b.n	80045de <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800459c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045a0:	d11f      	bne.n	80045e2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80045a6:	e01c      	b.n	80045e2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d903      	bls.n	80045b6 <DMA_CheckFifoParam+0xb6>
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	2b03      	cmp	r3, #3
 80045b2:	d003      	beq.n	80045bc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045b4:	e018      	b.n	80045e8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	73fb      	strb	r3, [r7, #15]
      break;
 80045ba:	e015      	b.n	80045e8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d00e      	beq.n	80045e6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	73fb      	strb	r3, [r7, #15]
      break;
 80045cc:	e00b      	b.n	80045e6 <DMA_CheckFifoParam+0xe6>
      break;
 80045ce:	bf00      	nop
 80045d0:	e00a      	b.n	80045e8 <DMA_CheckFifoParam+0xe8>
      break;
 80045d2:	bf00      	nop
 80045d4:	e008      	b.n	80045e8 <DMA_CheckFifoParam+0xe8>
      break;
 80045d6:	bf00      	nop
 80045d8:	e006      	b.n	80045e8 <DMA_CheckFifoParam+0xe8>
      break;
 80045da:	bf00      	nop
 80045dc:	e004      	b.n	80045e8 <DMA_CheckFifoParam+0xe8>
      break;
 80045de:	bf00      	nop
 80045e0:	e002      	b.n	80045e8 <DMA_CheckFifoParam+0xe8>
      break;   
 80045e2:	bf00      	nop
 80045e4:	e000      	b.n	80045e8 <DMA_CheckFifoParam+0xe8>
      break;
 80045e6:	bf00      	nop
    }
  } 
  
  return status; 
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3714      	adds	r7, #20
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop

080045f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b089      	sub	sp, #36	; 0x24
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004602:	2300      	movs	r3, #0
 8004604:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004606:	2300      	movs	r3, #0
 8004608:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800460a:	2300      	movs	r3, #0
 800460c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800460e:	2300      	movs	r3, #0
 8004610:	61fb      	str	r3, [r7, #28]
 8004612:	e159      	b.n	80048c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004614:	2201      	movs	r2, #1
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	fa02 f303 	lsl.w	r3, r2, r3
 800461c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	4013      	ands	r3, r2
 8004626:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004628:	693a      	ldr	r2, [r7, #16]
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	429a      	cmp	r2, r3
 800462e:	f040 8148 	bne.w	80048c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	2b01      	cmp	r3, #1
 8004638:	d00b      	beq.n	8004652 <HAL_GPIO_Init+0x5a>
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	2b02      	cmp	r3, #2
 8004640:	d007      	beq.n	8004652 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004646:	2b11      	cmp	r3, #17
 8004648:	d003      	beq.n	8004652 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	2b12      	cmp	r3, #18
 8004650:	d130      	bne.n	80046b4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	005b      	lsls	r3, r3, #1
 800465c:	2203      	movs	r2, #3
 800465e:	fa02 f303 	lsl.w	r3, r2, r3
 8004662:	43db      	mvns	r3, r3
 8004664:	69ba      	ldr	r2, [r7, #24]
 8004666:	4013      	ands	r3, r2
 8004668:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	68da      	ldr	r2, [r3, #12]
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	005b      	lsls	r3, r3, #1
 8004672:	fa02 f303 	lsl.w	r3, r2, r3
 8004676:	69ba      	ldr	r2, [r7, #24]
 8004678:	4313      	orrs	r3, r2
 800467a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	69ba      	ldr	r2, [r7, #24]
 8004680:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004688:	2201      	movs	r2, #1
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	fa02 f303 	lsl.w	r3, r2, r3
 8004690:	43db      	mvns	r3, r3
 8004692:	69ba      	ldr	r2, [r7, #24]
 8004694:	4013      	ands	r3, r2
 8004696:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	091b      	lsrs	r3, r3, #4
 800469e:	f003 0201 	and.w	r2, r3, #1
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	fa02 f303 	lsl.w	r3, r2, r3
 80046a8:	69ba      	ldr	r2, [r7, #24]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	69ba      	ldr	r2, [r7, #24]
 80046b2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	005b      	lsls	r3, r3, #1
 80046be:	2203      	movs	r2, #3
 80046c0:	fa02 f303 	lsl.w	r3, r2, r3
 80046c4:	43db      	mvns	r3, r3
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	4013      	ands	r3, r2
 80046ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	005b      	lsls	r3, r3, #1
 80046d4:	fa02 f303 	lsl.w	r3, r2, r3
 80046d8:	69ba      	ldr	r2, [r7, #24]
 80046da:	4313      	orrs	r3, r2
 80046dc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d003      	beq.n	80046f4 <HAL_GPIO_Init+0xfc>
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	2b12      	cmp	r3, #18
 80046f2:	d123      	bne.n	800473c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	08da      	lsrs	r2, r3, #3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	3208      	adds	r2, #8
 80046fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004700:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	220f      	movs	r2, #15
 800470c:	fa02 f303 	lsl.w	r3, r2, r3
 8004710:	43db      	mvns	r3, r3
 8004712:	69ba      	ldr	r2, [r7, #24]
 8004714:	4013      	ands	r3, r2
 8004716:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	691a      	ldr	r2, [r3, #16]
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	f003 0307 	and.w	r3, r3, #7
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	fa02 f303 	lsl.w	r3, r2, r3
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	4313      	orrs	r3, r2
 800472c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	08da      	lsrs	r2, r3, #3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	3208      	adds	r2, #8
 8004736:	69b9      	ldr	r1, [r7, #24]
 8004738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	2203      	movs	r2, #3
 8004748:	fa02 f303 	lsl.w	r3, r2, r3
 800474c:	43db      	mvns	r3, r3
 800474e:	69ba      	ldr	r2, [r7, #24]
 8004750:	4013      	ands	r3, r2
 8004752:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	f003 0203 	and.w	r2, r3, #3
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	005b      	lsls	r3, r3, #1
 8004760:	fa02 f303 	lsl.w	r3, r2, r3
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	4313      	orrs	r3, r2
 8004768:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	69ba      	ldr	r2, [r7, #24]
 800476e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004778:	2b00      	cmp	r3, #0
 800477a:	f000 80a2 	beq.w	80048c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800477e:	2300      	movs	r3, #0
 8004780:	60fb      	str	r3, [r7, #12]
 8004782:	4b57      	ldr	r3, [pc, #348]	; (80048e0 <HAL_GPIO_Init+0x2e8>)
 8004784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004786:	4a56      	ldr	r2, [pc, #344]	; (80048e0 <HAL_GPIO_Init+0x2e8>)
 8004788:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800478c:	6453      	str	r3, [r2, #68]	; 0x44
 800478e:	4b54      	ldr	r3, [pc, #336]	; (80048e0 <HAL_GPIO_Init+0x2e8>)
 8004790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004792:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004796:	60fb      	str	r3, [r7, #12]
 8004798:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800479a:	4a52      	ldr	r2, [pc, #328]	; (80048e4 <HAL_GPIO_Init+0x2ec>)
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	089b      	lsrs	r3, r3, #2
 80047a0:	3302      	adds	r3, #2
 80047a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	f003 0303 	and.w	r3, r3, #3
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	220f      	movs	r2, #15
 80047b2:	fa02 f303 	lsl.w	r3, r2, r3
 80047b6:	43db      	mvns	r3, r3
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	4013      	ands	r3, r2
 80047bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a49      	ldr	r2, [pc, #292]	; (80048e8 <HAL_GPIO_Init+0x2f0>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d019      	beq.n	80047fa <HAL_GPIO_Init+0x202>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a48      	ldr	r2, [pc, #288]	; (80048ec <HAL_GPIO_Init+0x2f4>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d013      	beq.n	80047f6 <HAL_GPIO_Init+0x1fe>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a47      	ldr	r2, [pc, #284]	; (80048f0 <HAL_GPIO_Init+0x2f8>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d00d      	beq.n	80047f2 <HAL_GPIO_Init+0x1fa>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a46      	ldr	r2, [pc, #280]	; (80048f4 <HAL_GPIO_Init+0x2fc>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d007      	beq.n	80047ee <HAL_GPIO_Init+0x1f6>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a45      	ldr	r2, [pc, #276]	; (80048f8 <HAL_GPIO_Init+0x300>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d101      	bne.n	80047ea <HAL_GPIO_Init+0x1f2>
 80047e6:	2304      	movs	r3, #4
 80047e8:	e008      	b.n	80047fc <HAL_GPIO_Init+0x204>
 80047ea:	2307      	movs	r3, #7
 80047ec:	e006      	b.n	80047fc <HAL_GPIO_Init+0x204>
 80047ee:	2303      	movs	r3, #3
 80047f0:	e004      	b.n	80047fc <HAL_GPIO_Init+0x204>
 80047f2:	2302      	movs	r3, #2
 80047f4:	e002      	b.n	80047fc <HAL_GPIO_Init+0x204>
 80047f6:	2301      	movs	r3, #1
 80047f8:	e000      	b.n	80047fc <HAL_GPIO_Init+0x204>
 80047fa:	2300      	movs	r3, #0
 80047fc:	69fa      	ldr	r2, [r7, #28]
 80047fe:	f002 0203 	and.w	r2, r2, #3
 8004802:	0092      	lsls	r2, r2, #2
 8004804:	4093      	lsls	r3, r2
 8004806:	69ba      	ldr	r2, [r7, #24]
 8004808:	4313      	orrs	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800480c:	4935      	ldr	r1, [pc, #212]	; (80048e4 <HAL_GPIO_Init+0x2ec>)
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	089b      	lsrs	r3, r3, #2
 8004812:	3302      	adds	r3, #2
 8004814:	69ba      	ldr	r2, [r7, #24]
 8004816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800481a:	4b38      	ldr	r3, [pc, #224]	; (80048fc <HAL_GPIO_Init+0x304>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	43db      	mvns	r3, r3
 8004824:	69ba      	ldr	r2, [r7, #24]
 8004826:	4013      	ands	r3, r2
 8004828:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d003      	beq.n	800483e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004836:	69ba      	ldr	r2, [r7, #24]
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	4313      	orrs	r3, r2
 800483c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800483e:	4a2f      	ldr	r2, [pc, #188]	; (80048fc <HAL_GPIO_Init+0x304>)
 8004840:	69bb      	ldr	r3, [r7, #24]
 8004842:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004844:	4b2d      	ldr	r3, [pc, #180]	; (80048fc <HAL_GPIO_Init+0x304>)
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	43db      	mvns	r3, r3
 800484e:	69ba      	ldr	r2, [r7, #24]
 8004850:	4013      	ands	r3, r2
 8004852:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d003      	beq.n	8004868 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	4313      	orrs	r3, r2
 8004866:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004868:	4a24      	ldr	r2, [pc, #144]	; (80048fc <HAL_GPIO_Init+0x304>)
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800486e:	4b23      	ldr	r3, [pc, #140]	; (80048fc <HAL_GPIO_Init+0x304>)
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	43db      	mvns	r3, r3
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	4013      	ands	r3, r2
 800487c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d003      	beq.n	8004892 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	4313      	orrs	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004892:	4a1a      	ldr	r2, [pc, #104]	; (80048fc <HAL_GPIO_Init+0x304>)
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004898:	4b18      	ldr	r3, [pc, #96]	; (80048fc <HAL_GPIO_Init+0x304>)
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	43db      	mvns	r3, r3
 80048a2:	69ba      	ldr	r2, [r7, #24]
 80048a4:	4013      	ands	r3, r2
 80048a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d003      	beq.n	80048bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80048b4:	69ba      	ldr	r2, [r7, #24]
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048bc:	4a0f      	ldr	r2, [pc, #60]	; (80048fc <HAL_GPIO_Init+0x304>)
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	3301      	adds	r3, #1
 80048c6:	61fb      	str	r3, [r7, #28]
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	2b0f      	cmp	r3, #15
 80048cc:	f67f aea2 	bls.w	8004614 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80048d0:	bf00      	nop
 80048d2:	bf00      	nop
 80048d4:	3724      	adds	r7, #36	; 0x24
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	40023800 	.word	0x40023800
 80048e4:	40013800 	.word	0x40013800
 80048e8:	40020000 	.word	0x40020000
 80048ec:	40020400 	.word	0x40020400
 80048f0:	40020800 	.word	0x40020800
 80048f4:	40020c00 	.word	0x40020c00
 80048f8:	40021000 	.word	0x40021000
 80048fc:	40013c00 	.word	0x40013c00

08004900 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	460b      	mov	r3, r1
 800490a:	807b      	strh	r3, [r7, #2]
 800490c:	4613      	mov	r3, r2
 800490e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004910:	787b      	ldrb	r3, [r7, #1]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d003      	beq.n	800491e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004916:	887a      	ldrh	r2, [r7, #2]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800491c:	e003      	b.n	8004926 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800491e:	887b      	ldrh	r3, [r7, #2]
 8004920:	041a      	lsls	r2, r3, #16
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	619a      	str	r2, [r3, #24]
}
 8004926:	bf00      	nop
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
	...

08004934 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e12b      	b.n	8004b9e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	d106      	bne.n	8004960 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f7fe faaa 	bl	8002eb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2224      	movs	r2, #36	; 0x24
 8004964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f022 0201 	bic.w	r2, r2, #1
 8004976:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004986:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004996:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004998:	f001 fbb2 	bl	8006100 <HAL_RCC_GetPCLK1Freq>
 800499c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	4a81      	ldr	r2, [pc, #516]	; (8004ba8 <HAL_I2C_Init+0x274>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d807      	bhi.n	80049b8 <HAL_I2C_Init+0x84>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	4a80      	ldr	r2, [pc, #512]	; (8004bac <HAL_I2C_Init+0x278>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	bf94      	ite	ls
 80049b0:	2301      	movls	r3, #1
 80049b2:	2300      	movhi	r3, #0
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	e006      	b.n	80049c6 <HAL_I2C_Init+0x92>
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	4a7d      	ldr	r2, [pc, #500]	; (8004bb0 <HAL_I2C_Init+0x27c>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	bf94      	ite	ls
 80049c0:	2301      	movls	r3, #1
 80049c2:	2300      	movhi	r3, #0
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d001      	beq.n	80049ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e0e7      	b.n	8004b9e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	4a78      	ldr	r2, [pc, #480]	; (8004bb4 <HAL_I2C_Init+0x280>)
 80049d2:	fba2 2303 	umull	r2, r3, r2, r3
 80049d6:	0c9b      	lsrs	r3, r3, #18
 80049d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	430a      	orrs	r2, r1
 80049ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	4a6a      	ldr	r2, [pc, #424]	; (8004ba8 <HAL_I2C_Init+0x274>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d802      	bhi.n	8004a08 <HAL_I2C_Init+0xd4>
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	3301      	adds	r3, #1
 8004a06:	e009      	b.n	8004a1c <HAL_I2C_Init+0xe8>
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004a0e:	fb02 f303 	mul.w	r3, r2, r3
 8004a12:	4a69      	ldr	r2, [pc, #420]	; (8004bb8 <HAL_I2C_Init+0x284>)
 8004a14:	fba2 2303 	umull	r2, r3, r2, r3
 8004a18:	099b      	lsrs	r3, r3, #6
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	6812      	ldr	r2, [r2, #0]
 8004a20:	430b      	orrs	r3, r1
 8004a22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	69db      	ldr	r3, [r3, #28]
 8004a2a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004a2e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	495c      	ldr	r1, [pc, #368]	; (8004ba8 <HAL_I2C_Init+0x274>)
 8004a38:	428b      	cmp	r3, r1
 8004a3a:	d819      	bhi.n	8004a70 <HAL_I2C_Init+0x13c>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	1e59      	subs	r1, r3, #1
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	005b      	lsls	r3, r3, #1
 8004a46:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a4a:	1c59      	adds	r1, r3, #1
 8004a4c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004a50:	400b      	ands	r3, r1
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00a      	beq.n	8004a6c <HAL_I2C_Init+0x138>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	1e59      	subs	r1, r3, #1
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	005b      	lsls	r3, r3, #1
 8004a60:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a64:	3301      	adds	r3, #1
 8004a66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a6a:	e051      	b.n	8004b10 <HAL_I2C_Init+0x1dc>
 8004a6c:	2304      	movs	r3, #4
 8004a6e:	e04f      	b.n	8004b10 <HAL_I2C_Init+0x1dc>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d111      	bne.n	8004a9c <HAL_I2C_Init+0x168>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	1e58      	subs	r0, r3, #1
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6859      	ldr	r1, [r3, #4]
 8004a80:	460b      	mov	r3, r1
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	440b      	add	r3, r1
 8004a86:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	bf0c      	ite	eq
 8004a94:	2301      	moveq	r3, #1
 8004a96:	2300      	movne	r3, #0
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	e012      	b.n	8004ac2 <HAL_I2C_Init+0x18e>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	1e58      	subs	r0, r3, #1
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6859      	ldr	r1, [r3, #4]
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	440b      	add	r3, r1
 8004aaa:	0099      	lsls	r1, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	bf0c      	ite	eq
 8004abc:	2301      	moveq	r3, #1
 8004abe:	2300      	movne	r3, #0
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <HAL_I2C_Init+0x196>
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e022      	b.n	8004b10 <HAL_I2C_Init+0x1dc>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10e      	bne.n	8004af0 <HAL_I2C_Init+0x1bc>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	1e58      	subs	r0, r3, #1
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6859      	ldr	r1, [r3, #4]
 8004ada:	460b      	mov	r3, r1
 8004adc:	005b      	lsls	r3, r3, #1
 8004ade:	440b      	add	r3, r1
 8004ae0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ae4:	3301      	adds	r3, #1
 8004ae6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004aee:	e00f      	b.n	8004b10 <HAL_I2C_Init+0x1dc>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	1e58      	subs	r0, r3, #1
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6859      	ldr	r1, [r3, #4]
 8004af8:	460b      	mov	r3, r1
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	440b      	add	r3, r1
 8004afe:	0099      	lsls	r1, r3, #2
 8004b00:	440b      	add	r3, r1
 8004b02:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b06:	3301      	adds	r3, #1
 8004b08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b0c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004b10:	6879      	ldr	r1, [r7, #4]
 8004b12:	6809      	ldr	r1, [r1, #0]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	69da      	ldr	r2, [r3, #28]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a1b      	ldr	r3, [r3, #32]
 8004b2a:	431a      	orrs	r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	430a      	orrs	r2, r1
 8004b32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004b3e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	6911      	ldr	r1, [r2, #16]
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	68d2      	ldr	r2, [r2, #12]
 8004b4a:	4311      	orrs	r1, r2
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	6812      	ldr	r2, [r2, #0]
 8004b50:	430b      	orrs	r3, r1
 8004b52:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	695a      	ldr	r2, [r3, #20]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	431a      	orrs	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f042 0201 	orr.w	r2, r2, #1
 8004b7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2220      	movs	r2, #32
 8004b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	000186a0 	.word	0x000186a0
 8004bac:	001e847f 	.word	0x001e847f
 8004bb0:	003d08ff 	.word	0x003d08ff
 8004bb4:	431bde83 	.word	0x431bde83
 8004bb8:	10624dd3 	.word	0x10624dd3

08004bbc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b088      	sub	sp, #32
 8004bc0:	af02      	add	r7, sp, #8
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	4608      	mov	r0, r1
 8004bc6:	4611      	mov	r1, r2
 8004bc8:	461a      	mov	r2, r3
 8004bca:	4603      	mov	r3, r0
 8004bcc:	817b      	strh	r3, [r7, #10]
 8004bce:	460b      	mov	r3, r1
 8004bd0:	813b      	strh	r3, [r7, #8]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bd6:	f7fe fbd1 	bl	800337c <HAL_GetTick>
 8004bda:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	2b20      	cmp	r3, #32
 8004be6:	f040 80d9 	bne.w	8004d9c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	9300      	str	r3, [sp, #0]
 8004bee:	2319      	movs	r3, #25
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	496d      	ldr	r1, [pc, #436]	; (8004da8 <HAL_I2C_Mem_Write+0x1ec>)
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f000 fc7f 	bl	80054f8 <I2C_WaitOnFlagUntilTimeout>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d001      	beq.n	8004c04 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004c00:	2302      	movs	r3, #2
 8004c02:	e0cc      	b.n	8004d9e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d101      	bne.n	8004c12 <HAL_I2C_Mem_Write+0x56>
 8004c0e:	2302      	movs	r3, #2
 8004c10:	e0c5      	b.n	8004d9e <HAL_I2C_Mem_Write+0x1e2>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0301 	and.w	r3, r3, #1
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d007      	beq.n	8004c38 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0201 	orr.w	r2, r2, #1
 8004c36:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c46:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2221      	movs	r2, #33	; 0x21
 8004c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2240      	movs	r2, #64	; 0x40
 8004c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6a3a      	ldr	r2, [r7, #32]
 8004c62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004c68:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	4a4d      	ldr	r2, [pc, #308]	; (8004dac <HAL_I2C_Mem_Write+0x1f0>)
 8004c78:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004c7a:	88f8      	ldrh	r0, [r7, #6]
 8004c7c:	893a      	ldrh	r2, [r7, #8]
 8004c7e:	8979      	ldrh	r1, [r7, #10]
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	9301      	str	r3, [sp, #4]
 8004c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c86:	9300      	str	r3, [sp, #0]
 8004c88:	4603      	mov	r3, r0
 8004c8a:	68f8      	ldr	r0, [r7, #12]
 8004c8c:	f000 fab6 	bl	80051fc <I2C_RequestMemoryWrite>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d052      	beq.n	8004d3c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e081      	b.n	8004d9e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c9a:	697a      	ldr	r2, [r7, #20]
 8004c9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c9e:	68f8      	ldr	r0, [r7, #12]
 8004ca0:	f000 fd00 	bl	80056a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00d      	beq.n	8004cc6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cae:	2b04      	cmp	r3, #4
 8004cb0:	d107      	bne.n	8004cc2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cc0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e06b      	b.n	8004d9e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cca:	781a      	ldrb	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd6:	1c5a      	adds	r2, r3, #1
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	b29a      	uxth	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	f003 0304 	and.w	r3, r3, #4
 8004d00:	2b04      	cmp	r3, #4
 8004d02:	d11b      	bne.n	8004d3c <HAL_I2C_Mem_Write+0x180>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d017      	beq.n	8004d3c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d10:	781a      	ldrb	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1c:	1c5a      	adds	r2, r3, #1
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d26:	3b01      	subs	r3, #1
 8004d28:	b29a      	uxth	r2, r3
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	3b01      	subs	r3, #1
 8004d36:	b29a      	uxth	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1aa      	bne.n	8004c9a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d44:	697a      	ldr	r2, [r7, #20]
 8004d46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f000 fcec 	bl	8005726 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d00d      	beq.n	8004d70 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d58:	2b04      	cmp	r3, #4
 8004d5a:	d107      	bne.n	8004d6c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d6a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e016      	b.n	8004d9e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	e000      	b.n	8004d9e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004d9c:	2302      	movs	r3, #2
  }
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3718      	adds	r7, #24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	00100002 	.word	0x00100002
 8004dac:	ffff0000 	.word	0xffff0000

08004db0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b08c      	sub	sp, #48	; 0x30
 8004db4:	af02      	add	r7, sp, #8
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	4608      	mov	r0, r1
 8004dba:	4611      	mov	r1, r2
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	817b      	strh	r3, [r7, #10]
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	813b      	strh	r3, [r7, #8]
 8004dc6:	4613      	mov	r3, r2
 8004dc8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004dca:	f7fe fad7 	bl	800337c <HAL_GetTick>
 8004dce:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	2b20      	cmp	r3, #32
 8004dda:	f040 8208 	bne.w	80051ee <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de0:	9300      	str	r3, [sp, #0]
 8004de2:	2319      	movs	r3, #25
 8004de4:	2201      	movs	r2, #1
 8004de6:	497b      	ldr	r1, [pc, #492]	; (8004fd4 <HAL_I2C_Mem_Read+0x224>)
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 fb85 	bl	80054f8 <I2C_WaitOnFlagUntilTimeout>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004df4:	2302      	movs	r3, #2
 8004df6:	e1fb      	b.n	80051f0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d101      	bne.n	8004e06 <HAL_I2C_Mem_Read+0x56>
 8004e02:	2302      	movs	r3, #2
 8004e04:	e1f4      	b.n	80051f0 <HAL_I2C_Mem_Read+0x440>
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d007      	beq.n	8004e2c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f042 0201 	orr.w	r2, r2, #1
 8004e2a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e3a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2222      	movs	r2, #34	; 0x22
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2240      	movs	r2, #64	; 0x40
 8004e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e56:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004e5c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e62:	b29a      	uxth	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	4a5b      	ldr	r2, [pc, #364]	; (8004fd8 <HAL_I2C_Mem_Read+0x228>)
 8004e6c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e6e:	88f8      	ldrh	r0, [r7, #6]
 8004e70:	893a      	ldrh	r2, [r7, #8]
 8004e72:	8979      	ldrh	r1, [r7, #10]
 8004e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e76:	9301      	str	r3, [sp, #4]
 8004e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f000 fa52 	bl	8005328 <I2C_RequestMemoryRead>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d001      	beq.n	8004e8e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e1b0      	b.n	80051f0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d113      	bne.n	8004ebe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e96:	2300      	movs	r3, #0
 8004e98:	623b      	str	r3, [r7, #32]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	695b      	ldr	r3, [r3, #20]
 8004ea0:	623b      	str	r3, [r7, #32]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	623b      	str	r3, [r7, #32]
 8004eaa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eba:	601a      	str	r2, [r3, #0]
 8004ebc:	e184      	b.n	80051c8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d11b      	bne.n	8004efe <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ed4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	61fb      	str	r3, [r7, #28]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	695b      	ldr	r3, [r3, #20]
 8004ee0:	61fb      	str	r3, [r7, #28]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	699b      	ldr	r3, [r3, #24]
 8004ee8:	61fb      	str	r3, [r7, #28]
 8004eea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004efa:	601a      	str	r2, [r3, #0]
 8004efc:	e164      	b.n	80051c8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f02:	2b02      	cmp	r3, #2
 8004f04:	d11b      	bne.n	8004f3e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f14:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f26:	2300      	movs	r3, #0
 8004f28:	61bb      	str	r3, [r7, #24]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	695b      	ldr	r3, [r3, #20]
 8004f30:	61bb      	str	r3, [r7, #24]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	61bb      	str	r3, [r7, #24]
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	e144      	b.n	80051c8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f3e:	2300      	movs	r3, #0
 8004f40:	617b      	str	r3, [r7, #20]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	617b      	str	r3, [r7, #20]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	699b      	ldr	r3, [r3, #24]
 8004f50:	617b      	str	r3, [r7, #20]
 8004f52:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004f54:	e138      	b.n	80051c8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f5a:	2b03      	cmp	r3, #3
 8004f5c:	f200 80f1 	bhi.w	8005142 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d123      	bne.n	8004fb0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f6a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f000 fc1b 	bl	80057a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e139      	b.n	80051f0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	691a      	ldr	r2, [r3, #16]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f86:	b2d2      	uxtb	r2, r2
 8004f88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8e:	1c5a      	adds	r2, r3, #1
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004fae:	e10b      	b.n	80051c8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	d14e      	bne.n	8005056 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fba:	9300      	str	r3, [sp, #0]
 8004fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	4906      	ldr	r1, [pc, #24]	; (8004fdc <HAL_I2C_Mem_Read+0x22c>)
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f000 fa98 	bl	80054f8 <I2C_WaitOnFlagUntilTimeout>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d008      	beq.n	8004fe0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e10e      	b.n	80051f0 <HAL_I2C_Mem_Read+0x440>
 8004fd2:	bf00      	nop
 8004fd4:	00100002 	.word	0x00100002
 8004fd8:	ffff0000 	.word	0xffff0000
 8004fdc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691a      	ldr	r2, [r3, #16]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffa:	b2d2      	uxtb	r2, r2
 8004ffc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005002:	1c5a      	adds	r2, r3, #1
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800500c:	3b01      	subs	r3, #1
 800500e:	b29a      	uxth	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005018:	b29b      	uxth	r3, r3
 800501a:	3b01      	subs	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	691a      	ldr	r2, [r3, #16]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502c:	b2d2      	uxtb	r2, r2
 800502e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005034:	1c5a      	adds	r2, r3, #1
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800503e:	3b01      	subs	r3, #1
 8005040:	b29a      	uxth	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800504a:	b29b      	uxth	r3, r3
 800504c:	3b01      	subs	r3, #1
 800504e:	b29a      	uxth	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005054:	e0b8      	b.n	80051c8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005058:	9300      	str	r3, [sp, #0]
 800505a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800505c:	2200      	movs	r2, #0
 800505e:	4966      	ldr	r1, [pc, #408]	; (80051f8 <HAL_I2C_Mem_Read+0x448>)
 8005060:	68f8      	ldr	r0, [r7, #12]
 8005062:	f000 fa49 	bl	80054f8 <I2C_WaitOnFlagUntilTimeout>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d001      	beq.n	8005070 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e0bf      	b.n	80051f0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800507e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	691a      	ldr	r2, [r3, #16]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508a:	b2d2      	uxtb	r2, r2
 800508c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005092:	1c5a      	adds	r2, r3, #1
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800509c:	3b01      	subs	r3, #1
 800509e:	b29a      	uxth	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	3b01      	subs	r3, #1
 80050ac:	b29a      	uxth	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b4:	9300      	str	r3, [sp, #0]
 80050b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b8:	2200      	movs	r2, #0
 80050ba:	494f      	ldr	r1, [pc, #316]	; (80051f8 <HAL_I2C_Mem_Read+0x448>)
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f000 fa1b 	bl	80054f8 <I2C_WaitOnFlagUntilTimeout>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d001      	beq.n	80050cc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e091      	b.n	80051f0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	691a      	ldr	r2, [r3, #16]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e6:	b2d2      	uxtb	r2, r2
 80050e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ee:	1c5a      	adds	r2, r3, #1
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050f8:	3b01      	subs	r3, #1
 80050fa:	b29a      	uxth	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005104:	b29b      	uxth	r3, r3
 8005106:	3b01      	subs	r3, #1
 8005108:	b29a      	uxth	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	691a      	ldr	r2, [r3, #16]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005118:	b2d2      	uxtb	r2, r2
 800511a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005120:	1c5a      	adds	r2, r3, #1
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800512a:	3b01      	subs	r3, #1
 800512c:	b29a      	uxth	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005136:	b29b      	uxth	r3, r3
 8005138:	3b01      	subs	r3, #1
 800513a:	b29a      	uxth	r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005140:	e042      	b.n	80051c8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005144:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f000 fb2e 	bl	80057a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d001      	beq.n	8005156 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e04c      	b.n	80051f0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	691a      	ldr	r2, [r3, #16]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005160:	b2d2      	uxtb	r2, r2
 8005162:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005168:	1c5a      	adds	r2, r3, #1
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005172:	3b01      	subs	r3, #1
 8005174:	b29a      	uxth	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800517e:	b29b      	uxth	r3, r3
 8005180:	3b01      	subs	r3, #1
 8005182:	b29a      	uxth	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	f003 0304 	and.w	r3, r3, #4
 8005192:	2b04      	cmp	r3, #4
 8005194:	d118      	bne.n	80051c8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	691a      	ldr	r2, [r3, #16]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a0:	b2d2      	uxtb	r2, r2
 80051a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a8:	1c5a      	adds	r2, r3, #1
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051b2:	3b01      	subs	r3, #1
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051be:	b29b      	uxth	r3, r3
 80051c0:	3b01      	subs	r3, #1
 80051c2:	b29a      	uxth	r2, r3
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f47f aec2 	bne.w	8004f56 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2220      	movs	r2, #32
 80051d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80051ea:	2300      	movs	r3, #0
 80051ec:	e000      	b.n	80051f0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80051ee:	2302      	movs	r3, #2
  }
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3728      	adds	r7, #40	; 0x28
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	00010004 	.word	0x00010004

080051fc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b088      	sub	sp, #32
 8005200:	af02      	add	r7, sp, #8
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	4608      	mov	r0, r1
 8005206:	4611      	mov	r1, r2
 8005208:	461a      	mov	r2, r3
 800520a:	4603      	mov	r3, r0
 800520c:	817b      	strh	r3, [r7, #10]
 800520e:	460b      	mov	r3, r1
 8005210:	813b      	strh	r3, [r7, #8]
 8005212:	4613      	mov	r3, r2
 8005214:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005224:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005228:	9300      	str	r3, [sp, #0]
 800522a:	6a3b      	ldr	r3, [r7, #32]
 800522c:	2200      	movs	r2, #0
 800522e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f000 f960 	bl	80054f8 <I2C_WaitOnFlagUntilTimeout>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00d      	beq.n	800525a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005248:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800524c:	d103      	bne.n	8005256 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005254:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e05f      	b.n	800531a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800525a:	897b      	ldrh	r3, [r7, #10]
 800525c:	b2db      	uxtb	r3, r3
 800525e:	461a      	mov	r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005268:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800526a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526c:	6a3a      	ldr	r2, [r7, #32]
 800526e:	492d      	ldr	r1, [pc, #180]	; (8005324 <I2C_RequestMemoryWrite+0x128>)
 8005270:	68f8      	ldr	r0, [r7, #12]
 8005272:	f000 f998 	bl	80055a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d001      	beq.n	8005280 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e04c      	b.n	800531a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005280:	2300      	movs	r3, #0
 8005282:	617b      	str	r3, [r7, #20]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	695b      	ldr	r3, [r3, #20]
 800528a:	617b      	str	r3, [r7, #20]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	617b      	str	r3, [r7, #20]
 8005294:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005298:	6a39      	ldr	r1, [r7, #32]
 800529a:	68f8      	ldr	r0, [r7, #12]
 800529c:	f000 fa02 	bl	80056a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00d      	beq.n	80052c2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052aa:	2b04      	cmp	r3, #4
 80052ac:	d107      	bne.n	80052be <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e02b      	b.n	800531a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052c2:	88fb      	ldrh	r3, [r7, #6]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d105      	bne.n	80052d4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052c8:	893b      	ldrh	r3, [r7, #8]
 80052ca:	b2da      	uxtb	r2, r3
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	611a      	str	r2, [r3, #16]
 80052d2:	e021      	b.n	8005318 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80052d4:	893b      	ldrh	r3, [r7, #8]
 80052d6:	0a1b      	lsrs	r3, r3, #8
 80052d8:	b29b      	uxth	r3, r3
 80052da:	b2da      	uxtb	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052e4:	6a39      	ldr	r1, [r7, #32]
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f000 f9dc 	bl	80056a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d00d      	beq.n	800530e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f6:	2b04      	cmp	r3, #4
 80052f8:	d107      	bne.n	800530a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005308:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e005      	b.n	800531a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800530e:	893b      	ldrh	r3, [r7, #8]
 8005310:	b2da      	uxtb	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	00010002 	.word	0x00010002

08005328 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b088      	sub	sp, #32
 800532c:	af02      	add	r7, sp, #8
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	4608      	mov	r0, r1
 8005332:	4611      	mov	r1, r2
 8005334:	461a      	mov	r2, r3
 8005336:	4603      	mov	r3, r0
 8005338:	817b      	strh	r3, [r7, #10]
 800533a:	460b      	mov	r3, r1
 800533c:	813b      	strh	r3, [r7, #8]
 800533e:	4613      	mov	r3, r2
 8005340:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005350:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005360:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005364:	9300      	str	r3, [sp, #0]
 8005366:	6a3b      	ldr	r3, [r7, #32]
 8005368:	2200      	movs	r2, #0
 800536a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f000 f8c2 	bl	80054f8 <I2C_WaitOnFlagUntilTimeout>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00d      	beq.n	8005396 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005384:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005388:	d103      	bne.n	8005392 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005390:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e0aa      	b.n	80054ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005396:	897b      	ldrh	r3, [r7, #10]
 8005398:	b2db      	uxtb	r3, r3
 800539a:	461a      	mov	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a8:	6a3a      	ldr	r2, [r7, #32]
 80053aa:	4952      	ldr	r1, [pc, #328]	; (80054f4 <I2C_RequestMemoryRead+0x1cc>)
 80053ac:	68f8      	ldr	r0, [r7, #12]
 80053ae:	f000 f8fa 	bl	80055a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d001      	beq.n	80053bc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e097      	b.n	80054ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053bc:	2300      	movs	r3, #0
 80053be:	617b      	str	r3, [r7, #20]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	617b      	str	r3, [r7, #20]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	617b      	str	r3, [r7, #20]
 80053d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053d4:	6a39      	ldr	r1, [r7, #32]
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f000 f964 	bl	80056a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00d      	beq.n	80053fe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e6:	2b04      	cmp	r3, #4
 80053e8:	d107      	bne.n	80053fa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e076      	b.n	80054ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80053fe:	88fb      	ldrh	r3, [r7, #6]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d105      	bne.n	8005410 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005404:	893b      	ldrh	r3, [r7, #8]
 8005406:	b2da      	uxtb	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	611a      	str	r2, [r3, #16]
 800540e:	e021      	b.n	8005454 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005410:	893b      	ldrh	r3, [r7, #8]
 8005412:	0a1b      	lsrs	r3, r3, #8
 8005414:	b29b      	uxth	r3, r3
 8005416:	b2da      	uxtb	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800541e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005420:	6a39      	ldr	r1, [r7, #32]
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f000 f93e 	bl	80056a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00d      	beq.n	800544a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005432:	2b04      	cmp	r3, #4
 8005434:	d107      	bne.n	8005446 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005444:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e050      	b.n	80054ec <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800544a:	893b      	ldrh	r3, [r7, #8]
 800544c:	b2da      	uxtb	r2, r3
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005454:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005456:	6a39      	ldr	r1, [r7, #32]
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	f000 f923 	bl	80056a4 <I2C_WaitOnTXEFlagUntilTimeout>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d00d      	beq.n	8005480 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005468:	2b04      	cmp	r3, #4
 800546a:	d107      	bne.n	800547c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800547a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e035      	b.n	80054ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800548e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005492:	9300      	str	r3, [sp, #0]
 8005494:	6a3b      	ldr	r3, [r7, #32]
 8005496:	2200      	movs	r2, #0
 8005498:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800549c:	68f8      	ldr	r0, [r7, #12]
 800549e:	f000 f82b 	bl	80054f8 <I2C_WaitOnFlagUntilTimeout>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00d      	beq.n	80054c4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054b6:	d103      	bne.n	80054c0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e013      	b.n	80054ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80054c4:	897b      	ldrh	r3, [r7, #10]
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	f043 0301 	orr.w	r3, r3, #1
 80054cc:	b2da      	uxtb	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80054d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d6:	6a3a      	ldr	r2, [r7, #32]
 80054d8:	4906      	ldr	r1, [pc, #24]	; (80054f4 <I2C_RequestMemoryRead+0x1cc>)
 80054da:	68f8      	ldr	r0, [r7, #12]
 80054dc:	f000 f863 	bl	80055a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e000      	b.n	80054ec <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80054ea:	2300      	movs	r3, #0
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3718      	adds	r7, #24
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	00010002 	.word	0x00010002

080054f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	60f8      	str	r0, [r7, #12]
 8005500:	60b9      	str	r1, [r7, #8]
 8005502:	603b      	str	r3, [r7, #0]
 8005504:	4613      	mov	r3, r2
 8005506:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005508:	e025      	b.n	8005556 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005510:	d021      	beq.n	8005556 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005512:	f7fd ff33 	bl	800337c <HAL_GetTick>
 8005516:	4602      	mov	r2, r0
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	683a      	ldr	r2, [r7, #0]
 800551e:	429a      	cmp	r2, r3
 8005520:	d302      	bcc.n	8005528 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d116      	bne.n	8005556 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2220      	movs	r2, #32
 8005532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005542:	f043 0220 	orr.w	r2, r3, #32
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e023      	b.n	800559e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	0c1b      	lsrs	r3, r3, #16
 800555a:	b2db      	uxtb	r3, r3
 800555c:	2b01      	cmp	r3, #1
 800555e:	d10d      	bne.n	800557c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	43da      	mvns	r2, r3
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	4013      	ands	r3, r2
 800556c:	b29b      	uxth	r3, r3
 800556e:	2b00      	cmp	r3, #0
 8005570:	bf0c      	ite	eq
 8005572:	2301      	moveq	r3, #1
 8005574:	2300      	movne	r3, #0
 8005576:	b2db      	uxtb	r3, r3
 8005578:	461a      	mov	r2, r3
 800557a:	e00c      	b.n	8005596 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	699b      	ldr	r3, [r3, #24]
 8005582:	43da      	mvns	r2, r3
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	4013      	ands	r3, r2
 8005588:	b29b      	uxth	r3, r3
 800558a:	2b00      	cmp	r3, #0
 800558c:	bf0c      	ite	eq
 800558e:	2301      	moveq	r3, #1
 8005590:	2300      	movne	r3, #0
 8005592:	b2db      	uxtb	r3, r3
 8005594:	461a      	mov	r2, r3
 8005596:	79fb      	ldrb	r3, [r7, #7]
 8005598:	429a      	cmp	r2, r3
 800559a:	d0b6      	beq.n	800550a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3710      	adds	r7, #16
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}

080055a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80055a6:	b580      	push	{r7, lr}
 80055a8:	b084      	sub	sp, #16
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	60f8      	str	r0, [r7, #12]
 80055ae:	60b9      	str	r1, [r7, #8]
 80055b0:	607a      	str	r2, [r7, #4]
 80055b2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80055b4:	e051      	b.n	800565a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055c4:	d123      	bne.n	800560e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80055de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2200      	movs	r2, #0
 80055e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2220      	movs	r2, #32
 80055ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fa:	f043 0204 	orr.w	r2, r3, #4
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e046      	b.n	800569c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005614:	d021      	beq.n	800565a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005616:	f7fd feb1 	bl	800337c <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	429a      	cmp	r2, r3
 8005624:	d302      	bcc.n	800562c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d116      	bne.n	800565a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2220      	movs	r2, #32
 8005636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005646:	f043 0220 	orr.w	r2, r3, #32
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e020      	b.n	800569c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	0c1b      	lsrs	r3, r3, #16
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b01      	cmp	r3, #1
 8005662:	d10c      	bne.n	800567e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	43da      	mvns	r2, r3
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	4013      	ands	r3, r2
 8005670:	b29b      	uxth	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	bf14      	ite	ne
 8005676:	2301      	movne	r3, #1
 8005678:	2300      	moveq	r3, #0
 800567a:	b2db      	uxtb	r3, r3
 800567c:	e00b      	b.n	8005696 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	699b      	ldr	r3, [r3, #24]
 8005684:	43da      	mvns	r2, r3
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	4013      	ands	r3, r2
 800568a:	b29b      	uxth	r3, r3
 800568c:	2b00      	cmp	r3, #0
 800568e:	bf14      	ite	ne
 8005690:	2301      	movne	r3, #1
 8005692:	2300      	moveq	r3, #0
 8005694:	b2db      	uxtb	r3, r3
 8005696:	2b00      	cmp	r3, #0
 8005698:	d18d      	bne.n	80055b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800569a:	2300      	movs	r3, #0
}
 800569c:	4618      	mov	r0, r3
 800569e:	3710      	adds	r7, #16
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056b0:	e02d      	b.n	800570e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056b2:	68f8      	ldr	r0, [r7, #12]
 80056b4:	f000 f8ce 	bl	8005854 <I2C_IsAcknowledgeFailed>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e02d      	b.n	800571e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c8:	d021      	beq.n	800570e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056ca:	f7fd fe57 	bl	800337c <HAL_GetTick>
 80056ce:	4602      	mov	r2, r0
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	68ba      	ldr	r2, [r7, #8]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d302      	bcc.n	80056e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d116      	bne.n	800570e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2200      	movs	r2, #0
 80056e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2220      	movs	r2, #32
 80056ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fa:	f043 0220 	orr.w	r2, r3, #32
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e007      	b.n	800571e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	695b      	ldr	r3, [r3, #20]
 8005714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005718:	2b80      	cmp	r3, #128	; 0x80
 800571a:	d1ca      	bne.n	80056b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005726:	b580      	push	{r7, lr}
 8005728:	b084      	sub	sp, #16
 800572a:	af00      	add	r7, sp, #0
 800572c:	60f8      	str	r0, [r7, #12]
 800572e:	60b9      	str	r1, [r7, #8]
 8005730:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005732:	e02d      	b.n	8005790 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f000 f88d 	bl	8005854 <I2C_IsAcknowledgeFailed>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d001      	beq.n	8005744 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e02d      	b.n	80057a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800574a:	d021      	beq.n	8005790 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800574c:	f7fd fe16 	bl	800337c <HAL_GetTick>
 8005750:	4602      	mov	r2, r0
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	68ba      	ldr	r2, [r7, #8]
 8005758:	429a      	cmp	r2, r3
 800575a:	d302      	bcc.n	8005762 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d116      	bne.n	8005790 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2220      	movs	r2, #32
 800576c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577c:	f043 0220 	orr.w	r2, r3, #32
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e007      	b.n	80057a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	695b      	ldr	r3, [r3, #20]
 8005796:	f003 0304 	and.w	r3, r3, #4
 800579a:	2b04      	cmp	r3, #4
 800579c:	d1ca      	bne.n	8005734 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800579e:	2300      	movs	r3, #0
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3710      	adds	r7, #16
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80057b4:	e042      	b.n	800583c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	f003 0310 	and.w	r3, r3, #16
 80057c0:	2b10      	cmp	r3, #16
 80057c2:	d119      	bne.n	80057f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f06f 0210 	mvn.w	r2, #16
 80057cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2220      	movs	r2, #32
 80057d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e029      	b.n	800584c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057f8:	f7fd fdc0 	bl	800337c <HAL_GetTick>
 80057fc:	4602      	mov	r2, r0
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	429a      	cmp	r2, r3
 8005806:	d302      	bcc.n	800580e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d116      	bne.n	800583c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2220      	movs	r2, #32
 8005818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005828:	f043 0220 	orr.w	r2, r3, #32
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2200      	movs	r2, #0
 8005834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e007      	b.n	800584c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005846:	2b40      	cmp	r3, #64	; 0x40
 8005848:	d1b5      	bne.n	80057b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	695b      	ldr	r3, [r3, #20]
 8005862:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005866:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800586a:	d11b      	bne.n	80058a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005874:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2220      	movs	r2, #32
 8005880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005890:	f043 0204 	orr.w	r2, r3, #4
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e000      	b.n	80058a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	370c      	adds	r7, #12
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
	...

080058b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d101      	bne.n	80058c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e25e      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d075      	beq.n	80059be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058d2:	4b88      	ldr	r3, [pc, #544]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	f003 030c 	and.w	r3, r3, #12
 80058da:	2b04      	cmp	r3, #4
 80058dc:	d00c      	beq.n	80058f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058de:	4b85      	ldr	r3, [pc, #532]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058e6:	2b08      	cmp	r3, #8
 80058e8:	d112      	bne.n	8005910 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058ea:	4b82      	ldr	r3, [pc, #520]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058f6:	d10b      	bne.n	8005910 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058f8:	4b7e      	ldr	r3, [pc, #504]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005900:	2b00      	cmp	r3, #0
 8005902:	d05b      	beq.n	80059bc <HAL_RCC_OscConfig+0x108>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d157      	bne.n	80059bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	e239      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005918:	d106      	bne.n	8005928 <HAL_RCC_OscConfig+0x74>
 800591a:	4b76      	ldr	r3, [pc, #472]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a75      	ldr	r2, [pc, #468]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005924:	6013      	str	r3, [r2, #0]
 8005926:	e01d      	b.n	8005964 <HAL_RCC_OscConfig+0xb0>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005930:	d10c      	bne.n	800594c <HAL_RCC_OscConfig+0x98>
 8005932:	4b70      	ldr	r3, [pc, #448]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a6f      	ldr	r2, [pc, #444]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005938:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800593c:	6013      	str	r3, [r2, #0]
 800593e:	4b6d      	ldr	r3, [pc, #436]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a6c      	ldr	r2, [pc, #432]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005948:	6013      	str	r3, [r2, #0]
 800594a:	e00b      	b.n	8005964 <HAL_RCC_OscConfig+0xb0>
 800594c:	4b69      	ldr	r3, [pc, #420]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a68      	ldr	r2, [pc, #416]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005956:	6013      	str	r3, [r2, #0]
 8005958:	4b66      	ldr	r3, [pc, #408]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a65      	ldr	r2, [pc, #404]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 800595e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005962:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d013      	beq.n	8005994 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800596c:	f7fd fd06 	bl	800337c <HAL_GetTick>
 8005970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005972:	e008      	b.n	8005986 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005974:	f7fd fd02 	bl	800337c <HAL_GetTick>
 8005978:	4602      	mov	r2, r0
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	1ad3      	subs	r3, r2, r3
 800597e:	2b64      	cmp	r3, #100	; 0x64
 8005980:	d901      	bls.n	8005986 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005982:	2303      	movs	r3, #3
 8005984:	e1fe      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005986:	4b5b      	ldr	r3, [pc, #364]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800598e:	2b00      	cmp	r3, #0
 8005990:	d0f0      	beq.n	8005974 <HAL_RCC_OscConfig+0xc0>
 8005992:	e014      	b.n	80059be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005994:	f7fd fcf2 	bl	800337c <HAL_GetTick>
 8005998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800599a:	e008      	b.n	80059ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800599c:	f7fd fcee 	bl	800337c <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	2b64      	cmp	r3, #100	; 0x64
 80059a8:	d901      	bls.n	80059ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e1ea      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059ae:	4b51      	ldr	r3, [pc, #324]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1f0      	bne.n	800599c <HAL_RCC_OscConfig+0xe8>
 80059ba:	e000      	b.n	80059be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d063      	beq.n	8005a92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059ca:	4b4a      	ldr	r3, [pc, #296]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f003 030c 	and.w	r3, r3, #12
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00b      	beq.n	80059ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059d6:	4b47      	ldr	r3, [pc, #284]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059de:	2b08      	cmp	r3, #8
 80059e0:	d11c      	bne.n	8005a1c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059e2:	4b44      	ldr	r3, [pc, #272]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d116      	bne.n	8005a1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059ee:	4b41      	ldr	r3, [pc, #260]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0302 	and.w	r3, r3, #2
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d005      	beq.n	8005a06 <HAL_RCC_OscConfig+0x152>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	68db      	ldr	r3, [r3, #12]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d001      	beq.n	8005a06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e1be      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a06:	4b3b      	ldr	r3, [pc, #236]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	00db      	lsls	r3, r3, #3
 8005a14:	4937      	ldr	r1, [pc, #220]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005a16:	4313      	orrs	r3, r2
 8005a18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a1a:	e03a      	b.n	8005a92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d020      	beq.n	8005a66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a24:	4b34      	ldr	r3, [pc, #208]	; (8005af8 <HAL_RCC_OscConfig+0x244>)
 8005a26:	2201      	movs	r2, #1
 8005a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a2a:	f7fd fca7 	bl	800337c <HAL_GetTick>
 8005a2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a30:	e008      	b.n	8005a44 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a32:	f7fd fca3 	bl	800337c <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e19f      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a44:	4b2b      	ldr	r3, [pc, #172]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 0302 	and.w	r3, r3, #2
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0f0      	beq.n	8005a32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a50:	4b28      	ldr	r3, [pc, #160]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	00db      	lsls	r3, r3, #3
 8005a5e:	4925      	ldr	r1, [pc, #148]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005a60:	4313      	orrs	r3, r2
 8005a62:	600b      	str	r3, [r1, #0]
 8005a64:	e015      	b.n	8005a92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a66:	4b24      	ldr	r3, [pc, #144]	; (8005af8 <HAL_RCC_OscConfig+0x244>)
 8005a68:	2200      	movs	r2, #0
 8005a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6c:	f7fd fc86 	bl	800337c <HAL_GetTick>
 8005a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a72:	e008      	b.n	8005a86 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a74:	f7fd fc82 	bl	800337c <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e17e      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a86:	4b1b      	ldr	r3, [pc, #108]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 0302 	and.w	r3, r3, #2
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1f0      	bne.n	8005a74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 0308 	and.w	r3, r3, #8
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d036      	beq.n	8005b0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d016      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005aa6:	4b15      	ldr	r3, [pc, #84]	; (8005afc <HAL_RCC_OscConfig+0x248>)
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aac:	f7fd fc66 	bl	800337c <HAL_GetTick>
 8005ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ab2:	e008      	b.n	8005ac6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ab4:	f7fd fc62 	bl	800337c <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d901      	bls.n	8005ac6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e15e      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ac6:	4b0b      	ldr	r3, [pc, #44]	; (8005af4 <HAL_RCC_OscConfig+0x240>)
 8005ac8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005aca:	f003 0302 	and.w	r3, r3, #2
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d0f0      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x200>
 8005ad2:	e01b      	b.n	8005b0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ad4:	4b09      	ldr	r3, [pc, #36]	; (8005afc <HAL_RCC_OscConfig+0x248>)
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ada:	f7fd fc4f 	bl	800337c <HAL_GetTick>
 8005ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ae0:	e00e      	b.n	8005b00 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ae2:	f7fd fc4b 	bl	800337c <HAL_GetTick>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	1ad3      	subs	r3, r2, r3
 8005aec:	2b02      	cmp	r3, #2
 8005aee:	d907      	bls.n	8005b00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005af0:	2303      	movs	r3, #3
 8005af2:	e147      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
 8005af4:	40023800 	.word	0x40023800
 8005af8:	42470000 	.word	0x42470000
 8005afc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b00:	4b88      	ldr	r3, [pc, #544]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b04:	f003 0302 	and.w	r3, r3, #2
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d1ea      	bne.n	8005ae2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0304 	and.w	r3, r3, #4
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f000 8097 	beq.w	8005c48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b1e:	4b81      	ldr	r3, [pc, #516]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d10f      	bne.n	8005b4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	60bb      	str	r3, [r7, #8]
 8005b2e:	4b7d      	ldr	r3, [pc, #500]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b32:	4a7c      	ldr	r2, [pc, #496]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b38:	6413      	str	r3, [r2, #64]	; 0x40
 8005b3a:	4b7a      	ldr	r3, [pc, #488]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b42:	60bb      	str	r3, [r7, #8]
 8005b44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b46:	2301      	movs	r3, #1
 8005b48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b4a:	4b77      	ldr	r3, [pc, #476]	; (8005d28 <HAL_RCC_OscConfig+0x474>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d118      	bne.n	8005b88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b56:	4b74      	ldr	r3, [pc, #464]	; (8005d28 <HAL_RCC_OscConfig+0x474>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a73      	ldr	r2, [pc, #460]	; (8005d28 <HAL_RCC_OscConfig+0x474>)
 8005b5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b62:	f7fd fc0b 	bl	800337c <HAL_GetTick>
 8005b66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b68:	e008      	b.n	8005b7c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b6a:	f7fd fc07 	bl	800337c <HAL_GetTick>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	2b02      	cmp	r3, #2
 8005b76:	d901      	bls.n	8005b7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	e103      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b7c:	4b6a      	ldr	r3, [pc, #424]	; (8005d28 <HAL_RCC_OscConfig+0x474>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d0f0      	beq.n	8005b6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d106      	bne.n	8005b9e <HAL_RCC_OscConfig+0x2ea>
 8005b90:	4b64      	ldr	r3, [pc, #400]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b94:	4a63      	ldr	r2, [pc, #396]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005b96:	f043 0301 	orr.w	r3, r3, #1
 8005b9a:	6713      	str	r3, [r2, #112]	; 0x70
 8005b9c:	e01c      	b.n	8005bd8 <HAL_RCC_OscConfig+0x324>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	2b05      	cmp	r3, #5
 8005ba4:	d10c      	bne.n	8005bc0 <HAL_RCC_OscConfig+0x30c>
 8005ba6:	4b5f      	ldr	r3, [pc, #380]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005baa:	4a5e      	ldr	r2, [pc, #376]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bac:	f043 0304 	orr.w	r3, r3, #4
 8005bb0:	6713      	str	r3, [r2, #112]	; 0x70
 8005bb2:	4b5c      	ldr	r3, [pc, #368]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb6:	4a5b      	ldr	r2, [pc, #364]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bb8:	f043 0301 	orr.w	r3, r3, #1
 8005bbc:	6713      	str	r3, [r2, #112]	; 0x70
 8005bbe:	e00b      	b.n	8005bd8 <HAL_RCC_OscConfig+0x324>
 8005bc0:	4b58      	ldr	r3, [pc, #352]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bc4:	4a57      	ldr	r2, [pc, #348]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bc6:	f023 0301 	bic.w	r3, r3, #1
 8005bca:	6713      	str	r3, [r2, #112]	; 0x70
 8005bcc:	4b55      	ldr	r3, [pc, #340]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bd0:	4a54      	ldr	r2, [pc, #336]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005bd2:	f023 0304 	bic.w	r3, r3, #4
 8005bd6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d015      	beq.n	8005c0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005be0:	f7fd fbcc 	bl	800337c <HAL_GetTick>
 8005be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005be6:	e00a      	b.n	8005bfe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005be8:	f7fd fbc8 	bl	800337c <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d901      	bls.n	8005bfe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e0c2      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bfe:	4b49      	ldr	r3, [pc, #292]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c02:	f003 0302 	and.w	r3, r3, #2
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d0ee      	beq.n	8005be8 <HAL_RCC_OscConfig+0x334>
 8005c0a:	e014      	b.n	8005c36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c0c:	f7fd fbb6 	bl	800337c <HAL_GetTick>
 8005c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c12:	e00a      	b.n	8005c2a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c14:	f7fd fbb2 	bl	800337c <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d901      	bls.n	8005c2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e0ac      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c2a:	4b3e      	ldr	r3, [pc, #248]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c2e:	f003 0302 	and.w	r3, r3, #2
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1ee      	bne.n	8005c14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c36:	7dfb      	ldrb	r3, [r7, #23]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d105      	bne.n	8005c48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c3c:	4b39      	ldr	r3, [pc, #228]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c40:	4a38      	ldr	r2, [pc, #224]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005c42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c46:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	699b      	ldr	r3, [r3, #24]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	f000 8098 	beq.w	8005d82 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c52:	4b34      	ldr	r3, [pc, #208]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f003 030c 	and.w	r3, r3, #12
 8005c5a:	2b08      	cmp	r3, #8
 8005c5c:	d05c      	beq.n	8005d18 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	699b      	ldr	r3, [r3, #24]
 8005c62:	2b02      	cmp	r3, #2
 8005c64:	d141      	bne.n	8005cea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c66:	4b31      	ldr	r3, [pc, #196]	; (8005d2c <HAL_RCC_OscConfig+0x478>)
 8005c68:	2200      	movs	r2, #0
 8005c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c6c:	f7fd fb86 	bl	800337c <HAL_GetTick>
 8005c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c72:	e008      	b.n	8005c86 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c74:	f7fd fb82 	bl	800337c <HAL_GetTick>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d901      	bls.n	8005c86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	e07e      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c86:	4b27      	ldr	r3, [pc, #156]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d1f0      	bne.n	8005c74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	69da      	ldr	r2, [r3, #28]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	431a      	orrs	r2, r3
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca0:	019b      	lsls	r3, r3, #6
 8005ca2:	431a      	orrs	r2, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca8:	085b      	lsrs	r3, r3, #1
 8005caa:	3b01      	subs	r3, #1
 8005cac:	041b      	lsls	r3, r3, #16
 8005cae:	431a      	orrs	r2, r3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb4:	061b      	lsls	r3, r3, #24
 8005cb6:	491b      	ldr	r1, [pc, #108]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cbc:	4b1b      	ldr	r3, [pc, #108]	; (8005d2c <HAL_RCC_OscConfig+0x478>)
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc2:	f7fd fb5b 	bl	800337c <HAL_GetTick>
 8005cc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cc8:	e008      	b.n	8005cdc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cca:	f7fd fb57 	bl	800337c <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d901      	bls.n	8005cdc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e053      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cdc:	4b11      	ldr	r3, [pc, #68]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d0f0      	beq.n	8005cca <HAL_RCC_OscConfig+0x416>
 8005ce8:	e04b      	b.n	8005d82 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cea:	4b10      	ldr	r3, [pc, #64]	; (8005d2c <HAL_RCC_OscConfig+0x478>)
 8005cec:	2200      	movs	r2, #0
 8005cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cf0:	f7fd fb44 	bl	800337c <HAL_GetTick>
 8005cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cf6:	e008      	b.n	8005d0a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cf8:	f7fd fb40 	bl	800337c <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	2b02      	cmp	r3, #2
 8005d04:	d901      	bls.n	8005d0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d06:	2303      	movs	r3, #3
 8005d08:	e03c      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d0a:	4b06      	ldr	r3, [pc, #24]	; (8005d24 <HAL_RCC_OscConfig+0x470>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1f0      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x444>
 8005d16:	e034      	b.n	8005d82 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d107      	bne.n	8005d30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e02f      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
 8005d24:	40023800 	.word	0x40023800
 8005d28:	40007000 	.word	0x40007000
 8005d2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d30:	4b16      	ldr	r3, [pc, #88]	; (8005d8c <HAL_RCC_OscConfig+0x4d8>)
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	69db      	ldr	r3, [r3, #28]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d11c      	bne.n	8005d7e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d115      	bne.n	8005d7e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d58:	4013      	ands	r3, r2
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d10d      	bne.n	8005d7e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d106      	bne.n	8005d7e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d001      	beq.n	8005d82 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e000      	b.n	8005d84 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3718      	adds	r7, #24
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}
 8005d8c:	40023800 	.word	0x40023800

08005d90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d101      	bne.n	8005da4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e0cc      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005da4:	4b68      	ldr	r3, [pc, #416]	; (8005f48 <HAL_RCC_ClockConfig+0x1b8>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 030f 	and.w	r3, r3, #15
 8005dac:	683a      	ldr	r2, [r7, #0]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d90c      	bls.n	8005dcc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005db2:	4b65      	ldr	r3, [pc, #404]	; (8005f48 <HAL_RCC_ClockConfig+0x1b8>)
 8005db4:	683a      	ldr	r2, [r7, #0]
 8005db6:	b2d2      	uxtb	r2, r2
 8005db8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dba:	4b63      	ldr	r3, [pc, #396]	; (8005f48 <HAL_RCC_ClockConfig+0x1b8>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 030f 	and.w	r3, r3, #15
 8005dc2:	683a      	ldr	r2, [r7, #0]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d001      	beq.n	8005dcc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e0b8      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0302 	and.w	r3, r3, #2
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d020      	beq.n	8005e1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 0304 	and.w	r3, r3, #4
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d005      	beq.n	8005df0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005de4:	4b59      	ldr	r3, [pc, #356]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	4a58      	ldr	r2, [pc, #352]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005dea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005dee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0308 	and.w	r3, r3, #8
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d005      	beq.n	8005e08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005dfc:	4b53      	ldr	r3, [pc, #332]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	4a52      	ldr	r2, [pc, #328]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005e02:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e08:	4b50      	ldr	r3, [pc, #320]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	494d      	ldr	r1, [pc, #308]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005e16:	4313      	orrs	r3, r2
 8005e18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0301 	and.w	r3, r3, #1
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d044      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d107      	bne.n	8005e3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e2e:	4b47      	ldr	r3, [pc, #284]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d119      	bne.n	8005e6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e07f      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	2b02      	cmp	r3, #2
 8005e44:	d003      	beq.n	8005e4e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e4a:	2b03      	cmp	r3, #3
 8005e4c:	d107      	bne.n	8005e5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e4e:	4b3f      	ldr	r3, [pc, #252]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d109      	bne.n	8005e6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e06f      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e5e:	4b3b      	ldr	r3, [pc, #236]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0302 	and.w	r3, r3, #2
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d101      	bne.n	8005e6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e067      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e6e:	4b37      	ldr	r3, [pc, #220]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f023 0203 	bic.w	r2, r3, #3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	4934      	ldr	r1, [pc, #208]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e80:	f7fd fa7c 	bl	800337c <HAL_GetTick>
 8005e84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e86:	e00a      	b.n	8005e9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e88:	f7fd fa78 	bl	800337c <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d901      	bls.n	8005e9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e04f      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e9e:	4b2b      	ldr	r3, [pc, #172]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	f003 020c 	and.w	r2, r3, #12
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d1eb      	bne.n	8005e88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005eb0:	4b25      	ldr	r3, [pc, #148]	; (8005f48 <HAL_RCC_ClockConfig+0x1b8>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 030f 	and.w	r3, r3, #15
 8005eb8:	683a      	ldr	r2, [r7, #0]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d20c      	bcs.n	8005ed8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ebe:	4b22      	ldr	r3, [pc, #136]	; (8005f48 <HAL_RCC_ClockConfig+0x1b8>)
 8005ec0:	683a      	ldr	r2, [r7, #0]
 8005ec2:	b2d2      	uxtb	r2, r2
 8005ec4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ec6:	4b20      	ldr	r3, [pc, #128]	; (8005f48 <HAL_RCC_ClockConfig+0x1b8>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 030f 	and.w	r3, r3, #15
 8005ece:	683a      	ldr	r2, [r7, #0]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d001      	beq.n	8005ed8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e032      	b.n	8005f3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0304 	and.w	r3, r3, #4
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d008      	beq.n	8005ef6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ee4:	4b19      	ldr	r3, [pc, #100]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	4916      	ldr	r1, [pc, #88]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0308 	and.w	r3, r3, #8
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d009      	beq.n	8005f16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f02:	4b12      	ldr	r3, [pc, #72]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	00db      	lsls	r3, r3, #3
 8005f10:	490e      	ldr	r1, [pc, #56]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005f12:	4313      	orrs	r3, r2
 8005f14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005f16:	f000 f821 	bl	8005f5c <HAL_RCC_GetSysClockFreq>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	4b0b      	ldr	r3, [pc, #44]	; (8005f4c <HAL_RCC_ClockConfig+0x1bc>)
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	091b      	lsrs	r3, r3, #4
 8005f22:	f003 030f 	and.w	r3, r3, #15
 8005f26:	490a      	ldr	r1, [pc, #40]	; (8005f50 <HAL_RCC_ClockConfig+0x1c0>)
 8005f28:	5ccb      	ldrb	r3, [r1, r3]
 8005f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f2e:	4a09      	ldr	r2, [pc, #36]	; (8005f54 <HAL_RCC_ClockConfig+0x1c4>)
 8005f30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f32:	4b09      	ldr	r3, [pc, #36]	; (8005f58 <HAL_RCC_ClockConfig+0x1c8>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7fd f9dc 	bl	80032f4 <HAL_InitTick>

  return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3710      	adds	r7, #16
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	40023c00 	.word	0x40023c00
 8005f4c:	40023800 	.word	0x40023800
 8005f50:	08007d44 	.word	0x08007d44
 8005f54:	200005c0 	.word	0x200005c0
 8005f58:	200005c4 	.word	0x200005c4

08005f5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f60:	b090      	sub	sp, #64	; 0x40
 8005f62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f64:	2300      	movs	r3, #0
 8005f66:	637b      	str	r3, [r7, #52]	; 0x34
 8005f68:	2300      	movs	r3, #0
 8005f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005f70:	2300      	movs	r3, #0
 8005f72:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f74:	4b59      	ldr	r3, [pc, #356]	; (80060dc <HAL_RCC_GetSysClockFreq+0x180>)
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	f003 030c 	and.w	r3, r3, #12
 8005f7c:	2b08      	cmp	r3, #8
 8005f7e:	d00d      	beq.n	8005f9c <HAL_RCC_GetSysClockFreq+0x40>
 8005f80:	2b08      	cmp	r3, #8
 8005f82:	f200 80a1 	bhi.w	80060c8 <HAL_RCC_GetSysClockFreq+0x16c>
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d002      	beq.n	8005f90 <HAL_RCC_GetSysClockFreq+0x34>
 8005f8a:	2b04      	cmp	r3, #4
 8005f8c:	d003      	beq.n	8005f96 <HAL_RCC_GetSysClockFreq+0x3a>
 8005f8e:	e09b      	b.n	80060c8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f90:	4b53      	ldr	r3, [pc, #332]	; (80060e0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005f92:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005f94:	e09b      	b.n	80060ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f96:	4b53      	ldr	r3, [pc, #332]	; (80060e4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005f98:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005f9a:	e098      	b.n	80060ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f9c:	4b4f      	ldr	r3, [pc, #316]	; (80060dc <HAL_RCC_GetSysClockFreq+0x180>)
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fa4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fa6:	4b4d      	ldr	r3, [pc, #308]	; (80060dc <HAL_RCC_GetSysClockFreq+0x180>)
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d028      	beq.n	8006004 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fb2:	4b4a      	ldr	r3, [pc, #296]	; (80060dc <HAL_RCC_GetSysClockFreq+0x180>)
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	099b      	lsrs	r3, r3, #6
 8005fb8:	2200      	movs	r2, #0
 8005fba:	623b      	str	r3, [r7, #32]
 8005fbc:	627a      	str	r2, [r7, #36]	; 0x24
 8005fbe:	6a3b      	ldr	r3, [r7, #32]
 8005fc0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005fc4:	2100      	movs	r1, #0
 8005fc6:	4b47      	ldr	r3, [pc, #284]	; (80060e4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005fc8:	fb03 f201 	mul.w	r2, r3, r1
 8005fcc:	2300      	movs	r3, #0
 8005fce:	fb00 f303 	mul.w	r3, r0, r3
 8005fd2:	4413      	add	r3, r2
 8005fd4:	4a43      	ldr	r2, [pc, #268]	; (80060e4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005fd6:	fba0 1202 	umull	r1, r2, r0, r2
 8005fda:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005fdc:	460a      	mov	r2, r1
 8005fde:	62ba      	str	r2, [r7, #40]	; 0x28
 8005fe0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fe2:	4413      	add	r3, r2
 8005fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fe6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fe8:	2200      	movs	r2, #0
 8005fea:	61bb      	str	r3, [r7, #24]
 8005fec:	61fa      	str	r2, [r7, #28]
 8005fee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ff2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005ff6:	f7fa fcad 	bl	8000954 <__aeabi_uldivmod>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	4613      	mov	r3, r2
 8006000:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006002:	e053      	b.n	80060ac <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006004:	4b35      	ldr	r3, [pc, #212]	; (80060dc <HAL_RCC_GetSysClockFreq+0x180>)
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	099b      	lsrs	r3, r3, #6
 800600a:	2200      	movs	r2, #0
 800600c:	613b      	str	r3, [r7, #16]
 800600e:	617a      	str	r2, [r7, #20]
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006016:	f04f 0b00 	mov.w	fp, #0
 800601a:	4652      	mov	r2, sl
 800601c:	465b      	mov	r3, fp
 800601e:	f04f 0000 	mov.w	r0, #0
 8006022:	f04f 0100 	mov.w	r1, #0
 8006026:	0159      	lsls	r1, r3, #5
 8006028:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800602c:	0150      	lsls	r0, r2, #5
 800602e:	4602      	mov	r2, r0
 8006030:	460b      	mov	r3, r1
 8006032:	ebb2 080a 	subs.w	r8, r2, sl
 8006036:	eb63 090b 	sbc.w	r9, r3, fp
 800603a:	f04f 0200 	mov.w	r2, #0
 800603e:	f04f 0300 	mov.w	r3, #0
 8006042:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006046:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800604a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800604e:	ebb2 0408 	subs.w	r4, r2, r8
 8006052:	eb63 0509 	sbc.w	r5, r3, r9
 8006056:	f04f 0200 	mov.w	r2, #0
 800605a:	f04f 0300 	mov.w	r3, #0
 800605e:	00eb      	lsls	r3, r5, #3
 8006060:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006064:	00e2      	lsls	r2, r4, #3
 8006066:	4614      	mov	r4, r2
 8006068:	461d      	mov	r5, r3
 800606a:	eb14 030a 	adds.w	r3, r4, sl
 800606e:	603b      	str	r3, [r7, #0]
 8006070:	eb45 030b 	adc.w	r3, r5, fp
 8006074:	607b      	str	r3, [r7, #4]
 8006076:	f04f 0200 	mov.w	r2, #0
 800607a:	f04f 0300 	mov.w	r3, #0
 800607e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006082:	4629      	mov	r1, r5
 8006084:	028b      	lsls	r3, r1, #10
 8006086:	4621      	mov	r1, r4
 8006088:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800608c:	4621      	mov	r1, r4
 800608e:	028a      	lsls	r2, r1, #10
 8006090:	4610      	mov	r0, r2
 8006092:	4619      	mov	r1, r3
 8006094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006096:	2200      	movs	r2, #0
 8006098:	60bb      	str	r3, [r7, #8]
 800609a:	60fa      	str	r2, [r7, #12]
 800609c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060a0:	f7fa fc58 	bl	8000954 <__aeabi_uldivmod>
 80060a4:	4602      	mov	r2, r0
 80060a6:	460b      	mov	r3, r1
 80060a8:	4613      	mov	r3, r2
 80060aa:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80060ac:	4b0b      	ldr	r3, [pc, #44]	; (80060dc <HAL_RCC_GetSysClockFreq+0x180>)
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	0c1b      	lsrs	r3, r3, #16
 80060b2:	f003 0303 	and.w	r3, r3, #3
 80060b6:	3301      	adds	r3, #1
 80060b8:	005b      	lsls	r3, r3, #1
 80060ba:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80060bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80060be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80060c6:	e002      	b.n	80060ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060c8:	4b05      	ldr	r3, [pc, #20]	; (80060e0 <HAL_RCC_GetSysClockFreq+0x184>)
 80060ca:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80060cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3740      	adds	r7, #64	; 0x40
 80060d4:	46bd      	mov	sp, r7
 80060d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060da:	bf00      	nop
 80060dc:	40023800 	.word	0x40023800
 80060e0:	00f42400 	.word	0x00f42400
 80060e4:	017d7840 	.word	0x017d7840

080060e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060e8:	b480      	push	{r7}
 80060ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060ec:	4b03      	ldr	r3, [pc, #12]	; (80060fc <HAL_RCC_GetHCLKFreq+0x14>)
 80060ee:	681b      	ldr	r3, [r3, #0]
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	200005c0 	.word	0x200005c0

08006100 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006104:	f7ff fff0 	bl	80060e8 <HAL_RCC_GetHCLKFreq>
 8006108:	4602      	mov	r2, r0
 800610a:	4b05      	ldr	r3, [pc, #20]	; (8006120 <HAL_RCC_GetPCLK1Freq+0x20>)
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	0a9b      	lsrs	r3, r3, #10
 8006110:	f003 0307 	and.w	r3, r3, #7
 8006114:	4903      	ldr	r1, [pc, #12]	; (8006124 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006116:	5ccb      	ldrb	r3, [r1, r3]
 8006118:	fa22 f303 	lsr.w	r3, r2, r3
}
 800611c:	4618      	mov	r0, r3
 800611e:	bd80      	pop	{r7, pc}
 8006120:	40023800 	.word	0x40023800
 8006124:	08007d54 	.word	0x08007d54

08006128 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b082      	sub	sp, #8
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d101      	bne.n	800613a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e056      	b.n	80061e8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006146:	b2db      	uxtb	r3, r3
 8006148:	2b00      	cmp	r3, #0
 800614a:	d106      	bne.n	800615a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f7fc ff07 	bl	8002f68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2202      	movs	r2, #2
 800615e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006170:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	685a      	ldr	r2, [r3, #4]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	431a      	orrs	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	431a      	orrs	r2, r3
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	431a      	orrs	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	695b      	ldr	r3, [r3, #20]
 800618c:	431a      	orrs	r2, r3
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	699b      	ldr	r3, [r3, #24]
 8006192:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006196:	431a      	orrs	r2, r3
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	69db      	ldr	r3, [r3, #28]
 800619c:	431a      	orrs	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	ea42 0103 	orr.w	r1, r2, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	430a      	orrs	r2, r1
 80061b0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	699b      	ldr	r3, [r3, #24]
 80061b6:	0c1b      	lsrs	r3, r3, #16
 80061b8:	f003 0104 	and.w	r1, r3, #4
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	430a      	orrs	r2, r1
 80061c6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	69da      	ldr	r2, [r3, #28]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061d6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3708      	adds	r7, #8
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b088      	sub	sp, #32
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	603b      	str	r3, [r7, #0]
 80061fc:	4613      	mov	r3, r2
 80061fe:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006200:	2300      	movs	r3, #0
 8006202:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800620a:	2b01      	cmp	r3, #1
 800620c:	d101      	bne.n	8006212 <HAL_SPI_Transmit+0x22>
 800620e:	2302      	movs	r3, #2
 8006210:	e11e      	b.n	8006450 <HAL_SPI_Transmit+0x260>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2201      	movs	r2, #1
 8006216:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800621a:	f7fd f8af 	bl	800337c <HAL_GetTick>
 800621e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006220:	88fb      	ldrh	r3, [r7, #6]
 8006222:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800622a:	b2db      	uxtb	r3, r3
 800622c:	2b01      	cmp	r3, #1
 800622e:	d002      	beq.n	8006236 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006230:	2302      	movs	r3, #2
 8006232:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006234:	e103      	b.n	800643e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d002      	beq.n	8006242 <HAL_SPI_Transmit+0x52>
 800623c:	88fb      	ldrh	r3, [r7, #6]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d102      	bne.n	8006248 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006246:	e0fa      	b.n	800643e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2203      	movs	r2, #3
 800624c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2200      	movs	r2, #0
 8006254:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	68ba      	ldr	r2, [r7, #8]
 800625a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	88fa      	ldrh	r2, [r7, #6]
 8006260:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	88fa      	ldrh	r2, [r7, #6]
 8006266:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2200      	movs	r2, #0
 800626c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2200      	movs	r2, #0
 8006278:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800628e:	d107      	bne.n	80062a0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800629e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062aa:	2b40      	cmp	r3, #64	; 0x40
 80062ac:	d007      	beq.n	80062be <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	68db      	ldr	r3, [r3, #12]
 80062c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062c6:	d14b      	bne.n	8006360 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d002      	beq.n	80062d6 <HAL_SPI_Transmit+0xe6>
 80062d0:	8afb      	ldrh	r3, [r7, #22]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d13e      	bne.n	8006354 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062da:	881a      	ldrh	r2, [r3, #0]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062e6:	1c9a      	adds	r2, r3, #2
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	3b01      	subs	r3, #1
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80062fa:	e02b      	b.n	8006354 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	f003 0302 	and.w	r3, r3, #2
 8006306:	2b02      	cmp	r3, #2
 8006308:	d112      	bne.n	8006330 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800630e:	881a      	ldrh	r2, [r3, #0]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800631a:	1c9a      	adds	r2, r3, #2
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006324:	b29b      	uxth	r3, r3
 8006326:	3b01      	subs	r3, #1
 8006328:	b29a      	uxth	r2, r3
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	86da      	strh	r2, [r3, #54]	; 0x36
 800632e:	e011      	b.n	8006354 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006330:	f7fd f824 	bl	800337c <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	683a      	ldr	r2, [r7, #0]
 800633c:	429a      	cmp	r2, r3
 800633e:	d803      	bhi.n	8006348 <HAL_SPI_Transmit+0x158>
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006346:	d102      	bne.n	800634e <HAL_SPI_Transmit+0x15e>
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d102      	bne.n	8006354 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006352:	e074      	b.n	800643e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006358:	b29b      	uxth	r3, r3
 800635a:	2b00      	cmp	r3, #0
 800635c:	d1ce      	bne.n	80062fc <HAL_SPI_Transmit+0x10c>
 800635e:	e04c      	b.n	80063fa <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d002      	beq.n	800636e <HAL_SPI_Transmit+0x17e>
 8006368:	8afb      	ldrh	r3, [r7, #22]
 800636a:	2b01      	cmp	r3, #1
 800636c:	d140      	bne.n	80063f0 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	330c      	adds	r3, #12
 8006378:	7812      	ldrb	r2, [r2, #0]
 800637a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006380:	1c5a      	adds	r2, r3, #1
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800638a:	b29b      	uxth	r3, r3
 800638c:	3b01      	subs	r3, #1
 800638e:	b29a      	uxth	r2, r3
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006394:	e02c      	b.n	80063f0 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f003 0302 	and.w	r3, r3, #2
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	d113      	bne.n	80063cc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	330c      	adds	r3, #12
 80063ae:	7812      	ldrb	r2, [r2, #0]
 80063b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b6:	1c5a      	adds	r2, r3, #1
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	3b01      	subs	r3, #1
 80063c4:	b29a      	uxth	r2, r3
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	86da      	strh	r2, [r3, #54]	; 0x36
 80063ca:	e011      	b.n	80063f0 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063cc:	f7fc ffd6 	bl	800337c <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	683a      	ldr	r2, [r7, #0]
 80063d8:	429a      	cmp	r2, r3
 80063da:	d803      	bhi.n	80063e4 <HAL_SPI_Transmit+0x1f4>
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e2:	d102      	bne.n	80063ea <HAL_SPI_Transmit+0x1fa>
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d102      	bne.n	80063f0 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	77fb      	strb	r3, [r7, #31]
          goto error;
 80063ee:	e026      	b.n	800643e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1cd      	bne.n	8006396 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063fa:	69ba      	ldr	r2, [r7, #24]
 80063fc:	6839      	ldr	r1, [r7, #0]
 80063fe:	68f8      	ldr	r0, [r7, #12]
 8006400:	f000 f894 	bl	800652c <SPI_EndRxTxTransaction>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d002      	beq.n	8006410 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2220      	movs	r2, #32
 800640e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d10a      	bne.n	800642e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006418:	2300      	movs	r3, #0
 800641a:	613b      	str	r3, [r7, #16]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	613b      	str	r3, [r7, #16]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	613b      	str	r3, [r7, #16]
 800642c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006432:	2b00      	cmp	r3, #0
 8006434:	d002      	beq.n	800643c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	77fb      	strb	r3, [r7, #31]
 800643a:	e000      	b.n	800643e <HAL_SPI_Transmit+0x24e>
  }

error:
 800643c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2201      	movs	r2, #1
 8006442:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800644e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006450:	4618      	mov	r0, r3
 8006452:	3720      	adds	r7, #32
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}

08006458 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	60b9      	str	r1, [r7, #8]
 8006462:	603b      	str	r3, [r7, #0]
 8006464:	4613      	mov	r3, r2
 8006466:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006468:	e04c      	b.n	8006504 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006470:	d048      	beq.n	8006504 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006472:	f7fc ff83 	bl	800337c <HAL_GetTick>
 8006476:	4602      	mov	r2, r0
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	683a      	ldr	r2, [r7, #0]
 800647e:	429a      	cmp	r2, r3
 8006480:	d902      	bls.n	8006488 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d13d      	bne.n	8006504 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	685a      	ldr	r2, [r3, #4]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006496:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064a0:	d111      	bne.n	80064c6 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064aa:	d004      	beq.n	80064b6 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064b4:	d107      	bne.n	80064c6 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064c4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064ce:	d10f      	bne.n	80064f0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064de:	601a      	str	r2, [r3, #0]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064ee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2200      	movs	r2, #0
 80064fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006500:	2303      	movs	r3, #3
 8006502:	e00f      	b.n	8006524 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	689a      	ldr	r2, [r3, #8]
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	4013      	ands	r3, r2
 800650e:	68ba      	ldr	r2, [r7, #8]
 8006510:	429a      	cmp	r2, r3
 8006512:	bf0c      	ite	eq
 8006514:	2301      	moveq	r3, #1
 8006516:	2300      	movne	r3, #0
 8006518:	b2db      	uxtb	r3, r3
 800651a:	461a      	mov	r2, r3
 800651c:	79fb      	ldrb	r3, [r7, #7]
 800651e:	429a      	cmp	r2, r3
 8006520:	d1a3      	bne.n	800646a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006522:	2300      	movs	r3, #0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3710      	adds	r7, #16
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b088      	sub	sp, #32
 8006530:	af02      	add	r7, sp, #8
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006538:	4b1b      	ldr	r3, [pc, #108]	; (80065a8 <SPI_EndRxTxTransaction+0x7c>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a1b      	ldr	r2, [pc, #108]	; (80065ac <SPI_EndRxTxTransaction+0x80>)
 800653e:	fba2 2303 	umull	r2, r3, r2, r3
 8006542:	0d5b      	lsrs	r3, r3, #21
 8006544:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006548:	fb02 f303 	mul.w	r3, r2, r3
 800654c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006556:	d112      	bne.n	800657e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	9300      	str	r3, [sp, #0]
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	2200      	movs	r2, #0
 8006560:	2180      	movs	r1, #128	; 0x80
 8006562:	68f8      	ldr	r0, [r7, #12]
 8006564:	f7ff ff78 	bl	8006458 <SPI_WaitFlagStateUntilTimeout>
 8006568:	4603      	mov	r3, r0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d016      	beq.n	800659c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006572:	f043 0220 	orr.w	r2, r3, #32
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800657a:	2303      	movs	r3, #3
 800657c:	e00f      	b.n	800659e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d00a      	beq.n	800659a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	3b01      	subs	r3, #1
 8006588:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006594:	2b80      	cmp	r3, #128	; 0x80
 8006596:	d0f2      	beq.n	800657e <SPI_EndRxTxTransaction+0x52>
 8006598:	e000      	b.n	800659c <SPI_EndRxTxTransaction+0x70>
        break;
 800659a:	bf00      	nop
  }

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3718      	adds	r7, #24
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	200005c0 	.word	0x200005c0
 80065ac:	165e9f81 	.word	0x165e9f81

080065b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d101      	bne.n	80065c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	e01d      	b.n	80065fe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d106      	bne.n	80065dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f7fc fd8a 	bl	80030f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2202      	movs	r2, #2
 80065e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	3304      	adds	r3, #4
 80065ec:	4619      	mov	r1, r3
 80065ee:	4610      	mov	r0, r2
 80065f0:	f000 fc04 	bl	8006dfc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065fc:	2300      	movs	r3, #0
}
 80065fe:	4618      	mov	r0, r3
 8006600:	3708      	adds	r7, #8
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}

08006606 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006606:	b480      	push	{r7}
 8006608:	b085      	sub	sp, #20
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2202      	movs	r2, #2
 8006612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f003 0307 	and.w	r3, r3, #7
 8006620:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2b06      	cmp	r3, #6
 8006626:	d007      	beq.n	8006638 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f042 0201 	orr.w	r2, r2, #1
 8006636:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3714      	adds	r7, #20
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr

0800664e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800664e:	b480      	push	{r7}
 8006650:	b085      	sub	sp, #20
 8006652:	af00      	add	r7, sp, #0
 8006654:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	68da      	ldr	r2, [r3, #12]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f042 0201 	orr.w	r2, r2, #1
 8006664:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	f003 0307 	and.w	r3, r3, #7
 8006670:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2b06      	cmp	r3, #6
 8006676:	d007      	beq.n	8006688 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f042 0201 	orr.w	r2, r2, #1
 8006686:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	3714      	adds	r7, #20
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr

08006696 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b082      	sub	sp, #8
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d101      	bne.n	80066a8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e01d      	b.n	80066e4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066ae:	b2db      	uxtb	r3, r3
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d106      	bne.n	80066c2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f000 f815 	bl	80066ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2202      	movs	r2, #2
 80066c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	3304      	adds	r3, #4
 80066d2:	4619      	mov	r1, r3
 80066d4:	4610      	mov	r0, r2
 80066d6:	f000 fb91 	bl	8006dfc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2201      	movs	r2, #1
 80066de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066e2:	2300      	movs	r3, #0
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	3708      	adds	r7, #8
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b084      	sub	sp, #16
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	2201      	movs	r2, #1
 8006710:	6839      	ldr	r1, [r7, #0]
 8006712:	4618      	mov	r0, r3
 8006714:	f000 fe18 	bl	8007348 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a10      	ldr	r2, [pc, #64]	; (8006760 <HAL_TIM_PWM_Start+0x60>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d107      	bne.n	8006732 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006730:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	f003 0307 	and.w	r3, r3, #7
 800673c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2b06      	cmp	r3, #6
 8006742:	d007      	beq.n	8006754 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f042 0201 	orr.w	r2, r2, #1
 8006752:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	3710      	adds	r7, #16
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}
 800675e:	bf00      	nop
 8006760:	40010000 	.word	0x40010000

08006764 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b086      	sub	sp, #24
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d101      	bne.n	8006778 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e083      	b.n	8006880 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800677e:	b2db      	uxtb	r3, r3
 8006780:	2b00      	cmp	r3, #0
 8006782:	d106      	bne.n	8006792 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f7fc fc33 	bl	8002ff8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2202      	movs	r2, #2
 8006796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	6812      	ldr	r2, [r2, #0]
 80067a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067a8:	f023 0307 	bic.w	r3, r3, #7
 80067ac:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	3304      	adds	r3, #4
 80067b6:	4619      	mov	r1, r3
 80067b8:	4610      	mov	r0, r2
 80067ba:	f000 fb1f 	bl	8006dfc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	6a1b      	ldr	r3, [r3, #32]
 80067d4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	697a      	ldr	r2, [r7, #20]
 80067dc:	4313      	orrs	r3, r2
 80067de:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067e6:	f023 0303 	bic.w	r3, r3, #3
 80067ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	689a      	ldr	r2, [r3, #8]
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	699b      	ldr	r3, [r3, #24]
 80067f4:	021b      	lsls	r3, r3, #8
 80067f6:	4313      	orrs	r3, r2
 80067f8:	693a      	ldr	r2, [r7, #16]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006804:	f023 030c 	bic.w	r3, r3, #12
 8006808:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006810:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006814:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	68da      	ldr	r2, [r3, #12]
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	69db      	ldr	r3, [r3, #28]
 800681e:	021b      	lsls	r3, r3, #8
 8006820:	4313      	orrs	r3, r2
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	4313      	orrs	r3, r2
 8006826:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	691b      	ldr	r3, [r3, #16]
 800682c:	011a      	lsls	r2, r3, #4
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	6a1b      	ldr	r3, [r3, #32]
 8006832:	031b      	lsls	r3, r3, #12
 8006834:	4313      	orrs	r3, r2
 8006836:	693a      	ldr	r2, [r7, #16]
 8006838:	4313      	orrs	r3, r2
 800683a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006842:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800684a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	685a      	ldr	r2, [r3, #4]
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	695b      	ldr	r3, [r3, #20]
 8006854:	011b      	lsls	r3, r3, #4
 8006856:	4313      	orrs	r3, r2
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	4313      	orrs	r3, r2
 800685c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	697a      	ldr	r2, [r7, #20]
 8006864:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2201      	movs	r2, #1
 800687a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800687e:	2300      	movs	r3, #0
}
 8006880:	4618      	mov	r0, r3
 8006882:	3718      	adds	r7, #24
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}

08006888 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b082      	sub	sp, #8
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	691b      	ldr	r3, [r3, #16]
 8006896:	f003 0302 	and.w	r3, r3, #2
 800689a:	2b02      	cmp	r3, #2
 800689c:	d122      	bne.n	80068e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	f003 0302 	and.w	r3, r3, #2
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	d11b      	bne.n	80068e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f06f 0202 	mvn.w	r2, #2
 80068b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2201      	movs	r2, #1
 80068ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	f003 0303 	and.w	r3, r3, #3
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d003      	beq.n	80068d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f000 fa78 	bl	8006dc0 <HAL_TIM_IC_CaptureCallback>
 80068d0:	e005      	b.n	80068de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f000 fa6a 	bl	8006dac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f000 fa7b 	bl	8006dd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2200      	movs	r2, #0
 80068e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	691b      	ldr	r3, [r3, #16]
 80068ea:	f003 0304 	and.w	r3, r3, #4
 80068ee:	2b04      	cmp	r3, #4
 80068f0:	d122      	bne.n	8006938 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	68db      	ldr	r3, [r3, #12]
 80068f8:	f003 0304 	and.w	r3, r3, #4
 80068fc:	2b04      	cmp	r3, #4
 80068fe:	d11b      	bne.n	8006938 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f06f 0204 	mvn.w	r2, #4
 8006908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2202      	movs	r2, #2
 800690e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	699b      	ldr	r3, [r3, #24]
 8006916:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800691a:	2b00      	cmp	r3, #0
 800691c:	d003      	beq.n	8006926 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 fa4e 	bl	8006dc0 <HAL_TIM_IC_CaptureCallback>
 8006924:	e005      	b.n	8006932 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 fa40 	bl	8006dac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 fa51 	bl	8006dd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	691b      	ldr	r3, [r3, #16]
 800693e:	f003 0308 	and.w	r3, r3, #8
 8006942:	2b08      	cmp	r3, #8
 8006944:	d122      	bne.n	800698c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	68db      	ldr	r3, [r3, #12]
 800694c:	f003 0308 	and.w	r3, r3, #8
 8006950:	2b08      	cmp	r3, #8
 8006952:	d11b      	bne.n	800698c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f06f 0208 	mvn.w	r2, #8
 800695c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2204      	movs	r2, #4
 8006962:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	69db      	ldr	r3, [r3, #28]
 800696a:	f003 0303 	and.w	r3, r3, #3
 800696e:	2b00      	cmp	r3, #0
 8006970:	d003      	beq.n	800697a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 fa24 	bl	8006dc0 <HAL_TIM_IC_CaptureCallback>
 8006978:	e005      	b.n	8006986 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 fa16 	bl	8006dac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 fa27 	bl	8006dd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	691b      	ldr	r3, [r3, #16]
 8006992:	f003 0310 	and.w	r3, r3, #16
 8006996:	2b10      	cmp	r3, #16
 8006998:	d122      	bne.n	80069e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	f003 0310 	and.w	r3, r3, #16
 80069a4:	2b10      	cmp	r3, #16
 80069a6:	d11b      	bne.n	80069e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f06f 0210 	mvn.w	r2, #16
 80069b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2208      	movs	r2, #8
 80069b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d003      	beq.n	80069ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f9fa 	bl	8006dc0 <HAL_TIM_IC_CaptureCallback>
 80069cc:	e005      	b.n	80069da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 f9ec 	bl	8006dac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 f9fd 	bl	8006dd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	f003 0301 	and.w	r3, r3, #1
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d10e      	bne.n	8006a0c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	f003 0301 	and.w	r3, r3, #1
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d107      	bne.n	8006a0c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f06f 0201 	mvn.w	r2, #1
 8006a04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f7fa fee0 	bl	80017cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a16:	2b80      	cmp	r3, #128	; 0x80
 8006a18:	d10e      	bne.n	8006a38 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a24:	2b80      	cmp	r3, #128	; 0x80
 8006a26:	d107      	bne.n	8006a38 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f000 fd26 	bl	8007484 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	691b      	ldr	r3, [r3, #16]
 8006a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a42:	2b40      	cmp	r3, #64	; 0x40
 8006a44:	d10e      	bne.n	8006a64 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a50:	2b40      	cmp	r3, #64	; 0x40
 8006a52:	d107      	bne.n	8006a64 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f000 f9c2 	bl	8006de8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	691b      	ldr	r3, [r3, #16]
 8006a6a:	f003 0320 	and.w	r3, r3, #32
 8006a6e:	2b20      	cmp	r3, #32
 8006a70:	d10e      	bne.n	8006a90 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	f003 0320 	and.w	r3, r3, #32
 8006a7c:	2b20      	cmp	r3, #32
 8006a7e:	d107      	bne.n	8006a90 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f06f 0220 	mvn.w	r2, #32
 8006a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 fcf0 	bl	8007470 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a90:	bf00      	nop
 8006a92:	3708      	adds	r7, #8
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}

08006a98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d101      	bne.n	8006ab2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006aae:	2302      	movs	r3, #2
 8006ab0:	e0b4      	b.n	8006c1c <HAL_TIM_PWM_ConfigChannel+0x184>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2202      	movs	r2, #2
 8006abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2b0c      	cmp	r3, #12
 8006ac6:	f200 809f 	bhi.w	8006c08 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006aca:	a201      	add	r2, pc, #4	; (adr r2, 8006ad0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad0:	08006b05 	.word	0x08006b05
 8006ad4:	08006c09 	.word	0x08006c09
 8006ad8:	08006c09 	.word	0x08006c09
 8006adc:	08006c09 	.word	0x08006c09
 8006ae0:	08006b45 	.word	0x08006b45
 8006ae4:	08006c09 	.word	0x08006c09
 8006ae8:	08006c09 	.word	0x08006c09
 8006aec:	08006c09 	.word	0x08006c09
 8006af0:	08006b87 	.word	0x08006b87
 8006af4:	08006c09 	.word	0x08006c09
 8006af8:	08006c09 	.word	0x08006c09
 8006afc:	08006c09 	.word	0x08006c09
 8006b00:	08006bc7 	.word	0x08006bc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	68b9      	ldr	r1, [r7, #8]
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f000 f9f6 	bl	8006efc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	699a      	ldr	r2, [r3, #24]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f042 0208 	orr.w	r2, r2, #8
 8006b1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	699a      	ldr	r2, [r3, #24]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f022 0204 	bic.w	r2, r2, #4
 8006b2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	6999      	ldr	r1, [r3, #24]
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	691a      	ldr	r2, [r3, #16]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	430a      	orrs	r2, r1
 8006b40:	619a      	str	r2, [r3, #24]
      break;
 8006b42:	e062      	b.n	8006c0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68b9      	ldr	r1, [r7, #8]
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f000 fa3c 	bl	8006fc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	699a      	ldr	r2, [r3, #24]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	699a      	ldr	r2, [r3, #24]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	6999      	ldr	r1, [r3, #24]
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	691b      	ldr	r3, [r3, #16]
 8006b7a:	021a      	lsls	r2, r3, #8
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	430a      	orrs	r2, r1
 8006b82:	619a      	str	r2, [r3, #24]
      break;
 8006b84:	e041      	b.n	8006c0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	68b9      	ldr	r1, [r7, #8]
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f000 fa87 	bl	80070a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	69da      	ldr	r2, [r3, #28]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f042 0208 	orr.w	r2, r2, #8
 8006ba0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	69da      	ldr	r2, [r3, #28]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f022 0204 	bic.w	r2, r2, #4
 8006bb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	69d9      	ldr	r1, [r3, #28]
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	691a      	ldr	r2, [r3, #16]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	430a      	orrs	r2, r1
 8006bc2:	61da      	str	r2, [r3, #28]
      break;
 8006bc4:	e021      	b.n	8006c0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	68b9      	ldr	r1, [r7, #8]
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f000 fad1 	bl	8007174 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	69da      	ldr	r2, [r3, #28]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006be0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	69da      	ldr	r2, [r3, #28]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bf0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	69d9      	ldr	r1, [r3, #28]
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	691b      	ldr	r3, [r3, #16]
 8006bfc:	021a      	lsls	r2, r3, #8
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	430a      	orrs	r2, r1
 8006c04:	61da      	str	r2, [r3, #28]
      break;
 8006c06:	e000      	b.n	8006c0a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006c08:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c1a:	2300      	movs	r3, #0
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3710      	adds	r7, #16
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}

08006c24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b084      	sub	sp, #16
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d101      	bne.n	8006c3c <HAL_TIM_ConfigClockSource+0x18>
 8006c38:	2302      	movs	r3, #2
 8006c3a:	e0b3      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x180>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2202      	movs	r2, #2
 8006c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c5a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c62:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c74:	d03e      	beq.n	8006cf4 <HAL_TIM_ConfigClockSource+0xd0>
 8006c76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c7a:	f200 8087 	bhi.w	8006d8c <HAL_TIM_ConfigClockSource+0x168>
 8006c7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c82:	f000 8085 	beq.w	8006d90 <HAL_TIM_ConfigClockSource+0x16c>
 8006c86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c8a:	d87f      	bhi.n	8006d8c <HAL_TIM_ConfigClockSource+0x168>
 8006c8c:	2b70      	cmp	r3, #112	; 0x70
 8006c8e:	d01a      	beq.n	8006cc6 <HAL_TIM_ConfigClockSource+0xa2>
 8006c90:	2b70      	cmp	r3, #112	; 0x70
 8006c92:	d87b      	bhi.n	8006d8c <HAL_TIM_ConfigClockSource+0x168>
 8006c94:	2b60      	cmp	r3, #96	; 0x60
 8006c96:	d050      	beq.n	8006d3a <HAL_TIM_ConfigClockSource+0x116>
 8006c98:	2b60      	cmp	r3, #96	; 0x60
 8006c9a:	d877      	bhi.n	8006d8c <HAL_TIM_ConfigClockSource+0x168>
 8006c9c:	2b50      	cmp	r3, #80	; 0x50
 8006c9e:	d03c      	beq.n	8006d1a <HAL_TIM_ConfigClockSource+0xf6>
 8006ca0:	2b50      	cmp	r3, #80	; 0x50
 8006ca2:	d873      	bhi.n	8006d8c <HAL_TIM_ConfigClockSource+0x168>
 8006ca4:	2b40      	cmp	r3, #64	; 0x40
 8006ca6:	d058      	beq.n	8006d5a <HAL_TIM_ConfigClockSource+0x136>
 8006ca8:	2b40      	cmp	r3, #64	; 0x40
 8006caa:	d86f      	bhi.n	8006d8c <HAL_TIM_ConfigClockSource+0x168>
 8006cac:	2b30      	cmp	r3, #48	; 0x30
 8006cae:	d064      	beq.n	8006d7a <HAL_TIM_ConfigClockSource+0x156>
 8006cb0:	2b30      	cmp	r3, #48	; 0x30
 8006cb2:	d86b      	bhi.n	8006d8c <HAL_TIM_ConfigClockSource+0x168>
 8006cb4:	2b20      	cmp	r3, #32
 8006cb6:	d060      	beq.n	8006d7a <HAL_TIM_ConfigClockSource+0x156>
 8006cb8:	2b20      	cmp	r3, #32
 8006cba:	d867      	bhi.n	8006d8c <HAL_TIM_ConfigClockSource+0x168>
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d05c      	beq.n	8006d7a <HAL_TIM_ConfigClockSource+0x156>
 8006cc0:	2b10      	cmp	r3, #16
 8006cc2:	d05a      	beq.n	8006d7a <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006cc4:	e062      	b.n	8006d8c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6818      	ldr	r0, [r3, #0]
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	6899      	ldr	r1, [r3, #8]
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	685a      	ldr	r2, [r3, #4]
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	f000 fb17 	bl	8007308 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	689b      	ldr	r3, [r3, #8]
 8006ce0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006ce8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	609a      	str	r2, [r3, #8]
      break;
 8006cf2:	e04e      	b.n	8006d92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6818      	ldr	r0, [r3, #0]
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	6899      	ldr	r1, [r3, #8]
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	685a      	ldr	r2, [r3, #4]
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	68db      	ldr	r3, [r3, #12]
 8006d04:	f000 fb00 	bl	8007308 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	689a      	ldr	r2, [r3, #8]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d16:	609a      	str	r2, [r3, #8]
      break;
 8006d18:	e03b      	b.n	8006d92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6818      	ldr	r0, [r3, #0]
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	6859      	ldr	r1, [r3, #4]
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	461a      	mov	r2, r3
 8006d28:	f000 fa74 	bl	8007214 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2150      	movs	r1, #80	; 0x50
 8006d32:	4618      	mov	r0, r3
 8006d34:	f000 facd 	bl	80072d2 <TIM_ITRx_SetConfig>
      break;
 8006d38:	e02b      	b.n	8006d92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6818      	ldr	r0, [r3, #0]
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	6859      	ldr	r1, [r3, #4]
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	68db      	ldr	r3, [r3, #12]
 8006d46:	461a      	mov	r2, r3
 8006d48:	f000 fa93 	bl	8007272 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2160      	movs	r1, #96	; 0x60
 8006d52:	4618      	mov	r0, r3
 8006d54:	f000 fabd 	bl	80072d2 <TIM_ITRx_SetConfig>
      break;
 8006d58:	e01b      	b.n	8006d92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6818      	ldr	r0, [r3, #0]
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	6859      	ldr	r1, [r3, #4]
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	461a      	mov	r2, r3
 8006d68:	f000 fa54 	bl	8007214 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2140      	movs	r1, #64	; 0x40
 8006d72:	4618      	mov	r0, r3
 8006d74:	f000 faad 	bl	80072d2 <TIM_ITRx_SetConfig>
      break;
 8006d78:	e00b      	b.n	8006d92 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4619      	mov	r1, r3
 8006d84:	4610      	mov	r0, r2
 8006d86:	f000 faa4 	bl	80072d2 <TIM_ITRx_SetConfig>
      break;
 8006d8a:	e002      	b.n	8006d92 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006d8c:	bf00      	nop
 8006d8e:	e000      	b.n	8006d92 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006d90:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2201      	movs	r2, #1
 8006d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006da2:	2300      	movs	r3, #0
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3710      	adds	r7, #16
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}

08006dac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006dc8:	bf00      	nop
 8006dca:	370c      	adds	r7, #12
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr

08006dd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ddc:	bf00      	nop
 8006dde:	370c      	adds	r7, #12
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr

08006de8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006df0:	bf00      	nop
 8006df2:	370c      	adds	r7, #12
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b085      	sub	sp, #20
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	4a34      	ldr	r2, [pc, #208]	; (8006ee0 <TIM_Base_SetConfig+0xe4>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d00f      	beq.n	8006e34 <TIM_Base_SetConfig+0x38>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e1a:	d00b      	beq.n	8006e34 <TIM_Base_SetConfig+0x38>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	4a31      	ldr	r2, [pc, #196]	; (8006ee4 <TIM_Base_SetConfig+0xe8>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d007      	beq.n	8006e34 <TIM_Base_SetConfig+0x38>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4a30      	ldr	r2, [pc, #192]	; (8006ee8 <TIM_Base_SetConfig+0xec>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d003      	beq.n	8006e34 <TIM_Base_SetConfig+0x38>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	4a2f      	ldr	r2, [pc, #188]	; (8006eec <TIM_Base_SetConfig+0xf0>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d108      	bne.n	8006e46 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	68fa      	ldr	r2, [r7, #12]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	4a25      	ldr	r2, [pc, #148]	; (8006ee0 <TIM_Base_SetConfig+0xe4>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d01b      	beq.n	8006e86 <TIM_Base_SetConfig+0x8a>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e54:	d017      	beq.n	8006e86 <TIM_Base_SetConfig+0x8a>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	4a22      	ldr	r2, [pc, #136]	; (8006ee4 <TIM_Base_SetConfig+0xe8>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d013      	beq.n	8006e86 <TIM_Base_SetConfig+0x8a>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	4a21      	ldr	r2, [pc, #132]	; (8006ee8 <TIM_Base_SetConfig+0xec>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d00f      	beq.n	8006e86 <TIM_Base_SetConfig+0x8a>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a20      	ldr	r2, [pc, #128]	; (8006eec <TIM_Base_SetConfig+0xf0>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d00b      	beq.n	8006e86 <TIM_Base_SetConfig+0x8a>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4a1f      	ldr	r2, [pc, #124]	; (8006ef0 <TIM_Base_SetConfig+0xf4>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d007      	beq.n	8006e86 <TIM_Base_SetConfig+0x8a>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a1e      	ldr	r2, [pc, #120]	; (8006ef4 <TIM_Base_SetConfig+0xf8>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d003      	beq.n	8006e86 <TIM_Base_SetConfig+0x8a>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a1d      	ldr	r2, [pc, #116]	; (8006ef8 <TIM_Base_SetConfig+0xfc>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d108      	bne.n	8006e98 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	68db      	ldr	r3, [r3, #12]
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	695b      	ldr	r3, [r3, #20]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	68fa      	ldr	r2, [r7, #12]
 8006eaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	689a      	ldr	r2, [r3, #8]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a08      	ldr	r2, [pc, #32]	; (8006ee0 <TIM_Base_SetConfig+0xe4>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d103      	bne.n	8006ecc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	691a      	ldr	r2, [r3, #16]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	615a      	str	r2, [r3, #20]
}
 8006ed2:	bf00      	nop
 8006ed4:	3714      	adds	r7, #20
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr
 8006ede:	bf00      	nop
 8006ee0:	40010000 	.word	0x40010000
 8006ee4:	40000400 	.word	0x40000400
 8006ee8:	40000800 	.word	0x40000800
 8006eec:	40000c00 	.word	0x40000c00
 8006ef0:	40014000 	.word	0x40014000
 8006ef4:	40014400 	.word	0x40014400
 8006ef8:	40014800 	.word	0x40014800

08006efc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b087      	sub	sp, #28
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6a1b      	ldr	r3, [r3, #32]
 8006f0a:	f023 0201 	bic.w	r2, r3, #1
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6a1b      	ldr	r3, [r3, #32]
 8006f16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	699b      	ldr	r3, [r3, #24]
 8006f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f023 0303 	bic.w	r3, r3, #3
 8006f32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68fa      	ldr	r2, [r7, #12]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	f023 0302 	bic.w	r3, r3, #2
 8006f44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	697a      	ldr	r2, [r7, #20]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	4a1c      	ldr	r2, [pc, #112]	; (8006fc4 <TIM_OC1_SetConfig+0xc8>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d10c      	bne.n	8006f72 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	f023 0308 	bic.w	r3, r3, #8
 8006f5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	697a      	ldr	r2, [r7, #20]
 8006f66:	4313      	orrs	r3, r2
 8006f68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	f023 0304 	bic.w	r3, r3, #4
 8006f70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4a13      	ldr	r2, [pc, #76]	; (8006fc4 <TIM_OC1_SetConfig+0xc8>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d111      	bne.n	8006f9e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	695b      	ldr	r3, [r3, #20]
 8006f8e:	693a      	ldr	r2, [r7, #16]
 8006f90:	4313      	orrs	r3, r2
 8006f92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	699b      	ldr	r3, [r3, #24]
 8006f98:	693a      	ldr	r2, [r7, #16]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	693a      	ldr	r2, [r7, #16]
 8006fa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	68fa      	ldr	r2, [r7, #12]
 8006fa8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	685a      	ldr	r2, [r3, #4]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	697a      	ldr	r2, [r7, #20]
 8006fb6:	621a      	str	r2, [r3, #32]
}
 8006fb8:	bf00      	nop
 8006fba:	371c      	adds	r7, #28
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr
 8006fc4:	40010000 	.word	0x40010000

08006fc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b087      	sub	sp, #28
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a1b      	ldr	r3, [r3, #32]
 8006fd6:	f023 0210 	bic.w	r2, r3, #16
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a1b      	ldr	r3, [r3, #32]
 8006fe2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	699b      	ldr	r3, [r3, #24]
 8006fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	021b      	lsls	r3, r3, #8
 8007006:	68fa      	ldr	r2, [r7, #12]
 8007008:	4313      	orrs	r3, r2
 800700a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	f023 0320 	bic.w	r3, r3, #32
 8007012:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	011b      	lsls	r3, r3, #4
 800701a:	697a      	ldr	r2, [r7, #20]
 800701c:	4313      	orrs	r3, r2
 800701e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a1e      	ldr	r2, [pc, #120]	; (800709c <TIM_OC2_SetConfig+0xd4>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d10d      	bne.n	8007044 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800702e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	011b      	lsls	r3, r3, #4
 8007036:	697a      	ldr	r2, [r7, #20]
 8007038:	4313      	orrs	r3, r2
 800703a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007042:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a15      	ldr	r2, [pc, #84]	; (800709c <TIM_OC2_SetConfig+0xd4>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d113      	bne.n	8007074 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007052:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800705a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	695b      	ldr	r3, [r3, #20]
 8007060:	009b      	lsls	r3, r3, #2
 8007062:	693a      	ldr	r2, [r7, #16]
 8007064:	4313      	orrs	r3, r2
 8007066:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	699b      	ldr	r3, [r3, #24]
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	693a      	ldr	r2, [r7, #16]
 8007070:	4313      	orrs	r3, r2
 8007072:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	693a      	ldr	r2, [r7, #16]
 8007078:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	685a      	ldr	r2, [r3, #4]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	697a      	ldr	r2, [r7, #20]
 800708c:	621a      	str	r2, [r3, #32]
}
 800708e:	bf00      	nop
 8007090:	371c      	adds	r7, #28
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop
 800709c:	40010000 	.word	0x40010000

080070a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b087      	sub	sp, #28
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6a1b      	ldr	r3, [r3, #32]
 80070ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	69db      	ldr	r3, [r3, #28]
 80070c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f023 0303 	bic.w	r3, r3, #3
 80070d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	68fa      	ldr	r2, [r7, #12]
 80070de:	4313      	orrs	r3, r2
 80070e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	021b      	lsls	r3, r3, #8
 80070f0:	697a      	ldr	r2, [r7, #20]
 80070f2:	4313      	orrs	r3, r2
 80070f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a1d      	ldr	r2, [pc, #116]	; (8007170 <TIM_OC3_SetConfig+0xd0>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d10d      	bne.n	800711a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007104:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	021b      	lsls	r3, r3, #8
 800710c:	697a      	ldr	r2, [r7, #20]
 800710e:	4313      	orrs	r3, r2
 8007110:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007118:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4a14      	ldr	r2, [pc, #80]	; (8007170 <TIM_OC3_SetConfig+0xd0>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d113      	bne.n	800714a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	695b      	ldr	r3, [r3, #20]
 8007136:	011b      	lsls	r3, r3, #4
 8007138:	693a      	ldr	r2, [r7, #16]
 800713a:	4313      	orrs	r3, r2
 800713c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	699b      	ldr	r3, [r3, #24]
 8007142:	011b      	lsls	r3, r3, #4
 8007144:	693a      	ldr	r2, [r7, #16]
 8007146:	4313      	orrs	r3, r2
 8007148:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	693a      	ldr	r2, [r7, #16]
 800714e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	68fa      	ldr	r2, [r7, #12]
 8007154:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	685a      	ldr	r2, [r3, #4]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	697a      	ldr	r2, [r7, #20]
 8007162:	621a      	str	r2, [r3, #32]
}
 8007164:	bf00      	nop
 8007166:	371c      	adds	r7, #28
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr
 8007170:	40010000 	.word	0x40010000

08007174 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007174:	b480      	push	{r7}
 8007176:	b087      	sub	sp, #28
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6a1b      	ldr	r3, [r3, #32]
 8007182:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a1b      	ldr	r3, [r3, #32]
 800718e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	69db      	ldr	r3, [r3, #28]
 800719a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	021b      	lsls	r3, r3, #8
 80071b2:	68fa      	ldr	r2, [r7, #12]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80071be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	031b      	lsls	r3, r3, #12
 80071c6:	693a      	ldr	r2, [r7, #16]
 80071c8:	4313      	orrs	r3, r2
 80071ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	4a10      	ldr	r2, [pc, #64]	; (8007210 <TIM_OC4_SetConfig+0x9c>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d109      	bne.n	80071e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	695b      	ldr	r3, [r3, #20]
 80071e0:	019b      	lsls	r3, r3, #6
 80071e2:	697a      	ldr	r2, [r7, #20]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	697a      	ldr	r2, [r7, #20]
 80071ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	685a      	ldr	r2, [r3, #4]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	693a      	ldr	r2, [r7, #16]
 8007200:	621a      	str	r2, [r3, #32]
}
 8007202:	bf00      	nop
 8007204:	371c      	adds	r7, #28
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	40010000 	.word	0x40010000

08007214 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007214:	b480      	push	{r7}
 8007216:	b087      	sub	sp, #28
 8007218:	af00      	add	r7, sp, #0
 800721a:	60f8      	str	r0, [r7, #12]
 800721c:	60b9      	str	r1, [r7, #8]
 800721e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	6a1b      	ldr	r3, [r3, #32]
 8007224:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6a1b      	ldr	r3, [r3, #32]
 800722a:	f023 0201 	bic.w	r2, r3, #1
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	699b      	ldr	r3, [r3, #24]
 8007236:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800723e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	011b      	lsls	r3, r3, #4
 8007244:	693a      	ldr	r2, [r7, #16]
 8007246:	4313      	orrs	r3, r2
 8007248:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	f023 030a 	bic.w	r3, r3, #10
 8007250:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007252:	697a      	ldr	r2, [r7, #20]
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	4313      	orrs	r3, r2
 8007258:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	697a      	ldr	r2, [r7, #20]
 8007264:	621a      	str	r2, [r3, #32]
}
 8007266:	bf00      	nop
 8007268:	371c      	adds	r7, #28
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr

08007272 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007272:	b480      	push	{r7}
 8007274:	b087      	sub	sp, #28
 8007276:	af00      	add	r7, sp, #0
 8007278:	60f8      	str	r0, [r7, #12]
 800727a:	60b9      	str	r1, [r7, #8]
 800727c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	6a1b      	ldr	r3, [r3, #32]
 8007282:	f023 0210 	bic.w	r2, r3, #16
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	699b      	ldr	r3, [r3, #24]
 800728e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6a1b      	ldr	r3, [r3, #32]
 8007294:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800729c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	031b      	lsls	r3, r3, #12
 80072a2:	697a      	ldr	r2, [r7, #20]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80072ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	011b      	lsls	r3, r3, #4
 80072b4:	693a      	ldr	r2, [r7, #16]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	697a      	ldr	r2, [r7, #20]
 80072be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	693a      	ldr	r2, [r7, #16]
 80072c4:	621a      	str	r2, [r3, #32]
}
 80072c6:	bf00      	nop
 80072c8:	371c      	adds	r7, #28
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr

080072d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80072d2:	b480      	push	{r7}
 80072d4:	b085      	sub	sp, #20
 80072d6:	af00      	add	r7, sp, #0
 80072d8:	6078      	str	r0, [r7, #4]
 80072da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80072ea:	683a      	ldr	r2, [r7, #0]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	f043 0307 	orr.w	r3, r3, #7
 80072f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	68fa      	ldr	r2, [r7, #12]
 80072fa:	609a      	str	r2, [r3, #8]
}
 80072fc:	bf00      	nop
 80072fe:	3714      	adds	r7, #20
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr

08007308 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007308:	b480      	push	{r7}
 800730a:	b087      	sub	sp, #28
 800730c:	af00      	add	r7, sp, #0
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	607a      	str	r2, [r7, #4]
 8007314:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007322:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	021a      	lsls	r2, r3, #8
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	431a      	orrs	r2, r3
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	4313      	orrs	r3, r2
 8007330:	697a      	ldr	r2, [r7, #20]
 8007332:	4313      	orrs	r3, r2
 8007334:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	697a      	ldr	r2, [r7, #20]
 800733a:	609a      	str	r2, [r3, #8]
}
 800733c:	bf00      	nop
 800733e:	371c      	adds	r7, #28
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007348:	b480      	push	{r7}
 800734a:	b087      	sub	sp, #28
 800734c:	af00      	add	r7, sp, #0
 800734e:	60f8      	str	r0, [r7, #12]
 8007350:	60b9      	str	r1, [r7, #8]
 8007352:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	f003 031f 	and.w	r3, r3, #31
 800735a:	2201      	movs	r2, #1
 800735c:	fa02 f303 	lsl.w	r3, r2, r3
 8007360:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	6a1a      	ldr	r2, [r3, #32]
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	43db      	mvns	r3, r3
 800736a:	401a      	ands	r2, r3
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6a1a      	ldr	r2, [r3, #32]
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	f003 031f 	and.w	r3, r3, #31
 800737a:	6879      	ldr	r1, [r7, #4]
 800737c:	fa01 f303 	lsl.w	r3, r1, r3
 8007380:	431a      	orrs	r2, r3
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	621a      	str	r2, [r3, #32]
}
 8007386:	bf00      	nop
 8007388:	371c      	adds	r7, #28
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr
	...

08007394 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d101      	bne.n	80073ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073a8:	2302      	movs	r3, #2
 80073aa:	e050      	b.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2202      	movs	r2, #2
 80073b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	4313      	orrs	r3, r2
 80073dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	68fa      	ldr	r2, [r7, #12]
 80073e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a1c      	ldr	r2, [pc, #112]	; (800745c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d018      	beq.n	8007422 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073f8:	d013      	beq.n	8007422 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a18      	ldr	r2, [pc, #96]	; (8007460 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d00e      	beq.n	8007422 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a16      	ldr	r2, [pc, #88]	; (8007464 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d009      	beq.n	8007422 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a15      	ldr	r2, [pc, #84]	; (8007468 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d004      	beq.n	8007422 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a13      	ldr	r2, [pc, #76]	; (800746c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d10c      	bne.n	800743c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007428:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	68ba      	ldr	r2, [r7, #8]
 8007430:	4313      	orrs	r3, r2
 8007432:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68ba      	ldr	r2, [r7, #8]
 800743a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3714      	adds	r7, #20
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr
 800745a:	bf00      	nop
 800745c:	40010000 	.word	0x40010000
 8007460:	40000400 	.word	0x40000400
 8007464:	40000800 	.word	0x40000800
 8007468:	40000c00 	.word	0x40000c00
 800746c:	40014000 	.word	0x40014000

08007470 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007478:	bf00      	nop
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr

08007484 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800748c:	bf00      	nop
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <arm_sin_f32>:
 8007498:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8007514 <arm_sin_f32+0x7c>
 800749c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80074a0:	ee20 7a07 	vmul.f32	s14, s0, s14
 80074a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074a8:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80074ac:	d42c      	bmi.n	8007508 <arm_sin_f32+0x70>
 80074ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80074b2:	eddf 6a19 	vldr	s13, [pc, #100]	; 8007518 <arm_sin_f32+0x80>
 80074b6:	4a19      	ldr	r2, [pc, #100]	; (800751c <arm_sin_f32+0x84>)
 80074b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80074bc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80074c0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80074c4:	eef4 7ae6 	vcmpe.f32	s15, s13
 80074c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074cc:	bfa8      	it	ge
 80074ce:	ee77 7ae6 	vsubge.f32	s15, s15, s13
 80074d2:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 80074d6:	ee17 3a10 	vmov	r3, s14
 80074da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074de:	ee07 3a10 	vmov	s14, r3
 80074e2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80074e6:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80074ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80074ee:	edd1 6a01 	vldr	s13, [r1, #4]
 80074f2:	ee30 7a67 	vsub.f32	s14, s0, s15
 80074f6:	ed91 0a00 	vldr	s0, [r1]
 80074fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80074fe:	ee27 0a00 	vmul.f32	s0, s14, s0
 8007502:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007506:	4770      	bx	lr
 8007508:	ee17 3a90 	vmov	r3, s15
 800750c:	3b01      	subs	r3, #1
 800750e:	ee07 3a90 	vmov	s15, r3
 8007512:	e7cc      	b.n	80074ae <arm_sin_f32+0x16>
 8007514:	3e22f983 	.word	0x3e22f983
 8007518:	44000000 	.word	0x44000000
 800751c:	08007d64 	.word	0x08007d64

08007520 <__libc_init_array>:
 8007520:	b570      	push	{r4, r5, r6, lr}
 8007522:	4d0d      	ldr	r5, [pc, #52]	; (8007558 <__libc_init_array+0x38>)
 8007524:	4c0d      	ldr	r4, [pc, #52]	; (800755c <__libc_init_array+0x3c>)
 8007526:	1b64      	subs	r4, r4, r5
 8007528:	10a4      	asrs	r4, r4, #2
 800752a:	2600      	movs	r6, #0
 800752c:	42a6      	cmp	r6, r4
 800752e:	d109      	bne.n	8007544 <__libc_init_array+0x24>
 8007530:	4d0b      	ldr	r5, [pc, #44]	; (8007560 <__libc_init_array+0x40>)
 8007532:	4c0c      	ldr	r4, [pc, #48]	; (8007564 <__libc_init_array+0x44>)
 8007534:	f000 f820 	bl	8007578 <_init>
 8007538:	1b64      	subs	r4, r4, r5
 800753a:	10a4      	asrs	r4, r4, #2
 800753c:	2600      	movs	r6, #0
 800753e:	42a6      	cmp	r6, r4
 8007540:	d105      	bne.n	800754e <__libc_init_array+0x2e>
 8007542:	bd70      	pop	{r4, r5, r6, pc}
 8007544:	f855 3b04 	ldr.w	r3, [r5], #4
 8007548:	4798      	blx	r3
 800754a:	3601      	adds	r6, #1
 800754c:	e7ee      	b.n	800752c <__libc_init_array+0xc>
 800754e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007552:	4798      	blx	r3
 8007554:	3601      	adds	r6, #1
 8007556:	e7f2      	b.n	800753e <__libc_init_array+0x1e>
 8007558:	08008570 	.word	0x08008570
 800755c:	08008570 	.word	0x08008570
 8007560:	08008570 	.word	0x08008570
 8007564:	08008574 	.word	0x08008574

08007568 <memset>:
 8007568:	4402      	add	r2, r0
 800756a:	4603      	mov	r3, r0
 800756c:	4293      	cmp	r3, r2
 800756e:	d100      	bne.n	8007572 <memset+0xa>
 8007570:	4770      	bx	lr
 8007572:	f803 1b01 	strb.w	r1, [r3], #1
 8007576:	e7f9      	b.n	800756c <memset+0x4>

08007578 <_init>:
 8007578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800757a:	bf00      	nop
 800757c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800757e:	bc08      	pop	{r3}
 8007580:	469e      	mov	lr, r3
 8007582:	4770      	bx	lr

08007584 <_fini>:
 8007584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007586:	bf00      	nop
 8007588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800758a:	bc08      	pop	{r3}
 800758c:	469e      	mov	lr, r3
 800758e:	4770      	bx	lr
