[Normal]
_vlog_std_v2001=m5_pvlg, Verilog.TASKLSVlog, 0, True
[synthesis-type]
tool=Synplify
[STRATEGY-LIST]
Normal=True, 1590369127
[TOUCHED-REPORT]
Design.tt4File=1590627752
