Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 14:24:44 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/square8/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src1_reg[0]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src1_reg[0]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

src0_
src1_
src2_
src3_
src4_
src5_
src6_
src7_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   75          inf        0.000                      0                   75           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.750ns  (logic 4.645ns (53.079%)  route 4.106ns (46.921%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src3_reg[1]/Q
                         net (fo=5, routed)           0.965     1.278    compressor/chain0_1/lut6_2_inst2/I0
    SLICE_X1Y61                                                       r  compressor/chain0_1/lut6_2_inst2/LUT6/I0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.212     1.490 r  compressor/chain0_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.490    compressor/chain0_1/prop[2]
    SLICE_X1Y61                                                       r  compressor/chain0_1/carry4_inst0/S[2]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.791 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.791    compressor/chain0_1/carryout[3]
    SLICE_X1Y62                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.950 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=6, routed)           0.827     2.776    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X1Y59                                                       r  compressor/chain1_1/lut6_2_inst2/LUT5/I1
    SLICE_X1Y59          LUT5 (Prop_lut5_I1_O)        0.226     3.002 r  compressor/chain1_1/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     3.002    compressor/chain1_1/lut6_2_inst2_n_0
    SLICE_X1Y59                                                       r  compressor/chain1_1/carry4_inst0/DI[2]
    SLICE_X1Y59          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     3.293 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.976     4.269    compressor/chain2_0/lut6_2_inst6_0[3]
    SLICE_X0Y57                                                       r  compressor/chain2_0/lut4_prop5/I0
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.234     4.503 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.503    compressor/chain2_0/prop[5]
    SLICE_X0Y57                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.980 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.339     6.319    dst9_OBUF[0]
    U12                                                               r  dst9_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.432     8.750 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.750    dst9[0]
    U12                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.668ns  (logic 4.438ns (51.199%)  route 4.230ns (48.801%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src3_reg[1]/Q
                         net (fo=5, routed)           0.965     1.278    compressor/chain0_1/lut6_2_inst2/I0
    SLICE_X1Y61                                                       r  compressor/chain0_1/lut6_2_inst2/LUT6/I0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.212     1.490 r  compressor/chain0_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.490    compressor/chain0_1/prop[2]
    SLICE_X1Y61                                                       r  compressor/chain0_1/carry4_inst0/S[2]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.791 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.791    compressor/chain0_1/carryout[3]
    SLICE_X1Y62                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.950 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=6, routed)           0.827     2.776    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X1Y59                                                       r  compressor/chain1_1/lut6_2_inst2/LUT5/I1
    SLICE_X1Y59          LUT5 (Prop_lut5_I1_O)        0.226     3.002 r  compressor/chain1_1/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     3.002    compressor/chain1_1/lut6_2_inst2_n_0
    SLICE_X1Y59                                                       r  compressor/chain1_1/carry4_inst0/DI[2]
    SLICE_X1Y59          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     3.293 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.976     4.269    compressor/chain2_0/lut6_2_inst6_0[3]
    SLICE_X0Y57                                                       r  compressor/chain2_0/lut4_prop5/I0
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.234     4.503 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.503    compressor/chain2_0/prop[5]
    SLICE_X0Y57                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.915 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           1.463     6.378    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.290     8.668 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.668    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.556ns  (logic 4.588ns (53.620%)  route 3.968ns (46.380%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src3_reg[1]/Q
                         net (fo=5, routed)           0.965     1.278    compressor/chain0_1/lut6_2_inst2/I0
    SLICE_X1Y61                                                       r  compressor/chain0_1/lut6_2_inst2/LUT6/I0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.212     1.490 r  compressor/chain0_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.490    compressor/chain0_1/prop[2]
    SLICE_X1Y61                                                       r  compressor/chain0_1/carry4_inst0/S[2]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.791 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.791    compressor/chain0_1/carryout[3]
    SLICE_X1Y62                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.950 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=6, routed)           0.827     2.776    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X1Y59                                                       r  compressor/chain1_1/lut6_2_inst2/LUT5/I1
    SLICE_X1Y59          LUT5 (Prop_lut5_I1_O)        0.226     3.002 r  compressor/chain1_1/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     3.002    compressor/chain1_1/lut6_2_inst2_n_0
    SLICE_X1Y59                                                       r  compressor/chain1_1/carry4_inst0/DI[2]
    SLICE_X1Y59          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     3.293 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.976     4.269    compressor/chain2_0/lut6_2_inst6_0[3]
    SLICE_X0Y57                                                       r  compressor/chain2_0/lut4_prop5/I0
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.234     4.503 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.503    compressor/chain2_0/prop[5]
    SLICE_X0Y57                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.935 r  compressor/chain2_0/carry4_inst1/O[2]
                         net (fo=1, routed)           1.201     6.136    dst8_OBUF[0]
    V12                                                               r  dst8_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.420     8.556 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.556    dst8[0]
    V12                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 4.514ns (53.757%)  route 3.883ns (46.243%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src1_reg[2]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[2]/Q
                         net (fo=5, routed)           0.879     1.220    compressor/chain0_1/lut6_2_inst0/I0
    SLICE_X1Y61                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.097     1.317 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.317    compressor/chain0_1/prop[0]
    SLICE_X1Y61                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.504 r  compressor/chain0_1/carry4_inst0/O[0]
                         net (fo=6, routed)           0.831     2.335    compressor/chain1_0/src1[1]
    SLICE_X0Y58                                                       r  compressor/chain1_0/lut5_prop1/I3
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.224     2.559 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.559    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X0Y58                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.036 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.978     4.014    compressor/chain2_0/lut6_2_inst2/I0
    SLICE_X0Y56                                                       r  compressor/chain2_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y56          LUT6 (Prop_lut6_I0_O)        0.234     4.248 r  compressor/chain2_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.248    compressor/chain2_0/prop[2]
    SLICE_X0Y56                                                       r  compressor/chain2_0/carry4_inst0/S[2]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.549 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.549    compressor/chain2_0/carryout[3]
    SLICE_X0Y57                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.779 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=1, routed)           1.195     5.974    dst7_OBUF[0]
    V10                                                               r  dst7_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.423     8.398 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.398    dst7[0]
    V10                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.313ns  (logic 4.432ns (53.316%)  route 3.881ns (46.684%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src1_reg[2]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[2]/Q
                         net (fo=5, routed)           0.879     1.220    compressor/chain0_1/lut6_2_inst0/I0
    SLICE_X1Y61                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.097     1.317 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.317    compressor/chain0_1/prop[0]
    SLICE_X1Y61                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.504 r  compressor/chain0_1/carry4_inst0/O[0]
                         net (fo=6, routed)           0.831     2.335    compressor/chain1_0/src1[1]
    SLICE_X0Y58                                                       r  compressor/chain1_0/lut5_prop1/I3
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.224     2.559 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.559    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X0Y58                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.036 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.978     4.014    compressor/chain2_0/lut6_2_inst2/I0
    SLICE_X0Y56                                                       r  compressor/chain2_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y56          LUT6 (Prop_lut6_I0_O)        0.234     4.248 r  compressor/chain2_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.248    compressor/chain2_0/prop[2]
    SLICE_X0Y56                                                       r  compressor/chain2_0/carry4_inst0/S[2]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.549 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.549    compressor/chain2_0/carryout[3]
    SLICE_X0Y57                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.708 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=1, routed)           1.193     5.901    dst6_OBUF[0]
    V11                                                               r  dst6_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.412     8.313 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.313    dst6[0]
    V11                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 4.263ns (52.205%)  route 3.903ns (47.795%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src1_reg[2]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[2]/Q
                         net (fo=5, routed)           0.879     1.220    compressor/chain0_1/lut6_2_inst0/I0
    SLICE_X1Y61                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.097     1.317 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.317    compressor/chain0_1/prop[0]
    SLICE_X1Y61                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.504 r  compressor/chain0_1/carry4_inst0/O[0]
                         net (fo=6, routed)           0.831     2.335    compressor/chain1_0/src1[1]
    SLICE_X0Y58                                                       r  compressor/chain1_0/lut5_prop1/I3
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.224     2.559 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.559    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X0Y58                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.036 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.978     4.014    compressor/chain2_0/lut6_2_inst2/I0
    SLICE_X0Y56                                                       r  compressor/chain2_0/lut6_2_inst2/LUT5/I0
    SLICE_X0Y56          LUT5 (Prop_lut5_I0_O)        0.240     4.254 r  compressor/chain2_0/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     4.254    compressor/chain2_0/gene[2]
    SLICE_X0Y56                                                       r  compressor/chain2_0/carry4_inst0/DI[2]
    SLICE_X0Y56          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     4.545 r  compressor/chain2_0/carry4_inst0/O[3]
                         net (fo=1, routed)           1.214     5.760    dst5_OBUF[0]
    U14                                                               r  dst5_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.406     8.165 r  dst5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.165    dst5[0]
    U14                                                               r  dst5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.030ns  (logic 4.153ns (51.712%)  route 3.878ns (48.288%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src1_reg[2]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[2]/Q
                         net (fo=5, routed)           0.879     1.220    compressor/chain0_1/lut6_2_inst0/I0
    SLICE_X1Y61                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.097     1.317 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.317    compressor/chain0_1/prop[0]
    SLICE_X1Y61                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.504 r  compressor/chain0_1/carry4_inst0/O[0]
                         net (fo=6, routed)           0.831     2.335    compressor/chain1_0/src1[1]
    SLICE_X0Y58                                                       r  compressor/chain1_0/lut5_prop1/I3
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.224     2.559 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.559    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X0Y58                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.036 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.978     4.014    compressor/chain2_0/lut6_2_inst2/I0
    SLICE_X0Y56                                                       r  compressor/chain2_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y56          LUT6 (Prop_lut6_I0_O)        0.234     4.248 r  compressor/chain2_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.248    compressor/chain2_0/prop[2]
    SLICE_X0Y56                                                       r  compressor/chain2_0/carry4_inst0/S[2]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.437 r  compressor/chain2_0/carry4_inst0/O[2]
                         net (fo=1, routed)           1.189     5.627    dst4_OBUF[0]
    V14                                                               r  dst4_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.404     8.030 r  dst4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.030    dst4[0]
    V14                                                               r  dst4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.925ns  (logic 4.215ns (53.190%)  route 3.710ns (46.810%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src1_reg[2]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[2]/Q
                         net (fo=5, routed)           0.879     1.220    compressor/chain0_1/lut6_2_inst0/I0
    SLICE_X1Y61                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.097     1.317 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.317    compressor/chain0_1/prop[0]
    SLICE_X1Y61                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.504 r  compressor/chain0_1/carry4_inst0/O[0]
                         net (fo=6, routed)           0.831     2.335    compressor/chain1_0/src1[1]
    SLICE_X0Y58                                                       r  compressor/chain1_0/lut5_prop1/I3
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.224     2.559 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.559    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X0Y58                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.991 r  compressor/chain1_0/carry4_inst0/O[2]
                         net (fo=2, routed)           0.696     3.687    compressor/chain2_0/dst[0]
    SLICE_X0Y56                                                       r  compressor/chain2_0/lut2_prop0/I0
    SLICE_X0Y56          LUT2 (Prop_lut2_I0_O)        0.230     3.917 r  compressor/chain2_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     3.917    compressor/chain2_0/prop[0]
    SLICE_X0Y56                                                       r  compressor/chain2_0/carry4_inst0/S[0]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.220 r  compressor/chain2_0/carry4_inst0/O[1]
                         net (fo=1, routed)           1.304     5.524    dst3_OBUF[0]
    T13                                                               r  dst3_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.401     7.925 r  dst3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.925    dst3[0]
    T13                                                               r  dst3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.095ns (52.265%)  route 3.740ns (47.735%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src1_reg[2]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[2]/Q
                         net (fo=5, routed)           0.879     1.220    compressor/chain0_1/lut6_2_inst0/I0
    SLICE_X1Y61                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.097     1.317 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.317    compressor/chain0_1/prop[0]
    SLICE_X1Y61                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.504 r  compressor/chain0_1/carry4_inst0/O[0]
                         net (fo=6, routed)           0.831     2.335    compressor/chain1_0/src1[1]
    SLICE_X0Y58                                                       r  compressor/chain1_0/lut5_prop1/I3
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.224     2.559 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.559    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X0Y58                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.991 r  compressor/chain1_0/carry4_inst0/O[2]
                         net (fo=2, routed)           0.696     3.687    compressor/chain2_0/dst[0]
    SLICE_X0Y56                                                       r  compressor/chain2_0/lut2_prop0/I0
    SLICE_X0Y56          LUT2 (Prop_lut2_I0_O)        0.230     3.917 r  compressor/chain2_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     3.917    compressor/chain2_0/prop[0]
    SLICE_X0Y56                                                       r  compressor/chain2_0/carry4_inst0/S[0]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.104 r  compressor/chain2_0/carry4_inst0/O[0]
                         net (fo=1, routed)           1.334     5.438    dst2_OBUF[0]
    U13                                                               r  dst2_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.397     7.835 r  dst2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.835    dst2[0]
    U13                                                               r  dst2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.603ns  (logic 3.439ns (52.087%)  route 3.164ns (47.913%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src1_reg[2]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[2]/Q
                         net (fo=5, routed)           0.879     1.220    compressor/chain0_1/lut6_2_inst0/I0
    SLICE_X1Y61                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.097     1.317 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.317    compressor/chain0_1/prop[0]
    SLICE_X1Y61                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.504 r  compressor/chain0_1/carry4_inst0/O[0]
                         net (fo=6, routed)           0.831     2.335    compressor/chain1_0/src1[1]
    SLICE_X0Y58                                                       r  compressor/chain1_0/lut5_prop1/I3
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.224     2.559 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.559    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X0Y58                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     2.728 r  compressor/chain1_0/carry4_inst0/O[1]
                         net (fo=1, routed)           1.454     4.182    dst1_OBUF[0]
    T10                                                               r  dst1_OBUF[0]_inst/I
    T10                  OBUF (Prop_obuf_I_O)         2.421     6.603 r  dst1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.603    dst1[0]
    T10                                                               r  dst1[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.165%)  route 0.117ns (47.835%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  src7_reg[6]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[6]/Q
                         net (fo=7, routed)           0.117     0.245    src7[6]
    SLICE_X1Y57          FDRE                                         r  src7_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.181%)  route 0.122ns (48.819%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[2]/Q
                         net (fo=5, routed)           0.122     0.250    src3[2]
    SLICE_X0Y60          FDRE                                         r  src3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.593%)  route 0.125ns (49.407%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[4]/Q
                         net (fo=5, routed)           0.125     0.253    src7[4]
    SLICE_X0Y62          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.508%)  route 0.113ns (44.492%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src5_reg[5]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[5]/Q
                         net (fo=5, routed)           0.113     0.254    src5[5]
    SLICE_X1Y61          FDRE                                         r  src5_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.428%)  route 0.118ns (45.572%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  src5_reg[3]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[3]/Q
                         net (fo=5, routed)           0.118     0.259    src5[3]
    SLICE_X0Y62          FDRE                                         r  src5_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.807%)  route 0.134ns (51.193%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[5]/Q
                         net (fo=5, routed)           0.134     0.262    src1[5]
    SLICE_X0Y61          FDRE                                         r  src1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.720%)  route 0.121ns (46.280%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[5]/Q
                         net (fo=5, routed)           0.121     0.262    src0[5]
    SLICE_X1Y58          FDRE                                         r  src0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.142%)  route 0.138ns (51.858%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src1_reg[6]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[6]/Q
                         net (fo=5, routed)           0.138     0.266    src1[6]
    SLICE_X1Y61          FDRE                                         r  src1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.891%)  route 0.126ns (47.109%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  src4_reg[3]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[3]/Q
                         net (fo=5, routed)           0.126     0.267    src4[3]
    SLICE_X3Y59          FDRE                                         r  src4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.967%)  route 0.139ns (52.033%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.139     0.267    src7[3]
    SLICE_X0Y62          FDRE                                         r  src7_reg[4]/D
  -------------------------------------------------------------------    -------------------





