Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Jun 11 12:18:43 2021
| Host         : seba-HP-ProBook-450-G6 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file fpga_control_sets_placed.rpt
| Design       : fpga
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   114 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             194 |           55 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              68 |           25 |
| Yes          | No                    | No                     |             637 |          168 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             203 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                    Enable Signal                                                                                   |                                                                              Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                           |                1 |              2 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system_wrapper_inst/system_i/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                                            |                3 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                      | system_wrapper_inst/system_i/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system_wrapper_inst/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              7 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[111]_i_2_n_0                                                                                                                                                 | axil_reg_inst/slv_mem[111]_i_1_n_0                                                                                                                                        |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/pre_wstrb_reg[3]_2                                                                                                                                             | axil_reg_inst/slv_mem[127]_i_1_n_0                                                                                                                                        |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[87]_i_2_n_0                                                                                                                                                  | axil_reg_inst/slv_mem[87]_i_1_n_0                                                                                                                                         |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[31]_i_2_n_0                                                                                                                                                  | axil_reg_inst/slv_mem[31]_i_1_n_0                                                                                                                                         |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[39]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                           |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[55]_i_2_n_0                                                                                                                                                  | axil_reg_inst/slv_mem[55]_i_1_n_0                                                                                                                                         |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[71]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                           |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[79]_i_2_n_0                                                                                                                                                  | axil_reg_inst/slv_mem[79]_i_1_n_0                                                                                                                                         |                1 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[135]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                           |                1 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[151]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                           |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[23]_i_2_n_0                                                                                                                                                  | axil_reg_inst/slv_mem[23]_i_1_n_0                                                                                                                                         |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/pre_wstrb_reg[3]_1                                                                                                                                             | axil_reg_inst/slv_mem[95]_i_1_n_0                                                                                                                                         |                1 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[47]_i_2_n_0                                                                                                                                                  | axil_reg_inst/slv_mem[47]_i_1_n_0                                                                                                                                         |                3 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/pre_wstrb_reg[3]                                                                                                                                               | axil_reg_inst/slv_mem[63]_i_1_n_0                                                                                                                                         |                1 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[119]_i_2_n_0                                                                                                                                                 | axil_reg_inst/slv_mem[119]_i_1_n_0                                                                                                                                        |                1 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[7]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                           |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[103]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                           |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[159]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                           |                1 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[15]_i_2_n_0                                                                                                                                                  | axil_reg_inst/slv_mem[15]_i_1_n_0                                                                                                                                         |                1 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/slv_mem[143]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                           |                1 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | system_wrapper_inst/system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                3 |             11 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/addr_counter_inst/dec_counter                                                                                                                                        | axil_reg_inst/addr_counter_inst/dec_counter1                                                                                                                              |                3 |             11 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                           |                3 |             12 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                           |                7 |             12 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                           |                2 |             12 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                           |                2 |             12 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                           |                4 |             13 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                           |                3 |             14 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                           |                2 |             14 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                           |                6 |             15 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                           |                3 |             16 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                                           |               13 |             21 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                                           |                9 |             21 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | dac_rp_inst/reg_dac0[13]_i_1_n_0                                                                                                                                          |                7 |             28 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_wrapper_inst/system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               10 |             30 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/axi_rdata0                                                                                                                                                           |                                                                                                                                                                           |               14 |             32 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/addr_counter_inst/dec_counter0                                                                                                                                       | axil_reg_inst/addr_counter_inst/dec_counter[0]_i_1_n_0                                                                                                                    |                8 |             32 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                           |                9 |             34 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/addr_counter_inst/E[0]                                                                                                                                               |                                                                                                                                                                           |               11 |             35 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                           |                6 |             35 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | axil_reg_inst/M00_AXI_0_wready                                                                                                                                                     |                                                                                                                                                                           |               12 |             36 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                           |                8 |             47 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                           |               11 |             47 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                           |               10 |             52 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                                           |               13 |             52 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                           |               13 |             52 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                                           |               10 |             52 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    |                                                                                                                                                                           |               56 |            195 |
+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


