Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-2L -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -2l
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Mon Dec 21 17:33:03 2020

Design Summary
--------------
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                    68 out of 126,800    1%
    Number used as Flip Flops:                  68
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                         97 out of  63,400    1%
    Number used as logic:                       95 out of  63,400    1%
      Number using O6 output only:              33
      Number using O5 output only:              47
      Number using O5 and O6:                   15
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  19,000    0%
    Number used exclusively as route-thrus:      2
      Number with same-slice register load:      0
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                    30 out of  15,850    1%
  Number of LUT Flip Flop pairs used:           97
    Number with an unused Flip Flop:            33 out of      97   34%
    Number with an unused LUT:                   0 out of      97    0%
    Number of fully used LUT-FF pairs:          64 out of      97   65%
    Number of unique control sets:               6
    Number of slice register sites lost
      to control set restrictions:              20 out of 126,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        13 out of     210    6%
    Number of LOCed IOBs:                       13 out of      13  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     135    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     240    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.47

Peak Memory Usage:  5011 MB
Total REAL time to MAP completion:  26 secs 
Total CPU time to MAP completion:   26 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net LD1_INV_11_o is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net LD2_INV_13_o is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net LD3_INV_15_o is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network LED<7> has no load.
INFO:LIT:395 - The above info message is repeated 7 more times for the following
   (max. 5 shown):
   LED<6>,
   LED<5>,
   LED<4>,
   LED<3>,
   LED<2>
   To see the details of these info messages, please use the -detail switch.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 100.000 Celsius. (default - Range:
   0.000 to 100.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   6 block(s) removed
  16 block(s) optimized away
   6 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "m2/XLXI_2/XLXI_3/XLXN_15" is unused and has been removed.
 Unused block "m2/XLXI_2/XLXI_3/XLXI_5" (AND) removed.
  The signal "m2/XLXI_2/XLXI_3/XLXN_9" is unused and has been removed.
   Unused block "m2/XLXI_2/XLXI_3/XLXI_2" (BUF) removed.
  The signal "m2/XLXI_2/XLXI_3/XLXN_8" is unused and has been removed.
   Unused block "m2/XLXI_2/XLXI_3/XLXI_1" (BUF) removed.
The signal "m2/XLXI_2/XLXI_3/XLXN_16" is unused and has been removed.
 Unused block "m2/XLXI_2/XLXI_3/XLXI_6" (AND) removed.
The signal "m2/XLXI_2/XLXI_3/XLXN_18" is unused and has been removed.
 Unused block "m2/XLXI_2/XLXI_3/XLXI_8" (AND) removed.
The signal "m2/XLXI_2/XLXI_3/XLXN_17" is unused and has been removed.
 Unused block "m2/XLXI_2/XLXI_3/XLXI_7" (AND) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
AND2 		m2/XLXI_2/XLXI_3/XLXI_10
AND2 		m2/XLXI_2/XLXI_3/XLXI_11
AND2 		m2/XLXI_2/XLXI_3/XLXI_12
OR4 		m2/XLXI_2/XLXI_3/XLXI_13
AND2 		m2/XLXI_2/XLXI_3/XLXI_9
VCC 		m2/XLXI_2/XLXI_5
OR4 		m2/XLXI_2/XLXI_2/XLXI_13
AND2 		m2/XLXI_2/XLXI_2/XLXI_9
AND2 		m2/XLXI_2/XLXI_2/XLXI_5
AND2 		m2/XLXI_2/XLXI_2/XLXI_10
AND2 		m2/XLXI_2/XLXI_2/XLXI_6
AND2 		m2/XLXI_2/XLXI_2/XLXI_11
AND2 		m2/XLXI_2/XLXI_2/XLXI_7
AND2 		m2/XLXI_2/XLXI_2/XLXI_12
AND2 		m2/XLXI_2/XLXI_2/XLXI_8

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| an<0>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| an<1>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| an<2>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| an<3>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| clk                                | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| segment<0>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| segment<1>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| segment<2>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| segment<3>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| segment<4>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| segment<5>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| segment<6>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| segment<7>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
