// Seed: 636550855
module module_0 (
    output wire id_0,
    output uwire id_1,
    output wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    input wand id_9,
    input uwire id_10,
    input supply1 id_11
    , id_13, id_14
);
  assign id_14 = 1;
  logic id_15 = 1;
endmodule
macromodule module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2
    , id_6,
    output supply1 id_3,
    input wor id_4
);
  logic id_7;
  always @(*);
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_4,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_15 = 0;
endmodule
