#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 17 01:21:35 2021
# Process ID: 41302
# Current directory: /home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/design_1_compensator_0_0_synth_1
# Command line: vivado -log design_1_compensator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_compensator_0_0.tcl
# Log file: /home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/design_1_compensator_0_0_synth_1/design_1_compensator_0_0.vds
# Journal file: /home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/design_1_compensator_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_compensator_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chrispy/workspace/FPRock_CmodA735t/BME280_CompAccellerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_compensator_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41407 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1957.234 ; gain = 200.719 ; free physical = 11107 ; free virtual = 20796
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_compensator_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_compensator_0_0/synth/design_1_compensator_0_0.vhd:81]
	Parameter C_S_AXI_COMPENSATOR_IO_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_COMPENSATOR_IO_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compensator' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:12' bound to instance 'U0' of component 'compensator' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_compensator_0_0/synth/design_1_compensator_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'compensator' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:40]
	Parameter C_S_AXI_COMPENSATOR_IO_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_COMPENSATOR_IO_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:251]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:255]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:268]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:276]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:287]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:294]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:297]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:303]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:307]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:310]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:314]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:318]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:323]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:327]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:330]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:338]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:350]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:357]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:361]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:363]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:365]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:422]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:435]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compensator_compensator_io_s_axi' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_compensator_io_s_axi.vhd:9' bound to instance 'compensator_compensator_io_s_axi_U' of component 'compensator_compensator_io_s_axi' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:793]
INFO: [Synth 8-638] synthesizing module 'compensator_compensator_io_s_axi' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_compensator_io_s_axi.vhd:96]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compensator_compensator_io_s_axi' (1#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_compensator_io_s_axi.vhd:96]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compensator_fptrubkb' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_fptrubkb.vhd:8' bound to instance 'compensator_fptrubkb_U1' of component 'compensator_fptrubkb' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:833]
INFO: [Synth 8-638] synthesizing module 'compensator_fptrubkb' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_fptrubkb.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compensator_ap_fptrunc_0_no_dsp_64' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_fptrunc_0_no_dsp_64.vhd:59' bound to instance 'compensator_ap_fptrunc_0_no_dsp_64_u' of component 'compensator_ap_fptrunc_0_no_dsp_64' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_fptrubkb.vhd:45]
INFO: [Synth 8-638] synthesizing module 'compensator_ap_fptrunc_0_no_dsp_64' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_fptrunc_0_no_dsp_64.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'compensator_ap_fptrunc_0_no_dsp_64' (15#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'compensator_fptrubkb' (16#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_fptrubkb.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compensator_fptrubkb' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_fptrubkb.vhd:8' bound to instance 'compensator_fptrubkb_U2' of component 'compensator_fptrubkb' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:846]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compensator_fptrubkb' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_fptrubkb.vhd:8' bound to instance 'compensator_fptrubkb_U3' of component 'compensator_fptrubkb' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:859]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_dmul_cud' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_dmul_cud.vhd:8' bound to instance 'compensator_dmul_cud_U4' of component 'compensator_dmul_cud' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:872]
INFO: [Synth 8-638] synthesizing module 'compensator_dmul_cud' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_dmul_cud.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_ap_dmul_4_max_dsp_64' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_dmul_4_max_dsp_64.vhd:59' bound to instance 'compensator_ap_dmul_4_max_dsp_64_u' of component 'compensator_ap_dmul_4_max_dsp_64' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_dmul_cud.vhd:56]
INFO: [Synth 8-638] synthesizing module 'compensator_ap_dmul_4_max_dsp_64' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_dmul_4_max_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'compensator_ap_dmul_4_max_dsp_64' (24#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'compensator_dmul_cud' (25#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_dmul_cud.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_dmul_cud' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_dmul_cud.vhd:8' bound to instance 'compensator_dmul_cud_U5' of component 'compensator_dmul_cud' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:887]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_ddiv_dEe' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_ddiv_dEe.vhd:8' bound to instance 'compensator_ddiv_dEe_U6' of component 'compensator_ddiv_dEe' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:902]
INFO: [Synth 8-638] synthesizing module 'compensator_ddiv_dEe' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_ddiv_dEe.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_ap_ddiv_29_no_dsp_64' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_ddiv_29_no_dsp_64.vhd:59' bound to instance 'compensator_ap_ddiv_29_no_dsp_64_u' of component 'compensator_ap_ddiv_29_no_dsp_64' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_ddiv_dEe.vhd:56]
INFO: [Synth 8-638] synthesizing module 'compensator_ap_ddiv_29_no_dsp_64' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_ddiv_29_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 29 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_ddiv_29_no_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'compensator_ap_ddiv_29_no_dsp_64' (30#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'compensator_ddiv_dEe' (31#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_ddiv_dEe.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_sitodeOg' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sitodeOg.vhd:8' bound to instance 'compensator_sitodeOg_U7' of component 'compensator_sitodeOg' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:917]
INFO: [Synth 8-638] synthesizing module 'compensator_sitodeOg' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sitodeOg.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_ap_sitodp_4_no_dsp_64' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_sitodp_4_no_dsp_64.vhd:59' bound to instance 'compensator_ap_sitodp_4_no_dsp_64_u' of component 'compensator_ap_sitodp_4_no_dsp_64' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sitodeOg.vhd:49]
INFO: [Synth 8-638] synthesizing module 'compensator_ap_sitodp_4_no_dsp_64' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_sitodp_4_no_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_sitodp_4_no_dsp_64.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'compensator_ap_sitodp_4_no_dsp_64' (38#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_sitodp_4_no_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'compensator_sitodeOg' (39#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sitodeOg.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_sitodfYi' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sitodfYi.vhd:8' bound to instance 'compensator_sitodfYi_U8' of component 'compensator_sitodfYi' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:930]
INFO: [Synth 8-638] synthesizing module 'compensator_sitodfYi' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sitodfYi.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_ap_sitodp_4_no_dsp_32' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_sitodp_4_no_dsp_32.vhd:59' bound to instance 'compensator_ap_sitodp_4_no_dsp_32_u' of component 'compensator_ap_sitodp_4_no_dsp_32' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sitodfYi.vhd:49]
INFO: [Synth 8-638] synthesizing module 'compensator_ap_sitodp_4_no_dsp_32' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_sitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_sitodp_4_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'compensator_ap_sitodp_4_no_dsp_32' (40#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/ip/compensator_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'compensator_sitodfYi' (41#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sitodfYi.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_1g8j' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1g8j.vhd:53' bound to instance 'compensator_mul_1g8j_U9' of component 'compensator_mul_1g8j' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:943]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_1g8j' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1g8j.vhd:69]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_1g8j_MulnS_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1g8j.vhd:9' bound to instance 'compensator_mul_1g8j_MulnS_0_U' of component 'compensator_mul_1g8j_MulnS_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1g8j.vhd:82]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_1g8j_MulnS_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1g8j.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_1g8j_MulnS_0' (42#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1g8j.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_1g8j' (43#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1g8j.vhd:69]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 48 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_1hbi' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1hbi.vhd:43' bound to instance 'compensator_mul_1hbi_U10' of component 'compensator_mul_1hbi' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:958]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_1hbi' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1hbi.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 48 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_1hbi_MulnS_1' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1hbi.vhd:9' bound to instance 'compensator_mul_1hbi_MulnS_1_U' of component 'compensator_mul_1hbi_MulnS_1' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1hbi.vhd:72]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_1hbi_MulnS_1' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1hbi.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_1hbi_MulnS_1' (44#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1hbi.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_1hbi' (45#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1hbi.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_sdiv_ibs' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sdiv_ibs.vhd:227' bound to instance 'compensator_sdiv_ibs_U11' of component 'compensator_sdiv_ibs' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:973]
INFO: [Synth 8-638] synthesizing module 'compensator_sdiv_ibs' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sdiv_ibs.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 31 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_sdiv_ibs_div' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sdiv_ibs.vhd:107' bound to instance 'compensator_sdiv_ibs_div_U' of component 'compensator_sdiv_ibs_div' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sdiv_ibs.vhd:268]
INFO: [Synth 8-638] synthesizing module 'compensator_sdiv_ibs_div' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sdiv_ibs.vhd:124]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 31 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 31 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_sdiv_ibs_div_u' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sdiv_ibs.vhd:9' bound to instance 'compensator_sdiv_ibs_div_u_0' of component 'compensator_sdiv_ibs_div_u' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sdiv_ibs.vhd:155]
INFO: [Synth 8-638] synthesizing module 'compensator_sdiv_ibs_div_u' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sdiv_ibs.vhd:36]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 31 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compensator_sdiv_ibs_div_u' (46#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sdiv_ibs.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'compensator_sdiv_ibs_div' (47#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sdiv_ibs.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'compensator_sdiv_ibs' (48#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sdiv_ibs.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 51 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_1jbC' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1jbC.vhd:43' bound to instance 'compensator_mul_1jbC_U12' of component 'compensator_mul_1jbC' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:990]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_1jbC' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1jbC.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 51 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_1jbC_MulnS_2' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1jbC.vhd:9' bound to instance 'compensator_mul_1jbC_MulnS_2_U' of component 'compensator_mul_1jbC_MulnS_2' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1jbC.vhd:72]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_1jbC_MulnS_2' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1jbC.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_1jbC_MulnS_2' (49#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1jbC.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_1jbC' (50#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1jbC.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 51 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_5kbM' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_5kbM.vhd:53' bound to instance 'compensator_mul_5kbM_U13' of component 'compensator_mul_5kbM' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_5kbM' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_5kbM.vhd:69]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 51 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_5kbM_MulnS_3' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_5kbM.vhd:9' bound to instance 'compensator_mul_5kbM_MulnS_3_U' of component 'compensator_mul_5kbM_MulnS_3' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_5kbM.vhd:82]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_5kbM_MulnS_3' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_5kbM.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_5kbM_MulnS_3' (51#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_5kbM.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_5kbM' (52#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_5kbM.vhd:69]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_1lbW' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1lbW.vhd:53' bound to instance 'compensator_mul_1lbW_U14' of component 'compensator_mul_1lbW' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1020]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_1lbW' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1lbW.vhd:69]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_1lbW_MulnS_4' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1lbW.vhd:9' bound to instance 'compensator_mul_1lbW_MulnS_4_U' of component 'compensator_mul_1lbW_MulnS_4' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1lbW.vhd:82]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_1lbW_MulnS_4' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1lbW.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_1lbW_MulnS_4' (53#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1lbW.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_1lbW' (54#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1lbW.vhd:69]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_mmb6' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mmb6.vhd:31' bound to instance 'compensator_mul_mmb6_U15' of component 'compensator_mul_mmb6' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_mmb6' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mmb6.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_mmb6_DSP48_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mmb6.vhd:6' bound to instance 'compensator_mul_mmb6_DSP48_0_U' of component 'compensator_mul_mmb6_DSP48_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mmb6.vhd:55]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_mmb6_DSP48_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mmb6.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_mmb6_DSP48_0' (55#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mmb6.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_mmb6' (56#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mmb6.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter din2_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mac_mncg' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mncg.vhd:38' bound to instance 'compensator_mac_mncg_U16' of component 'compensator_mac_mncg' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1047]
INFO: [Synth 8-638] synthesizing module 'compensator_mac_mncg' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mncg.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter din2_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mac_mncg_DSP48_1' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mncg.vhd:9' bound to instance 'compensator_mac_mncg_DSP48_1_U' of component 'compensator_mac_mncg_DSP48_1' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mncg.vhd:65]
INFO: [Synth 8-638] synthesizing module 'compensator_mac_mncg_DSP48_1' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mncg.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mac_mncg_DSP48_1' (57#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mncg.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mac_mncg' (58#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mncg.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mac_mocq' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mocq.vhd:38' bound to instance 'compensator_mac_mocq_U17' of component 'compensator_mac_mocq' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'compensator_mac_mocq' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mocq.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mac_mocq_DSP48_2' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mocq.vhd:9' bound to instance 'compensator_mac_mocq_DSP48_2_U' of component 'compensator_mac_mocq_DSP48_2' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mocq.vhd:65]
INFO: [Synth 8-638] synthesizing module 'compensator_mac_mocq_DSP48_2' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mocq.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mac_mocq_DSP48_2' (59#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mocq.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compensator_mac_mocq' (60#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mac_mocq.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_mpcA' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mpcA.vhd:31' bound to instance 'compensator_mul_mpcA_U18' of component 'compensator_mul_mpcA' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1075]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_mpcA' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mpcA.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_mpcA_DSP48_3' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mpcA.vhd:6' bound to instance 'compensator_mul_mpcA_DSP48_3_U' of component 'compensator_mul_mpcA_DSP48_3' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mpcA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_mpcA_DSP48_3' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mpcA.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_mpcA_DSP48_3' (61#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mpcA.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_mpcA' (62#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mpcA.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_mqcK' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mqcK.vhd:31' bound to instance 'compensator_mul_mqcK_U19' of component 'compensator_mul_mqcK' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1087]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_mqcK' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mqcK.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_mqcK_DSP48_4' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mqcK.vhd:6' bound to instance 'compensator_mul_mqcK_DSP48_4_U' of component 'compensator_mul_mqcK_DSP48_4' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mqcK.vhd:55]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_mqcK_DSP48_4' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mqcK.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_mqcK_DSP48_4' (63#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mqcK.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_mqcK' (64#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mqcK.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_mrcU' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mrcU.vhd:31' bound to instance 'compensator_mul_mrcU_U20' of component 'compensator_mul_mrcU' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1099]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_mrcU' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mrcU.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_mrcU_DSP48_5' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mrcU.vhd:6' bound to instance 'compensator_mul_mrcU_DSP48_5_U' of component 'compensator_mul_mrcU_DSP48_5' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mrcU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_mrcU_DSP48_5' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mrcU.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_mrcU_DSP48_5' (65#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mrcU.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_mrcU' (66#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_mrcU.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_msc4' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_msc4.vhd:31' bound to instance 'compensator_mul_msc4_U21' of component 'compensator_mul_msc4' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1111]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_msc4' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_msc4.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compensator_mul_msc4_DSP48_6' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_msc4.vhd:6' bound to instance 'compensator_mul_msc4_DSP48_6_U' of component 'compensator_mul_msc4_DSP48_6' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_msc4.vhd:55]
INFO: [Synth 8-638] synthesizing module 'compensator_mul_msc4_DSP48_6' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_msc4.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_msc4_DSP48_6' (67#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_msc4.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'compensator_mul_msc4' (68#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_msc4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'compensator' (69#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_compensator_0_0' (70#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_compensator_0_0/synth/design_1_compensator_0_0.vhd:81]
WARNING: [Synth 8-3331] design compensator_mul_1lbW has unconnected port reset
WARNING: [Synth 8-3331] design compensator_mul_5kbM has unconnected port reset
WARNING: [Synth 8-3331] design compensator_mul_1jbC has unconnected port reset
WARNING: [Synth 8-3331] design compensator_mul_1hbi has unconnected port reset
WARNING: [Synth 8-3331] design compensator_mul_1g8j has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized46 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized46 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized46 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized46 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized46 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized40 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized40 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized40 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized50 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized50 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized50 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized125 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized125 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized125 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized125 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized125 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized17 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized123 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized123 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized123 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized123 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized123 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized121 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized121 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized121 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized121 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized121 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2116.953 ; gain = 360.438 ; free physical = 10906 ; free virtual = 20617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2119.922 ; gain = 363.406 ; free physical = 10922 ; free virtual = 20602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2119.922 ; gain = 363.406 ; free physical = 10922 ; free virtual = 20602
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2127.859 ; gain = 0.000 ; free physical = 10744 ; free virtual = 20455
INFO: [Netlist 29-17] Analyzing 6991 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_compensator_0_0/constraints/compensator_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_compensator_0_0/constraints/compensator_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/design_1_compensator_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/design_1_compensator_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.609 ; gain = 0.000 ; free physical = 10781 ; free virtual = 20494
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE => FDRE: 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2294.516 ; gain = 9.906 ; free physical = 10879 ; free virtual = 20592
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2294.516 ; gain = 538.000 ; free physical = 11115 ; free virtual = 20823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2294.516 ; gain = 538.000 ; free physical = 11115 ; free virtual = 20823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/design_1_compensator_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2294.516 ; gain = 538.000 ; free physical = 11115 ; free virtual = 20823
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'compensator_compensator_io_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'compensator_compensator_io_s_axi'
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln41_reg_1073_reg' and it is trimmed from '64' to '51' bits. [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1237]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1665]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1670]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1613]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1774]
WARNING: [Synth 8-6014] Unused sequential element trunc_ln24_1_reg_922_reg was removed.  [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1044]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'compensator_compensator_io_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'compensator_compensator_io_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2294.516 ; gain = 538.000 ; free physical = 11860 ; free virtual = 21576
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'compensator_fptrubkb:/compensator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'compensator_fptrubkb:/compensator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'compensator_fptrubkb:/compensator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'compensator_fptrubkb:/compensator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'compensator_fptrubkb:/compensator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'compensator_fptrubkb:/compensator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'compensator_fptrubkb:/compensator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'compensator_fptrubkb:/compensator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'compensator_fptrubkb:/compensator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'compensator_fptrubkb:/compensator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'compensator_dmul_cud:/compensator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'compensator_dmul_cud:/compensator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'compensator_dmul_cud:/compensator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized3) to 'compensator_dmul_cud:/compensator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'compensator_dmul_cud:/compensator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized35) to 'compensator_dmul_cud:/compensator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'compensator_dmul_cud:/compensator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized35) to 'compensator_dmul_cud:/compensator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'compensator_dmul_cud:/compensator_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'compensator_dmul_cud:/compensator_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'compensator_dmul_cud:/compensator_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'compensator_dmul_cud:/compensator_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/compensator_ddiv_dEe_U6/compensator_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'U0/compensator_ddiv_dEe_U6/compensator_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/compensator_ddiv_dEe_U6/compensator_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'U0/compensator_ddiv_dEe_U6/compensator_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/compensator_ddiv_dEe_U6/compensator_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized35) to 'U0/compensator_ddiv_dEe_U6/compensator_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/compensator_ddiv_dEe_U6/compensator_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized35) to 'U0/compensator_ddiv_dEe_U6/compensator_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/compensator_ddiv_dEe_U6/compensator_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized3) to 'U0/compensator_ddiv_dEe_U6/compensator_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized35) to 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized35) to 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'U0/compensator_sitodeOg_U7/compensator_ap_sitodp_4_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized35) to 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized35) to 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'U0/compensator_sitodfYi_U8/compensator_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'compensator_sdiv_ibs_div_U/compensator_sdiv_ibs_div_u_0/remd_tmp_reg' and it is trimmed from '64' to '63' bits. [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_sdiv_ibs.vhd:93]
INFO: [Synth 8-4471] merging register 'add_ln29_reg_937_reg[21:0]' into 'add_ln29_reg_937_reg[21:0]' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1084]
INFO: [Synth 8-4471] merging register 'add_ln29_reg_937_reg[21:0]' into 'add_ln29_reg_937_reg[21:0]' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1084]
INFO: [Synth 8-4471] merging register 'add_ln29_reg_937_reg[21:0]' into 'add_ln29_reg_937_reg[21:0]' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1084]
INFO: [Synth 8-4471] merging register 'add_ln29_reg_937_reg[21:0]' into 'add_ln29_reg_937_reg[21:0]' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1084]
INFO: [Synth 8-4471] merging register 'add_ln29_reg_937_reg[21:0]' into 'add_ln29_reg_937_reg[21:0]' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1084]
INFO: [Synth 8-4471] merging register 'add_ln29_reg_937_reg[21:0]' into 'add_ln29_reg_937_reg[21:0]' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1084]
WARNING: [Synth 8-3936] Found unconnected internal register 'hum_raw_read_reg_897_reg' and it is trimmed from '32' to '18' bits. [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1143]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1lbW.vhd:35]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 12 [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_5kbM.vhd:35]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1g8j.vhd:35]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1668]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_1002_reg was removed.  [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator.vhd:1184]
WARNING: [Synth 8-6014] Unused sequential element compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff0_reg was removed.  [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1lbW.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element compensator_mul_1g8j_U9/compensator_mul_1g8j_MulnS_0_U/buff0_reg was removed.  [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1g8j.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element compensator_mul_1g8j_U9/compensator_mul_1g8j_MulnS_0_U/buff0_reg was removed.  [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/6a40/hdl/vhdl/compensator_mul_1g8j.vhd:43]
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[63]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[52]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[53]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[54]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[55]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[56]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[57]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[58]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[59]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[60]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[61]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[62]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/compensator_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/compensator_ddiv_dEe_U6/compensator_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[0]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[1]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[2]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[3]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[4]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[5]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[6]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[7]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[8]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[9]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[10]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[11]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[12]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[13]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[14]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[15]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[16]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[17]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[18]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[19]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[20]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[21]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[22]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[23]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[24]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[25]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[26]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[27]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[28]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[29]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[30]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[31]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[32]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[33]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[34]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[35]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[36]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[36]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[37]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[38]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[39]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[40]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[41]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[41]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[42]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[42]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[43]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[44]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[45]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[46]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[47]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[47]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[48]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[49]' (FDE) to 'U0/compensator_ddiv_dEe_U6/din1_buf1_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/compensator_ddiv_dEe_U6/\din1_buf1_reg[51] )
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[0]' (FDE) to 'U0/p_fine_reg_1062_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[1]' (FDE) to 'U0/p_fine_reg_1062_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[2]' (FDE) to 'U0/p_fine_reg_1062_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[3]' (FDE) to 'U0/p_fine_reg_1062_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[4]' (FDE) to 'U0/p_fine_reg_1062_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[5]' (FDE) to 'U0/p_fine_reg_1062_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[6]' (FDE) to 'U0/p_fine_reg_1062_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[7]' (FDE) to 'U0/p_fine_reg_1062_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[8]' (FDE) to 'U0/p_fine_reg_1062_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[9]' (FDE) to 'U0/p_fine_reg_1062_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[10]' (FDE) to 'U0/p_fine_reg_1062_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[11]' (FDE) to 'U0/p_fine_reg_1062_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[12]' (FDE) to 'U0/p_fine_reg_1062_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[13]' (FDE) to 'U0/p_fine_reg_1062_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[14]' (FDE) to 'U0/p_fine_reg_1062_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[15]' (FDE) to 'U0/p_fine_reg_1062_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[16]' (FDE) to 'U0/p_fine_reg_1062_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[17]' (FDE) to 'U0/p_fine_reg_1062_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[18]' (FDE) to 'U0/p_fine_reg_1062_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[19]' (FDE) to 'U0/p_fine_reg_1062_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[20]' (FDE) to 'U0/p_fine_reg_1062_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[21]' (FDE) to 'U0/p_fine_reg_1062_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[22]' (FDE) to 'U0/p_fine_reg_1062_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[23]' (FDE) to 'U0/p_fine_reg_1062_reg[36]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[24]' (FDE) to 'U0/p_fine_reg_1062_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[25]' (FDE) to 'U0/p_fine_reg_1062_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[26]' (FDE) to 'U0/p_fine_reg_1062_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[27]' (FDE) to 'U0/p_fine_reg_1062_reg[40]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[28]' (FDE) to 'U0/p_fine_reg_1062_reg[41]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[29]' (FDE) to 'U0/p_fine_reg_1062_reg[42]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[30]' (FDE) to 'U0/p_fine_reg_1062_reg[43]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[31]' (FDE) to 'U0/p_fine_reg_1062_reg[44]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[32]' (FDE) to 'U0/p_fine_reg_1062_reg[45]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[33]' (FDE) to 'U0/p_fine_reg_1062_reg[46]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[34]' (FDE) to 'U0/p_fine_reg_1062_reg[47]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[35]' (FDE) to 'U0/p_fine_reg_1062_reg[48]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln5_reg_1068_reg[36]' (FDE) to 'U0/p_fine_reg_1062_reg[49]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_sdiv_ibs_U11/\compensator_sdiv_ibs_div_U/divisor0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_sitodfYi_U8/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/compensator_sitodeOg_U7/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/compensator_sitodfYi_U8/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/compensator_ddiv_dEe_U6/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_sdiv_ibs_U11/\compensator_sdiv_ibs_div_U/compensator_sdiv_ibs_div_u_0/divisor0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_sitodfYi_U8/\compensator_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/compensator_ddiv_dEe_U6/\compensator_ap_ddiv_29_no_dsp_64_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[40] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module compensator_compensator_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module compensator_compensator_io_s_axi.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[47]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[46]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[45]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[44]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[43]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[42]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[41]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[40]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[39]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[38]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[37]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[36]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[35]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[34]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[33]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[32]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[31]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[30]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[29]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[28]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[27]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[26]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[25]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[24]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[23]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[22]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[21]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[20]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[19]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[18]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[17]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[11]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[10]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[9]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[8]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[7]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[6]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[5]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[4]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[3]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[2]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[1]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (trunc_ln24_1_reg_922_reg[0]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[47]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[46]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[45]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[44]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[43]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[42]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[41]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[40]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[39]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[38]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[37]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[36]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[35]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[34]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[33]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[32]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[31]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[30]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[29]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[28]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[27]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[26]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[25]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[24]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[23]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[22]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[21]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[20]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[19]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[18]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[17]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[16]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[15]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[14]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[13]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[12]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[11]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[10]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[9]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[8]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[7]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[6]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[5]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[4]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[3]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[2]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[1]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff1_reg[0]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff2_reg[47]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff2_reg[46]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff2_reg[45]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff2_reg[44]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff2_reg[43]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff2_reg[42]) is unused and will be removed from module compensator.
WARNING: [Synth 8-3332] Sequential element (compensator_mul_1lbW_U14/compensator_mul_1lbW_MulnS_4_U/buff2_reg[41]) is unused and will be removed from module compensator.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 2294.516 ; gain = 538.000 ; free physical = 12673 ; free virtual = 22408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 2303.500 ; gain = 546.984 ; free physical = 12442 ; free virtual = 22177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2330.500 ; gain = 573.984 ; free physical = 12409 ; free virtual = 22144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 2365.508 ; gain = 608.992 ; free physical = 12384 ; free virtual = 22120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 2377.414 ; gain = 620.898 ; free physical = 12375 ; free virtual = 22111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 2377.414 ; gain = 620.898 ; free physical = 12375 ; free virtual = 22111
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 2377.414 ; gain = 620.898 ; free physical = 12388 ; free virtual = 22124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 2377.414 ; gain = 620.898 ; free physical = 12388 ; free virtual = 22124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2377.414 ; gain = 620.898 ; free physical = 12385 ; free virtual = 22121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2377.414 ; gain = 620.898 ; free physical = 12385 ; free virtual = 22121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   376|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_10 |     2|
|5     |DSP48E1_12 |     4|
|6     |DSP48E1_13 |     2|
|7     |DSP48E1_14 |     1|
|8     |DSP48E1_17 |     2|
|9     |DSP48E1_18 |     3|
|10    |DSP48E1_19 |     3|
|11    |DSP48E1_2  |     2|
|12    |DSP48E1_20 |     1|
|13    |DSP48E1_21 |     1|
|14    |DSP48E1_23 |     3|
|15    |DSP48E1_24 |     3|
|16    |DSP48E1_25 |     2|
|17    |DSP48E1_26 |     3|
|18    |DSP48E1_27 |     2|
|19    |DSP48E1_28 |     2|
|20    |DSP48E1_29 |     1|
|21    |DSP48E1_3  |     2|
|22    |DSP48E1_30 |     2|
|23    |DSP48E1_4  |     2|
|24    |DSP48E1_5  |     2|
|25    |DSP48E1_6  |     2|
|26    |DSP48E1_7  |     2|
|27    |DSP48E1_8  |     2|
|28    |DSP48E1_9  |     2|
|29    |LUT1       |   301|
|30    |LUT2       |  3832|
|31    |LUT3       |   707|
|32    |LUT4       |   543|
|33    |LUT5       |   122|
|34    |LUT6       |   434|
|35    |MUXCY      |  3489|
|36    |MUXF7      |     5|
|37    |SRL16E     |    55|
|38    |SRLC32E    |    37|
|39    |XORCY      |  3365|
|40    |FDE        |    32|
|41    |FDRE       |  4887|
|42    |FDSE       |    46|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2377.414 ; gain = 620.898 ; free physical = 12385 ; free virtual = 22121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1127 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2377.414 ; gain = 446.305 ; free physical = 12455 ; free virtual = 22191
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2377.422 ; gain = 620.898 ; free physical = 12455 ; free virtual = 22191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2377.422 ; gain = 0.000 ; free physical = 12519 ; free virtual = 22255
INFO: [Netlist 29-17] Analyzing 7324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.242 ; gain = 0.000 ; free physical = 12439 ; free virtual = 22175
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 956 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 924 instances
  FDE => FDRE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
462 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 2433.242 ; gain = 903.828 ; free physical = 12722 ; free virtual = 22458
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.242 ; gain = 0.000 ; free physical = 12722 ; free virtual = 22458
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/design_1_compensator_0_0_synth_1/design_1_compensator_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_compensator_0_0, cache-ID = caa38c278aad86da
INFO: [Coretcl 2-1174] Renamed 524 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.254 ; gain = 0.000 ; free physical = 12702 ; free virtual = 22457
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/design_1_compensator_0_0_synth_1/design_1_compensator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_compensator_0_0_utilization_synth.rpt -pb design_1_compensator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 17 01:22:57 2021...
