# 4-Bit-Decoder
4-bit decoder implementation in Verilog HDL with RTL design and testbench.
