##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for SwClock
		4.3::Critical Path Report for SwClock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. SwClock:R)
		5.2::Critical Path Report for (SwClock_1:R vs. SwClock_1:R)
		5.3::Critical Path Report for (SwClock:R vs. SwClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: CyHFCLK           | Frequency: 82.03 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO             | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK           | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1         | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK          | N/A                   | Target: 24.00 MHz  | 
Clock: SPIM_SCBCLK       | N/A                   | Target: 24.00 MHz  | 
Clock: SPIM_SCBCLK(FFB)  | N/A                   | Target: 24.00 MHz  | 
Clock: SwClock           | Frequency: 43.03 MHz  | Target: 0.00 MHz   | 
Clock: SwClock(FFB)      | N/A                   | Target: 0.00 MHz   | 
Clock: SwClock_1         | Frequency: 46.16 MHz  | Target: 0.01 MHz   | 
Clock: UART_SCBCLK       | N/A                   | Target: 1.41 MHz   | 
Clock: UART_SCBCLK(FFB)  | N/A                   | Target: 1.41 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK       SwClock        41666.7          29476        N/A              N/A         N/A              N/A         N/A              N/A         
SwClock       SwClock        5e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
SwClock_1     SwClock_1      1.95333e+008     195311668    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase  
------------------  ------------  ----------------  
DATALINK(0)_PAD:in  30262         SwClock_1:R       


                       3.2::Clock to Out
                       -----------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 82.03 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PWR_OK_MODE(1)/fb
Path End       : Net_857/main_0
Capture Clock  : Net_857/clock_0
Path slack     : 29476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#120000 vs. SwClock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8680
-------------------------------------   ---- 
End-of-path arrival time (ps)           8680
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
PWR_OK_MODE(1)/in_clock                               iocell2                 0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
PWR_OK_MODE(1)/fb  iocell2       4047   4047  29476  RISE       1
Net_857/main_0     macrocell11   4633   8680  29476  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_857/clock_0                                           macrocell11                0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SwClock
*************************************
Clock: SwClock
Frequency: 43.03 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4999976759p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18151
-------------------------------------   ----- 
End-of-path arrival time (ps)           18151
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2   2320   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2960   5280  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell2   3161   8441  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell2   9710  18151  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell3      0  18151  4999976759  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell3              0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SwClock_1
***************************************
Clock: SwClock_1
Frequency: 46.16 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:timer_enable\/q
Path End       : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 195311668p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                          -11520
------------------------------------------------   --------- 
End-of-path required time (ps)                     195321813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/clock_0            macrocell17                0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:timer_enable\/q            macrocell17     1250   1250  195311668  RISE       1
\DATALINK_Timer:TimerUDB:trig_reg\/main_0           macrocell3      3250   4500  195311668  RISE       1
\DATALINK_Timer:TimerUDB:trig_reg\/q                macrocell3      3350   7850  195311668  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell1   2296  10145  195311668  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell1              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. SwClock:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PWR_OK_MODE(1)/fb
Path End       : Net_857/main_0
Capture Clock  : Net_857/clock_0
Path slack     : 29476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#120000 vs. SwClock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8680
-------------------------------------   ---- 
End-of-path arrival time (ps)           8680
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
PWR_OK_MODE(1)/in_clock                               iocell2                 0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
PWR_OK_MODE(1)/fb  iocell2       4047   4047  29476  RISE       1
Net_857/main_0     macrocell11   4633   8680  29476  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_857/clock_0                                           macrocell11                0      0  RISE       1


5.2::Critical Path Report for (SwClock_1:R vs. SwClock_1:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:timer_enable\/q
Path End       : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 195311668p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                          -11520
------------------------------------------------   --------- 
End-of-path required time (ps)                     195321813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/clock_0            macrocell17                0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:timer_enable\/q            macrocell17     1250   1250  195311668  RISE       1
\DATALINK_Timer:TimerUDB:trig_reg\/main_0           macrocell3      3250   4500  195311668  RISE       1
\DATALINK_Timer:TimerUDB:trig_reg\/q                macrocell3      3350   7850  195311668  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell1   2296  10145  195311668  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell1              0      0  RISE       1


5.3::Critical Path Report for (SwClock:R vs. SwClock:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4999976759p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18151
-------------------------------------   ----- 
End-of-path arrival time (ps)           18151
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2   2320   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2960   5280  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell2   3161   8441  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell2   9710  18151  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell3      0  18151  4999976759  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PWR_OK_MODE(1)/fb
Path End       : Net_857/main_0
Capture Clock  : Net_857/clock_0
Path slack     : 29476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#120000 vs. SwClock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8680
-------------------------------------   ---- 
End-of-path arrival time (ps)           8680
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
PWR_OK_MODE(1)/in_clock                               iocell2                 0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
PWR_OK_MODE(1)/fb  iocell2       4047   4047  29476  RISE       1
Net_857/main_0     macrocell11   4633   8680  29476  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_857/clock_0                                           macrocell11                0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PWR_OK_MODE(0)/fb
Path End       : Net_810/main_0
Capture Clock  : Net_810/clock_0
Path slack     : 29492p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#120000 vs. SwClock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8665
-------------------------------------   ---- 
End-of-path arrival time (ps)           8665
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
PWR_OK_MODE(0)/in_clock                               iocell1                 0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
PWR_OK_MODE(0)/fb  iocell1       4047   4047  29492  RISE       1
Net_810/main_0     macrocell5    4618   8665  29492  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_810/clock_0                                           macrocell5                 0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:timer_enable\/q
Path End       : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 195311668p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                          -11520
------------------------------------------------   --------- 
End-of-path required time (ps)                     195321813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/clock_0            macrocell17                0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:timer_enable\/q            macrocell17     1250   1250  195311668  RISE       1
\DATALINK_Timer:TimerUDB:trig_reg\/main_0           macrocell3      3250   4500  195311668  RISE       1
\DATALINK_Timer:TimerUDB:trig_reg\/q                macrocell3      3350   7850  195311668  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell1   2296  10145  195311668  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell1              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1607/q
Path End       : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 195315041p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                          -11520
------------------------------------------------   --------- 
End-of-path required time (ps)                     195321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1607/clock_0                                          macrocell21                0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_1607/q                                          macrocell21     1250   1250  195315041  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell1   5523   6773  195315041  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell1              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 195315066p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                          -11520
------------------------------------------------   --------- 
End-of-path required time (ps)                     195321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6747
-------------------------------------   ---- 
End-of-path arrival time (ps)           6747
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell1   3850   3850  195315066  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell1   2897   6747  195315066  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell1              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \DATALINK_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \DATALINK_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 195319322p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -1570
------------------------------------------------   --------- 
End-of-path required time (ps)                     195331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12442
-------------------------------------   ----- 
End-of-path arrival time (ps)           12442
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell1              0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell1   3850   3850  195315066  RISE       1
\DATALINK_Timer:TimerUDB:status_tc\/main_1        macrocell2      2912   6762  195319322  RISE       1
\DATALINK_Timer:TimerUDB:status_tc\/q             macrocell2      3350  10112  195319322  RISE       1
\DATALINK_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell1    2330  12442  195319322  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell1               0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:capture_last\/q
Path End       : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/f0_load
Capture Clock  : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 195320135p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -1930
------------------------------------------------   --------- 
End-of-path required time (ps)                     195331403

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11268
-------------------------------------   ----- 
End-of-path arrival time (ps)           11268
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:capture_last\/clock_0            macrocell13                0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:capture_last\/q          macrocell13     1250   1250  195320135  RISE       1
\DATALINK_Timer:TimerUDB:capt_fifo_load\/main_1   macrocell1      3887   5137  195320135  RISE       1
\DATALINK_Timer:TimerUDB:capt_fifo_load\/q        macrocell1      3350   8487  195320135  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/f0_load  datapathcell1   2781  11268  195320135  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell1              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:capture_last\/q
Path End       : \DATALINK_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \DATALINK_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 195320482p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -1570
------------------------------------------------   --------- 
End-of-path required time (ps)                     195331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11281
-------------------------------------   ----- 
End-of-path arrival time (ps)           11281
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:capture_last\/clock_0            macrocell13                0      0  RISE       1

Data path
pin name                                          model name    delay     AT      slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:capture_last\/q          macrocell13    1250   1250  195320135  RISE       1
\DATALINK_Timer:TimerUDB:capt_fifo_load\/main_1   macrocell1     3887   5137  195320135  RISE       1
\DATALINK_Timer:TimerUDB:capt_fifo_load\/q        macrocell1     3350   8487  195320135  RISE       1
\DATALINK_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2795  11281  195320482  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell1               0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1607/q
Path End       : \DATALINK_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \DATALINK_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 195323047p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6776
-------------------------------------   ---- 
End-of-path arrival time (ps)           6776
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1607/clock_0                                          macrocell21                0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_1607/q                                     macrocell21   1250   1250  195315041  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/main_3  macrocell17   5526   6776  195323047  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/clock_0            macrocell17                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1607/q
Path End       : \DATALINK_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \DATALINK_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 195323047p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6776
-------------------------------------   ---- 
End-of-path arrival time (ps)           6776
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1607/clock_0                                          macrocell21                0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_1607/q                                           macrocell21   1250   1250  195315041  RISE       1
\DATALINK_Timer:TimerUDB:trig_rise_detected\/main_2  macrocell19   5526   6776  195323047  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell19                0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_1543/main_1
Capture Clock  : Net_1543/clock_0
Path slack     : 195323062p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6762
-------------------------------------   ---- 
End-of-path arrival time (ps)           6762
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell1              0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell1   3850   3850  195315066  RISE       1
Net_1543/main_1                                   macrocell15     2912   6762  195323062  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1543/clock_0                                          macrocell15                0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \DATALINK_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \DATALINK_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 195323062p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6762
-------------------------------------   ---- 
End-of-path arrival time (ps)           6762
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell1              0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell1   3850   3850  195315066  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/main_2     macrocell17     2912   6762  195323062  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/clock_0            macrocell17                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \DATALINK_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \DATALINK_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 195323073p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell1              0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell1   3850   3850  195315066  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/main_2     macrocell18     2900   6750  195323073  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/clock_0            macrocell18                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:capture_last\/q
Path End       : \DATALINK_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \DATALINK_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 195324112p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5711
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:capture_last\/clock_0            macrocell13                0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:capture_last\/q             macrocell13   1250   1250  195320135  RISE       1
\DATALINK_Timer:TimerUDB:trig_rise_detected\/main_1  macrocell19   4461   5711  195324112  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell19                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1607/q
Path End       : \DATALINK_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \DATALINK_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 195324284p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1607/clock_0                                          macrocell21                0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_1607/q                                     macrocell21   1250   1250  195315041  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/main_3  macrocell18   4289   5539  195324284  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/clock_0            macrocell18                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1607/q
Path End       : \DATALINK_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \DATALINK_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 195324284p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1607/clock_0                                          macrocell21                0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_1607/q                                           macrocell21   1250   1250  195315041  RISE       1
\DATALINK_Timer:TimerUDB:trig_fall_detected\/main_2  macrocell20   4289   5539  195324284  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell20                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:capture_last\/q
Path End       : Net_1603/main_1
Capture Clock  : Net_1603/clock_0
Path slack     : 195324687p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:capture_last\/clock_0            macrocell13                0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:capture_last\/q  macrocell13   1250   1250  195320135  RISE       1
Net_1603/main_1                           macrocell16   3887   5137  195324687  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1603/clock_0                                          macrocell16                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:capture_last\/q
Path End       : \DATALINK_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \DATALINK_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 195325101p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:capture_last\/clock_0            macrocell13                0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:capture_last\/q             macrocell13   1250   1250  195320135  RISE       1
\DATALINK_Timer:TimerUDB:trig_fall_detected\/main_1  macrocell20   3473   4723  195325101  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell20                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:timer_enable\/q
Path End       : \DATALINK_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \DATALINK_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 195325304p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/clock_0            macrocell17                0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:timer_enable\/q       macrocell17   1250   1250  195311668  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/main_0  macrocell17   3269   4519  195325304  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/clock_0            macrocell17                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:timer_enable\/q
Path End       : Net_1603/main_2
Capture Clock  : Net_1603/clock_0
Path slack     : 195325322p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/clock_0            macrocell17                0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:timer_enable\/q  macrocell17   1250   1250  195311668  RISE       1
Net_1603/main_2                           macrocell16   3252   4502  195325322  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1603/clock_0                                          macrocell16                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:timer_enable\/q
Path End       : \DATALINK_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \DATALINK_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 195325323p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/clock_0            macrocell17                0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:timer_enable\/q       macrocell17   1250   1250  195311668  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/main_0  macrocell18   3250   4500  195325323  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/clock_0            macrocell18                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:trig_disable\/q
Path End       : \DATALINK_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \DATALINK_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 195325782p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/clock_0            macrocell18                0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:trig_disable\/q       macrocell18   1250   1250  195325782  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/main_4  macrocell18   2791   4041  195325782  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/clock_0            macrocell18                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:trig_rise_detected\/q
Path End       : Net_1543/main_2
Capture Clock  : Net_1543/clock_0
Path slack     : 195325789p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell19                0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:trig_rise_detected\/q  macrocell19   1250   1250  195312152  RISE       1
Net_1543/main_2                                 macrocell15   2785   4035  195325789  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1543/clock_0                                          macrocell15                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \DATALINK_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \DATALINK_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 195325789p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell19                0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:trig_rise_detected\/q  macrocell19   1250   1250  195312152  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/main_5   macrocell17   2785   4035  195325789  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/clock_0            macrocell17                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \DATALINK_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \DATALINK_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 195325789p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell19                0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:trig_rise_detected\/q       macrocell19   1250   1250  195312152  RISE       1
\DATALINK_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell19   2785   4035  195325789  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell19                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:trig_disable\/q
Path End       : \DATALINK_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \DATALINK_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 195325794p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/clock_0            macrocell18                0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:trig_disable\/q       macrocell18   1250   1250  195325782  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/main_4  macrocell17   2779   4029  195325794  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/clock_0            macrocell17                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \DATALINK_Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \DATALINK_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 195325808p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell19                0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:trig_rise_detected\/q  macrocell19   1250   1250  195312152  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/main_5   macrocell18   2765   4015  195325808  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/clock_0            macrocell18                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:run_mode\/q
Path End       : Net_1543/main_0
Capture Clock  : Net_1543/clock_0
Path slack     : 195325991p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:run_mode\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:run_mode\/q  macrocell14   1250   1250  195322251  RISE       1
Net_1543/main_0                       macrocell15   2582   3832  195325991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1543/clock_0                                          macrocell15                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:run_mode\/q
Path End       : \DATALINK_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \DATALINK_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 195325991p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:run_mode\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:run_mode\/q           macrocell14   1250   1250  195322251  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/main_1  macrocell17   2582   3832  195325991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:timer_enable\/clock_0            macrocell17                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:run_mode\/q
Path End       : \DATALINK_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \DATALINK_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 195325997p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:run_mode\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:run_mode\/q           macrocell14   1250   1250  195322251  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/main_1  macrocell18   2576   3826  195325997  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_disable\/clock_0            macrocell18                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1603/q
Path End       : Net_1615/main_0
Capture Clock  : Net_1615/clock_0
Path slack     : 195326259p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1603/clock_0                                          macrocell16                0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1603/q       macrocell16   1250   1250  195326259  RISE       1
Net_1615/main_0  macrocell22   2314   3564  195326259  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1615/clock_0                                          macrocell22                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATALINK_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \DATALINK_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \DATALINK_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 195326275p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell20                0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DATALINK_Timer:TimerUDB:trig_fall_detected\/q       macrocell20   1250   1250  195326275  RISE       1
\DATALINK_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell20   2298   3548  195326275  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell20                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1615/q
Path End       : Net_1607/main_1
Capture Clock  : Net_1607/clock_0
Path slack     : 195326276p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1615/clock_0                                          macrocell22                0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1615/q       macrocell22   1250   1250  195326276  RISE       1
Net_1607/main_1  macrocell21   2298   3548  195326276  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1607/clock_0                                          macrocell21                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1543/q
Path End       : Net_1607/main_0
Capture Clock  : Net_1607/clock_0
Path slack     : 195326285p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                     195329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1543/clock_0                                          macrocell15                0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1543/q       macrocell15   1250   1250  195326285  RISE       1
Net_1607/main_0  macrocell21   2289   3539  195326285  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1607/clock_0                                          macrocell21                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1607/q
Path End       : \DATALINK_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \DATALINK_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 195328458p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SwClock_1:R#1 vs. SwClock_1:R#2)   195333333
- Recovery time                                            0
------------------------------------------------   --------- 
End-of-path required time (ps)                     195333333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1607/clock_0                                          macrocell21                0      0  RISE       1

Data path
pin name                                       model name    delay     AT      slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ---------  ----  ------
Net_1607/q                                     macrocell21    1250   1250  195315041  RISE       1
\DATALINK_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell1   3625   4875  195328458  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DATALINK_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell1               0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4999976759p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18151
-------------------------------------   ----- 
End-of-path arrival time (ps)           18151
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2   2320   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2960   5280  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell2   3161   8441  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell2   9710  18151  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell3      0  18151  4999976759  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell3              0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4999980038p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2   2320   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2960   5280  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell3   3162   8442  4999980038  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell3              0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 4999980039p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8441
-------------------------------------   ---- 
End-of-path arrival time (ps)           8441
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2   2320   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2960   5280  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell2   3161   8441  4999980039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell2              0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1638/q
Path End       : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 4999980981p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1638/clock_0                                          macrocell27                0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_1638/q                                          macrocell27     1250   1250  4999977701  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell2   6249   7499  4999980981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell2              0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1638/q
Path End       : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4999980985p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1638/clock_0                                          macrocell27                0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_1638/q                                          macrocell27     1250   1250  4999977701  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell3   6245   7495  4999980985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell3              0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DISPLAY_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \DISPLAY_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4999981184p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17246
-------------------------------------   ----- 
End-of-path arrival time (ps)           17246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT       slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell2   2320   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell3      0   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell3   2960   5280  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:status_tc\/main_1         macrocell4      3172   8452  4999981184  RISE       1
\DISPLAY_Timer:TimerUDB:status_tc\/q              macrocell4      3350  11802  4999981184  RISE       1
\DISPLAY_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    5444  17246  4999981184  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell2               0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:timer_enable\/q
Path End       : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4999984217p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/clock_0             macrocell25                0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:timer_enable\/q             macrocell25     1250   1250  4999981102  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell3   3013   4263  4999984217  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell3              0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:timer_enable\/q
Path End       : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 4999984382p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/clock_0             macrocell25                0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:timer_enable\/q             macrocell25     1250   1250  4999981102  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell2   2848   4098  4999984382  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell2              0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_1658/main_1
Capture Clock  : Net_1658/clock_0
Path slack     : 4999988029p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8461
-------------------------------------   ---- 
End-of-path arrival time (ps)           8461
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT       slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell2   2320   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell3      0   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell3   2960   5280  4999976759  RISE       1
Net_1658/main_1                                   macrocell24     3181   8461  4999988029  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1658/clock_0                                          macrocell24                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DISPLAY_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \DISPLAY_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 4999988029p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8461
-------------------------------------   ---- 
End-of-path arrival time (ps)           8461
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT       slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell2   2320   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell3      0   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell3   2960   5280  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/main_3      macrocell25     3181   8461  4999988029  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/clock_0             macrocell25                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DISPLAY_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \DISPLAY_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 4999988029p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8461
-------------------------------------   ---- 
End-of-path arrival time (ps)           8461
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT       slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell2   2320   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell3      0   2320  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell3   2960   5280  4999976759  RISE       1
\DISPLAY_Timer:TimerUDB:trig_disable\/main_2      macrocell26     3181   8461  4999988029  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:trig_disable\/clock_0             macrocell26                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1638/q
Path End       : \DISPLAY_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \DISPLAY_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 4999989146p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1638/clock_0                                          macrocell27                0      0  RISE       1

Data path
pin name                                      model name   delay     AT       slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_1638/q                                    macrocell27   1250   1250  4999977701  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/main_4  macrocell25   6094   7344  4999989146  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/clock_0             macrocell25                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1638/q
Path End       : \DISPLAY_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \DISPLAY_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 4999989146p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1638/clock_0                                          macrocell27                0      0  RISE       1

Data path
pin name                                      model name   delay     AT       slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_1638/q                                    macrocell27   1250   1250  4999977701  RISE       1
\DISPLAY_Timer:TimerUDB:trig_disable\/main_3  macrocell26   6094   7344  4999989146  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:trig_disable\/clock_0             macrocell26                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DISPLAY_Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \DISPLAY_Timer:TimerUDB:run_mode\/clock_0
Path slack     : 4999989823p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6667
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1               0      0  RISE       1

Data path
pin name                                                     model name    delay     AT       slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  4999989823  RISE       1
\DISPLAY_Timer:TimerUDB:run_mode\/main_0                     macrocell23    4087   6667  4999989823  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:run_mode\/clock_0                 macrocell23                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DISPLAY_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \DISPLAY_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 4999990357p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1               0      0  RISE       1

Data path
pin name                                                     model name    delay     AT       slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  4999989823  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/main_0                 macrocell25    3553   6133  4999990357  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/clock_0             macrocell25                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_810/q
Path End       : Net_834/main_1
Capture Clock  : Net_834/clock_0
Path slack     : 4999991355p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_810/clock_0                                           macrocell5                 0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_810/q       macrocell5    1250   1250  4999991355  RISE       1
Net_834/main_1  macrocell7    3885   5135  4999991355  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_834/clock_0                                           macrocell7                 0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_857/q
Path End       : Net_858/main_0
Capture Clock  : Net_858/clock_0
Path slack     : 4999991517p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_857/clock_0                                           macrocell11                0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_857/q       macrocell11   1250   1250  4999991517  RISE       1
Net_858/main_0  macrocell9    3723   4973  4999991517  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_858/clock_0                                           macrocell9                 0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_857/q
Path End       : Net_860/main_0
Capture Clock  : Net_860/clock_0
Path slack     : 4999991534p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_857/clock_0                                           macrocell11                0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_857/q       macrocell11   1250   1250  4999991517  RISE       1
Net_860/main_0  macrocell10   3706   4956  4999991534  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_860/clock_0                                           macrocell10                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_857/q
Path End       : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999991534p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_857/clock_0                                           macrocell11                0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_857/q                                   macrocell11   1250   1250  4999991517  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/main_0  macrocell12   3706   4956  4999991534  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell12                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_810/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999991921p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_810/clock_0                                           macrocell5                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_810/q                                   macrocell5    1250   1250  4999991355  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell6    3319   4569  4999991921  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell6                 0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_810/q
Path End       : Net_1086/main_1
Capture Clock  : Net_1086/clock_0
Path slack     : 4999991921p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_810/clock_0                                           macrocell5                 0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_810/q        macrocell5    1250   1250  4999991355  RISE       1
Net_1086/main_1  macrocell8    3319   4569  4999991921  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1086/clock_0                                          macrocell8                 0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:timer_enable\/q
Path End       : \DISPLAY_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \DISPLAY_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 4999992236p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/clock_0             macrocell25                0      0  RISE       1

Data path
pin name                                      model name   delay     AT       slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:timer_enable\/q       macrocell25   1250   1250  4999981102  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/main_1  macrocell25   3004   4254  4999992236  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/clock_0             macrocell25                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:timer_enable\/q
Path End       : \DISPLAY_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \DISPLAY_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 4999992236p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/clock_0             macrocell25                0      0  RISE       1

Data path
pin name                                      model name   delay     AT       slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:timer_enable\/q       macrocell25   1250   1250  4999981102  RISE       1
\DISPLAY_Timer:TimerUDB:trig_disable\/main_0  macrocell26   3004   4254  4999992236  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:trig_disable\/clock_0             macrocell26                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_858/main_1
Capture Clock  : Net_858/clock_0
Path slack     : 4999992676p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3814
-------------------------------------   ---- 
End-of-path arrival time (ps)           3814
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell12                0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/q  macrocell12   1250   1250  4999992676  RISE       1
Net_858/main_1                         macrocell9    2564   3814  4999992676  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_858/clock_0                                           macrocell9                 0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_860/main_1
Capture Clock  : Net_860/clock_0
Path slack     : 4999992683p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell12                0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/q  macrocell12   1250   1250  4999992676  RISE       1
Net_860/main_1                         macrocell10   2557   3807  4999992683  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_860/clock_0                                           macrocell10                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1086/main_0
Capture Clock  : Net_1086/clock_0
Path slack     : 4999992699p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell6                 0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell6    1250   1250  4999992699  RISE       1
Net_1086/main_0                        macrocell8    2541   3791  4999992699  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1086/clock_0                                          macrocell8                 0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:run_mode\/q
Path End       : Net_1658/main_0
Capture Clock  : Net_1658/clock_0
Path slack     : 4999992706p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:run_mode\/clock_0                 macrocell23                0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:run_mode\/q  macrocell23   1250   1250  4999985850  RISE       1
Net_1658/main_0                      macrocell24   2534   3784  4999992706  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1658/clock_0                                          macrocell24                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:run_mode\/q
Path End       : \DISPLAY_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \DISPLAY_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 4999992706p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:run_mode\/clock_0                 macrocell23                0      0  RISE       1

Data path
pin name                                      model name   delay     AT       slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:run_mode\/q           macrocell23   1250   1250  4999985850  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/main_2  macrocell25   2534   3784  4999992706  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/clock_0             macrocell25                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:run_mode\/q
Path End       : \DISPLAY_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \DISPLAY_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 4999992706p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:run_mode\/clock_0                 macrocell23                0      0  RISE       1

Data path
pin name                                      model name   delay     AT       slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:run_mode\/q           macrocell23   1250   1250  4999985850  RISE       1
\DISPLAY_Timer:TimerUDB:trig_disable\/main_1  macrocell26   2534   3784  4999992706  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:trig_disable\/clock_0             macrocell26                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_834/main_0
Capture Clock  : Net_834/clock_0
Path slack     : 4999992706p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell6                 0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell6    1250   1250  4999992699  RISE       1
Net_834/main_0                         macrocell7    2534   3784  4999992706  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_834/clock_0                                           macrocell7                 0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:trig_disable\/q
Path End       : \DISPLAY_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \DISPLAY_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 4999992981p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:trig_disable\/clock_0             macrocell26                0      0  RISE       1

Data path
pin name                                      model name   delay     AT       slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:trig_disable\/q       macrocell26   1250   1250  4999992981  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/main_5  macrocell25   2259   3509  4999992981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:timer_enable\/clock_0             macrocell25                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DISPLAY_Timer:TimerUDB:trig_disable\/q
Path End       : \DISPLAY_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \DISPLAY_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 4999992981p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:trig_disable\/clock_0             macrocell26                0      0  RISE       1

Data path
pin name                                      model name   delay     AT       slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ----------  ----  ------
\DISPLAY_Timer:TimerUDB:trig_disable\/q       macrocell26   1250   1250  4999992981  RISE       1
\DISPLAY_Timer:TimerUDB:trig_disable\/main_4  macrocell26   2259   3509  4999992981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:trig_disable\/clock_0             macrocell26                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1658/q
Path End       : Net_1638/main_0
Capture Clock  : Net_1638/clock_0
Path slack     : 4999992997p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1658/clock_0                                          macrocell24                0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_1658/q       macrocell24   1250   1250  4999992997  RISE       1
Net_1638/main_0  macrocell27   2243   3493  4999992997  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1638/clock_0                                          macrocell27                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1638/q
Path End       : \DISPLAY_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \DISPLAY_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4999994091p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SwClock:R#1 vs. SwClock:R#2)   5000000000
- Recovery time                                         0
--------------------------------------------   ---------- 
End-of-path required time (ps)                 5000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_1638/clock_0                                          macrocell27                0      0  RISE       1

Data path
pin name                                      model name    delay     AT       slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1638/q                                    macrocell27    1250   1250  4999977701  RISE       1
\DISPLAY_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell2   4659   5909  4999994091  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\DISPLAY_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

