
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/ise/exp10/pa.fromHdl.tcl
# create_project -name exp10 -dir "C:/ise/exp10/planAhead_run_2" -part xc7a100tfgg484-2L
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'C:/ise/exp10/top.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/RAM_1.ngc}]
# add_files [list {ipcore_dir/ROM_2.ngc}]
# set hdlfile [add_files [list {ipcore_dir/ROM_2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RegFile.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {READ.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/RAM_1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DECODER.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CPU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/RAM_1.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ROM_1.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ROM_2.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tfgg484-2L
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/ise/exp10/ipcore_dir/ROM_2.v" into library work
Analyzing Verilog file "C:/ise/exp10/RegFile.v" into library work
Analyzing Verilog file "C:/ise/exp10/READ.v" into library work
Analyzing Verilog file "C:/ise/exp10/ipcore_dir/RAM_1.v" into library work
Analyzing Verilog file "C:/ise/exp10/DECODER.v" into library work
Analyzing Verilog file "C:/ise/exp10/ALU.v" into library work
Analyzing Verilog file "C:/ise/exp10/CPU.v" into library work
Analyzing Verilog file "C:/ise/exp10/top.v" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ROM_2.ngc ...
WARNING:NetListWriters:298 - No output is written to ROM_2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ROM_2.edif ...
ngc2edif: Total memory usage is 4314100 kilobytes

Reading core file 'C:/ise/exp10/ipcore_dir/ROM_2.ngc' for (cell view 'ROM_2', library 'work', file 'ROM_2.v')
Parsing EDIF File [./.Xil/PlanAhead-10940-DESKTOP-E33NCFO/ngc2edif/ROM_2.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-10940-DESKTOP-E33NCFO/ngc2edif/ROM_2.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_1.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_1.edif ...
ngc2edif: Total memory usage is 4314100 kilobytes

Reading core file 'C:/ise/exp10/ipcore_dir/RAM_1.ngc' for (cell view 'RAM_1', library 'work', file 'RAM_1.v')
Parsing EDIF File [./.Xil/PlanAhead-10940-DESKTOP-E33NCFO/ngc2edif/RAM_1.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-10940-DESKTOP-E33NCFO/ngc2edif/RAM_1.edif]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/ise/exp10/top.ucf]
Finished Parsing UCF File [C:/ise/exp10/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e88c73ba
open_rtl_design: Time (s): elapsed = 00:00:20 . Memory (MB): peak = 860.066 ; gain = 373.148
update_compile_order -fileset sim_1
set_property iostandard LVCMOS18 [get_ports [list {LED[31]} {LED[30]} {LED[29]} {LED[28]} {LED[27]} {LED[26]} {LED[25]} {LED[24]} {LED[23]} {LED[22]} {LED[21]} {LED[20]} {LED[19]} {LED[18]} {LED[17]} {LED[16]} {LED[15]} {LED[14]} {LED[13]} {LED[12]} {LED[11]} {LED[10]} {LED[9]} {LED[8]} {LED[7]} {LED[6]} {LED[5]} {LED[4]} {LED[3]} {LED[2]} {LED[1]} {LED[0]}]]
set_property iostandard LVCMOS18 [get_ports [list change2]]
set_property iostandard LVCMOS18 [get_ports [list change1]]
set_property iostandard LVCMOS18 [get_ports [list change3]]
set_property iostandard LVCMOS18 [get_ports [list change4]]
set_property iostandard LVCMOS18 [get_ports [list clk]]
set_property iostandard LVCMOS18 [get_ports [list clka]]
set_property iostandard LVCMOS18 [get_ports [list rst]]
set_property pulltype PULLDOWN [get_ports [list change1]]
set_property pulltype PULLDOWN [get_ports [list change2]]
set_property pulltype PULLDOWN [get_ports [list change3]]
set_property pulltype PULLDOWN [get_ports [list change4]]
set_property pulltype PULLDOWN [get_ports [list clk]]
set_property pulltype PULLDOWN [get_ports [list clka]]
set_property pulltype PULLDOWN [get_ports [list rst]]
startgroup
set_property package_pin H4 [get_ports clka]
endgroup
set_property package_pin "" [get_ports [list  change1]]
startgroup
set_property package_pin R4 [get_ports rst]
endgroup
startgroup
set_property package_pin AA4 [get_ports clk]
endgroup
startgroup
set_property package_pin AB6 [get_ports change1]
endgroup
startgroup
set_property package_pin T5 [get_ports change2]
endgroup
startgroup
set_property package_pin V8 [get_ports change3]
endgroup
save_constraints
startgroup
set_property package_pin AA8 [get_ports change4]
endgroup
startgroup
set_property package_pin R1 [get_ports {LED[31]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {LED[30]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {LED[29]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {LED[28]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {LED[27]}]
endgroup
startgroup
set_property package_pin M2 [get_ports {LED[26]}]
endgroup
startgroup
set_property package_pin L1 [get_ports {LED[25]}]
endgroup
startgroup
set_property package_pin J2 [get_ports {LED[24]}]
endgroup
startgroup
set_property package_pin G1 [get_ports {LED[23]}]
endgroup
startgroup
set_property package_pin E1 [get_ports {LED[22]}]
endgroup
startgroup
set_property package_pin D2 [get_ports {LED[21]}]
endgroup
startgroup
set_property package_pin A1 [get_ports {LED[20]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {LED[19]}]
endgroup
startgroup
set_property package_pin G3 [get_ports {LED[18]}]
endgroup
startgroup
set_property package_pin K4 [get_ports {LED[17]}]
endgroup
startgroup
set_property package_pin G4 [get_ports {LED[16]}]
endgroup
startgroup
set_property package_pin K1 [get_ports {LED[15]}]
endgroup
startgroup
set_property package_pin J1 [get_ports {LED[14]}]
endgroup
startgroup
set_property package_pin H2 [get_ports {LED[13]}]
endgroup
startgroup
set_property package_pin G2 [get_ports {LED[12]}]
endgroup
startgroup
set_property package_pin F1 [get_ports {LED[11]}]
endgroup
startgroup
set_property package_pin E2 [get_ports {LED[10]}]
endgroup
startgroup
set_property package_pin D1 [get_ports {LED[9]}]
endgroup
startgroup
set_property package_pin B1 [get_ports {LED[8]}]
endgroup
startgroup
set_property package_pin B2 [get_ports {LED[7]}]
endgroup
startgroup
set_property package_pin N3 [get_ports {LED[6]}]
endgroup
startgroup
set_property package_pin M3 [get_ports {LED[5]}]
endgroup
startgroup
set_property package_pin K3 [get_ports {LED[4]}]
endgroup
startgroup
set_property package_pin H3 [get_ports {LED[3]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin L4 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin J4 [get_ports {LED[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jun 05 18:27:12 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
