{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585826945649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585826945655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 02 16:59:05 2020 " "Processing started: Thu Apr 02 16:59:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585826945655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826945655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826945656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585826945959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585826945959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A top.v(9) " "Verilog HDL Declaration information at top.v(9): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585826955029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B top.v(9) " "Verilog HDL Declaration information at top.v(9): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585826955029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585826955031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585826955051 ""}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "out top.v(27) " "Verilog HDL Function Declaration warning at top.v(27): variable \"out\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 27 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1585826955052 "|top"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "out sop top.v(18) " "Verilog HDL warning at top.v(18): variable out in static task or function sop may have unintended latch behavior" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 18 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1585826955052 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 top.v(31) " "Verilog HDL assignment warning at top.v(31): truncated value with size 16 to match size of target (8)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585826955052 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(42) " "Verilog HDL assignment warning at top.v(42): truncated value with size 32 to match size of target (1)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585826955052 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sop.out 0 top.v(18) " "Net \"sop.out\" at top.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1585826955053 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] top.v(13) " "Inferred latch for \"a\[0\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955053 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] top.v(13) " "Inferred latch for \"a\[1\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955053 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] top.v(13) " "Inferred latch for \"a\[2\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955053 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] top.v(13) " "Inferred latch for \"a\[3\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955053 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] top.v(13) " "Inferred latch for \"a\[4\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955053 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] top.v(13) " "Inferred latch for \"a\[5\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] top.v(13) " "Inferred latch for \"a\[6\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] top.v(13) " "Inferred latch for \"a\[7\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] top.v(13) " "Inferred latch for \"b\[0\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] top.v(13) " "Inferred latch for \"b\[1\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] top.v(13) " "Inferred latch for \"b\[2\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] top.v(13) " "Inferred latch for \"b\[3\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] top.v(13) " "Inferred latch for \"b\[4\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] top.v(13) " "Inferred latch for \"b\[5\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] top.v(13) " "Inferred latch for \"b\[6\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] top.v(13) " "Inferred latch for \"b\[7\]\" at top.v(13)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/Projects/top/top.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955054 "|top"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585826955607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Projects/top/output_files/top.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Projects/top/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826955809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585826955918 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585826955918 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585826956005 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585826956005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585826956005 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1585826956005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585826956005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585826956041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 02 16:59:16 2020 " "Processing ended: Thu Apr 02 16:59:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585826956041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585826956041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585826956041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585826956041 ""}
