;
; Marco van den Heuvel, 28.01.2016
;
; void __fastcall__ sampler_2bit_pet1_input_init(void);
; unsigned char __fastcall__ sampler_2bit_pet1_input(void);
; void __fastcall__ sampler_4bit_pet1_input_init(void);
; unsigned char __fastcall__ sampler_4bit_pet1_input(void);
; void __fastcall__ sampler_2bit_pet2_input_init(void);
; unsigned char __fastcall__ sampler_2bit_pet2_input(void);
; void __fastcall__ sampler_4bit_pet2_input_init(void);
; unsigned char __fastcall__ sampler_4bit_pet2_input(void);
; void __fastcall__ sampler_2bit_syn1_input_init(void);
; unsigned char __fastcall__ sampler_2bit_syn1_input(void);
; void __fastcall__ sampler_4bit_syn1_input_init(void);
; unsigned char __fastcall__ sampler_4bit_syn1_input(void);
; void __fastcall__ sampler_2bit_syn2_input_init(void);
; unsigned char __fastcall__ sampler_2bit_syn2_input(void);
; void __fastcall__ sampler_4bit_syn2_input_init(void);
; unsigned char __fastcall__ sampler_4bit_syn2_input(void);
; void __fastcall__ sampler_2bit_syn3_input_init(void);
; unsigned char __fastcall__ sampler_2bit_syn3_input(void);
; void __fastcall__ sampler_4bit_syn3_input_init(void);
; unsigned char __fastcall__ sampler_4bit_syn3_input(void);
; void __fastcall__ sampler_2bit_woj1_input_init(void);
; unsigned char __fastcall__ sampler_2bit_woj1_input(void);
; void __fastcall__ sampler_4bit_woj1_input_init(void);
; unsigned char __fastcall__ sampler_4bit_woj1_input(void);
; void __fastcall__ sampler_2bit_woj2_input_init(void);
; unsigned char __fastcall__ sampler_2bit_woj2_input(void);
; void __fastcall__ sampler_4bit_woj2_input_init(void);
; unsigned char __fastcall__ sampler_4bit_woj2_input(void);
; void __fastcall__ sampler_2bit_woj3_input_init(void);
; unsigned char __fastcall__ sampler_2bit_woj3_input(void);
; void __fastcall__ sampler_4bit_woj3_input_init(void);
; unsigned char __fastcall__ sampler_4bit_woj3_input(void);
; void __fastcall__ sampler_2bit_woj4_input_init(void);
; unsigned char __fastcall__ sampler_2bit_woj4_input(void);
; void __fastcall__ sampler_4bit_woj4_input_init(void);
; unsigned char __fastcall__ sampler_4bit_woj4_input(void);
; void __fastcall__ sampler_2bit_woj5_input_init(void);
; unsigned char __fastcall__ sampler_2bit_woj5_input(void);
; void __fastcall__ sampler_4bit_woj5_input_init(void);
; unsigned char __fastcall__ sampler_4bit_woj5_input(void);
; void __fastcall__ sampler_2bit_woj6_input_init(void);
; unsigned char __fastcall__ sampler_2bit_woj6_input(void);
; void __fastcall__ sampler_4bit_woj6_input_init(void);
; unsigned char __fastcall__ sampler_4bit_woj6_input(void);
; void __fastcall__ sampler_2bit_woj7_input_init(void);
; unsigned char __fastcall__ sampler_2bit_woj7_input(void);
; void __fastcall__ sampler_4bit_woj7_input_init(void);
; unsigned char __fastcall__ sampler_4bit_woj7_input(void);
; void __fastcall__ sampler_2bit_woj8_input_init(void);
; unsigned char __fastcall__ sampler_2bit_woj8_input(void);
; void __fastcall__ sampler_4bit_woj8_input_init(void);
; unsigned char __fastcall__ sampler_4bit_woj8_input(void);
; void __fastcall__ sampler_2bit_hit1_input_init(void);
; unsigned char __fastcall__ sampler_2bit_hit1_input(void);
; void __fastcall__ sampler_4bit_hit1_input_init(void);
; unsigned char __fastcall__ sampler_4bit_hit1_input(void);
; void __fastcall__ sampler_2bit_hit2_input_init(void);
; unsigned char __fastcall__ sampler_2bit_hit2_input(void);
; void __fastcall__ sampler_4bit_hit2_input_init(void);
; unsigned char __fastcall__ sampler_4bit_hit2_input(void);
; void __fastcall__ sampler_2bit_kingsoft1_input_init(void);
; unsigned char __fastcall__ sampler_2bit_kingsoft1_input(void);
; void __fastcall__ sampler_4bit_kingsoft1_input_init(void);
; unsigned char __fastcall__ sampler_4bit_kingsoft1_input(void);
; void __fastcall__ sampler_2bit_kingsoft2_input_init(void);
; unsigned char __fastcall__ sampler_2bit_kingsoft2_input(void);
; void __fastcall__ sampler_4bit_kingsoft2_input_init(void);
; unsigned char __fastcall__ sampler_4bit_kingsoft2_input(void);
; void __fastcall__ sampler_2bit_starbyte1_input_init(void);
; unsigned char __fastcall__ sampler_2bit_starbyte1_input(void);
; void __fastcall__ sampler_4bit_starbyte1_input_init(void);
; unsigned char __fastcall__ sampler_4bit_starbyte1_input(void);
; void __fastcall__ sampler_2bit_starbyte2_input_init(void);
; unsigned char __fastcall__ sampler_2bit_starbyte2_input(void);
; void __fastcall__ sampler_4bit_starbyte2_input_init(void);
; unsigned char __fastcall__ sampler_4bit_starbyte2_input(void);
; void __fastcall__ sampler_4bit_userport_input_init(void);
; unsigned char __fastcall__ sampler_4bit_userport_input(void);
;
; void __fastcall__ userport_dac_output_init(void);
; void __fastcall__ userport_dac_output(unsigned char sample);
; void __fastcall__ userport_digimax_output_init(void);
; void __fastcall__ userport_digimax_output(unsigned char sample);
;
; void __fastcall__ _show_sample(unsigned char sample);
;

        .export  _sampler_2bit_pet1_input_init, _sampler_2bit_pet1_input
        .export  _sampler_4bit_pet1_input_init, _sampler_4bit_pet1_input
        .export  _sampler_2bit_pet2_input_init, _sampler_2bit_pet2_input
        .export  _sampler_4bit_pet2_input_init, _sampler_4bit_pet2_input
        .export  _sampler_2bit_syn1_input_init, _sampler_2bit_syn1_input
        .export  _sampler_4bit_syn1_input_init, _sampler_4bit_syn1_input
        .export  _sampler_2bit_syn2_input_init, _sampler_2bit_syn2_input
        .export  _sampler_4bit_syn2_input_init, _sampler_4bit_syn2_input
        .export  _sampler_2bit_syn3_input_init, _sampler_2bit_syn3_input
        .export  _sampler_4bit_syn3_input_init, _sampler_4bit_syn3_input
        .export  _sampler_2bit_woj1_input_init, _sampler_2bit_woj1_input
        .export  _sampler_4bit_woj1_input_init, _sampler_4bit_woj1_input
        .export  _sampler_2bit_woj2_input_init, _sampler_2bit_woj2_input
        .export  _sampler_4bit_woj2_input_init, _sampler_4bit_woj2_input
        .export  _sampler_2bit_woj3_input_init, _sampler_2bit_woj3_input
        .export  _sampler_4bit_woj3_input_init, _sampler_4bit_woj3_input
        .export  _sampler_2bit_woj4_input_init, _sampler_2bit_woj4_input
        .export  _sampler_4bit_woj4_input_init, _sampler_4bit_woj4_input
        .export  _sampler_2bit_woj5_input_init, _sampler_2bit_woj5_input
        .export  _sampler_4bit_woj5_input_init, _sampler_4bit_woj5_input
        .export  _sampler_2bit_woj6_input_init, _sampler_2bit_woj6_input
        .export  _sampler_4bit_woj6_input_init, _sampler_4bit_woj6_input
        .export  _sampler_2bit_woj7_input_init, _sampler_2bit_woj7_input
        .export  _sampler_4bit_woj7_input_init, _sampler_4bit_woj7_input
        .export  _sampler_2bit_woj8_input_init, _sampler_2bit_woj8_input
        .export  _sampler_4bit_woj8_input_init, _sampler_4bit_woj8_input
        .export  _sampler_2bit_hit1_input_init, _sampler_2bit_hit1_input
        .export  _sampler_4bit_hit1_input_init, _sampler_4bit_hit1_input
        .export  _sampler_2bit_hit2_input_init, _sampler_2bit_hit2_input
        .export  _sampler_4bit_hit2_input_init, _sampler_4bit_hit2_input
        .export  _sampler_2bit_kingsoft1_input_init, _sampler_2bit_kingsoft1_input
        .export  _sampler_4bit_kingsoft1_input_init, _sampler_4bit_kingsoft1_input
        .export  _sampler_2bit_kingsoft2_input_init, _sampler_2bit_kingsoft2_input
        .export  _sampler_4bit_kingsoft2_input_init, _sampler_4bit_kingsoft2_input
        .export  _sampler_2bit_starbyte1_input_init, _sampler_2bit_starbyte1_input
        .export  _sampler_4bit_starbyte1_input_init, _sampler_4bit_starbyte1_input
        .export  _sampler_2bit_starbyte2_input_init, _sampler_2bit_starbyte2_input
        .export  _sampler_4bit_starbyte2_input_init, _sampler_4bit_starbyte2_input
        .export  _sampler_4bit_userport_input_init, _sampler_4bit_userport_input

        .export  _userport_dac_output_init, _userport_dac_output
        .export  _userport_digimax_output_init, _userport_digimax_output

        .export  _show_sample

        .importzp   sreg, tmp1, tmp2

setup_banking:
        ldx     $01
        ldy     #$0f
        sty     $01
        rts

load_pa2:
        ldy     #$dc
        sty     sreg + 1
        ldy     #$00
        sty     sreg
        lda     (sreg),y
        rts

load_userport:
        ldy     #$dc
        sty     sreg + 1
        ldy     #$01
        sty     sreg
        dey
        lda     (sreg),y
        rts

setup_userport_dc01:
        jsr     setup_banking
        ldy     #$dc
        sty     sreg + 1
        ldy     #$01
        sty     sreg
        iny
        lda     #$80
        sta     (sreg),y
        dey
        dey
        rts

_sampler_4bit_userport_input_init:
        jsr     setup_banking
        ldy     #$dc
        sty     sreg + 1
        ldy     #$00
        sty     sreg
        ldy     #$02
        lda     (sreg),y
        ora     #$04
        sta     (sreg),y
        ldy     #$00
        lda     (sreg),y
        and     #$fb
        sta     (sreg),y
        tya
        ldy     #$03
        sta     (sreg),y
        stx     $01
        rts

_sampler_2bit_kingsoft1_input_init:
_sampler_4bit_kingsoft1_input_init:
_sampler_2bit_starbyte2_input_init:
_sampler_4bit_starbyte2_input_init:
        jsr     setup_banking
        ldy     #$dc
        sty     sreg + 1
        ldy     #$02
        sty     sreg
        ldy     #$00
        lda     (sreg),y
        and     #$fb
        sta     (sreg),y
        tya
        iny
        sta     (sreg),y
        stx     $01
        rts

_sampler_2bit_pet1_input_init:
_sampler_4bit_pet1_input_init:
_sampler_2bit_pet2_input_init:
_sampler_4bit_pet2_input_init:
_sampler_2bit_hit1_input_init:
_sampler_4bit_hit1_input_init:
_sampler_2bit_hit2_input_init:
_sampler_4bit_hit2_input_init:
_sampler_2bit_kingsoft2_input_init:
_sampler_4bit_kingsoft2_input_init:
_sampler_2bit_starbyte1_input_init:
_sampler_4bit_starbyte1_input_init:
        jsr     setup_banking
        ldy     #$03
        sty     sreg
        ldy     #$dc
        sty     sreg + 1
        ldy     #$00
        tya
        sta     (sreg),y
        stx     $01
        rts

dc03_e0:
        jsr     setup_banking
        ldy     #$00
        sty     sreg
        ldy     #$dc
        sty     sreg + 1
        ldy     #$03
        lda     #$E0
        sta     (sreg),y
        ldy     #$01
        rts

sta_sreg_y:
        sta     (sreg),y
        stx     $01
        rts

_sampler_2bit_woj1_input_init:
_sampler_4bit_woj1_input_init:
        jsr     dc03_e0
        lda     #$00
        jmp     sta_sreg_y

_sampler_2bit_woj2_input_init:
_sampler_4bit_woj2_input_init:
        jsr     dc03_e0
        lda     #$20
        jmp     sta_sreg_y

_sampler_2bit_woj3_input_init:
_sampler_4bit_woj3_input_init:
        jsr     dc03_e0
        lda     #$40
        jmp     sta_sreg_y

_sampler_2bit_syn3_input_init:
_sampler_4bit_syn3_input_init:
_sampler_2bit_woj4_input_init:
_sampler_4bit_woj4_input_init:
        jsr     dc03_e0
        lda     #$60
        jmp     sta_sreg_y

_sampler_2bit_woj5_input_init:
_sampler_4bit_woj5_input_init:
        jsr     dc03_e0
        lda     #$80
        jmp     sta_sreg_y

_sampler_2bit_syn2_input_init:
_sampler_4bit_syn2_input_init:
_sampler_2bit_woj6_input_init:
_sampler_4bit_woj6_input_init:
        jsr     dc03_e0
        lda     #$A0
        jmp     sta_sreg_y

_sampler_2bit_syn1_input_init:
_sampler_4bit_syn1_input_init:
_sampler_2bit_woj7_input_init:
_sampler_4bit_woj7_input_init:
        jsr     dc03_e0
        lda     #$C0
        jmp     sta_sreg_y

_sampler_2bit_woj8_input_init:
_sampler_4bit_woj8_input_init:
        jsr     dc03_e0
        lda     #$E0
        jmp     sta_sreg_y

_sampler_2bit_pet2_input:
_sampler_2bit_hit2_input:
        jsr     setup_banking
        jsr     load_userport
        and     #$30
        asl
        asl
        stx     $01
        rts

_sampler_4bit_pet2_input:
_sampler_4bit_hit2_input:
_sampler_4bit_userport_input:
        jsr     setup_banking
        jsr     load_userport
        and     #$f0
        stx     $01
        rts

_sampler_2bit_starbyte2_input:
        jsr     setup_banking
        jsr     load_pa2
        and     #$04
        asl
        asl
        asl
        asl
        sta     tmp1
        jsr     load_userport
        and     #$20
        asl
        asl
        ora     tmp1
        stx     $01
        rts

_sampler_4bit_starbyte2_input:
        jsr     setup_banking
        jsr     load_pa2
        and     #$04
        asl
        asl
        sta     tmp1
        jsr     load_userport
        sta     tmp2
        and     #$20
        ora     tmp1
        sta     tmp1
        lda     tmp2
        and     #$40
        asl
        ora     tmp1
        sta     tmp1
        lda     tmp2
        and     #$80
        lsr
        ora     tmp1
        stx     $01
        rts

_sampler_2bit_starbyte1_input:
        jsr     setup_banking
        jsr     load_userport
        sta     tmp2
        and     #$01
        clc
        ror
        ror
        sta     tmp1
        lda     tmp2
        and     #$08
        asl
        asl
        asl
        ora     tmp1
        stx     $01
        rts

_sampler_4bit_starbyte1_input:
        jsr     setup_banking
        jsr     load_userport
        sta     tmp2
        and     #$01
        asl
        asl
        asl
        asl
        asl
        sta     tmp1
        lda     tmp2
        and     #$02
        clc
        ror
        ror
        ror
        ora     tmp1
        sta     tmp1
        lda     tmp2
        and     #$04
        asl
        asl
        asl
        asl
        ora     tmp1
        sta     tmp1
        lda     tmp2
        and     #$08
        asl
        ora     tmp1
        stx     $01
        rts

_sampler_2bit_kingsoft1_input:
        jsr     setup_banking
        jsr     load_pa2
        and     #$04
        asl
        asl
        asl
        asl
        sta     tmp1
        jsr     load_userport
        and     #$80
        ora     tmp1
        stx     $01
        rts

_sampler_4bit_kingsoft1_input:
        jsr     setup_banking
        jsr     load_pa2
        and     #$04
        asl
        asl
        sta     tmp1
        jsr     load_userport
        sta     tmp2
        and     #$20
        asl
        asl
        ora     tmp1
        sta     tmp1
        lda     tmp2
        and     #$40
        ora     tmp1
        sta     tmp1
        lda     tmp2
        and     #$80
        lsr
        lsr
        ora     tmp1
        stx     $01
        rts

_sampler_2bit_kingsoft2_input:
        jsr     setup_banking
        jsr     load_userport
        sta     tmp2
        and     #$04
        asl
        asl
        asl
        asl
        asl
        sta     tmp1
        lda     tmp2
        and     #$08
        asl
        asl
        asl
        ora     tmp1
        stx     $01
        rts

_sampler_4bit_kingsoft2_input:
        jsr     setup_banking
        jsr     load_userport
        sta     tmp2
        and     #$01
        clc
        ror
        ror
        sta     tmp1
        lda     tmp2
        and     #$02
        asl
        asl
        asl
        asl
        asl
        ora    tmp1
        sta    tmp1
        lda    tmp2
        and    #$04
        asl
        asl
        asl
        ora    tmp1
        sta    tmp1
        lda    tmp2
        and    #$08
        asl
        ora    tmp1
        stx    $01
        rts

_sampler_2bit_pet1_input:
_sampler_2bit_hit1_input:
_sampler_2bit_syn1_input:
_sampler_2bit_syn2_input:
_sampler_2bit_syn3_input:
_sampler_2bit_woj1_input:
_sampler_2bit_woj2_input:
_sampler_2bit_woj3_input:
_sampler_2bit_woj4_input:
_sampler_2bit_woj5_input:
_sampler_2bit_woj6_input:
_sampler_2bit_woj7_input:
_sampler_2bit_woj8_input:
        jsr     setup_banking
        jsr     load_userport
        asl
        asl
do_asl4:
        asl
        asl
        asl
        asl
        stx     $01
        rts

_sampler_4bit_pet1_input:
_sampler_4bit_hit1_input:
_sampler_4bit_syn1_input:
_sampler_4bit_syn2_input:
_sampler_4bit_syn3_input:
_sampler_4bit_woj1_input:
_sampler_4bit_woj2_input:
_sampler_4bit_woj3_input:
_sampler_4bit_woj4_input:
_sampler_4bit_woj5_input:
_sampler_4bit_woj6_input:
_sampler_4bit_woj7_input:
_sampler_4bit_woj8_input:
        jsr     setup_banking
        jsr     load_userport
        jmp     do_asl4

_userport_digimax_output_init:
_userport_dac_output_init:
        jsr     setup_banking
        ldy     #$03
        sty     sreg
        ldy     #$dc
        sty     sreg + 1
        ldy     #$00
        lda     #$ff
        sta     (sreg),y
        stx     $01
        rts

_userport_digimax_output:
_userport_dac_output:
        jsr     setup_banking
        ldy     #$dc
        sty     sreg + 1
        ldy     #$01
        sty     sreg
        dey
        sta     (sreg),y
        stx     $01
        rts

_show_sample:
        jsr     setup_banking
        ldy     #$d0
        sty     sreg + 1
        ldy     #$20
        sty     sreg
        ldy     #$00
        sta     (sreg),y
        rts
